#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue May 12 14:13:41 2020
# Process ID: 35631
# Current directory: /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex
# Command line: vivado -notrace -source /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/SysArray/SysArray_ex.tcl
# Log file: /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/vivado.log
# Journal file: /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/SysArray/SysArray_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 6906.887 ; gain = 183.301 ; free physical = 186262 ; free virtual = 241528
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m02_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m01_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_SysArray_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_SysArray_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_SysArray_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_SysArray_vip'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xsim/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xsim/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xsim/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/modelsim/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/modelsim/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/modelsim/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/questa/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/questa/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/questa/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/ies/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/ies/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/ies/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/vcs/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/vcs/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/vcs/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/riviera/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/riviera/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/riviera/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/activehdl/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/activehdl/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/activehdl/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xcelium/slv_m02_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xcelium/slv_m02_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xcelium/slv_m02_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xsim/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xsim/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xsim/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/modelsim/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/modelsim/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/modelsim/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/questa/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/questa/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/questa/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/ies/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/ies/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/ies/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/vcs/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/vcs/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/vcs/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/riviera/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/riviera/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/riviera/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/activehdl/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/activehdl/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/activehdl/control_SysArray_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xcelium/control_SysArray_vip.sh'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xcelium/control_SysArray_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.ip_user_files/sim_scripts/control_SysArray_vip/xcelium/control_SysArray_vip.h'
export_ip_user_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6970.844 ; gain = 0.000 ; free physical = 185517 ; free virtual = 240809
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
import_files {/home/ld443/sys_alveo/src/IP/control_s_axi.v /home/ld443/sys_alveo/src/IP/helper_counter.sv /home/ld443/sys_alveo/src/IP/axi_read_master.sv /home/ld443/sys_alveo/src/IP/axi_write_master.sv /home/ld443/sys_alveo/src/IP/SysArray.v /home/ld443/sys_alveo/src/IP/SysArrayTop.sv /home/ld443/sys_alveo/src/IP/SysArrayRTL.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_control_s_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example.sv] -no_script -reset -force -quiet
remove_files  {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray.v /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_control_s_axi.v /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_vadd.sv] -no_script -reset -force -quiet
remove_files  /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_vadd.sv
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_axi_write_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_axi_read_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_adder.v] -no_script -reset -force -quiet
remove_files  {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_axi_write_master.sv /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_axi_read_master.sv /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_adder.v}
export_ip_user_files -of_objects  [get_files /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_counter.sv] -no_script -reset -force -quiet
remove_files  /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_example_counter.sv
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/slv_m02_axi_vip/sim/slv_m02_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/slv_m02_axi_vip/sim/slv_m02_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m02_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/slv_m01_axi_vip/sim/slv_m01_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/slv_m01_axi_vip/sim/slv_m01_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m01_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m00_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/control_SysArray_vip/sim/control_SysArray_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/ip/control_SysArray_vip/sim/control_SysArray_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_SysArray_vip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xsim.dir/SysArray_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xsim.dir/SysArray_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 12 15:03:43 2020. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 12 15:03:43 2020...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 7176.738 ; gain = 0.000 ; free physical = 183249 ; free virtual = 238647
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:05:48 ; elapsed = 00:16:23 . Memory (MB): peak = 7607.641 ; gain = 0.000 ; free physical = 182326 ; free virtual = 237754
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:05:56 ; elapsed = 00:16:28 . Memory (MB): peak = 7607.641 ; gain = 422.020 ; free physical = 182326 ; free virtual = 237754
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:06:24 ; elapsed = 00:16:45 . Memory (MB): peak = 7607.641 ; gain = 430.902 ; free physical = 182326 ; free virtual = 237754
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
suspend_sim: Time (s): cpu = 00:16:20 ; elapsed = 00:00:07 . Memory (MB): peak = 7607.641 ; gain = 0.000 ; free physical = 186238 ; free virtual = 241628
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7607.641 ; gain = 0.000 ; free physical = 186232 ; free virtual = 241623
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7607.641 ; gain = 0.000 ; free physical = 186234 ; free virtual = 241625
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:02:11 . Memory (MB): peak = 7721.051 ; gain = 0.000 ; free physical = 188824 ; free virtual = 244191
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:27 ; elapsed = 00:02:13 . Memory (MB): peak = 7721.051 ; gain = 113.410 ; free physical = 188824 ; free virtual = 244190
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:02:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7721.051 ; gain = 0.000 ; free physical = 186966 ; free virtual = 243021
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xsim.dir/SysArray_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xsim.dir/SysArray_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 14 12:32:39 2020. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 14 12:32:39 2020...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 7721.051 ; gain = 0.000 ; free physical = 186959 ; free virtual = 243015
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:01:17 ; elapsed = 00:10:48 . Memory (MB): peak = 7747.062 ; gain = 0.000 ; free physical = 183931 ; free virtual = 240022
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:21 ; elapsed = 00:10:51 . Memory (MB): peak = 7747.062 ; gain = 26.012 ; free physical = 183931 ; free virtual = 240022
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:47 ; elapsed = 00:11:09 . Memory (MB): peak = 7747.062 ; gain = 26.012 ; free physical = 183931 ; free virtual = 240022
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
ERROR: [VRFC 10-4982] syntax error near 'endfunction' [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:360]
ERROR: [VRFC 10-2790] SystemVerilog keyword endfunction used in incorrect context [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:360]
ERROR: [VRFC 10-4982] syntax error near 'endfunction' [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:372]
ERROR: [VRFC 10-2790] SystemVerilog keyword endfunction used in incorrect context [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:372]
ERROR: [VRFC 10-4982] syntax error near 'endfunction' [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:384]
ERROR: [VRFC 10-2790] SystemVerilog keyword endfunction used in incorrect context [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:384]
ERROR: [VRFC 10-2865] module 'SysArray_tb' ignored due to previous errors [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:12]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7747.062 ; gain = 0.000 ; free physical = 182526 ; free virtual = 240389
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7747.062 ; gain = 0.000 ; free physical = 182527 ; free virtual = 240391
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 7748.059 ; gain = 0.000 ; free physical = 182197 ; free virtual = 240083
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 7748.059 ; gain = 0.996 ; free physical = 182197 ; free virtual = 240083
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
ERROR: [VRFC 10-4982] syntax error near 'blocking_write_register' [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:879]
ERROR: [VRFC 10-2865] module 'SysArray_tb' ignored due to previous errors [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:12]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 7748.059 ; gain = 0.000 ; free physical = 181576 ; free virtual = 242611
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 7748.059 ; gain = 0.000 ; free physical = 181578 ; free virtual = 242613
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:02:27 . Memory (MB): peak = 7803.086 ; gain = 0.000 ; free physical = 180832 ; free virtual = 241881
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:13 ; elapsed = 00:02:28 . Memory (MB): peak = 7803.086 ; gain = 55.027 ; free physical = 180832 ; free virtual = 241881
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7803.086 ; gain = 0.000 ; free physical = 179065 ; free virtual = 242083
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7803.086 ; gain = 0.000 ; free physical = 179066 ; free virtual = 242084
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv: file does not exist.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 7811.090 ; gain = 0.000 ; free physical = 177809 ; free virtual = 241404
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 7811.090 ; gain = 8.004 ; free physical = 177808 ; free virtual = 241403
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 7811.090 ; gain = 0.000 ; free physical = 178585 ; free virtual = 241726
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 7811.090 ; gain = 0.000 ; free physical = 178587 ; free virtual = 241728
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 7814.090 ; gain = 0.000 ; free physical = 179787 ; free virtual = 241874
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 7814.090 ; gain = 3.000 ; free physical = 179787 ; free virtual = 241874
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7814.090 ; gain = 0.000 ; free physical = 177762 ; free virtual = 239911
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 7814.090 ; gain = 0.000 ; free physical = 177762 ; free virtual = 239910
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
306 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
766 ns - Applying slv_no_backpressure_wready
766 ns - Applying slv_random_delay_rvalid
766 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:23 ; elapsed = 00:05:28 . Memory (MB): peak = 7819.094 ; gain = 0.000 ; free physical = 173931 ; free virtual = 236256
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:24 ; elapsed = 00:05:30 . Memory (MB): peak = 7819.094 ; gain = 5.004 ; free physical = 173930 ; free virtual = 236255
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
ERROR: [VRFC 10-2989] 'all_weights_avail_r' is not declared [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:187]
ERROR: [VRFC 10-2865] module 'SysArray' ignored due to previous errors [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'all_weights_avail_r' on this module [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:187]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7819.094 ; gain = 0.000 ; free physical = 175881 ; free virtual = 236017
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7819.094 ; gain = 0.000 ; free physical = 175882 ; free virtual = 236018
Vivado Simulator 2019.2
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
334 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
810 ns - Applying slv_no_backpressure_wready
810 ns - Applying slv_random_delay_rvalid
810 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 7973.172 ; gain = 0.000 ; free physical = 177308 ; free virtual = 238662
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 7973.172 ; gain = 154.078 ; free physical = 177307 ; free virtual = 238661
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_control_s_axi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_control_s_axi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_control_s_axi.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_control_s_axi.v:]
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_282  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
334 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
810 ns - Applying slv_no_backpressure_wready
810 ns - Applying slv_random_delay_rvalid
810 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv: file does not exist.
run: Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 7983.180 ; gain = 0.000 ; free physical = 175943 ; free virtual = 238512
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 7983.180 ; gain = 10.008 ; free physical = 175948 ; free virtual = 238517
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 7983.180 ; gain = 10.008 ; free physical = 175948 ; free virtual = 238517
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7983.180 ; gain = 0.000 ; free physical = 177074 ; free virtual = 235264
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7983.180 ; gain = 0.000 ; free physical = 177075 ; free virtual = 235265
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
346 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
714 ns - Applying slv_no_backpressure_wready
714 ns - Applying slv_no_delay_rvalid
714 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 8117.242 ; gain = 0.000 ; free physical = 176612 ; free virtual = 234830
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 8117.242 ; gain = 134.062 ; free physical = 176612 ; free virtual = 234830
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8117.242 ; gain = 0.000 ; free physical = 179709 ; free virtual = 238974
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8117.242 ; gain = 0.000 ; free physical = 179712 ; free virtual = 238977
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
346 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
714 ns - Applying slv_no_backpressure_wready
714 ns - Applying slv_no_delay_rvalid
714 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 8253.309 ; gain = 0.000 ; free physical = 179420 ; free virtual = 238722
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 8253.309 ; gain = 136.066 ; free physical = 179420 ; free virtual = 238722
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8253.309 ; gain = 0.000 ; free physical = 179674 ; free virtual = 238969
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
346 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
714 ns - Applying slv_no_backpressure_wready
714 ns - Applying slv_no_delay_rvalid
714 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:01:19 ; elapsed = 00:01:14 . Memory (MB): peak = 8263.316 ; gain = 0.000 ; free physical = 179161 ; free virtual = 238598
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:25 ; elapsed = 00:01:19 . Memory (MB): peak = 8263.316 ; gain = 10.008 ; free physical = 179158 ; free virtual = 238595
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:47 ; elapsed = 00:01:32 . Memory (MB): peak = 8263.316 ; gain = 10.008 ; free physical = 179157 ; free virtual = 238595
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8263.316 ; gain = 0.000 ; free physical = 179525 ; free virtual = 238955
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
346 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
714 ns - Applying slv_no_backpressure_wready
714 ns - Applying slv_no_delay_rvalid
714 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 8279.324 ; gain = 0.000 ; free physical = 179466 ; free virtual = 238719
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 8279.324 ; gain = 16.008 ; free physical = 179466 ; free virtual = 238719
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 8279.324 ; gain = 16.008 ; free physical = 179466 ; free virtual = 238719
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
add_bp {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv} 239
remove_bps -file {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv} -line 239
update_compile_order -fileset sources_1
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
suspend_sim: Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 8279.324 ; gain = 0.000 ; free physical = 182031 ; free virtual = 241216
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xsim.dir/SysArray_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim/xsim.dir/SysArray_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 15 12:34:10 2020. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 15 12:34:10 2020...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 8279.324 ; gain = 0.000 ; free physical = 182028 ; free virtual = 241213
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 8279.324 ; gain = 0.000 ; free physical = 182030 ; free virtual = 241215
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
390 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
834 ns - Applying slv_random_backpressure_wready
834 ns - Applying slv_no_delay_rvalid
834 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 8543.449 ; gain = 0.000 ; free physical = 181810 ; free virtual = 240984
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 8543.449 ; gain = 264.125 ; free physical = 181810 ; free virtual = 240984
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8543.449 ; gain = 0.000 ; free physical = 182056 ; free virtual = 241222
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8543.449 ; gain = 0.000 ; free physical = 182058 ; free virtual = 241224
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
390 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
834 ns - Applying slv_random_backpressure_wready
834 ns - Applying slv_no_delay_rvalid
834 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv: file does not exist.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 8559.457 ; gain = 0.000 ; free physical = 181914 ; free virtual = 241060
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 8559.457 ; gain = 16.008 ; free physical = 181914 ; free virtual = 241060
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8559.457 ; gain = 0.000 ; free physical = 181868 ; free virtual = 241012
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8559.457 ; gain = 0.000 ; free physical = 181870 ; free virtual = 241014
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
390 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
834 ns - Applying slv_random_backpressure_wready
834 ns - Applying slv_no_delay_rvalid
834 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 8575.465 ; gain = 0.000 ; free physical = 181655 ; free virtual = 240827
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 8575.465 ; gain = 16.008 ; free physical = 181655 ; free virtual = 240827
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8575.465 ; gain = 0.000 ; free physical = 181837 ; free virtual = 241001
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 8575.465 ; gain = 0.000 ; free physical = 181839 ; free virtual = 241003
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
390 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
834 ns - Applying slv_random_backpressure_wready
834 ns - Applying slv_no_delay_rvalid
834 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv: file does not exist.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 8591.473 ; gain = 0.000 ; free physical = 181600 ; free virtual = 240805
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 8591.473 ; gain = 16.008 ; free physical = 181600 ; free virtual = 240805
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8591.473 ; gain = 0.000 ; free physical = 181798 ; free virtual = 240994
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 8591.473 ; gain = 0.000 ; free physical = 181799 ; free virtual = 240996
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
390 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
834 ns - Applying slv_random_backpressure_wready
834 ns - Applying slv_no_delay_rvalid
834 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 8607.480 ; gain = 0.000 ; free physical = 181477 ; free virtual = 240724
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 8607.480 ; gain = 16.008 ; free physical = 181477 ; free virtual = 240724
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8607.480 ; gain = 0.000 ; free physical = 181754 ; free virtual = 240993
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8607.480 ; gain = 0.000 ; free physical = 181755 ; free virtual = 240995
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
390 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
834 ns - Applying slv_random_backpressure_wready
834 ns - Applying slv_no_delay_rvalid
834 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8639.496 ; gain = 0.000 ; free physical = 181703 ; free virtual = 240821
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 8639.496 ; gain = 32.016 ; free physical = 181703 ; free virtual = 240821
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 8639.496 ; gain = 0.000 ; free physical = 181883 ; free virtual = 240994
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
314 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
722 ns - Applying slv_random_backpressure_wready
722 ns - Applying slv_no_delay_rvalid
722 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv: file does not exist.
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 8748.551 ; gain = 0.000 ; free physical = 181526 ; free virtual = 240734
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 8748.551 ; gain = 109.055 ; free physical = 181526 ; free virtual = 240734
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 8748.551 ; gain = 109.055 ; free physical = 181526 ; free virtual = 240734
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8748.551 ; gain = 0.000 ; free physical = 181777 ; free virtual = 240977
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
314 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
722 ns - Applying slv_random_backpressure_wready
722 ns - Applying slv_no_delay_rvalid
722 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 8761.559 ; gain = 0.000 ; free physical = 181679 ; free virtual = 240813
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 8761.559 ; gain = 13.008 ; free physical = 181680 ; free virtual = 240813
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 8761.559 ; gain = 13.008 ; free physical = 181680 ; free virtual = 240813
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8761.559 ; gain = 0.000 ; free physical = 181849 ; free virtual = 240975
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
314 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
722 ns - Applying slv_random_backpressure_wready
722 ns - Applying slv_no_delay_rvalid
722 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 8793.574 ; gain = 0.000 ; free physical = 181698 ; free virtual = 240820
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 8793.574 ; gain = 32.016 ; free physical = 181698 ; free virtual = 240820
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 8793.574 ; gain = 32.016 ; free physical = 181699 ; free virtual = 240821
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8793.574 ; gain = 0.000 ; free physical = 181856 ; free virtual = 240971
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
314 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
722 ns - Applying slv_random_backpressure_wready
722 ns - Applying slv_no_delay_rvalid
722 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 8825.590 ; gain = 0.000 ; free physical = 181538 ; free virtual = 240740
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 8825.590 ; gain = 32.016 ; free physical = 181548 ; free virtual = 240749
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:14 ; elapsed = 00:00:59 . Memory (MB): peak = 8825.590 ; gain = 32.016 ; free physical = 181548 ; free virtual = 240749
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8825.590 ; gain = 0.000 ; free physical = 181761 ; free virtual = 240955
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
314 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
722 ns - Applying slv_random_backpressure_wready
722 ns - Applying slv_no_delay_rvalid
722 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 8841.598 ; gain = 0.000 ; free physical = 181565 ; free virtual = 240759
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 8841.598 ; gain = 16.008 ; free physical = 181565 ; free virtual = 240759
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 8841.598 ; gain = 16.008 ; free physical = 181565 ; free virtual = 240759
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8841.598 ; gain = 0.000 ; free physical = 181697 ; free virtual = 240884
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8841.598 ; gain = 0.000 ; free physical = 181698 ; free virtual = 240885
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_285  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
314 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
722 ns - Applying slv_random_backpressure_wready
722 ns - Applying slv_no_delay_rvalid
722 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 8847.598 ; gain = 0.000 ; free physical = 181205 ; free virtual = 240555
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 8847.598 ; gain = 6.000 ; free physical = 181205 ; free virtual = 240555
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8847.598 ; gain = 0.000 ; free physical = 181543 ; free virtual = 240884
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8847.598 ; gain = 0.000 ; free physical = 181545 ; free virtual = 240886
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181290 ; free virtual = 240574
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 8895.621 ; gain = 48.023 ; free physical = 181290 ; free virtual = 240574
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181609 ; free virtual = 240884
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181611 ; free virtual = 240886
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181437 ; free virtual = 240646
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181437 ; free virtual = 240646
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181680 ; free virtual = 240882
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8895.621 ; gain = 0.000 ; free physical = 181682 ; free virtual = 240884
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv: file does not exist.
run: Time (s): cpu = 00:01:43 ; elapsed = 00:02:15 . Memory (MB): peak = 8911.629 ; gain = 0.000 ; free physical = 180699 ; free virtual = 240315
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:43 ; elapsed = 00:02:17 . Memory (MB): peak = 8911.629 ; gain = 16.008 ; free physical = 180699 ; free virtual = 240315
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 8911.629 ; gain = 0.000 ; free physical = 181260 ; free virtual = 240866
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8911.629 ; gain = 0.000 ; free physical = 181261 ; free virtual = 240867
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 8927.637 ; gain = 0.000 ; free physical = 181589 ; free virtual = 240682
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 8927.637 ; gain = 16.008 ; free physical = 181589 ; free virtual = 240682
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1402 ns  Iteration: 1  Process: /SysArray_tb/inst_slv_m00_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1402 ns  Iteration: 1  Process: /SysArray_tb/inst_slv_m01_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 8927.637 ; gain = 0.000 ; free physical = 181775 ; free virtual = 240861
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 8927.637 ; gain = 0.000 ; free physical = 181777 ; free virtual = 240863
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 8943.645 ; gain = 0.000 ; free physical = 181358 ; free virtual = 240600
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 8943.645 ; gain = 16.008 ; free physical = 181358 ; free virtual = 240600
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 8943.645 ; gain = 0.000 ; free physical = 168223 ; free virtual = 226002
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 8943.645 ; gain = 0.000 ; free physical = 168225 ; free virtual = 226004
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 8975.660 ; gain = 0.000 ; free physical = 168222 ; free virtual = 225904
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 8975.660 ; gain = 32.016 ; free physical = 168222 ; free virtual = 225904
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__0__0/weight_avail_reg}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__0__0/weight_avail_reg}} 
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8986.664 ; gain = 0.000 ; free physical = 169753 ; free virtual = 227427
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /SysArray_tb/ctrl was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m00_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m01_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /SysArray_tb/m02_axi_slv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 9002.676 ; gain = 0.000 ; free physical = 169539 ; free virtual = 227171
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 9002.676 ; gain = 16.012 ; free physical = 169535 ; free virtual = 227167
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 9002.676 ; gain = 16.012 ; free physical = 169535 ; free virtual = 227167
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__0/weight_avail_reg}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__0/weight_avail_reg/out}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/SysArray_tb/inst_dut/systolic_array/ap_rst_n}} 
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
add_files -fileset sim_1 -norecurse /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
set_property xsim.view /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg [get_filesets sim_1]
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 9007.914 ; gain = 0.000 ; free physical = 169116 ; free virtual = 226747
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -view {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_if.sv: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 9025.926 ; gain = 0.000 ; free physical = 169000 ; free virtual = 226630
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 9025.926 ; gain = 18.012 ; free physical = 169000 ; free virtual = 226630
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 9025.926 ; gain = 18.012 ; free physical = 169007 ; free virtual = 226637
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__0}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__0/weight_avail_reg/out}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__1/weight_avail_reg/out}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__2/weight_avail_reg/out}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/pe_elements__3__3/weight_avail_reg/out}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/sys_array/all_weights_avail}} 
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -view {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 9025.926 ; gain = 0.000 ; free physical = 168933 ; free virtual = 226565
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 9025.926 ; gain = 0.000 ; free physical = 168933 ; free virtual = 226565
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 9025.926 ; gain = 0.000 ; free physical = 168933 ; free virtual = 226565
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/ap_start_pulse}} 
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 9039.930 ; gain = 0.000 ; free physical = 167682 ; free virtual = 225502
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -view {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
Fatal: AXI4_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m02_axi_vip/inst/IF/PC//SysArray_tb/inst_slv_m02_axi_vip/inst/IF/PC/axi4_errm_wdata_x  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
$finish called at time : 1446 ns : File "/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" Line 727
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SysArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 9044.934 ; gain = 5.004 ; free physical = 167617 ; free virtual = 225437
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/input_matrix_tready}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/weight_matrix_tready}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/output_matrix_tvalid}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/output_matrix_tdata}} 
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m00_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m01_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 9044.934 ; gain = 0.000 ; free physical = 179293 ; free virtual = 237321
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -view {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
Fatal: AXI4_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m02_axi_vip/inst/IF/PC//SysArray_tb/inst_slv_m02_axi_vip/inst/IF/PC/axi4_errm_wdata_x  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
$finish called at time : 1446 ns : File "/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" Line 727
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9048.938 ; gain = 4.004 ; free physical = 179231 ; free virtual = 237258
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SysArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 9048.938 ; gain = 4.004 ; free physical = 179231 ; free virtual = 237257
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/matrix_col_msg[3]}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/matrix_col_msg[2]}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/matrix_col_msg[1]}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/matrix_col_msg[0]}} 
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m00_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m01_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits32__reset_value_0
INFO: [VRFC 10-311] analyzing module Multiplier__Type_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueue1EntryRTL__EntryType_Bits32
INFO: [VRFC 10-311] analyzing module PipeQueueRTL__EntryType_Bits32__num_entries_1
INFO: [VRFC 10-311] analyzing module RegEn__Type_Bits32
INFO: [VRFC 10-311] analyzing module RegEnRst__Type_Bits1__reset_value_0
INFO: [VRFC 10-311] analyzing module SysArrayProcElRTL__b71fb16ff5ab1620
INFO: [VRFC 10-311] analyzing module SysArrayRTL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/helper_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module helper_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/imports/SysArray_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SysArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 567. Module SysArrayRTL doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 234. Module RegEnRst__Type_Bits1__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 267. Module SysArrayProcElRTL__b71fb16ff5ab1620 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 9. Module Adder__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 34. Module RegEnRst__Type_Bits32__reset_value_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 66. Module Multiplier__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 147. Module PipeQueueRTL__EntryType_Bits32__num_entries_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 91. Module PipeQueue1EntryRTL__EntryType_Bits32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.srcs/sources_1/imports/IP/SysArrayRTL.sv" Line 206. Module RegEn__Type_Bits32 doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.control_s_axi(C_S_AXI_ADDR_WIDTH...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=20,C_INIT...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=2,C_INIT=...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.axi_read_master(C_M_AXI_DATA_WID...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=8,C_INIT=...
Compiling module xil_defaultlib.helper_counter(C_WIDTH=6,C_INIT=...
Compiling module xil_defaultlib.axi_write_master(C_M_AXI_DATA_WI...
Compiling module xil_defaultlib.Adder__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits32__reset_val...
Compiling module xil_defaultlib.Multiplier__Type_Bits32
Compiling module xil_defaultlib.PipeQueue1EntryRTL__EntryType_Bi...
Compiling module xil_defaultlib.PipeQueueRTL__EntryType_Bits32__...
Compiling module xil_defaultlib.RegEn__Type_Bits32
Compiling module xil_defaultlib.RegEnRst__Type_Bits1__reset_valu...
Compiling module xil_defaultlib.SysArrayProcElRTL__b71fb16ff5ab1...
Compiling module xil_defaultlib.SysArrayRTL
Compiling module xil_defaultlib.Top_wrapper_default
Compiling module xil_defaultlib.SysArray
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=13,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.control_SysArray_vip
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_6.axi_vip_v1_1_6_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.slv_m00_axi_vip
Compiling module xil_defaultlib.slv_m01_axi_vip
Compiling module xil_defaultlib.slv_m02_axi_vip
Compiling module xil_defaultlib.SysArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SysArray_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 9057.938 ; gain = 0.000 ; free physical = 179284 ; free virtual = 237312
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -view {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
source SysArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
XilinxAXIVIP: Found at Path: SysArray_tb.inst_control_SysArray_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m00_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m01_axi_vip.inst
XilinxAXIVIP: Found at Path: SysArray_tb.inst_slv_m02_axi_vip.inst
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.input_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/input_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. SysArray_tb.inst_dut.systolic_array.weight_matrix_AXI_Read.gen_fifo.inst_rd_xpm_fifo_sync.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /SysArray_tb/inst_dut/systolic_array/weight_matrix_AXI_Read/gen_fifo.inst_rd_xpm_fifo_sync/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_283  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
///////////////////////////////////////////////////////////////////////////
Control Master: ctrl
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m00_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m01_axi
///////////////////////////////////////////////////////////////////////////
Starting Memory slave: m02_axi
200 ns : Checking post reset values of scalar registers
370 ns : Checking post reset values of pointer registers
Starting: Enabling Interrupts....
Writing transaction created for 0x4
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x8
Writing transaction set_data_beat
Writing transaction sent
Finished: Interrupts enabled.
Starting: multiple_iteration
Starting iteration:          1 /          1
830 ns - Applying slv_no_backpressure_wready
830 ns - Applying slv_no_delay_rvalid
830 ns : Setting Scalar Registers registers
Writing transaction created for 0x10
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x18
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x20
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x24
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x2c
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x30
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x38
Writing transaction set_data_beat
Writing transaction sent
Writing transaction created for 0x3c
Writing transaction set_data_beat
Writing transaction sent
M00_axi backdoor_memory_write_4byte done
M01_axi backdoor_memory_write_4byte done
M02_axi backdoor_memory_write_4byte done
Poll idle register done
Blocking write reg with CTRL_START_MASK
Wait drivers idle done
Fatal: AXI4_ERRM_WDATA_X: When WVALID is high, a value of X on active byte lanes of WDATA is not permitted. Spec: section A3.2.2.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m02_axi_vip/inst/IF/PC//SysArray_tb/inst_slv_m02_axi_vip/inst/IF/PC/axi4_errm_wdata_x  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
$finish called at time : 1446 ns : File "/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" Line 727
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv: file does not exist.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9067.953 ; gain = 10.016 ; free physical = 179229 ; free virtual = 237256
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SysArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 9067.953 ; gain = 10.016 ; free physical = 179229 ; free virtual = 237256
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/input_matrix_tdata}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/weight_matrix_tdata}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/output_matrix_tdata}} 
current_wave_config {waveform.wcfg}
waveform.wcfg
add_wave {{/SysArray_tb/inst_dut/systolic_array/AXI_write/s_axis_tdata}} 
save_wave_config {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m00_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1446 ns  Iteration: 0  Process: /SysArray_tb/inst_slv_m01_axi_vip/inst/IF/PC/Always3109_992  File: /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SysArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L xilinx_vip -prj SysArray_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto feada27a88744d7babec2f42097b2fa2 --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L xil_defaultlib -L axi_vip_v1_1_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SysArray_tb_behav xil_defaultlib.SysArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/SysArray_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SysArray_tb_behav -key {Behavioral:sim_1:Functional:SysArray_tb} -tclbatch {SysArray_tb.tcl} -view {/home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg} -log {simulate.log} -sv_seed 1"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/ld443/workspace_debug/sys_128/vivado_rtl_kernel/SysArray_ex/waveform.wcfg
