TimeQuest Timing Analyzer report for Project1_top
Mon Jun 26 15:35:38 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'xclk'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'OV7670_PCLK'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'OV7670_PCLK'
 16. Slow Model Hold: 'xclk'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'xclk'
 19. Slow Model Minimum Pulse Width: 'OV7670_PCLK'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'xclk'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'OV7670_PCLK'
 36. Fast Model Hold: 'CLOCK_50'
 37. Fast Model Hold: 'OV7670_PCLK'
 38. Fast Model Hold: 'xclk'
 39. Fast Model Minimum Pulse Width: 'CLOCK_50'
 40. Fast Model Minimum Pulse Width: 'xclk'
 41. Fast Model Minimum Pulse Width: 'OV7670_PCLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project1_top                                                      ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                   ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; Clock Name  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets         ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+
; CLOCK_50    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }    ;
; OV7670_PCLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { OV7670_PCLK } ;
; xclk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { xclk }        ;
+-------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+-------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                  ;
+------------+-----------------+-------------+-------------------------------------------------------+
; 111.43 MHz ; 111.43 MHz      ; xclk        ;                                                       ;
; 222.37 MHz ; 163.03 MHz      ; CLOCK_50    ; limit due to high minimum pulse width violation (tch) ;
; 245.22 MHz ; 245.22 MHz      ; OV7670_PCLK ;                                                       ;
+------------+-----------------+-------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; xclk        ; -7.974 ; -575.286      ;
; CLOCK_50    ; -3.531 ; -1230.028     ;
; OV7670_PCLK ; -2.802 ; -39.572       ;
+-------------+--------+---------------+


+--------------------------------------+
; Slow Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -2.583 ; -2.583        ;
; OV7670_PCLK ; 0.499  ; 0.000         ;
; xclk        ; 0.499  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50    ; -2.567 ; -2896.229       ;
; xclk        ; -2.277 ; -156.636        ;
; OV7670_PCLK ; -1.777 ; -40.361         ;
+-------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'xclk'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[30] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[37] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[38] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
; -7.974 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[30] ; xclk         ; xclk        ; 1.000        ; -0.096     ; 8.918      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.531 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.439     ; 4.046      ;
; -3.529 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a9~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.411     ; 4.072      ;
; -3.526 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a1~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.412     ; 4.068      ;
; -3.519 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.427     ; 4.046      ;
; -3.518 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a11~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.416     ; 4.056      ;
; -3.511 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.423     ; 4.042      ;
; -3.508 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.445     ; 4.017      ;
; -3.503 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a3~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.407     ; 4.050      ;
; -3.500 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a15~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.409     ; 4.045      ;
; -3.497 ; fsm:fsmpm|prst.S2                                                                                                   ; fsm:fsmpm|data_send                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 4.551      ;
; -3.493 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a14~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.425     ; 4.022      ;
; -3.490 ; fsm:fsmpm|address[3]                                                                                                ; fsm:fsmpm|wren_fsm                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.530      ;
; -3.489 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.577     ; 3.866      ;
; -3.477 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.565     ; 3.866      ;
; -3.469 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.561     ; 3.862      ;
; -3.466 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.420     ; 4.000      ;
; -3.466 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.583     ; 3.837      ;
; -3.436 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a9~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.549     ; 3.841      ;
; -3.433 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a1~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.550     ; 3.837      ;
; -3.425 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a11~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.554     ; 3.825      ;
; -3.410 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a3~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.545     ; 3.819      ;
; -3.407 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a15~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.547     ; 3.814      ;
; -3.400 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a14~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.563     ; 3.791      ;
; -3.386 ; fsm:fsmpm|address[3]                                                                                                ; fsm:fsmpm|data_send                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.427      ;
; -3.373 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.558     ; 3.769      ;
; -3.195 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a9~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.119      ; 4.268      ;
; -3.192 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a1~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.118      ; 4.264      ;
; -3.184 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a11~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.114      ; 4.252      ;
; -3.169 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a3~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 4.246      ;
; -3.166 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a15~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.121      ; 4.241      ;
; -3.165 ; fsm:fsmpm|address[8]                                                                                                ; fsm:fsmpm|wren_fsm                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.205      ;
; -3.159 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a14~porta_we_reg ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.105      ; 4.218      ;
; -3.148 ; fsm:fsmpm|address[1]                                                                                                ; fsm:fsmpm|wren_fsm                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.188      ;
; -3.132 ; fsm:fsmpm|wren_fsm                                                                                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~porta_we_reg  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.110      ; 4.196      ;
; -3.132 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a8~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.419     ; 3.667      ;
; -3.131 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a7~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.423     ; 3.662      ;
; -3.115 ; fsm:fsmpm|prst.S6                                                                                                   ; fsm:fsmpm|data_send                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 4.169      ;
; -3.114 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a10~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.402     ; 3.666      ;
; -3.106 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a2~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.433     ; 3.627      ;
; -3.105 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a13~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.405     ; 3.654      ;
; -3.099 ; fsm:fsmpm|address[6]                                                                                                ; fsm:fsmpm|wren_fsm                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.139      ;
; -3.097 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a0~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.408     ; 3.643      ;
; -3.092 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.413     ; 3.633      ;
; -3.082 ; fsm:fsmpm|address[2]                                                                                                ; fsm:fsmpm|wren_fsm                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.122      ;
; -3.079 ; OV7670_capture:ovcap|address[12]                                                                                    ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.431     ; 3.602      ;
; -3.078 ; fsm:fsmpm|address[3]                                                                                                ; fsm:fsmpm|nxst.S4                                                                                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.119      ;
; -3.074 ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.stopbit                                                               ; fsm:fsmpm|data_send                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.019      ; 4.133      ;
; -3.061 ; fsm:fsmpm|address[8]                                                                                                ; fsm:fsmpm|data_send                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.102      ;
; -3.044 ; fsm:fsmpm|address[1]                                                                                                ; fsm:fsmpm|data_send                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.085      ;
; -3.039 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a8~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.557     ; 3.436      ;
; -3.038 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a7~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.561     ; 3.431      ;
; -3.021 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a10~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.540     ; 3.435      ;
; -3.017 ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.stopbit                                                               ; fsm:fsmpm|data_in[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.057      ;
; -3.013 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a2~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.571     ; 3.396      ;
; -3.012 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a13~porta_we_reg ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.543     ; 3.423      ;
; -3.004 ; OV7670_capture:ovcap|we_reg                                                                                         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a0~porta_we_reg  ; OV7670_PCLK  ; CLOCK_50    ; 1.000        ; -0.546     ; 3.412      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_re_reg        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg0  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg1  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg2  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg3  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg4  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg5  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg6  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg7  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg8  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg9  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg10 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg11 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
; -3.002 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.899      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OV7670_PCLK'                                                                                                                      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.802 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.704      ;
; -2.716 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.618      ;
; -2.630 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.532      ;
; -2.544 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.446      ;
; -2.458 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.360      ;
; -2.372 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.274      ;
; -2.227 ; OV7670_capture:ovcap|hold_href     ; OV7670_capture:ovcap|duty[1]     ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.002     ; 3.265      ;
; -2.182 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 3.084      ;
; -2.096 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[5]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 2.998      ;
; -2.010 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[4]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 2.912      ;
; -1.979 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 3.019      ;
; -1.924 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[3]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 2.826      ;
; -1.894 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.934      ;
; -1.893 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.933      ;
; -1.858 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.898      ;
; -1.838 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[2]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 2.740      ;
; -1.808 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.848      ;
; -1.807 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.847      ;
; -1.772 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.812      ;
; -1.752 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[1]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 2.654      ;
; -1.723 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.763      ;
; -1.722 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.762      ;
; -1.721 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.761      ;
; -1.687 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.727      ;
; -1.686 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.726      ;
; -1.637 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.677      ;
; -1.636 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.676      ;
; -1.635 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.675      ;
; -1.601 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.641      ;
; -1.601 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.641      ;
; -1.600 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.640      ;
; -1.551 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.591      ;
; -1.550 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.590      ;
; -1.549 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.589      ;
; -1.539 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[1]     ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.482      ; 2.561      ;
; -1.515 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.555      ;
; -1.515 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.555      ;
; -1.514 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.554      ;
; -1.471 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.511      ;
; -1.465 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.505      ;
; -1.464 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.504      ;
; -1.429 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.469      ;
; -1.429 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.469      ;
; -1.428 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.468      ;
; -1.385 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|we_reg      ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.021      ; 2.446      ;
; -1.385 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.425      ;
; -1.379 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.419      ;
; -1.365 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|we_reg      ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.505      ; 2.410      ;
; -1.359 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.399      ;
; -1.343 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.383      ;
; -1.343 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.383      ;
; -1.331 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|we_reg      ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.021      ; 2.392      ;
; -1.324 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.364      ;
; -1.299 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.339      ;
; -1.293 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.333      ;
; -1.275 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[0]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.138     ; 2.177      ;
; -1.274 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.314      ;
; -1.273 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[5]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.313      ;
; -1.262 ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|we_reg      ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.023      ; 2.325      ;
; -1.257 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.297      ;
; -1.257 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.297      ;
; -1.238 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.278      ;
; -1.238 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.278      ;
; -1.213 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.253      ;
; -1.200 ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|duty[1]     ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.240      ;
; -1.188 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.228      ;
; -1.188 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[5]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.228      ;
; -1.187 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[4]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.227      ;
; -1.171 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.211      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[0]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[1]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[2]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[3]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[4]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[5]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.153 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.367      ; 2.060      ;
; -1.152 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.192      ;
; -1.152 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[10] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.192      ;
; -1.152 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[5]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.192      ;
; -1.127 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[8]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.167      ;
; -1.116 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|duty[0]     ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.484      ; 2.140      ;
; -1.103 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.143      ;
; -1.102 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.142      ;
; -1.102 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[4]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.142      ;
; -1.101 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[3]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.141      ;
; -1.101 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|duty[1]     ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.482      ; 2.123      ;
; -1.067 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[6]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.107      ;
; -1.066 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[11] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.106      ;
; -1.066 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[9]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.106      ;
; -1.066 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[4]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.106      ;
; -1.041 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[7]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.081      ;
; -1.037 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|duty[1]     ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.002     ; 2.075      ;
; -1.017 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[12] ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.057      ;
; -1.017 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[5]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 2.057      ;
+--------+------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.583 ; xclk                                                   ; xclk                                                                                                                ; xclk         ; CLOCK_50    ; 0.000        ; 2.778      ; 0.805      ;
; -2.083 ; xclk                                                   ; xclk                                                                                                                ; xclk         ; CLOCK_50    ; -0.500       ; 2.778      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S4                                      ; fsm:fsmpm|nxst.S4                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S6                                      ; fsm:fsmpm|nxst.S6                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S6DS                                    ; fsm:fsmpm|nxst.S6DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S5DS                                    ; fsm:fsmpm|nxst.S5DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S1                                      ; fsm:fsmpm|nxst.S1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S2                                      ; fsm:fsmpm|nxst.S2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S3                                      ; fsm:fsmpm|nxst.S3                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.SD_FB                                   ; fsm:fsmpm|nxst.SD_FB                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.SBreak                                  ; fsm:fsmpm|nxst.SBreak                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|data_send                                    ; fsm:fsmpm|data_send                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[0]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[2]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[1]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync   ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; fsm:fsmpm|nxst.S8                                      ; fsm:fsmpm|nxst.S8                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.735  ; fsm:fsmpm|nxst.S3                                      ; fsm:fsmpm|prst.S3                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.041      ;
; 0.737  ; fsm:fsmpm|nxst.SD_FB                                   ; fsm:fsmpm|prst.SD_FB                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.043      ;
; 0.739  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync   ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.045      ;
; 0.761  ; fsm:fsmpm|UART:c1|uart_clk_cnt[8]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[8]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.763  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|nxst.S5                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.767  ; fsm:fsmpm|UART:c1|uart_clk_cnt[8]                      ; fsm:fsmpm|UART:c1|uart_clk_en                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.768  ; fsm:fsmpm|prst.SBreak                                  ; fsm:fsmpm|nxst.S4                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.779  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.787  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.stopbit                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.801  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_clk_en          ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.897  ; fsm:fsmpm|nxst.S6DS                                    ; fsm:fsmpm|prst.S6DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897  ; fsm:fsmpm|nxst.S5DS                                    ; fsm:fsmpm|prst.S5DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897  ; fsm:fsmpm|nxst.S8                                      ; fsm:fsmpm|prst.S8                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.203      ;
; 0.960  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; fsm:fsmpm|address[10]                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.390      ;
; 0.989  ; fsm:fsmpm|address[9]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.398      ;
; 0.996  ; fsm:fsmpm|address[6]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.405      ;
; 1.010  ; fsm:fsmpm|address[7]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.419      ;
; 1.012  ; fsm:fsmpm|address[8]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.421      ;
; 1.045  ; fsm:fsmpm|nxst.S2                                      ; fsm:fsmpm|prst.S2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.351      ;
; 1.047  ; fsm:fsmpm|data[7]                                      ; fsm:fsmpm|data_in[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.349      ;
; 1.053  ; fsm:fsmpm|address[12]                                  ; fsm:fsmpm|address[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.102  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.S6DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.408      ;
; 1.102  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.S5DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.408      ;
; 1.107  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.S8                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.413      ;
; 1.136  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[2]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.442      ;
; 1.160  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.466      ;
; 1.163  ; fsm:fsmpm|address[2]                                   ; fsm:fsmpm|address[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.469      ;
; 1.176  ; fsm:fsmpm|address[0]                                   ; fsm:fsmpm|address[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; fsm:fsmpm|UART:c1|uart_clk_cnt[2]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.483      ;
; 1.178  ; fsm:fsmpm|data[12]                                     ; fsm:fsmpm|data_in[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.489      ;
; 1.181  ; fsm:fsmpm|address[11]                                  ; fsm:fsmpm|address[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.487      ;
; 1.182  ; fsm:fsmpm|UART:c1|uart_clk_cnt[4]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.488      ;
; 1.182  ; fsm:fsmpm|UART:c1|uart_clk_cnt[6]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.488      ;
; 1.182  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_clk_en          ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.488      ;
; 1.189  ; fsm:fsmpm|address[1]                                   ; fsm:fsmpm|address[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.191  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_clk_en          ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.193  ; fsm:fsmpm|address[9]                                   ; fsm:fsmpm|address[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.499      ;
; 1.200  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[0]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.506      ;
; 1.207  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.513      ;
; 1.209  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.210  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.210  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.516      ;
; 1.226  ; fsm:fsmpm|UART:c1|uart_clk_cnt[1]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; fsm:fsmpm|data[3]                                      ; fsm:fsmpm|data_in[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.532      ;
; 1.229  ; fsm:fsmpm|UART:c1|uart_clk_cnt[0]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.535      ;
; 1.230  ; fsm:fsmpm|address[5]                                   ; fsm:fsmpm|address[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.536      ;
; 1.233  ; fsm:fsmpm|address[8]                                   ; fsm:fsmpm|address[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.539      ;
; 1.234  ; fsm:fsmpm|UART:c1|uart_clk_cnt[3]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.540      ;
; 1.234  ; fsm:fsmpm|UART:c1|uart_clk_cnt[5]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.540      ;
; 1.234  ; fsm:fsmpm|UART:c1|uart_clk_cnt[7]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.540      ;
; 1.238  ; fsm:fsmpm|address[3]                                   ; fsm:fsmpm|address[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.544      ;
; 1.242  ; fsm:fsmpm|address[6]                                   ; fsm:fsmpm|address[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.548      ;
; 1.243  ; fsm:fsmpm|prst.SBreak                                  ; fsm:fsmpm|nxst.S0                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.549      ;
; 1.243  ; fsm:fsmpm|data[1]                                      ; fsm:fsmpm|data_in[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.549      ;
; 1.245  ; fsm:fsmpm|nxst.S1                                      ; fsm:fsmpm|prst.S1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.551      ;
; 1.245  ; fsm:fsmpm|data[0]                                      ; fsm:fsmpm|data_in[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.556      ;
; 1.248  ; fsm:fsmpm|nxst.S0                                      ; fsm:fsmpm|prst.S0                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.554      ;
; 1.254  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.idle     ; fsm:fsmpm|nxst.S5                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.560      ;
; 1.266  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|data[4]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.266  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|data[15]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.266  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|data[14]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.266  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|data[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.266  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|data[3]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.572      ;
; 1.327  ; fsm:fsmpm|prst.SBreak                                  ; fsm:fsmpm|data_send                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.633      ;
; 1.329  ; fsm:fsmpm|prst.S6DS                                    ; fsm:fsmpm|nxst.S6                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.635      ;
; 1.362  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|UART_TXD                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.669      ;
; 1.378  ; fsm:fsmpm|address[4]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.787      ;
; 1.382  ; fsm:fsmpm|address[11]                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.791      ;
; 1.389  ; fsm:fsmpm|address[1]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.798      ;
; 1.389  ; fsm:fsmpm|address[0]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.798      ;
; 1.393  ; fsm:fsmpm|address[3]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.802      ;
; 1.397  ; fsm:fsmpm|address[2]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 1.806      ;
; 1.424  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.S3                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.426  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.SD_FB                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.732      ;
; 1.429  ; fsm:fsmpm|data[6]                                      ; fsm:fsmpm|data_in[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.740      ;
; 1.435  ; fsm:fsmpm|address[8]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a14~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 1.850      ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OV7670_PCLK'                                                                                                                       ;
+-------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[6] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.805      ;
; 0.733 ; OV7670_capture:ovcap|href_last[1]  ; OV7670_capture:ovcap|href_last[2] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.039      ;
; 0.735 ; OV7670_capture:ovcap|href_last[5]  ; OV7670_capture:ovcap|href_last[6] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.041      ;
; 0.741 ; OV7670_capture:ovcap|href_last[3]  ; OV7670_capture:ovcap|href_last[4] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; OV7670_capture:ovcap|address[12]   ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; OV7670_capture:ovcap|href_last[4]  ; OV7670_capture:ovcap|href_last[5] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.048      ;
; 0.755 ; OV7670_capture:ovcap|href_last[0]  ; OV7670_capture:ovcap|href_last[1] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.061      ;
; 1.083 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|hold_href    ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.373      ;
; 1.085 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.375      ;
; 1.088 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.482      ; 1.376      ;
; 1.099 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.389      ;
; 1.101 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.391      ;
; 1.185 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.491      ;
; 1.185 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.491      ;
; 1.185 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.492      ;
; 1.212 ; OV7670_capture:ovcap|href_last[2]  ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.518      ;
; 1.234 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; OV7670_capture:ovcap|address[11]   ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.541      ;
; 1.392 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.698      ;
; 1.397 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[5] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.703      ;
; 1.399 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[4] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.705      ;
; 1.400 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[1] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.706      ;
; 1.401 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[2] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.707      ;
; 1.404 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[6] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.694      ;
; 1.447 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.753      ;
; 1.465 ; OV7670_capture:ovcap|hold_href     ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.771      ;
; 1.635 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[1] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.925      ;
; 1.635 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[2] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.925      ;
; 1.636 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[4] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.926      ;
; 1.638 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[5] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.928      ;
; 1.639 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 1.929      ;
; 1.663 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.970      ;
; 1.664 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.970      ;
; 1.665 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 1.971      ;
; 1.714 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.020      ;
; 1.714 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; OV7670_capture:ovcap|address[11]   ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.021      ;
; 1.715 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.021      ;
; 1.715 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.021      ;
; 1.749 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.055      ;
; 1.750 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.056      ;
; 1.750 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.056      ;
; 1.751 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.057      ;
; 1.751 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.057      ;
; 1.771 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; -0.002     ; 2.075      ;
; 1.775 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.081      ;
; 1.800 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.106      ;
; 1.800 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.106      ;
; 1.801 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.107      ;
; 1.835 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.141      ;
; 1.835 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.482      ; 2.123      ;
; 1.836 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.142      ;
; 1.836 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.142      ;
; 1.837 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.143      ;
; 1.850 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.484      ; 2.140      ;
; 1.861 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.167      ;
; 1.886 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.192      ;
; 1.886 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.192      ;
; 1.886 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.192      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.887 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.367      ; 2.060      ;
; 1.905 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.211      ;
; 1.921 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.227      ;
; 1.922 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.228      ;
; 1.922 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.228      ;
; 1.934 ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.240      ;
; 1.947 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.253      ;
; 1.972 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.278      ;
; 1.972 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.278      ;
; 1.991 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.297      ;
; 1.991 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.297      ;
; 1.996 ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.023      ; 2.325      ;
; 2.007 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.313      ;
; 2.008 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.314      ;
; 2.009 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; -0.138     ; 2.177      ;
; 2.027 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.333      ;
; 2.033 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 2.339      ;
+-------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'xclk'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; ov7670_driver:ovdr|sccb:rw|sda_line[38]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[39]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.038      ;
; 0.734 ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.040      ;
; 0.740 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; ov7670_driver:ovdr|sccb:rw|scl_line[35]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[36]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; ov7670_driver:ovdr|sccb:rw|sda_line[31]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[32]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; ov7670_driver:ovdr|sccb:rw|sda_line[29]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[30]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; ov7670_driver:ovdr|sccb:rw|sda_line[30]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[31]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; ov7670_driver:ovdr|sccb:rw|sda_line[27]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[28]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.050      ;
; 0.746 ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ov7670_driver:ovdr|sccb:rw|scl_line[34]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[35]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; ov7670_driver:ovdr|sccb:rw|scl_line[37]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[38]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ov7670_driver:ovdr|sccb:rw|sda_line[35]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[36]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; ov7670_driver:ovdr|sccb:rw|sda_line[37]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[38]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; ov7670_driver:ovdr|sccb:rw|sda_line[21]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[22]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; ov7670_driver:ovdr|sccb:rw|sda_line[39]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[40]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.057      ;
; 0.759 ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.066      ;
; 0.761 ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.067      ;
; 0.865 ; ov7670_driver:ovdr|sccb:rw|sda_line[28]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[29]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.171      ;
; 0.867 ; ov7670_driver:ovdr|sccb:rw|sda_line[36]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[37]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.173      ;
; 0.868 ; ov7670_driver:ovdr|sccb:rw|sda_line[34]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[35]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.174      ;
; 0.887 ; ov7670_driver:ovdr|sccb:rw|scl_line[9]                   ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.193      ;
; 0.916 ; ov7670_driver:ovdr|sccb:rw|sda_line[14]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[15]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.222      ;
; 0.916 ; ov7670_driver:ovdr|sccb:rw|sda_line[22]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[23]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.222      ;
; 0.918 ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|i2 ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|o                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; ov7670_driver:ovdr|sccb:rw|sda_line[26]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[27]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.224      ;
; 0.921 ; ov7670_driver:ovdr|sccb:rw|sda_line[24]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[25]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.227      ;
; 0.952 ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.258      ;
; 0.954 ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.260      ;
; 1.033 ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.339      ;
; 1.038 ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.344      ;
; 1.163 ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[33]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.469      ;
; 1.163 ; ov7670_driver:ovdr|sccb:rw|sda_line[16]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[17]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.469      ;
; 1.165 ; ov7670_driver:ovdr|sccb:rw|sda_line[17]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[18]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.471      ;
; 1.167 ; ov7670_driver:ovdr|sccb:rw|sda_line[23]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[24]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; ov7670_driver:ovdr|sccb:rw|sda_line[20]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[21]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.477      ;
; 1.174 ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.480      ;
; 1.177 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ov7670_driver:ovdr|sccb:rw|sda_line[15]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[16]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.484      ;
; 1.181 ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.487      ;
; 1.189 ; ov7670_driver:ovdr|sccb:rw|counter[1]                    ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.495      ;
; 1.190 ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.497      ;
; 1.201 ; ov7670_driver:ovdr|sccb:rw|counter[2]                    ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.507      ;
; 1.203 ; ov7670_driver:ovdr|sccb:rw|counter[4]                    ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.509      ;
; 1.212 ; ov7670_driver:ovdr|sccb:rw|counter[7]                    ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.518      ;
; 1.213 ; ov7670_driver:ovdr|sccb:rw|scl_line[33]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[34]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.519      ;
; 1.220 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.526      ;
; 1.225 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.532      ;
; 1.249 ; ov7670_driver:ovdr|sccb:rw|counter[3]                    ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.555      ;
; 1.251 ; ov7670_driver:ovdr|sccb:rw|counter[5]                    ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.557      ;
; 1.260 ; ov7670_driver:ovdr|sccb:rw|counter[6]                    ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.566      ;
; 1.326 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[24]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.632      ;
; 1.327 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[21]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.633      ;
; 1.333 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[13]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.639      ;
; 1.335 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[33]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.641      ;
; 1.424 ; ov7670_driver:ovdr|sccb:rw|sda_line[32]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[33]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.004     ; 1.726      ;
; 1.445 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; xclk         ; xclk        ; 0.000        ; 0.088      ; 1.800      ;
; 1.472 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|busystate                                                                                           ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.778      ;
; 1.542 ; ov7670_driver:ovdr|sccb:rw|sda_line[33]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[34]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.852      ;
; 1.548 ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.007      ; 1.861      ;
; 1.555 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[22]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.861      ;
; 1.560 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.003     ; 1.863      ;
; 1.561 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[9]                                                                                         ; xclk         ; xclk        ; 0.000        ; -0.003     ; 1.864      ;
; 1.564 ; ov7670_driver:ovdr|sccb:rw|sda_line[13]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[14]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.003     ; 1.867      ;
; 1.564 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.003     ; 1.867      ;
; 1.565 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.003     ; 1.868      ;
; 1.585 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[20]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.891      ;
; 1.586 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[25]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.892      ;
; 1.590 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[23]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.896      ;
; 1.592 ; ov7670_driver:ovdr|sccb:rw|sda_line[18]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[19]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.007      ; 1.905      ;
; 1.614 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[34]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.924      ;
; 1.621 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.931      ;
; 1.626 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[29]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.936      ;
; 1.628 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[26]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.938      ;
; 1.628 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[37]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.938      ;
; 1.629 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[35]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.004      ; 1.939      ;
; 1.639 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|counter[0]                                                                                          ; xclk         ; xclk        ; 0.000        ; -0.001     ; 1.944      ;
; 1.655 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.962      ;
; 1.668 ; ov7670_driver:ovdr|sccb:rw|counter[1]                    ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.974      ;
; 1.680 ; ov7670_driver:ovdr|sccb:rw|counter[2]                    ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.986      ;
; 1.682 ; ov7670_driver:ovdr|sccb:rw|counter[4]                    ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 1.988      ;
; 1.700 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 2.006      ;
; 1.705 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 2.012      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[10]                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[10]                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[11]                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[11]                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13]                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13]                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14]                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14]                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[8]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[8]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[9]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[9]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~portb_address_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'xclk'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|i2                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|i2                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|o                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|o                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|busystate                                                                                           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|busystate                                                                                           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[0]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[0]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                                                                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OV7670_PCLK'                                                                             ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; OV7670_PCLK ; Rise       ; OV7670_PCLK                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[10]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[10]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[11]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[11]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[12]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[12]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[6]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[7]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[7]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[8]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[8]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[9]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[9]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|hold_href     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|hold_href     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_href  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_href  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_vsync ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_vsync ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|we_reg        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|we_reg        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_PCLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_PCLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|duty[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|duty[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|duty[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|duty[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|hold_href|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|hold_href|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[6]|clk             ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; KEY[*]       ; CLOCK_50    ; 7.001 ; 7.001 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50    ; 7.001 ; 7.001 ; Rise       ; CLOCK_50        ;
;  KEY[1]      ; CLOCK_50    ; 6.743 ; 6.743 ; Rise       ; CLOCK_50        ;
; OV7670_VSYNC ; CLOCK_50    ; 6.293 ; 6.293 ; Rise       ; CLOCK_50        ;
; OV7670_HREF  ; OV7670_PCLK ; 4.344 ; 4.344 ; Fall       ; OV7670_PCLK     ;
; OV7670_VSYNC ; OV7670_PCLK ; 4.388 ; 4.388 ; Fall       ; OV7670_PCLK     ;
; KEY[*]       ; xclk        ; 6.347 ; 6.347 ; Rise       ; xclk            ;
;  KEY[3]      ; xclk        ; 6.347 ; 6.347 ; Rise       ; xclk            ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; KEY[*]       ; CLOCK_50    ; -4.606 ; -4.606 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50    ; -5.650 ; -5.650 ; Rise       ; CLOCK_50        ;
;  KEY[1]      ; CLOCK_50    ; -4.606 ; -4.606 ; Rise       ; CLOCK_50        ;
; OV7670_VSYNC ; CLOCK_50    ; -5.015 ; -5.015 ; Rise       ; CLOCK_50        ;
; OV7670_HREF  ; OV7670_PCLK ; -4.078 ; -4.078 ; Fall       ; OV7670_PCLK     ;
; OV7670_VSYNC ; OV7670_PCLK ; -4.122 ; -4.122 ; Fall       ; OV7670_PCLK     ;
; KEY[*]       ; xclk        ; -5.602 ; -5.602 ; Rise       ; xclk            ;
;  KEY[3]      ; xclk        ; -5.602 ; -5.602 ; Rise       ; xclk            ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; TX          ; CLOCK_50   ; 8.831 ; 8.831 ; Rise       ; CLOCK_50        ;
; OV7670_SIOC ; xclk       ; 6.685 ; 6.685 ; Rise       ; xclk            ;
; OV7670_SIOD ; xclk       ; 6.715 ; 6.715 ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ; 4.215 ;       ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ;       ; 4.215 ; Fall       ; xclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; TX          ; CLOCK_50   ; 8.831 ; 8.831 ; Rise       ; CLOCK_50        ;
; OV7670_SIOC ; xclk       ; 6.685 ; 6.685 ; Rise       ; xclk            ;
; OV7670_SIOD ; xclk       ; 6.715 ; 6.715 ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ; 4.215 ;       ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ;       ; 4.215 ; Fall       ; xclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Output Enable Times                                                    ;
+-------------+------------+-------+------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 8.948 ;      ; Rise       ; xclk            ;
+-------------+------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+-------------+------------+-------+------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 7.293 ;      ; Rise       ; xclk            ;
+-------------+------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 8.948     ;           ; Rise       ; xclk            ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 7.293     ;           ; Rise       ; xclk            ;
+-------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; xclk        ; -2.682 ; -184.775      ;
; CLOCK_50    ; -0.981 ; -48.602       ;
; OV7670_PCLK ; -0.317 ; -2.801        ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -1.386 ; -1.386        ;
; OV7670_PCLK ; 0.215  ; 0.000         ;
; xclk        ; 0.215  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; CLOCK_50    ; -1.627 ; -1841.524       ;
; xclk        ; -1.423 ; -103.768        ;
; OV7670_PCLK ; -1.222 ; -27.222         ;
+-------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'xclk'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[27] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[28] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[29] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[30] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[37] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|scl_line[38] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[19] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[26] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[27] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[28] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[29] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[30] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[31] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[32] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[34] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[35] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[36] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[37] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[38] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[39] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_driver:ovdr|sccb:rw|sda_line[40] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[12] ; xclk         ; xclk        ; 1.000        ; -0.058     ; 3.656      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[13] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[19] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[20] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[21] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[22] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[23] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[24] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ; ov7670_driver:ovdr|sccb:rw|scl_line[25] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
; -2.682 ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ; ov7670_driver:ovdr|sccb:rw|scl_line[26] ; xclk         ; xclk        ; 1.000        ; -0.057     ; 3.657      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_re_reg        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg0  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg1  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg2  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg3  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg4  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg5  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg6  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg7  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg8  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg9  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg10 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg11 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_re_reg         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg0   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg1   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg2   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg3   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg4   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg5   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg6   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg7   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg8   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg9   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg10  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a4~portb_address_reg11  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_re_reg         ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg0   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg1   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg2   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg3   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg4   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg5   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg6   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg7   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg8   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg9   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg10  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~portb_address_reg11  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|q_b[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg5   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg6   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg7   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg8   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg9   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_re_reg         ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg0   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg1   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg2   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg3   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a5~portb_address_reg4   ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OV7670_PCLK'                                                                                                                       ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.317 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.289      ;
; -0.282 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.254      ;
; -0.254 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.163      ; 0.949      ;
; -0.247 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.219      ;
; -0.212 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.184      ;
; -0.183 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.174      ; 0.889      ;
; -0.177 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.149      ;
; -0.142 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.114      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.141 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.114      ; 0.787      ;
; -0.131 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.163      ; 0.826      ;
; -0.116 ; OV7670_capture:ovcap|hold_href     ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.001     ; 1.147      ;
; -0.064 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.096      ;
; -0.048 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 1.020      ;
; -0.030 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.062      ;
; -0.029 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.061      ;
; -0.013 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 0.985      ;
; -0.008 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.040      ;
; 0.002  ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.694      ;
; 0.005  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.027      ;
; 0.006  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.026      ;
; 0.022  ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 0.950      ;
; 0.027  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 1.005      ;
; 0.039  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.993      ;
; 0.040  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.992      ;
; 0.040  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.656      ;
; 0.041  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.991      ;
; 0.042  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[5] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.654      ;
; 0.045  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[4] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.651      ;
; 0.047  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[1] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.649      ;
; 0.048  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[2] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.648      ;
; 0.057  ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 0.915      ;
; 0.061  ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.971      ;
; 0.062  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.970      ;
; 0.074  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.958      ;
; 0.075  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.957      ;
; 0.076  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.956      ;
; 0.086  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[6] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.610      ;
; 0.092  ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 0.880      ;
; 0.096  ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.936      ;
; 0.097  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.935      ;
; 0.109  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.923      ;
; 0.110  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.922      ;
; 0.111  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.921      ;
; 0.127  ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 0.845      ;
; 0.131  ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.901      ;
; 0.131  ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.900      ;
; 0.144  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.888      ;
; 0.145  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.887      ;
; 0.148  ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.884      ;
; 0.166  ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.866      ;
; 0.166  ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.865      ;
; 0.179  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.853      ;
; 0.183  ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.849      ;
; 0.192  ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.010      ; 0.850      ;
; 0.201  ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.831      ;
; 0.203  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.493      ;
; 0.205  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.827      ;
; 0.206  ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.490      ;
; 0.212  ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.484      ;
; 0.213  ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|hold_href    ; OV7670_PCLK  ; OV7670_PCLK ; 0.500        ; 0.164      ; 0.483      ;
; 0.214  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.814      ;
; 0.226  ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.806      ;
; 0.231  ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.011      ; 0.812      ;
; 0.236  ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.796      ;
; 0.236  ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.796      ;
; 0.236  ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.010      ; 0.806      ;
; 0.239  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.792      ;
; 0.253  ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.779      ;
; 0.261  ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.771      ;
; 0.262  ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.770      ;
; 0.267  ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.060     ; 0.705      ;
; 0.271  ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.761      ;
; 0.274  ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.757      ;
; 0.288  ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.744      ;
; 0.296  ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.736      ;
; 0.305  ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; -0.001     ; 0.726      ;
; 0.308  ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 1.000        ; 0.000      ; 0.724      ;
+--------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.386 ; xclk                                                   ; xclk                                                                                                                ; xclk         ; CLOCK_50    ; 0.000        ; 1.460      ; 0.367      ;
; -0.886 ; xclk                                                   ; xclk                                                                                                                ; xclk         ; CLOCK_50    ; -0.500       ; 1.460      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S4                                      ; fsm:fsmpm|nxst.S4                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S6                                      ; fsm:fsmpm|nxst.S6                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S6DS                                    ; fsm:fsmpm|nxst.S6DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S5DS                                    ; fsm:fsmpm|nxst.S5DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S1                                      ; fsm:fsmpm|nxst.S1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S2                                      ; fsm:fsmpm|nxst.S2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S3                                      ; fsm:fsmpm|nxst.S3                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.SD_FB                                   ; fsm:fsmpm|nxst.SD_FB                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.SBreak                                  ; fsm:fsmpm|nxst.SBreak                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|data_send                                    ; fsm:fsmpm|data_send                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[0]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[2]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[1]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync   ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fsm:fsmpm|nxst.S8                                      ; fsm:fsmpm|nxst.S8                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; fsm:fsmpm|nxst.S3                                      ; fsm:fsmpm|prst.S3                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.239  ; fsm:fsmpm|nxst.SD_FB                                   ; fsm:fsmpm|prst.SD_FB                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync   ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.242  ; OV7670_capture:ovcap|address[2]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg2   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.499      ;
; 0.243  ; OV7670_capture:ovcap|address[3]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg3   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.500      ;
; 0.243  ; OV7670_capture:ovcap|address[0]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg0   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.500      ;
; 0.248  ; fsm:fsmpm|prst.S4                                      ; fsm:fsmpm|nxst.S5                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; fsm:fsmpm|UART:c1|uart_clk_cnt[8]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[8]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.252  ; fsm:fsmpm|prst.SBreak                                  ; fsm:fsmpm|nxst.S4                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.254  ; fsm:fsmpm|UART:c1|uart_clk_cnt[8]                      ; fsm:fsmpm|UART:c1|uart_clk_en                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.256  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.261  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.stopbit                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.413      ;
; 0.271  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_clk_en          ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.databits                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.290  ; fsm:fsmpm|address[10]                                  ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.490      ;
; 0.291  ; fsm:fsmpm|address[9]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.297  ; fsm:fsmpm|address[6]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.497      ;
; 0.304  ; fsm:fsmpm|address[8]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.504      ;
; 0.304  ; fsm:fsmpm|address[7]                                   ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a12~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.504      ;
; 0.310  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.462      ;
; 0.321  ; fsm:fsmpm|nxst.S2                                      ; fsm:fsmpm|prst.S2                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.474      ;
; 0.322  ; fsm:fsmpm|data[7]                                      ; fsm:fsmpm|data_in[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.472      ;
; 0.324  ; fsm:fsmpm|address[12]                                  ; fsm:fsmpm|address[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; fsm:fsmpm|nxst.S6DS                                    ; fsm:fsmpm|prst.S6DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324  ; fsm:fsmpm|nxst.S5DS                                    ; fsm:fsmpm|prst.S5DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.476      ;
; 0.327  ; fsm:fsmpm|nxst.S8                                      ; fsm:fsmpm|prst.S8                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.351  ; OV7670_capture:ovcap|address[1]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg1   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.608      ;
; 0.356  ; fsm:fsmpm|address[2]                                   ; fsm:fsmpm|address[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; fsm:fsmpm|address[0]                                   ; fsm:fsmpm|address[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.363  ; fsm:fsmpm|address[11]                                  ; fsm:fsmpm|address[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; fsm:fsmpm|UART:c1|uart_clk_cnt[2]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; fsm:fsmpm|address[1]                                   ; fsm:fsmpm|address[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; fsm:fsmpm|UART:c1|uart_clk_cnt[4]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; fsm:fsmpm|UART:c1|uart_clk_cnt[6]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[2]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; fsm:fsmpm|address[9]                                   ; fsm:fsmpm|address[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; OV7670_capture:ovcap|address[7]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg7   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.624      ;
; 0.368  ; OV7670_capture:ovcap|address[10]                       ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg10  ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.625      ;
; 0.371  ; OV7670_capture:ovcap|address[0]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~porta_address_reg0   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.125      ; 0.634      ;
; 0.373  ; fsm:fsmpm|UART:c1|uart_clk_cnt[0]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.373  ; OV7670_capture:ovcap|address[9]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg9   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.630      ;
; 0.374  ; fsm:fsmpm|address[5]                                   ; fsm:fsmpm|address[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; fsm:fsmpm|address[8]                                   ; fsm:fsmpm|address[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; fsm:fsmpm|UART:c1|uart_clk_cnt[1]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[0]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; OV7670_capture:ovcap|address[3]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~porta_address_reg3   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.125      ; 0.638      ;
; 0.376  ; OV7670_capture:ovcap|address[8]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a6~porta_address_reg8   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.119      ; 0.633      ;
; 0.377  ; fsm:fsmpm|address[3]                                   ; fsm:fsmpm|address[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; fsm:fsmpm|UART:c1|uart_clk_cnt[3]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; fsm:fsmpm|data[3]                                      ; fsm:fsmpm|data_in[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.530      ;
; 0.377  ; OV7670_capture:ovcap|address[2]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a5~porta_address_reg2   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.125      ; 0.640      ;
; 0.378  ; fsm:fsmpm|UART:c1|uart_clk_cnt[5]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; fsm:fsmpm|UART:c1|uart_clk_cnt[7]                      ; fsm:fsmpm|UART:c1|uart_clk_cnt[7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; fsm:fsmpm|prst.S6                                      ; fsm:fsmpm|data_in[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; fsm:fsmpm|address[6]                                   ; fsm:fsmpm|address[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[1]    ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_bit_count[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; fsm:fsmpm|data[12]                                     ; fsm:fsmpm|data_in[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.541      ;
; 0.382  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[0]        ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_ticks[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_clk_en          ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.startbit                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; OV7670_capture:ovcap|address[3]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a0~porta_address_reg3   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.129      ; 0.649      ;
; 0.382  ; OV7670_capture:ovcap|address[0]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a0~porta_address_reg0   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.129      ; 0.649      ;
; 0.385  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.idle     ; fsm:fsmpm|nxst.S5                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.385  ; fsm:fsmpm|data[0]                                      ; fsm:fsmpm|data_in[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.545      ;
; 0.386  ; fsm:fsmpm|data[1]                                      ; fsm:fsmpm|data_in[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.539      ;
; 0.387  ; OV7670_capture:ovcap|address[0]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a2~porta_address_reg0   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.105      ; 0.630      ;
; 0.388  ; fsm:fsmpm|prst.SBreak                                  ; fsm:fsmpm|nxst.S0                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.388  ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_clk_en          ; fsm:fsmpm|UART:c1|UART_TX:uart_tx_i|tx_pstate.txsync                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.388  ; OV7670_capture:ovcap|address[2]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a0~porta_address_reg2   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.129      ; 0.655      ;
; 0.390  ; OV7670_capture:ovcap|address[3]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a2~porta_address_reg3   ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.105      ; 0.633      ;
; 0.391  ; OV7670_capture:ovcap|address[3]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a10~porta_address_reg3  ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.135      ; 0.664      ;
; 0.391  ; OV7670_capture:ovcap|address[2]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a10~porta_address_reg2  ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.135      ; 0.664      ;
; 0.392  ; OV7670_capture:ovcap|address[0]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a13~porta_address_reg0  ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.133      ; 0.663      ;
; 0.394  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.S6DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.394  ; fsm:fsmpm|prst.S5DS                                    ; fsm:fsmpm|nxst.S5DS                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.395  ; OV7670_capture:ovcap|address[0]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a10~porta_address_reg0  ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.135      ; 0.668      ;
; 0.398  ; OV7670_capture:ovcap|address[3]                        ; framebuffer4K:fb4K|altsyncram:altsyncram_component|altsyncram_a6s1:auto_generated|ram_block1a13~porta_address_reg3  ; OV7670_PCLK  ; CLOCK_50    ; 0.000        ; 0.133      ; 0.669      ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OV7670_PCLK'                                                                                                                       ;
+-------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[6] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; OV7670_capture:ovcap|href_last[1]  ; OV7670_capture:ovcap|href_last[2] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; OV7670_capture:ovcap|href_last[5]  ; OV7670_capture:ovcap|href_last[6] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; OV7670_capture:ovcap|href_last[3]  ; OV7670_capture:ovcap|href_last[4] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; OV7670_capture:ovcap|address[12]   ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; OV7670_capture:ovcap|href_last[4]  ; OV7670_capture:ovcap|href_last[5] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.248 ; OV7670_capture:ovcap|href_last[0]  ; OV7670_capture:ovcap|href_last[1] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.400      ;
; 0.363 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.517      ;
; 0.373 ; OV7670_capture:ovcap|href_last[2]  ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; OV7670_capture:ovcap|address[11]   ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.527      ;
; 0.443 ; OV7670_capture:ovcap|hold_href     ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.595      ;
; 0.467 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.619      ;
; 0.470 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[5] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.622      ;
; 0.472 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[4] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[2] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.625      ;
; 0.473 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[1] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.625      ;
; 0.477 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.629      ;
; 0.500 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.654      ;
; 0.514 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; OV7670_capture:ovcap|address[11]   ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.667      ;
; 0.535 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[2]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; OV7670_capture:ovcap|address[10]   ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.689      ;
; 0.549 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.702      ;
; 0.557 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.709      ;
; 0.570 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[3]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.724      ;
; 0.575 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; -0.001     ; 0.726      ;
; 0.584 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OV7670_capture:ovcap|address[9]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.736      ;
; 0.592 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.744      ;
; 0.605 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[4]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.757      ;
; 0.606 ; OV7670_capture:ovcap|address[8]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.758      ;
; 0.609 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[0]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; -0.060     ; 0.705      ;
; 0.618 ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.770      ;
; 0.619 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.771      ;
; 0.619 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.771      ;
; 0.627 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.779      ;
; 0.640 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[5]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.641 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.644 ; OV7670_capture:ovcap|href_last[6]  ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.010      ; 0.806      ;
; 0.644 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.796      ;
; 0.644 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.796      ;
; 0.649 ; OV7670_capture:ovcap|duty[1]       ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.011      ; 0.812      ;
; 0.654 ; OV7670_capture:ovcap|address[7]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.806      ;
; 0.662 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.814      ;
; 0.666 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.818      ;
; 0.667 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|hold_href    ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.164      ; 0.483      ;
; 0.668 ; OV7670_capture:ovcap|latched_href  ; OV7670_capture:ovcap|href_last[0] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.164      ; 0.484      ;
; 0.674 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|href_last[3] ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.164      ; 0.490      ;
; 0.675 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[6]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.827      ;
; 0.677 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[0]      ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.164      ; 0.493      ;
; 0.679 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.831      ;
; 0.688 ; OV7670_capture:ovcap|duty[0]       ; OV7670_capture:ovcap|we_reg       ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.010      ; 0.850      ;
; 0.697 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.849      ;
; 0.701 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.853      ;
; 0.713 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.865      ;
; 0.714 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.866      ;
; 0.714 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.866      ;
; 0.732 ; OV7670_capture:ovcap|address[6]    ; OV7670_capture:ovcap|address[12]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.884      ;
; 0.735 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.887      ;
; 0.736 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[9]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.888      ;
; 0.748 ; OV7670_capture:ovcap|address[2]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.900      ;
; 0.749 ; OV7670_capture:ovcap|address[5]    ; OV7670_capture:ovcap|address[11]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.901      ;
; 0.749 ; OV7670_capture:ovcap|address[4]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.901      ;
; 0.753 ; OV7670_capture:ovcap|we_reg        ; OV7670_capture:ovcap|address[1]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; -0.060     ; 0.845      ;
; 0.767 ; OV7670_capture:ovcap|latched_vsync ; OV7670_capture:ovcap|duty[1]      ; OV7670_PCLK  ; OV7670_PCLK ; -0.500       ; 0.163      ; 0.582      ;
; 0.769 ; OV7670_capture:ovcap|address[0]    ; OV7670_capture:ovcap|address[7]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.921      ;
; 0.770 ; OV7670_capture:ovcap|address[1]    ; OV7670_capture:ovcap|address[8]   ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.922      ;
; 0.771 ; OV7670_capture:ovcap|address[3]    ; OV7670_capture:ovcap|address[10]  ; OV7670_PCLK  ; OV7670_PCLK ; 0.000        ; 0.000      ; 0.923      ;
+-------+------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'xclk'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; ov7670_driver:ovdr|sccb:rw|sda_line[38]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[39]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; ov7670_driver:ovdr|sccb:rw|scl_line[35]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[36]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ov7670_driver:ovdr|sccb:rw|sda_line[30]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[31]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ov7670_driver:ovdr|sccb:rw|sda_line[31]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[32]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ov7670_driver:ovdr|sccb:rw|sda_line[29]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[30]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ov7670_driver:ovdr|sccb:rw|sda_line[27]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[28]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; ov7670_driver:ovdr|sccb:rw|scl_line[34]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[35]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ov7670_driver:ovdr|sccb:rw|scl_line[37]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[38]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ov7670_driver:ovdr|sccb:rw|sda_line[35]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[36]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ov7670_driver:ovdr|sccb:rw|sda_line[37]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[38]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; ov7670_driver:ovdr|sccb:rw|sda_line[21]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[22]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; ov7670_driver:ovdr|sccb:rw|sda_line[39]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[40]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.401      ;
; 0.292 ; ov7670_driver:ovdr|sccb:rw|sda_line[14]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[15]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; ov7670_driver:ovdr|sccb:rw|sda_line[22]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[23]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; ov7670_driver:ovdr|sccb:rw|sda_line[28]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[29]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; ov7670_driver:ovdr|sccb:rw|sda_line[24]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[25]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; ov7670_driver:ovdr|sccb:rw|sda_line[26]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[27]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; ov7670_driver:ovdr|sccb:rw|sda_line[36]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[37]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; ov7670_driver:ovdr|sccb:rw|sda_line[34]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[35]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.447      ;
; 0.304 ; ov7670_driver:ovdr|sccb:rw|scl_line[9]                   ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.456      ;
; 0.307 ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.001      ; 0.460      ;
; 0.310 ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.462      ;
; 0.316 ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|i2 ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|o                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.471      ;
; 0.356 ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[33]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.508      ;
; 0.360 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ov7670_driver:ovdr|sccb:rw|sda_line[20]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[21]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ov7670_driver:ovdr|sccb:rw|sda_line[16]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[17]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ov7670_driver:ovdr|sccb:rw|sda_line[17]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[18]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; ov7670_driver:ovdr|sccb:rw|sda_line[23]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[24]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; ov7670_driver:ovdr|sccb:rw|counter[1]                    ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; ov7670_driver:ovdr|sccb:rw|sda_line[15]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[16]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; ov7670_driver:ovdr|sccb:rw|scl_line[33]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[34]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; ov7670_driver:ovdr|sccb:rw|counter[2]                    ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; ov7670_driver:ovdr|sccb:rw|counter[4]                    ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; ov7670_driver:ovdr|sccb:rw|counter[7]                    ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.530      ;
; 0.384 ; ov7670_driver:ovdr|sccb:rw|counter[3]                    ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; ov7670_driver:ovdr|sccb:rw|counter[5]                    ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; ov7670_driver:ovdr|sccb:rw|counter[6]                    ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.540      ;
; 0.429 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[21]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.581      ;
; 0.430 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ; xclk         ; xclk        ; 0.000        ; 0.050      ; 0.618      ;
; 0.432 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[24]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.584      ;
; 0.438 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[13]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[33]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.591      ;
; 0.475 ; ov7670_driver:ovdr|sccb:rw|sda_line[13]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[14]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.002     ; 0.625      ;
; 0.475 ; ov7670_driver:ovdr|sccb:rw|sda_line[32]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[33]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.003     ; 0.624      ;
; 0.489 ; ov7670_driver:ovdr|sccb:rw|sda_line[18]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[19]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.005      ; 0.646      ;
; 0.491 ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.005      ; 0.648      ;
; 0.492 ; ov7670_driver:ovdr|sccb:rw|sda_line[33]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[34]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.003      ; 0.647      ;
; 0.498 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|counter[0]                                                                                          ; xclk         ; xclk        ; 0.000        ; -0.001     ; 0.650      ;
; 0.499 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[20]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; ov7670_driver:ovdr|sccb:rw|counter[1]                    ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[25]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[22]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[23]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[12]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.002     ; 0.660      ;
; 0.511 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ov7670_driver:ovdr|sccb:rw|counter[2]                    ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; ov7670_driver:ovdr|sccb:rw|counter[4]                    ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.665      ;
; 0.524 ; ov7670_driver:ovdr|sccb:rw|counter[3]                    ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.676      ;
; 0.526 ; ov7670_driver:ovdr|sccb:rw|counter[5]                    ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; ov7670_driver:ovdr|sccb:rw|counter[0]                    ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.680      ;
; 0.528 ; ov7670_driver:ovdr|sccb:rw|counter[6]                    ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.680      ;
; 0.533 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.002     ; 0.683      ;
; 0.533 ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0] ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ; xclk         ; xclk        ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[9]                                                                                         ; xclk         ; xclk        ; 0.000        ; -0.002     ; 0.684      ;
; 0.534 ; ov7670_driver:ovdr|sccb:rw|scl_line[40]                  ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ; xclk         ; xclk        ; 0.000        ; -0.002     ; 0.684      ;
; 0.534 ; ov7670_driver:ovdr|sccb:rw|sda_line[12]                  ; ov7670_driver:ovdr|sccb:rw|sda_line[13]                                                                                        ; xclk         ; xclk        ; 0.000        ; 0.002      ; 0.688      ;
+-------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; framebuffer1K:fb1K|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ram_block1a1~portb_address_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'xclk'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux0_rtl_0|altsyncram_8f01:auto_generated|ram_block1a0~porta_address_reg7 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|i2                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|i2                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|o                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1|o                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[0]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[1]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[2]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[3]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[4]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[5]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[6]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|busystate                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|busystate                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[6]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|counter[7]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[10]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[11]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[12]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[13]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[14]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[15]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[16]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[17]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[18]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[19]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[20]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[21]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[22]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[23]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[24]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[25]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[26]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[27]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[28]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[29]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[30]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[31]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; xclk  ; Rise       ; ov7670_driver:ovdr|sccb:rw|scl_line[32]                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OV7670_PCLK'                                                                             ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; OV7670_PCLK ; Rise       ; OV7670_PCLK                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|address[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|duty[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|hold_href     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|hold_href     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|href_last[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_href  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_href  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_vsync ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Fall       ; OV7670_capture:ovcap|latched_vsync ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|we_reg        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_capture:ovcap|we_reg        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; OV7670_PCLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; OV7670_PCLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|address[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|address[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|duty[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|duty[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|duty[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|duty[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|hold_href|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|hold_href|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670_PCLK ; Rise       ; ovcap|href_last[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670_PCLK ; Rise       ; ovcap|href_last[6]|clk             ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; KEY[*]       ; CLOCK_50    ; 2.939 ; 2.939 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50    ; 2.848 ; 2.848 ; Rise       ; CLOCK_50        ;
;  KEY[1]      ; CLOCK_50    ; 2.939 ; 2.939 ; Rise       ; CLOCK_50        ;
; OV7670_VSYNC ; CLOCK_50    ; 2.648 ; 2.648 ; Rise       ; CLOCK_50        ;
; OV7670_HREF  ; OV7670_PCLK ; 2.232 ; 2.232 ; Fall       ; OV7670_PCLK     ;
; OV7670_VSYNC ; OV7670_PCLK ; 2.257 ; 2.257 ; Fall       ; OV7670_PCLK     ;
; KEY[*]       ; xclk        ; 2.890 ; 2.890 ; Rise       ; xclk            ;
;  KEY[3]      ; xclk        ; 2.890 ; 2.890 ; Rise       ; xclk            ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; KEY[*]       ; CLOCK_50    ; -2.124 ; -2.124 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50    ; -2.400 ; -2.400 ; Rise       ; CLOCK_50        ;
;  KEY[1]      ; CLOCK_50    ; -2.124 ; -2.124 ; Rise       ; CLOCK_50        ;
; OV7670_VSYNC ; CLOCK_50    ; -2.231 ; -2.231 ; Rise       ; CLOCK_50        ;
; OV7670_HREF  ; OV7670_PCLK ; -2.112 ; -2.112 ; Fall       ; OV7670_PCLK     ;
; OV7670_VSYNC ; OV7670_PCLK ; -2.137 ; -2.137 ; Fall       ; OV7670_PCLK     ;
; KEY[*]       ; xclk        ; -2.657 ; -2.657 ; Rise       ; xclk            ;
;  KEY[3]      ; xclk        ; -2.657 ; -2.657 ; Rise       ; xclk            ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; TX          ; CLOCK_50   ; 3.957 ; 3.957 ; Rise       ; CLOCK_50        ;
; OV7670_SIOC ; xclk       ; 3.064 ; 3.064 ; Rise       ; xclk            ;
; OV7670_SIOD ; xclk       ; 3.077 ; 3.077 ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ; 1.847 ;       ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ;       ; 1.847 ; Fall       ; xclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; TX          ; CLOCK_50   ; 3.957 ; 3.957 ; Rise       ; CLOCK_50        ;
; OV7670_SIOC ; xclk       ; 3.064 ; 3.064 ; Rise       ; xclk            ;
; OV7670_SIOD ; xclk       ; 3.077 ; 3.077 ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ; 1.847 ;       ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ;       ; 1.847 ; Fall       ; xclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Output Enable Times                                                    ;
+-------------+------------+-------+------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 3.703 ;      ; Rise       ; xclk            ;
+-------------+------------+-------+------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+-------------+------------+-------+------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 3.256 ;      ; Rise       ; xclk            ;
+-------------+------------+-------+------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Output Disable Times                                                            ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 3.703     ;           ; Rise       ; xclk            ;
+-------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                    ;
+-------------+------------+-----------+-----------+------------+-----------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-------------+------------+-----------+-----------+------------+-----------------+
; OV7670_SIOD ; xclk       ; 3.256     ;           ; Rise       ; xclk            ;
+-------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+--------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -7.974    ; -2.583 ; N/A      ; N/A     ; -2.567              ;
;  CLOCK_50        ; -3.531    ; -2.583 ; N/A      ; N/A     ; -2.567              ;
;  OV7670_PCLK     ; -2.802    ; 0.215  ; N/A      ; N/A     ; -1.777              ;
;  xclk            ; -7.974    ; 0.215  ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS  ; -1844.886 ; -2.583 ; 0.0      ; 0.0     ; -3093.226           ;
;  CLOCK_50        ; -1230.028 ; -2.583 ; N/A      ; N/A     ; -2896.229           ;
;  OV7670_PCLK     ; -39.572   ; 0.000  ; N/A      ; N/A     ; -40.361             ;
;  xclk            ; -575.286  ; 0.000  ; N/A      ; N/A     ; -156.636            ;
+------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; KEY[*]       ; CLOCK_50    ; 7.001 ; 7.001 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50    ; 7.001 ; 7.001 ; Rise       ; CLOCK_50        ;
;  KEY[1]      ; CLOCK_50    ; 6.743 ; 6.743 ; Rise       ; CLOCK_50        ;
; OV7670_VSYNC ; CLOCK_50    ; 6.293 ; 6.293 ; Rise       ; CLOCK_50        ;
; OV7670_HREF  ; OV7670_PCLK ; 4.344 ; 4.344 ; Fall       ; OV7670_PCLK     ;
; OV7670_VSYNC ; OV7670_PCLK ; 4.388 ; 4.388 ; Fall       ; OV7670_PCLK     ;
; KEY[*]       ; xclk        ; 6.347 ; 6.347 ; Rise       ; xclk            ;
;  KEY[3]      ; xclk        ; 6.347 ; 6.347 ; Rise       ; xclk            ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; KEY[*]       ; CLOCK_50    ; -2.124 ; -2.124 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50    ; -2.400 ; -2.400 ; Rise       ; CLOCK_50        ;
;  KEY[1]      ; CLOCK_50    ; -2.124 ; -2.124 ; Rise       ; CLOCK_50        ;
; OV7670_VSYNC ; CLOCK_50    ; -2.231 ; -2.231 ; Rise       ; CLOCK_50        ;
; OV7670_HREF  ; OV7670_PCLK ; -2.112 ; -2.112 ; Fall       ; OV7670_PCLK     ;
; OV7670_VSYNC ; OV7670_PCLK ; -2.137 ; -2.137 ; Fall       ; OV7670_PCLK     ;
; KEY[*]       ; xclk        ; -2.657 ; -2.657 ; Rise       ; xclk            ;
;  KEY[3]      ; xclk        ; -2.657 ; -2.657 ; Rise       ; xclk            ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; TX          ; CLOCK_50   ; 8.831 ; 8.831 ; Rise       ; CLOCK_50        ;
; OV7670_SIOC ; xclk       ; 6.685 ; 6.685 ; Rise       ; xclk            ;
; OV7670_SIOD ; xclk       ; 6.715 ; 6.715 ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ; 4.215 ;       ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ;       ; 4.215 ; Fall       ; xclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; TX          ; CLOCK_50   ; 3.957 ; 3.957 ; Rise       ; CLOCK_50        ;
; OV7670_SIOC ; xclk       ; 3.064 ; 3.064 ; Rise       ; xclk            ;
; OV7670_SIOD ; xclk       ; 3.077 ; 3.077 ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ; 1.847 ;       ; Rise       ; xclk            ;
; OV7670_XCLK ; xclk       ;       ; 1.847 ; Fall       ; xclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50    ; CLOCK_50    ; 1334     ; 0        ; 0        ; 0        ;
; OV7670_PCLK ; CLOCK_50    ; 272      ; 0        ; 0        ; 0        ;
; xclk        ; CLOCK_50    ; 1        ; 1        ; 0        ; 0        ;
; OV7670_PCLK ; OV7670_PCLK ; 125      ; 28       ; 0        ; 0        ;
; xclk        ; xclk        ; 10580    ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; CLOCK_50    ; CLOCK_50    ; 1334     ; 0        ; 0        ; 0        ;
; OV7670_PCLK ; CLOCK_50    ; 272      ; 0        ; 0        ; 0        ;
; xclk        ; CLOCK_50    ; 1        ; 1        ; 0        ; 0        ;
; OV7670_PCLK ; OV7670_PCLK ; 125      ; 28       ; 0        ; 0        ;
; xclk        ; xclk        ; 10580    ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 26 15:35:37 2017
Info: Command: quartus_sta Project1_top -c Project1_top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name xclk xclk
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name OV7670_PCLK OV7670_PCLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.974
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.974      -575.286 xclk 
    Info (332119):    -3.531     -1230.028 CLOCK_50 
    Info (332119):    -2.802       -39.572 OV7670_PCLK 
Info (332146): Worst-case hold slack is -2.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.583        -2.583 CLOCK_50 
    Info (332119):     0.499         0.000 OV7670_PCLK 
    Info (332119):     0.499         0.000 xclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -2896.229 CLOCK_50 
    Info (332119):    -2.277      -156.636 xclk 
    Info (332119):    -1.777       -40.361 OV7670_PCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.682
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.682      -184.775 xclk 
    Info (332119):    -0.981       -48.602 CLOCK_50 
    Info (332119):    -0.317        -2.801 OV7670_PCLK 
Info (332146): Worst-case hold slack is -1.386
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.386        -1.386 CLOCK_50 
    Info (332119):     0.215         0.000 OV7670_PCLK 
    Info (332119):     0.215         0.000 xclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1841.524 CLOCK_50 
    Info (332119):    -1.423      -103.768 xclk 
    Info (332119):    -1.222       -27.222 OV7670_PCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Mon Jun 26 15:35:38 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


