# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5_2.srcs/sources_1/new/N.vhd" \
"../../../../lab5_2.srcs/sources_1/new/NAO.vhd" \
"../../../../lab5_2.srcs/sources_1/new/NOAA.vhd" \
"../../../../lab5_2.srcs/sources_1/new/T-trigger.vhd" \
"../../../../lab5_2.srcs/sources_1/new/T_trigger_a.vhd" \
"../../../../lab5_2.srcs/sources_1/new/tb_trigger.vhd" \

# Do not sort compile order
nosort
