<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdptx_selftest.c File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdptx_selftest.c File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains a diagnostic self-test function for the <a class="el" href="struct_x_dptx.html">XDptx</a> driver. It will check many of the DisplayPort TX's register values against the default reset values as a sanity-check that the core is ready to be used.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.0   als  05/17/14 Initial release.
 </pre> 
<p>
<code>#include &quot;<a class="el" href="xdptx_8h.html">xdptx.h</a>&quot;</code><br>
<code>#include &quot;xstatus.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__selftest_8c.html#f6cbfafba59214dcaad29991a3e265a4">XDptx_SelfTest</a> (<a class="el" href="struct_x_dptx.html">XDptx</a> *InstancePtr)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__selftest_8c.html#254d7b9aa60f1abeb3c4d86ffe696039">ResetValues</a> [53][2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdptx__selftest_8c.html#75e026490111a3043f3f5af681d9e3ed">ResetValuesMsa</a> [20][2]</td></tr>

</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="f6cbfafba59214dcaad29991a3e265a4"></a><!-- doxytag: member="xdptx_selftest.c::XDptx_SelfTest" ref="f6cbfafba59214dcaad29991a3e265a4" args="(XDptx *InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XDptx_SelfTest           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_dptx.html">XDptx</a> *&nbsp;</td>
          <td class="paramname"> <em>InstancePtr</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function runs a self-test on the <a class="el" href="struct_x_dptx.html">XDptx</a> driver/device. The sanity test checks whether or not all tested registers hold their default reset values.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InstancePtr</em>&nbsp;</td><td>is a pointer to the <a class="el" href="struct_x_dptx.html">XDptx</a> instance.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if the self-test passed - all tested registers hold their default reset values.</li><li>XST_FAILURE otherwise.</li></ul>
</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="254d7b9aa60f1abeb3c4d86ffe696039"></a><!-- doxytag: member="xdptx_selftest.c::ResetValues" ref="254d7b9aa60f1abeb3c4d86ffe696039" args="[53][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdptx__selftest_8c.html#254d7b9aa60f1abeb3c4d86ffe696039">ResetValues</a>[53][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This table contains the default values for the DisplayPort TX core's general usage registers. 
</div>
</div><p>
<a class="anchor" name="75e026490111a3043f3f5af681d9e3ed"></a><!-- doxytag: member="xdptx_selftest.c::ResetValuesMsa" ref="75e026490111a3043f3f5af681d9e3ed" args="[20][2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 <a class="el" href="xdptx__selftest_8c.html#75e026490111a3043f3f5af681d9e3ed">ResetValuesMsa</a>[20][2]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
        {<a class="code" href="xdptx__hw_8h.html#71148ad51c2dcde442f3661ac23b1c8a">XDPTX_MAIN_STREAM_HTOTAL</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#72ccb4478dc0844d4564fd883595894f">XDPTX_MAIN_STREAM_VTOTAL</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#5021184f173d31eaf40914c08aa67c70">XDPTX_MAIN_STREAM_POLARITY</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#c68242b93975b27a4dd5f5424edca7c4">XDPTX_MAIN_STREAM_HSWIDTH</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#80c45e2a27ace9e4b0750311c0ef84a9">XDPTX_MAIN_STREAM_VSWIDTH</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#f7dbf65764896c37d62a1be149cae2f8">XDPTX_MAIN_STREAM_HRES</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#c4442cbc0e52f8ba741a7becd59b7264">XDPTX_MAIN_STREAM_VRES</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#6878375b4d3054a6438d6c120f7aee92">XDPTX_MAIN_STREAM_HSTART</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#59f96811362a03af568f526087d813c2">XDPTX_MAIN_STREAM_VSTART</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#ec12e1b6482a3af5aefc43344ed3bb3d">XDPTX_MAIN_STREAM_MISC0</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#dae3820b7afc1aa4e0f71b6daad496a9">XDPTX_MAIN_STREAM_MISC1</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#a9bdd81b87727fd34d2a7980d3bb8024">XDPTX_M_VID</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#630b1bfbcebf8469d72b29b80e5cf9ef">XDPTX_TU_SIZE</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#246df330b0d3f6ea5d05fd95089e9f99">XDPTX_N_VID</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#2eccd9b84a12fae6acf5fa0fb7e8963d">XDPTX_USER_PIXEL_WIDTH</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#59420080445456a7bae12e8cdebbec5d">XDPTX_USER_DATA_COUNT_PER_LANE</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#feb884273648457f2af0709b75df4928">XDPTX_MAIN_STREAM_INTERLACED</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#c0d71f16f11b0debe9e20c47442208bf">XDPTX_MIN_BYTES_PER_TU</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#95e419cf6d2c09a29e29584e26120376">XDPTX_FRAC_BYTES_PER_TU</a>, 0},
        {<a class="code" href="xdptx__hw_8h.html#5a2bc7766152ab752d2a3821c439740f">XDPTX_INIT_WAIT</a>, 32}
}
</pre></div>This table contains the default values for the DisplayPort TX core's main stream attribute (MSA) registers. 
</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
