; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_leaky_relu_30(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 254, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = srem i32 %12, 1024, !dbg !14
  %14 = sext i32 %12 to i64, !dbg !15
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !15
  %16 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %15, i1 true) #1, !dbg !16
  %17 = extractvalue { i32, i32 } %16, 0, !dbg !16
  %18 = extractvalue { i32, i32 } %16, 1, !dbg !16
  %19 = bitcast i32 %17 to float, !dbg !16
  %20 = bitcast i32 %18 to float, !dbg !16
  %21 = sext i32 %13 to i64, !dbg !17
  %22 = getelementptr float, ptr addrspace(1) %2, i64 %21, !dbg !17
  %23 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %22, i1 true) #1, !dbg !18
  %24 = extractvalue { i32, i32 } %23, 0, !dbg !18
  %25 = extractvalue { i32, i32 } %23, 1, !dbg !18
  %26 = bitcast i32 %24 to float, !dbg !18
  %27 = bitcast i32 %25 to float, !dbg !18
  %28 = getelementptr float, ptr addrspace(1) %1, i64 %14, !dbg !19
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %28, i1 true) #1, !dbg !20
  %30 = extractvalue { i32, i32 } %29, 0, !dbg !20
  %31 = extractvalue { i32, i32 } %29, 1, !dbg !20
  %32 = bitcast i32 %30 to float, !dbg !20
  %33 = bitcast i32 %31 to float, !dbg !20
  %34 = fadd float %19, %26, !dbg !21
  %35 = fadd float %20, %27, !dbg !21
  %36 = fcmp ogt float %34, 0.000000e+00, !dbg !22
  %37 = fcmp ogt float %35, 0.000000e+00, !dbg !22
  %38 = fmul float %34, 0x3FB99999A0000000, !dbg !23
  %39 = fmul float %35, 0x3FB99999A0000000, !dbg !23
  %40 = select i1 %36, float %34, float %38, !dbg !24
  %41 = select i1 %37, float %35, float %39, !dbg !24
  %42 = fadd float %26, %32, !dbg !25
  %43 = fadd float %27, %33, !dbg !25
  %44 = fcmp ogt float %42, 0.000000e+00, !dbg !26
  %45 = fcmp ogt float %43, 0.000000e+00, !dbg !26
  %46 = fmul float %42, 0x3FB99999A0000000, !dbg !27
  %47 = fmul float %43, 0x3FB99999A0000000, !dbg !27
  %48 = select i1 %44, float %42, float %46, !dbg !28
  %49 = select i1 %45, float %43, float %47, !dbg !28
  %50 = getelementptr i1, ptr addrspace(1) %3, i64 %14, !dbg !29
  %51 = zext i1 %36 to i8, !dbg !30
  %52 = zext i1 %37 to i8, !dbg !30
  %53 = insertelement <2 x i8> poison, i8 %51, i64 0, !dbg !30
  %54 = insertelement <2 x i8> %53, i8 %52, i64 1, !dbg !30
  %55 = bitcast <2 x i8> %54 to i16, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %55, ptr addrspace(1) %50, i1 true) #1, !dbg !30
  %56 = bitcast float %40 to i32, !dbg !31
  %57 = bitcast float %41 to i32, !dbg !31
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %56, i32 %57, ptr addrspace(1) %15, i1 true) #1, !dbg !31
  %58 = getelementptr i1, ptr addrspace(1) %4, i64 %14, !dbg !32
  %59 = zext i1 %44 to i8, !dbg !33
  %60 = zext i1 %45 to i8, !dbg !33
  %61 = insertelement <2 x i8> poison, i8 %59, i64 0, !dbg !33
  %62 = insertelement <2 x i8> %61, i8 %60, i64 1, !dbg !33
  %63 = bitcast <2 x i8> %62 to i16, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %63, ptr addrspace(1) %58, i1 true) #1, !dbg !33
  %64 = bitcast float %48 to i32, !dbg !34
  %65 = bitcast float %49 to i32, !dbg !34
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %64, i32 %65, ptr addrspace(1) %28, i1 true) #1, !dbg !34
  ret void, !dbg !35
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cexb5d276ac3i37ounh7pkb6tregfrqxkvl7sjei4j6k5bud2rsq.py", directory: "inductor_cache/ex")
!4 = !{ptr @triton_poi_fused_convolution_leaky_relu_30, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_leaky_relu_30, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_leaky_relu_30", linkageName: "triton_poi_fused_convolution_leaky_relu_30", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 26, column: 39, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 34, scope: !7)
!20 = !DILocation(line: 28, column: 39, scope: !7)
!21 = !DILocation(line: 29, column: 18, scope: !7)
!22 = !DILocation(line: 31, column: 18, scope: !7)
!23 = !DILocation(line: 33, column: 18, scope: !7)
!24 = !DILocation(line: 34, column: 32, scope: !7)
!25 = !DILocation(line: 35, column: 18, scope: !7)
!26 = !DILocation(line: 36, column: 19, scope: !7)
!27 = !DILocation(line: 37, column: 19, scope: !7)
!28 = !DILocation(line: 38, column: 34, scope: !7)
!29 = !DILocation(line: 39, column: 25, scope: !7)
!30 = !DILocation(line: 39, column: 36, scope: !7)
!31 = !DILocation(line: 40, column: 39, scope: !7)
!32 = !DILocation(line: 41, column: 25, scope: !7)
!33 = !DILocation(line: 41, column: 37, scope: !7)
!34 = !DILocation(line: 42, column: 40, scope: !7)
!35 = !DILocation(line: 42, column: 4, scope: !7)
