<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>ConcordG2</spirit:library>
  <spirit:name>pcie_gen1_x1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>any_language_synthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>any_language_synthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2fe541e9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>any_language_synthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gtp_cpllpd_ovrd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gtp_pipe_drp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gtp_pipe_rate.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gtp_pipe_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gtx_cpllpd_ovrd.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gt_common.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gt_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_clock.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_drp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_eq.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_rate.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_user.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pipe_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_qpll_drp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_qpll_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_qpll_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_rxeq_scan.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_rx_null_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_rx_pipeline.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_tx_pipeline.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_axi_basic_tx_thrtl_ctl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_core_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gt_rx_valid_filter_7x.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_gt_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie2_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_7x.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_brams_7x.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_bram_7x.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_bram_top_7x.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_pipe_lane.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_pipe_misc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_pipe_pipeline.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>source/pcie_7x_0_pcie_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>synth/pcie_7x_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a709c2b1</spirit:userFileType>
        <spirit:logicalName>pcie_7x_0</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PCIe endpoint</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pcie_7x_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/MatroxIP/SubCore</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pcie_gen1_x1</xilinx:displayName>
      <xilinx:hideInCatalogGUI>true</xilinx:hideInCatalogGUI>
      <xilinx:vendorDisplayName>Matrox Electronic Systems</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.matrox.com</xilinx:vendorURL>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:ip:pcie_7x_0:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2018-04-17T15:07:34Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:ip:pcie_7x_0:1.0_ARCHIVE_LOCATION">d:/git/gitlab/concordG2/ipcores/pcie2AxiMaster/cores/pcie_7x_0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:ip:pcie_gen1_x1:1.0_ARCHIVE_LOCATION">d:/git/gitlab/concordG2/ipcores/pcie2AxiMaster/cores/pcie_7x_0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:ConcordG2:pcie_gen1_x1:1.0_ARCHIVE_LOCATION">d:/git/gitlab/concordG2/ipcores/pcie2AxiMaster/cores/pcie_7x_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2017.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5177d5df"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="756d9c7c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
