

================================================================
== Vitis HLS Report for 'compute_edge_embedding'
================================================================
* Date:           Wed Apr 14 23:01:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48723|    48963|  0.487 ms|  0.490 ms|  48723|  48963|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- Loop 1                             |    12000|    12000|          1|          1|          1|  12000|       yes|
        |- VITIS_LOOP_180_1_VITIS_LOOP_181_2  |    36720|    36960|  306 ~ 308|          -|          -|    120|        no|
        | + VITIS_LOOP_167_1                  |        0|        2|          1|          1|          1|  0 ~ 2|       yes|
        | + VITIS_LOOP_183_3                  |      300|      300|          2|          1|          1|    300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 11 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer_cast = zext i3 %layer_read"   --->   Operation 12 'zext' 'layer_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln179 = br void %memset.loop" [GIN_compute.cpp:179]   --->   Operation 16 'br' 'br_ln179' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = phi i14 0, void, i14 %empty_59, void %memset.loop.split"   --->   Operation 17 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.76ns)   --->   "%empty_59 = add i14 %empty, i14 1"   --->   Operation 18 'add' 'empty_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.65ns)   --->   "%exitcond537 = icmp_eq  i14 %empty, i14 12000"   --->   Operation 20 'icmp' 'exitcond537' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12000, i64 12000, i64 12000"   --->   Operation 21 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond537, void %memset.loop.split, void %split"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty"   --->   Operation 23 'zext' 'p_cast' <Predicate = (!exitcond537)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %p_cast"   --->   Operation 24 'getelementptr' 'edge_embedding_V_addr' <Predicate = (!exitcond537)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i18 %edge_embedding_V_addr"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond537)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150000> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond537)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.91>
ST_3 : Operation 27 [1/1] (0.91ns)   --->   "%mul_i = mul i7 %layer_cast, i7 13"   --->   Operation 27 'mul' 'mul_i' <Predicate = true> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln180 = br void" [GIN_compute.cpp:180]   --->   Operation 28 'br' 'br_ln180' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %split, i7 %add_ln180_1, void" [GIN_compute.cpp:180]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%e = phi i6 0, void %split, i6 %select_ln180_1, void" [GIN_compute.cpp:180]   --->   Operation 30 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ef = phi i2 0, void %split, i2 %add_ln181, void" [GIN_compute.cpp:181]   --->   Operation 31 'phi' 'ef' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln180_1 = add i7 %indvar_flatten, i7 1" [GIN_compute.cpp:180]   --->   Operation 32 'add' 'add_ln180_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i6 %e" [GIN_compute.cpp:180]   --->   Operation 33 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %e, i2 0" [GIN_compute.cpp:180]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl" [GIN_compute.cpp:180]   --->   Operation 35 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.70ns)   --->   "%empty_61 = sub i9 %p_shl_cast, i9 %zext_ln180" [GIN_compute.cpp:180]   --->   Operation 36 'sub' 'empty_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.59ns)   --->   "%icmp_ln180 = icmp_eq  i7 %indvar_flatten, i7 120" [GIN_compute.cpp:180]   --->   Operation 37 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %.split5, void" [GIN_compute.cpp:180]   --->   Operation 38 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln180 = add i6 %e, i6 1" [GIN_compute.cpp:180]   --->   Operation 39 'add' 'add_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.34ns)   --->   "%icmp_ln181 = icmp_eq  i2 %ef, i2 3" [GIN_compute.cpp:181]   --->   Operation 40 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln180 = select i1 %icmp_ln181, i2 0, i2 %ef" [GIN_compute.cpp:180]   --->   Operation 41 'select' 'select_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.29ns)   --->   "%select_ln180_1 = select i1 %icmp_ln181, i6 %add_ln180, i6 %e" [GIN_compute.cpp:180]   --->   Operation 42 'select' 'select_ln180_1' <Predicate = (!icmp_ln180)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i6 %add_ln180" [GIN_compute.cpp:180]   --->   Operation 43 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln180, i2 0" [GIN_compute.cpp:180]   --->   Operation 44 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i8 %p_shl_mid1" [GIN_compute.cpp:180]   --->   Operation 45 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.70ns)   --->   "%p_mid1 = sub i9 %p_shl_cast_mid1, i9 %zext_ln180_1" [GIN_compute.cpp:180]   --->   Operation 46 'sub' 'p_mid1' <Predicate = (!icmp_ln180)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%select_ln180_2 = select i1 %icmp_ln181, i9 %p_mid1, i9 %empty_61" [GIN_compute.cpp:180]   --->   Operation 47 'select' 'select_ln180_2' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%zext_ln181 = zext i2 %select_ln180" [GIN_compute.cpp:181]   --->   Operation 48 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln182 = add i9 %zext_ln181, i9 %select_ln180_2" [GIN_compute.cpp:182]   --->   Operation 49 'add' 'add_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i9 %add_ln182" [GIN_compute.cpp:182]   --->   Operation 50 'sext' 'sext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %sext_ln182" [GIN_compute.cpp:182]   --->   Operation 51 'getelementptr' 'edge_attr_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.20ns)   --->   "%e_f = load i11 %edge_attr_addr" [GIN_compute.cpp:182]   --->   Operation 52 'load' 'e_f' <Predicate = (!icmp_ln180)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1500> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [GIN_compute.cpp:201]   --->   Operation 53 'ret' 'ret_ln201' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_180_1_VITIS_LOOP_181_2_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 55 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i6 %select_ln180_1"   --->   Operation 56 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.70ns)   --->   "%mul_ln703 = mul i15 %zext_ln703, i15 300"   --->   Operation 57 'mul' 'mul_ln703' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [GIN_compute.cpp:181]   --->   Operation 58 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (1.20ns)   --->   "%e_f = load i11 %edge_attr_addr" [GIN_compute.cpp:182]   --->   Operation 59 'load' 'e_f' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1500> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i32 %e_f" [GIN_compute.cpp:182]   --->   Operation 60 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln167 = br void" [GIN_compute.cpp:167]   --->   Operation 61 'br' 'br_ln167' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 0.88>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln167, void %.split, i2 0, void %.split5" [GIN_compute.cpp:167]   --->   Operation 62 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%addr = phi i32 %addr_2, void %.split, i32 0, void %.split5"   --->   Operation 63 'phi' 'addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.43ns)   --->   "%add_ln167 = add i2 %i, i2 1" [GIN_compute.cpp:167]   --->   Operation 64 'add' 'add_ln167' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.34ns)   --->   "%icmp_ln167 = icmp_eq  i2 %i, i2 %select_ln180" [GIN_compute.cpp:167]   --->   Operation 66 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 0"   --->   Operation 67 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %.split, void %_Z15get_ed_emb_addrii.exit.loopexit" [GIN_compute.cpp:167]   --->   Operation 68 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [GIN_compute.cpp:166]   --->   Operation 69 'specloopname' 'specloopname_ln166' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node addr_2)   --->   "%trunc_ln168 = trunc i2 %i" [GIN_compute.cpp:168]   --->   Operation 70 'trunc' 'trunc_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node addr_2)   --->   "%zext_ln168 = zext i1 %trunc_ln168" [GIN_compute.cpp:168]   --->   Operation 71 'zext' 'zext_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node addr_2)   --->   "%merge_i = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 5, i32 6, i32 2, i32 2, i2 %zext_ln168" [GIN_compute.cpp:168]   --->   Operation 72 'mux' 'merge_i' <Predicate = (!icmp_ln167)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.88ns) (out node of the LUT)   --->   "%addr_2 = add i32 %merge_i, i32 %addr" [GIN_compute.cpp:168]   --->   Operation 73 'add' 'addr_2' <Predicate = (!icmp_ln167)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_63 = trunc i32 %addr" [GIN_compute.cpp:168]   --->   Operation 75 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i7 %mul_i, i7 %empty_63" [GIN_compute.cpp:168]   --->   Operation 76 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 77 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add5 = add i7 %tmp, i7 %trunc_ln182" [GIN_compute.cpp:168]   --->   Operation 77 'add' 'add5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i7 %add5" [GIN_compute.cpp:183]   --->   Operation 78 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.70ns)   --->   "%mul_ln183 = mul i15 %zext_ln183, i15 300" [GIN_compute.cpp:183]   --->   Operation 79 'mul' 'mul_ln183' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln183 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GIN_compute.cpp:183]   --->   Operation 80 'br' 'br_ln183' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.81>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %_Z15get_ed_emb_addrii.exit.loopexit, i9 %add_ln183, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split" [GIN_compute.cpp:183]   --->   Operation 81 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.71ns)   --->   "%add_ln183 = add i9 %dim, i9 1" [GIN_compute.cpp:183]   --->   Operation 82 'add' 'add_ln183' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.59ns)   --->   "%icmp_ln183 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:183]   --->   Operation 84 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 85 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void" [GIN_compute.cpp:183]   --->   Operation 86 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln703_30 = zext i9 %dim"   --->   Operation 87 'zext' 'zext_ln703_30' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln703_38 = add i15 %mul_ln703, i15 %zext_ln703_30"   --->   Operation 88 'add' 'add_ln703_38' <Predicate = (!icmp_ln183)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln703_31 = zext i15 %add_ln703_38"   --->   Operation 89 'zext' 'zext_ln703_31' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%edge_embedding_V_addr_1 = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_31"   --->   Operation 90 'getelementptr' 'edge_embedding_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.77ns)   --->   "%add_ln186 = add i15 %mul_ln183, i15 %zext_ln703_30" [GIN_compute.cpp:186]   --->   Operation 91 'add' 'add_ln186' <Predicate = (!icmp_ln183)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i15 %add_ln186" [GIN_compute.cpp:186]   --->   Operation 92 'zext' 'zext_ln186' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln186" [GIN_compute.cpp:186]   --->   Operation 93 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (1.86ns)   --->   "%emb_value_V = load i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:186]   --->   Operation 94 'load' 'emb_value_V' <Predicate = (!icmp_ln183)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_8 : Operation 95 [2/2] (2.03ns)   --->   "%edge_embedding_V_load = load i18 %edge_embedding_V_addr_1"   --->   Operation 95 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150000> <RAM>

State 9 <SV = 8> <Delay = 4.95>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [GIN_compute.cpp:183]   --->   Operation 96 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_9 : Operation 97 [1/2] (1.86ns)   --->   "%emb_value_V = load i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:186]   --->   Operation 97 'load' 'emb_value_V' <Predicate = (!icmp_ln183)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_9 : Operation 98 [1/2] (2.03ns)   --->   "%edge_embedding_V_load = load i18 %edge_embedding_V_addr_1"   --->   Operation 98 'load' 'edge_embedding_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150000> <RAM>
ST_9 : Operation 99 [1/1] (0.88ns)   --->   "%add_ln703 = add i32 %edge_embedding_V_load, i32 %emb_value_V"   --->   Operation 99 'add' 'add_ln703' <Predicate = (!icmp_ln183)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i18 %edge_embedding_V_addr_1"   --->   Operation 100 'store' 'store_ln703' <Predicate = (!icmp_ln183)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150000> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln183)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.43>
ST_10 : Operation 102 [1/1] (0.43ns)   --->   "%add_ln181 = add i2 %select_ln180, i2 1" [GIN_compute.cpp:181]   --->   Operation 102 'add' 'add_ln181' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_59') [15]  (0.387 ns)

 <State 2>: 2.69ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_59') [15]  (0 ns)
	'getelementptr' operation ('edge_embedding_V_addr') [23]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'edge_embedding_V' [24]  (2.04 ns)
	blocking operation 0.652 ns on control path)

 <State 3>: 0.91ns
The critical path consists of the following:
	'mul' operation ('mul_i') [27]  (0.91 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'phi' operation ('e', GIN_compute.cpp:180) with incoming values : ('select_ln180_1', GIN_compute.cpp:180) [31]  (0 ns)
	'add' operation ('add_ln180', GIN_compute.cpp:180) [41]  (0.706 ns)
	'sub' operation ('p_mid1', GIN_compute.cpp:180) [52]  (0.705 ns)
	'select' operation ('select_ln180_2', GIN_compute.cpp:180) [53]  (0 ns)
	'add' operation ('add_ln182', GIN_compute.cpp:182) [56]  (0.715 ns)
	'getelementptr' operation ('edge_attr_addr', GIN_compute.cpp:182) [58]  (0 ns)
	'load' operation ('e_f', GIN_compute.cpp:182) on array 'edge_attr' [59]  (1.2 ns)

 <State 5>: 1.7ns
The critical path consists of the following:
	'mul' operation ('mul_ln703') [48]  (1.7 ns)

 <State 6>: 0.88ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:167) with incoming values : ('add_ln167', GIN_compute.cpp:167) [63]  (0 ns)
	'mux' operation ('merge_i', GIN_compute.cpp:168) [74]  (0 ns)
	'add' operation ('addr', GIN_compute.cpp:168) [75]  (0.88 ns)

 <State 7>: 2.42ns
The critical path consists of the following:
	'add' operation ('tmp', GIN_compute.cpp:168) [79]  (0 ns)
	'add' operation ('add5', GIN_compute.cpp:168) [80]  (0.723 ns)
	'mul' operation ('mul_ln183', GIN_compute.cpp:183) [82]  (1.7 ns)

 <State 8>: 2.81ns
The critical path consists of the following:
	'phi' operation ('dim', GIN_compute.cpp:183) with incoming values : ('add_ln183', GIN_compute.cpp:183) [85]  (0 ns)
	'add' operation ('add_ln703_38') [93]  (0.775 ns)
	'getelementptr' operation ('edge_embedding_V_addr_1') [95]  (0 ns)
	'load' operation ('edge_embedding_V_load') on array 'edge_embedding_V' [101]  (2.04 ns)

 <State 9>: 4.95ns
The critical path consists of the following:
	'load' operation ('edge_embedding_V_load') on array 'edge_embedding_V' [101]  (2.04 ns)
	'add' operation ('add_ln703') [102]  (0.88 ns)
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'edge_embedding_V' [103]  (2.04 ns)

 <State 10>: 0.436ns
The critical path consists of the following:
	'add' operation ('add_ln181', GIN_compute.cpp:181) [106]  (0.436 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
