#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xaaaaeb455880 .scope module, "preamble_detector_tb" "preamble_detector_tb" 2 3;
 .timescale -9 -12;
P_0xaaaaeb3ed600 .param/l "BANKS" 0 2 6, +C4<00000000000000000000000000001001>;
P_0xaaaaeb3ed640 .param/l "BANK_WIDTH" 1 2 16, +C4<00000000000000000000000000000100>;
P_0xaaaaeb3ed680 .param/l "HI_THRESHOLD" 0 2 7, +C4<00000000000000000000000001001011>;
P_0xaaaaeb3ed6c0 .param/l "LENGTH" 0 2 5, +C4<00000000000000000000000001010000>;
P_0xaaaaeb3ed700 .param/l "LO_THRESHOLD" 0 2 8, +C4<00000000000000000000000001000110>;
P_0xaaaaeb3ed740 .param/l "NUM_DATA" 0 2 12, +C4<00000000000000000000000001100100>;
P_0xaaaaeb3ed780 .param/l "NUM_JUNK" 0 2 11, +C4<00000000000000000000000011001000>;
P_0xaaaaeb3ed7c0 .param/l "NUM_ZEROS" 0 2 13, +C4<000000000000000000000000000101001>;
P_0xaaaaeb3ed800 .param/l "PREAMBLE" 0 2 14, C4<00000000000000000000000000001111111111000011110000000011111000000000000011111111>;
P_0xaaaaeb3ed840 .param/l "SCALING_BITS" 0 2 9, +C4<00000000000000000000000000000101>;
P_0xaaaaeb3ed880 .param/l "SEND_DATA" 1 2 37, C4<10>;
P_0xaaaaeb3ed8c0 .param/l "SEND_JUNK" 1 2 37, C4<00>;
P_0xaaaaeb3ed900 .param/l "SEND_PREA" 1 2 37, C4<01>;
P_0xaaaaeb3ed940 .param/l "SEND_ZERO" 1 2 37, C4<11>;
v0xaaaaeb47b5c0_0 .var "clk", 0 0;
v0xaaaaeb47b680_0 .net "frequency_bank", 3 0, L_0xaaaaeb395f60;  1 drivers
v0xaaaaeb47b770_0 .var "in_dat", 0 0;
v0xaaaaeb47b840_0 .var "in_vld", 0 0;
v0xaaaaeb47b8e0_0 .var "next_state", 1 0;
v0xaaaaeb47b9d0_0 .net "out_dat", 0 0, v0xaaaaeb4763d0_0;  1 drivers
v0xaaaaeb47ba70_0 .net "out_vld", 0 0, v0xaaaaeb47b050_0;  1 drivers
v0xaaaaeb47bb10_0 .var "preamble", 79 0;
v0xaaaaeb47bbd0_0 .net "preamble_detected", 0 0, L_0xaaaaeb3968e0;  1 drivers
v0xaaaaeb47bc70_0 .var/queue "queue";
v0xaaaaeb47bd10_0 .var "rand_data", 0 0;
v0xaaaaeb47bdd0_0 .var/i "recv_count", 31 0;
v0xaaaaeb47beb0_0 .var/i "send_count", 31 0;
v0xaaaaeb47bf90_0 .var "send_state", 1 0;
E_0xaaaaeb399a20 .event edge, v0xaaaaeb47bf90_0, v0xaaaaeb47beb0_0;
S_0xaaaaeb4549e0 .scope module, "preamble_detector_u1" "preamble_detector" 2 46, 3 1 0, S_0xaaaaeb455880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 1 "out_dat"
    .port_info 5 /OUTPUT 1 "out_vld"
    .port_info 6 /OUTPUT 4 "frequency_bank"
    .port_info 7 /OUTPUT 1 "preamble_detected"
P_0xaaaaeb3ca640 .param/l "BANKS" 0 3 3, +C4<00000000000000000000000000001001>;
P_0xaaaaeb3ca680 .param/l "BANK_WIDTH" 1 3 18, +C4<00000000000000000000000000000100>;
P_0xaaaaeb3ca6c0 .param/l "CORR_WIDTH" 1 3 19, +C4<00000000000000000000000000000111>;
P_0xaaaaeb3ca700 .param/l "COUNT_WIDTH" 1 3 20, +C4<00000000000000000000000000001111>;
P_0xaaaaeb3ca740 .param/l "DATA_STATE" 1 3 24, C4<10>;
P_0xaaaaeb3ca780 .param/l "FIND_STATE" 1 3 23, C4<01>;
P_0xaaaaeb3ca7c0 .param/l "HI_THRESHOLD" 0 3 4, +C4<00000000000000000000000001001011>;
P_0xaaaaeb3ca800 .param/l "IDLE_STATE" 1 3 22, C4<00>;
P_0xaaaaeb3ca840 .param/l "LENGTH" 0 3 2, +C4<00000000000000000000000001010000>;
P_0xaaaaeb3ca880 .param/l "LO_THRESHOLD" 0 3 5, +C4<00000000000000000000000001000110>;
P_0xaaaaeb3ca8c0 .param/l "SCALING_BITS" 0 3 6, +C4<00000000000000000000000000000101>;
L_0xaaaaeb3968e0 .functor AND 1, L_0xaaaaeb48c670, L_0xaaaaeb48c760, C4<1>, C4<1>;
L_0xaaaaeb395f60 .functor BUFZ 4, v0xaaaaeb47ab40_0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaeb48de90 .functor OR 1, L_0xaaaaeb48dc00, L_0xaaaaeb48dd40, C4<0>, C4<0>;
L_0xaaaaeb48df50 .functor AND 1, L_0xaaaaeb48db10, L_0xaaaaeb48de90, C4<1>, C4<1>;
L_0xaaaaeb48e190 .functor AND 1, L_0xaaaaeb48df50, L_0xaaaaeb48e060, C4<1>, C4<1>;
L_0xaaaaeb48e450 .functor AND 1, L_0xaaaaeb48e250, L_0xaaaaeb48e3b0, C4<1>, C4<1>;
L_0xaaaaeb48e340 .functor AND 1, L_0xaaaaeb48e5f0, L_0xaaaaeb48e7a0, C4<1>, C4<1>;
L_0xaaaaeb48ec30 .functor AND 1, L_0xaaaaeb48e980, L_0xaaaaeb48eb00, C4<1>, C4<1>;
v0xaaaaeb4782e0_0 .net *"_s0", 31 0, L_0xaaaaeb47c070;  1 drivers
L_0xffff9d9560a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb4783e0_0 .net *"_s11", 24 0, L_0xffff9d9560a8;  1 drivers
L_0xffff9d9560f0 .functor BUFT 1, C4<00000000000000000000000001000110>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb4784c0_0 .net/2u *"_s12", 31 0, L_0xffff9d9560f0;  1 drivers
L_0xffff9d956138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb4785b0_0 .net/2u *"_s16", 1 0, L_0xffff9d956138;  1 drivers
v0xaaaaeb478690_0 .net *"_s18", 0 0, L_0xaaaaeb48c670;  1 drivers
L_0xffff9d956180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb4787a0_0 .net/2u *"_s20", 1 0, L_0xffff9d956180;  1 drivers
v0xaaaaeb478880_0 .net *"_s22", 0 0, L_0xaaaaeb48c760;  1 drivers
L_0xffff9d956018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb478940_0 .net *"_s3", 24 0, L_0xffff9d956018;  1 drivers
v0xaaaaeb478a20_0 .net *"_s31", 0 0, L_0xaaaaeb48db10;  1 drivers
L_0xffff9d956210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb478b00_0 .net/2u *"_s32", 1 0, L_0xffff9d956210;  1 drivers
v0xaaaaeb478be0_0 .net *"_s34", 0 0, L_0xaaaaeb48dc00;  1 drivers
L_0xffff9d956258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb478ca0_0 .net/2u *"_s36", 1 0, L_0xffff9d956258;  1 drivers
v0xaaaaeb478d80_0 .net *"_s38", 0 0, L_0xaaaaeb48dd40;  1 drivers
L_0xffff9d956060 .functor BUFT 1, C4<00000000000000000000000001001011>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb478e40_0 .net/2u *"_s4", 31 0, L_0xffff9d956060;  1 drivers
v0xaaaaeb478f20_0 .net *"_s40", 0 0, L_0xaaaaeb48de90;  1 drivers
v0xaaaaeb478fe0_0 .net *"_s42", 0 0, L_0xaaaaeb48df50;  1 drivers
v0xaaaaeb4790a0_0 .net *"_s45", 0 0, L_0xaaaaeb48e060;  1 drivers
L_0xffff9d9562a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb479270_0 .net/2u *"_s48", 1 0, L_0xffff9d9562a0;  1 drivers
v0xaaaaeb479350_0 .net *"_s50", 0 0, L_0xaaaaeb48e250;  1 drivers
v0xaaaaeb479410_0 .net *"_s53", 0 0, L_0xaaaaeb48e3b0;  1 drivers
L_0xffff9d9562e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb4794d0_0 .net/2u *"_s56", 1 0, L_0xffff9d9562e8;  1 drivers
v0xaaaaeb4795b0_0 .net *"_s58", 0 0, L_0xaaaaeb48e5f0;  1 drivers
L_0xffff9d956330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb479670_0 .net/2u *"_s60", 1 0, L_0xffff9d956330;  1 drivers
v0xaaaaeb479750_0 .net *"_s62", 0 0, L_0xaaaaeb48e7a0;  1 drivers
L_0xffff9d956378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb479810_0 .net/2u *"_s66", 1 0, L_0xffff9d956378;  1 drivers
v0xaaaaeb4798f0_0 .net *"_s68", 0 0, L_0xaaaaeb48e980;  1 drivers
L_0xffff9d9563c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb4799b0_0 .net/2u *"_s70", 1 0, L_0xffff9d9563c0;  1 drivers
v0xaaaaeb479a90_0 .net *"_s72", 0 0, L_0xaaaaeb48eb00;  1 drivers
v0xaaaaeb479b50_0 .net *"_s8", 31 0, L_0xaaaaeb48c340;  1 drivers
v0xaaaaeb479c30_0 .net "above_thresh", 0 0, L_0xaaaaeb48c1d0;  1 drivers
v0xaaaaeb479cf0_0 .net "all_zeros", 0 0, L_0xaaaaeb48cad0;  1 drivers
v0xaaaaeb479d90_0 .net "below_thresh", 0 0, L_0xaaaaeb48c480;  1 drivers
v0xaaaaeb479e30_0 .net "clk", 0 0, v0xaaaaeb47b5c0_0;  1 drivers
v0xaaaaeb479ed0_0 .net "corr_dat", 62 0, v0xaaaaeb44fdf0_0;  1 drivers
v0xaaaaeb479fc0_0 .net "corr_vld", 0 0, v0xaaaaeb464380_0;  1 drivers
v0xaaaaeb47a090_0 .var "count", 14 0;
v0xaaaaeb47a130_0 .var "cur_bank", 3 0;
v0xaaaaeb47a210_0 .var "cur_corr", 6 0;
v0xaaaaeb47a2f0_0 .net "fifo_empty", 0 0, L_0xaaaaeb395aa0;  1 drivers
v0xaaaaeb47a3c0_0 .net "fifo_full", 0 0, L_0xaaaaeb460690;  1 drivers
v0xaaaaeb47a490_0 .net "fifo_jump", 0 0, L_0xaaaaeb48e340;  1 drivers
v0xaaaaeb47a560_0 .net "fifo_jump_error", 0 0, L_0xaaaaeb48d6d0;  1 drivers
v0xaaaaeb47a630_0 .net "fifo_rst", 0 0, L_0xaaaaeb48ec30;  1 drivers
v0xaaaaeb47a700_0 .net "frequency_bank", 3 0, L_0xaaaaeb395f60;  alias, 1 drivers
v0xaaaaeb47a7a0_0 .var/i "i", 31 0;
v0xaaaaeb47a840_0 .net "in_dat", 0 0, v0xaaaaeb47b770_0;  1 drivers
v0xaaaaeb47a910_0 .var "in_dat_reg", 2 0;
v0xaaaaeb47a9b0_0 .net "in_vld", 0 0, v0xaaaaeb47b840_0;  1 drivers
v0xaaaaeb47aa80_0 .var "in_vld_reg", 2 0;
v0xaaaaeb47ab40_0 .var "max_bank", 3 0;
v0xaaaaeb47ac20_0 .var "max_corr", 6 0;
v0xaaaaeb47ad00_0 .var "next_count", 14 0;
v0xaaaaeb47ade0_0 .var "next_state", 1 0;
v0xaaaaeb47aec0_0 .var "offset", 14 0;
v0xaaaaeb47afb0_0 .net "out_dat", 0 0, v0xaaaaeb4763d0_0;  alias, 1 drivers
v0xaaaaeb47b050_0 .var "out_vld", 0 0;
v0xaaaaeb47b0f0_0 .net "pop", 0 0, L_0xaaaaeb48e450;  1 drivers
v0xaaaaeb47b190_0 .net "preamble_detected", 0 0, L_0xaaaaeb3968e0;  alias, 1 drivers
v0xaaaaeb47b230_0 .net "push", 0 0, L_0xaaaaeb48e190;  1 drivers
L_0xffff9d956408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb47b300_0 .net "rst", 0 0, L_0xffff9d956408;  1 drivers
v0xaaaaeb47b3d0_0 .var "state", 1 0;
E_0xaaaaeb398c20/0 .event edge, v0xaaaaeb47b3d0_0, v0xaaaaeb479c30_0, v0xaaaaeb479d90_0, v0xaaaaeb47a090_0;
E_0xaaaaeb398c20/1 .event edge, v0xaaaaeb477cf0_0, v0xaaaaeb45d6a0_0;
E_0xaaaaeb398c20 .event/or E_0xaaaaeb398c20/0, E_0xaaaaeb398c20/1;
E_0xaaaaeb3a01a0 .event edge, v0xaaaaeb47a7a0_0, v0xaaaaeb44fdf0_0, v0xaaaaeb47a210_0;
L_0xaaaaeb47c070 .concat [ 7 25 0 0], v0xaaaaeb47a210_0, L_0xffff9d956018;
L_0xaaaaeb48c1d0 .cmp/ge 32, L_0xaaaaeb47c070, L_0xffff9d956060;
L_0xaaaaeb48c340 .concat [ 7 25 0 0], v0xaaaaeb47a210_0, L_0xffff9d9560a8;
L_0xaaaaeb48c480 .cmp/ge 32, L_0xffff9d9560f0, L_0xaaaaeb48c340;
L_0xaaaaeb48c670 .cmp/eq 2, v0xaaaaeb47b3d0_0, L_0xffff9d956138;
L_0xaaaaeb48c760 .cmp/eq 2, v0xaaaaeb47ade0_0, L_0xffff9d956180;
L_0xaaaaeb48da20 .part v0xaaaaeb47a910_0, 0, 1;
L_0xaaaaeb48db10 .part v0xaaaaeb47aa80_0, 0, 1;
L_0xaaaaeb48dc00 .cmp/ne 2, v0xaaaaeb47b3d0_0, L_0xffff9d956210;
L_0xaaaaeb48dd40 .cmp/ne 2, v0xaaaaeb47ade0_0, L_0xffff9d956258;
L_0xaaaaeb48e060 .reduce/nor L_0xaaaaeb460690;
L_0xaaaaeb48e250 .cmp/eq 2, v0xaaaaeb47b3d0_0, L_0xffff9d9562a0;
L_0xaaaaeb48e3b0 .reduce/nor L_0xaaaaeb395aa0;
L_0xaaaaeb48e5f0 .cmp/eq 2, v0xaaaaeb47b3d0_0, L_0xffff9d9562e8;
L_0xaaaaeb48e7a0 .cmp/eq 2, v0xaaaaeb47ade0_0, L_0xffff9d956330;
L_0xaaaaeb48e980 .cmp/eq 2, v0xaaaaeb47b3d0_0, L_0xffff9d956378;
L_0xaaaaeb48eb00 .cmp/eq 2, v0xaaaaeb47ade0_0, L_0xffff9d9563c0;
S_0xaaaaeb420040 .scope module, "preamble_correlator_u1" "preamble_correlator" 3 70, 4 68 0, S_0xaaaaeb4549e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "in_dat"
    .port_info 3 /INPUT 1 "in_vld"
    .port_info 4 /OUTPUT 63 "corr_dat"
    .port_info 5 /OUTPUT 1 "corr_vld"
    .port_info 6 /OUTPUT 1 "all_zeros"
P_0xaaaaeb4634c0 .param/l "BANKS" 0 4 70, +C4<00000000000000000000000000001001>;
P_0xaaaaeb463500 .param/l "CORR_WIDTH" 1 4 81, +C4<00000000000000000000000000000111>;
P_0xaaaaeb463540 .param/l "LENGTH" 0 4 69, +C4<00000000000000000000000001010000>;
P_0xaaaaeb463580 .param/l "SCALING_BITS" 0 4 71, +C4<00000000000000000000000000000101>;
v0xaaaaeb45fb20_0 .net *"_s1", 26 0, L_0xaaaaeb48ca30;  1 drivers
v0xaaaaeb460ce0 .array "added_reg", 0 8, 6 0;
v0xaaaaeb45b010 .array "added_wire", 0 8, 6 0;
v0xaaaaeb45d6a0_0 .net "all_zeros", 0 0, L_0xaaaaeb48cad0;  alias, 1 drivers
v0xaaaaeb452310_0 .net "clk", 0 0, v0xaaaaeb47b5c0_0;  alias, 1 drivers
v0xaaaaeb44fdf0_0 .var "corr_dat", 62 0;
v0xaaaaeb464380_0 .var "corr_vld", 0 0;
v0xaaaaeb464440 .array "correlator_coeffs", 0 8, 79 0;
v0xaaaaeb464670 .array "correlator_lengths", 0 8, 6 0;
v0xaaaaeb464850 .array "correlator_scaling", 0 8, 4 0;
v0xaaaaeb464a80_0 .var/i "i", 31 0;
v0xaaaaeb464b60_0 .net "in_dat", 0 0, v0xaaaaeb47b770_0;  alias, 1 drivers
v0xaaaaeb464c20_0 .net "in_vld", 0 0, v0xaaaaeb47b840_0;  alias, 1 drivers
v0xaaaaeb464ce0_0 .var/i "j", 31 0;
v0xaaaaeb464dc0_0 .var/i "k", 31 0;
v0xaaaaeb464ea0_0 .net "rst", 0 0, L_0xffff9d956408;  alias, 1 drivers
v0xaaaaeb464f60 .array "scaled_reg", 0 8, 6 0;
v0xaaaaeb465190 .array "scaled_wire", 0 8, 17 0;
v0xaaaaeb465250_0 .var "shift_register", 79 0;
v0xaaaaeb465330_0 .var "vld_reg", 3 0;
v0xaaaaeb465410 .array "xnored_reg", 0 8, 79 0;
v0xaaaaeb465640 .array "xnored_wire", 0 8, 79 0;
E_0xaaaaeb32edf0 .event posedge, v0xaaaaeb452310_0;
v0xaaaaeb464440_0 .array/port v0xaaaaeb464440, 0;
v0xaaaaeb464440_1 .array/port v0xaaaaeb464440, 1;
E_0xaaaaeb39c2e0/0 .event edge, v0xaaaaeb464a80_0, v0xaaaaeb465250_0, v0xaaaaeb464440_0, v0xaaaaeb464440_1;
v0xaaaaeb464440_2 .array/port v0xaaaaeb464440, 2;
v0xaaaaeb464440_3 .array/port v0xaaaaeb464440, 3;
v0xaaaaeb464440_4 .array/port v0xaaaaeb464440, 4;
v0xaaaaeb464440_5 .array/port v0xaaaaeb464440, 5;
E_0xaaaaeb39c2e0/1 .event edge, v0xaaaaeb464440_2, v0xaaaaeb464440_3, v0xaaaaeb464440_4, v0xaaaaeb464440_5;
v0xaaaaeb464440_6 .array/port v0xaaaaeb464440, 6;
v0xaaaaeb464440_7 .array/port v0xaaaaeb464440, 7;
v0xaaaaeb464440_8 .array/port v0xaaaaeb464440, 8;
E_0xaaaaeb39c2e0/2 .event edge, v0xaaaaeb464440_6, v0xaaaaeb464440_7, v0xaaaaeb464440_8, v0xaaaaeb464ce0_0;
v0xaaaaeb464670_0 .array/port v0xaaaaeb464670, 0;
v0xaaaaeb464670_1 .array/port v0xaaaaeb464670, 1;
v0xaaaaeb464670_2 .array/port v0xaaaaeb464670, 2;
v0xaaaaeb464670_3 .array/port v0xaaaaeb464670, 3;
E_0xaaaaeb39c2e0/3 .event edge, v0xaaaaeb464670_0, v0xaaaaeb464670_1, v0xaaaaeb464670_2, v0xaaaaeb464670_3;
v0xaaaaeb464670_4 .array/port v0xaaaaeb464670, 4;
v0xaaaaeb464670_5 .array/port v0xaaaaeb464670, 5;
v0xaaaaeb464670_6 .array/port v0xaaaaeb464670, 6;
v0xaaaaeb464670_7 .array/port v0xaaaaeb464670, 7;
E_0xaaaaeb39c2e0/4 .event edge, v0xaaaaeb464670_4, v0xaaaaeb464670_5, v0xaaaaeb464670_6, v0xaaaaeb464670_7;
v0xaaaaeb464670_8 .array/port v0xaaaaeb464670, 8;
v0xaaaaeb45b010_0 .array/port v0xaaaaeb45b010, 0;
v0xaaaaeb45b010_1 .array/port v0xaaaaeb45b010, 1;
v0xaaaaeb45b010_2 .array/port v0xaaaaeb45b010, 2;
E_0xaaaaeb39c2e0/5 .event edge, v0xaaaaeb464670_8, v0xaaaaeb45b010_0, v0xaaaaeb45b010_1, v0xaaaaeb45b010_2;
v0xaaaaeb45b010_3 .array/port v0xaaaaeb45b010, 3;
v0xaaaaeb45b010_4 .array/port v0xaaaaeb45b010, 4;
v0xaaaaeb45b010_5 .array/port v0xaaaaeb45b010, 5;
v0xaaaaeb45b010_6 .array/port v0xaaaaeb45b010, 6;
E_0xaaaaeb39c2e0/6 .event edge, v0xaaaaeb45b010_3, v0xaaaaeb45b010_4, v0xaaaaeb45b010_5, v0xaaaaeb45b010_6;
v0xaaaaeb45b010_7 .array/port v0xaaaaeb45b010, 7;
v0xaaaaeb45b010_8 .array/port v0xaaaaeb45b010, 8;
v0xaaaaeb465410_0 .array/port v0xaaaaeb465410, 0;
v0xaaaaeb465410_1 .array/port v0xaaaaeb465410, 1;
E_0xaaaaeb39c2e0/7 .event edge, v0xaaaaeb45b010_7, v0xaaaaeb45b010_8, v0xaaaaeb465410_0, v0xaaaaeb465410_1;
v0xaaaaeb465410_2 .array/port v0xaaaaeb465410, 2;
v0xaaaaeb465410_3 .array/port v0xaaaaeb465410, 3;
v0xaaaaeb465410_4 .array/port v0xaaaaeb465410, 4;
v0xaaaaeb465410_5 .array/port v0xaaaaeb465410, 5;
E_0xaaaaeb39c2e0/8 .event edge, v0xaaaaeb465410_2, v0xaaaaeb465410_3, v0xaaaaeb465410_4, v0xaaaaeb465410_5;
v0xaaaaeb465410_6 .array/port v0xaaaaeb465410, 6;
v0xaaaaeb465410_7 .array/port v0xaaaaeb465410, 7;
v0xaaaaeb465410_8 .array/port v0xaaaaeb465410, 8;
v0xaaaaeb460ce0_0 .array/port v0xaaaaeb460ce0, 0;
E_0xaaaaeb39c2e0/9 .event edge, v0xaaaaeb465410_6, v0xaaaaeb465410_7, v0xaaaaeb465410_8, v0xaaaaeb460ce0_0;
v0xaaaaeb460ce0_1 .array/port v0xaaaaeb460ce0, 1;
v0xaaaaeb460ce0_2 .array/port v0xaaaaeb460ce0, 2;
v0xaaaaeb460ce0_3 .array/port v0xaaaaeb460ce0, 3;
v0xaaaaeb460ce0_4 .array/port v0xaaaaeb460ce0, 4;
E_0xaaaaeb39c2e0/10 .event edge, v0xaaaaeb460ce0_1, v0xaaaaeb460ce0_2, v0xaaaaeb460ce0_3, v0xaaaaeb460ce0_4;
v0xaaaaeb460ce0_5 .array/port v0xaaaaeb460ce0, 5;
v0xaaaaeb460ce0_6 .array/port v0xaaaaeb460ce0, 6;
v0xaaaaeb460ce0_7 .array/port v0xaaaaeb460ce0, 7;
v0xaaaaeb460ce0_8 .array/port v0xaaaaeb460ce0, 8;
E_0xaaaaeb39c2e0/11 .event edge, v0xaaaaeb460ce0_5, v0xaaaaeb460ce0_6, v0xaaaaeb460ce0_7, v0xaaaaeb460ce0_8;
v0xaaaaeb464850_0 .array/port v0xaaaaeb464850, 0;
v0xaaaaeb464850_1 .array/port v0xaaaaeb464850, 1;
v0xaaaaeb464850_2 .array/port v0xaaaaeb464850, 2;
v0xaaaaeb464850_3 .array/port v0xaaaaeb464850, 3;
E_0xaaaaeb39c2e0/12 .event edge, v0xaaaaeb464850_0, v0xaaaaeb464850_1, v0xaaaaeb464850_2, v0xaaaaeb464850_3;
v0xaaaaeb464850_4 .array/port v0xaaaaeb464850, 4;
v0xaaaaeb464850_5 .array/port v0xaaaaeb464850, 5;
v0xaaaaeb464850_6 .array/port v0xaaaaeb464850, 6;
v0xaaaaeb464850_7 .array/port v0xaaaaeb464850, 7;
E_0xaaaaeb39c2e0/13 .event edge, v0xaaaaeb464850_4, v0xaaaaeb464850_5, v0xaaaaeb464850_6, v0xaaaaeb464850_7;
v0xaaaaeb464850_8 .array/port v0xaaaaeb464850, 8;
v0xaaaaeb464f60_0 .array/port v0xaaaaeb464f60, 0;
v0xaaaaeb464f60_1 .array/port v0xaaaaeb464f60, 1;
v0xaaaaeb464f60_2 .array/port v0xaaaaeb464f60, 2;
E_0xaaaaeb39c2e0/14 .event edge, v0xaaaaeb464850_8, v0xaaaaeb464f60_0, v0xaaaaeb464f60_1, v0xaaaaeb464f60_2;
v0xaaaaeb464f60_3 .array/port v0xaaaaeb464f60, 3;
v0xaaaaeb464f60_4 .array/port v0xaaaaeb464f60, 4;
v0xaaaaeb464f60_5 .array/port v0xaaaaeb464f60, 5;
v0xaaaaeb464f60_6 .array/port v0xaaaaeb464f60, 6;
E_0xaaaaeb39c2e0/15 .event edge, v0xaaaaeb464f60_3, v0xaaaaeb464f60_4, v0xaaaaeb464f60_5, v0xaaaaeb464f60_6;
v0xaaaaeb464f60_7 .array/port v0xaaaaeb464f60, 7;
v0xaaaaeb464f60_8 .array/port v0xaaaaeb464f60, 8;
E_0xaaaaeb39c2e0/16 .event edge, v0xaaaaeb464f60_7, v0xaaaaeb464f60_8, v0xaaaaeb465330_0;
E_0xaaaaeb39c2e0 .event/or E_0xaaaaeb39c2e0/0, E_0xaaaaeb39c2e0/1, E_0xaaaaeb39c2e0/2, E_0xaaaaeb39c2e0/3, E_0xaaaaeb39c2e0/4, E_0xaaaaeb39c2e0/5, E_0xaaaaeb39c2e0/6, E_0xaaaaeb39c2e0/7, E_0xaaaaeb39c2e0/8, E_0xaaaaeb39c2e0/9, E_0xaaaaeb39c2e0/10, E_0xaaaaeb39c2e0/11, E_0xaaaaeb39c2e0/12, E_0xaaaaeb39c2e0/13, E_0xaaaaeb39c2e0/14, E_0xaaaaeb39c2e0/15, E_0xaaaaeb39c2e0/16;
L_0xaaaaeb48ca30 .part v0xaaaaeb465250_0, 0, 27;
L_0xaaaaeb48cad0 .reduce/nor L_0xaaaaeb48ca30;
S_0xaaaaeb4657e0 .scope module, "sync_fifo_u1" "sync_fifo" 3 114, 5 1 0, S_0xaaaaeb4549e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 1 "rd_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
    .port_info 6 /OUTPUT 1 "empty"
    .port_info 7 /OUTPUT 1 "full"
    .port_info 8 /INPUT 1 "jump"
    .port_info 9 /INPUT 15 "jump_value"
    .port_info 10 /OUTPUT 1 "jump_error"
P_0xaaaaeb45f130 .param/l "ADDR_WIDTH" 0 5 2, +C4<00000000000000000000000000001111>;
P_0xaaaaeb45f170 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000001>;
L_0xaaaaeb395840 .functor XNOR 1, v0xaaaaeb477aa0_0, v0xaaaaeb4780c0_0, C4<0>, C4<0>;
L_0xaaaaeb395aa0 .functor AND 1, L_0xaaaaeb395840, L_0xaaaaeb48cc10, C4<1>, C4<1>;
L_0xaaaaeb3961c0 .functor XOR 1, v0xaaaaeb477aa0_0, v0xaaaaeb4780c0_0, C4<0>, C4<0>;
L_0xaaaaeb460690 .functor AND 1, L_0xaaaaeb3961c0, L_0xaaaaeb48ce90, C4<1>, C4<1>;
L_0xaaaaeb460700 .functor XNOR 1, L_0xaaaaeb48d070, v0xaaaaeb4780c0_0, C4<0>, C4<0>;
L_0xaaaaeb48d6d0 .functor AND 1, L_0xaaaaeb460700, L_0xaaaaeb48d590, C4<1>, C4<1>;
L_0xaaaaeb48d910 .functor AND 1, L_0xaaaaeb48e190, L_0xaaaaeb48d870, C4<1>, C4<1>;
v0xaaaaeb476840_0 .net *"_s0", 0 0, L_0xaaaaeb395840;  1 drivers
v0xaaaaeb476920_0 .net *"_s15", 15 0, L_0xaaaaeb48d230;  1 drivers
L_0xffff9d9561c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaeb476a00_0 .net/2u *"_s17", 0 0, L_0xffff9d9561c8;  1 drivers
v0xaaaaeb476ac0_0 .net *"_s19", 15 0, L_0xaaaaeb48d2d0;  1 drivers
v0xaaaaeb476ba0_0 .net *"_s2", 0 0, L_0xaaaaeb48cc10;  1 drivers
v0xaaaaeb476cb0_0 .net *"_s21", 15 0, L_0xaaaaeb48d400;  1 drivers
v0xaaaaeb476d90_0 .net *"_s23", 0 0, L_0xaaaaeb460700;  1 drivers
v0xaaaaeb476e50_0 .net *"_s25", 0 0, L_0xaaaaeb48d590;  1 drivers
v0xaaaaeb476f10_0 .net *"_s30", 0 0, L_0xaaaaeb48d870;  1 drivers
v0xaaaaeb476fd0_0 .net *"_s6", 0 0, L_0xaaaaeb3961c0;  1 drivers
v0xaaaaeb477090_0 .net *"_s8", 0 0, L_0xaaaaeb48ce90;  1 drivers
v0xaaaaeb477150_0 .net "clk", 0 0, v0xaaaaeb47b5c0_0;  alias, 1 drivers
v0xaaaaeb4771f0_0 .net "empty", 0 0, L_0xaaaaeb395aa0;  alias, 1 drivers
v0xaaaaeb4772b0_0 .net "full", 0 0, L_0xaaaaeb460690;  alias, 1 drivers
v0xaaaaeb477370_0 .net "jump", 0 0, L_0xaaaaeb48e340;  alias, 1 drivers
v0xaaaaeb477430_0 .net "jump_error", 0 0, L_0xaaaaeb48d6d0;  alias, 1 drivers
v0xaaaaeb4774f0_0 .net "jump_ptr", 14 0, L_0xaaaaeb48d110;  1 drivers
v0xaaaaeb4776e0_0 .net "jump_value", 14 0, v0xaaaaeb47aec0_0;  1 drivers
v0xaaaaeb4777c0_0 .net "jump_wrap", 0 0, L_0xaaaaeb48d070;  1 drivers
v0xaaaaeb477880_0 .net "rd_data", 0 0, v0xaaaaeb4763d0_0;  alias, 1 drivers
v0xaaaaeb477940_0 .net "rd_en", 0 0, L_0xaaaaeb48e450;  alias, 1 drivers
v0xaaaaeb4779e0_0 .var "rd_ptr", 14 0;
v0xaaaaeb477aa0_0 .var "rd_wrap", 0 0;
v0xaaaaeb477b40_0 .net "rst", 0 0, L_0xaaaaeb48ec30;  alias, 1 drivers
v0xaaaaeb477c00_0 .net "wr_data", 0 0, L_0xaaaaeb48da20;  1 drivers
v0xaaaaeb477cf0_0 .net "wr_en", 0 0, L_0xaaaaeb48e190;  alias, 1 drivers
v0xaaaaeb477d90_0 .var "wr_en_reg", 0 0;
v0xaaaaeb477e50_0 .var "wr_ptr", 14 0;
v0xaaaaeb477f40_0 .var "wr_ptr_reg", 14 0;
v0xaaaaeb478000_0 .var "wr_wrap", 0 0;
v0xaaaaeb4780c0_0 .var "wr_wrap_reg", 0 0;
L_0xaaaaeb48cc10 .cmp/eq 15, v0xaaaaeb4779e0_0, v0xaaaaeb477f40_0;
L_0xaaaaeb48ce90 .cmp/eq 15, v0xaaaaeb4779e0_0, v0xaaaaeb477f40_0;
L_0xaaaaeb48d070 .part L_0xaaaaeb48d400, 15, 1;
L_0xaaaaeb48d110 .part L_0xaaaaeb48d400, 0, 15;
L_0xaaaaeb48d230 .concat [ 15 1 0 0], v0xaaaaeb4779e0_0, v0xaaaaeb477aa0_0;
L_0xaaaaeb48d2d0 .concat [ 15 1 0 0], v0xaaaaeb47aec0_0, L_0xffff9d9561c8;
L_0xaaaaeb48d400 .arith/sum 16, L_0xaaaaeb48d230, L_0xaaaaeb48d2d0;
L_0xaaaaeb48d590 .cmp/ge 15, L_0xaaaaeb48d110, v0xaaaaeb477f40_0;
L_0xaaaaeb48d870 .reduce/nor L_0xaaaaeb460690;
S_0xaaaaeb465bb0 .scope module, "sdp_1clk_bram_u1" "sdp_1clk_bram" 5 57, 6 1 0, S_0xaaaaeb4657e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 15 "rd_addr"
    .port_info 2 /INPUT 15 "wr_addr"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 1 "wr_data"
    .port_info 5 /OUTPUT 1 "rd_data"
P_0xaaaaeb465d80 .param/l "ADDR_WIDTH" 0 6 2, +C4<00000000000000000000000000001111>;
P_0xaaaaeb465dc0 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000000000001>;
P_0xaaaaeb465e00 .param/l "RAM_DEPTH" 1 6 12, +C4<00000000000000001000000000000000>;
v0xaaaaeb466070_0 .net "clk", 0 0, v0xaaaaeb47b5c0_0;  alias, 1 drivers
v0xaaaaeb466160 .array "ram", 0 32767, 0 0;
v0xaaaaeb4762e0_0 .net "rd_addr", 14 0, v0xaaaaeb4779e0_0;  1 drivers
v0xaaaaeb4763d0_0 .var "rd_data", 0 0;
v0xaaaaeb4764b0_0 .net "wr_addr", 14 0, v0xaaaaeb477e50_0;  1 drivers
v0xaaaaeb4765e0_0 .net "wr_data", 0 0, L_0xaaaaeb48da20;  alias, 1 drivers
v0xaaaaeb4766c0_0 .net "wr_en", 0 0, L_0xaaaaeb48d910;  1 drivers
    .scope S_0xaaaaeb420040;
T_0 ;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0xaaaaeb465250_0, 0, 80;
    %end;
    .thread T_0, $init;
    .scope S_0xaaaaeb420040;
T_1 ;
    %vpi_call/w 4 102 "$readmemb", "../source/detect_preamble/preamble_correlator_coeffs.mem", v0xaaaaeb464440 {0 0 0};
    %vpi_call/w 4 103 "$readmemb", "../source/detect_preamble/preamble_correlator_lengths.mem", v0xaaaaeb464670 {0 0 0};
    %vpi_call/w 4 104 "$readmemb", "../source/detect_preamble/preamble_correlator_scaling.mem", v0xaaaaeb464850 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xaaaaeb420040;
T_2 ;
    %wait E_0xaaaaeb39c2e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0xaaaaeb464a80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0xaaaaeb465250_0;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb464440, 4;
    %xnor;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %store/vec4a v0xaaaaeb465640, 4, 0;
    %load/vec4 v0xaaaaeb464a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
T_2.2 ;
    %load/vec4 v0xaaaaeb464a80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %store/vec4a v0xaaaaeb45b010, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464ce0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0xaaaaeb464ce0_0;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb464670, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb45b010, 4;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb465410, 4;
    %load/vec4 v0xaaaaeb464ce0_0;
    %part/s 1;
    %pad/u 7;
    %add;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %store/vec4a v0xaaaaeb45b010, 4, 0;
    %load/vec4 v0xaaaaeb464ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464ce0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0xaaaaeb464a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
T_2.6 ;
    %load/vec4 v0xaaaaeb464a80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.7, 5;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb460ce0, 4;
    %pad/u 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb464850, 4;
    %pad/u 18;
    %mul;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %store/vec4a v0xaaaaeb465190, 4, 0;
    %load/vec4 v0xaaaaeb464a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
T_2.8 ;
    %load/vec4 v0xaaaaeb464a80_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.9, 5;
    %ix/getv/s 4, v0xaaaaeb464a80_0;
    %load/vec4a v0xaaaaeb464f60, 4;
    %load/vec4 v0xaaaaeb464a80_0;
    %muli 7, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaeb44fdf0_0, 4, 7;
    %load/vec4 v0xaaaaeb464a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464a80_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v0xaaaaeb465330_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xaaaaeb464380_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xaaaaeb420040;
T_3 ;
    %wait E_0xaaaaeb32edf0;
    %load/vec4 v0xaaaaeb464ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 80;
    %assign/vec4 v0xaaaaeb465250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaeb465330_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464dc0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0xaaaaeb464dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 80;
    %ix/getv/s 3, v0xaaaaeb464dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb465410, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaaeb464dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb460ce0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0xaaaaeb464dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb464f60, 0, 4;
    %load/vec4 v0xaaaaeb464dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464dc0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaeb464c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0xaaaaeb465250_0;
    %parti/s 79, 0, 2;
    %load/vec4 v0xaaaaeb464b60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaeb465250_0, 0;
T_3.4 ;
    %load/vec4 v0xaaaaeb464c20_0;
    %load/vec4 v0xaaaaeb465330_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaeb465330_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb464dc0_0, 0, 32;
T_3.6 ;
    %load/vec4 v0xaaaaeb464dc0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_3.7, 5;
    %ix/getv/s 4, v0xaaaaeb464dc0_0;
    %load/vec4a v0xaaaaeb465640, 4;
    %ix/getv/s 3, v0xaaaaeb464dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb465410, 0, 4;
    %ix/getv/s 4, v0xaaaaeb464dc0_0;
    %load/vec4a v0xaaaaeb45b010, 4;
    %ix/getv/s 3, v0xaaaaeb464dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb460ce0, 0, 4;
    %ix/getv/s 4, v0xaaaaeb464dc0_0;
    %load/vec4a v0xaaaaeb465190, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %ix/getv/s 3, v0xaaaaeb464dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb464f60, 0, 4;
    %load/vec4 v0xaaaaeb464dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb464dc0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaeb465bb0;
T_4 ;
    %wait E_0xaaaaeb32edf0;
    %load/vec4 v0xaaaaeb4762e0_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0xaaaaeb466160, 4;
    %assign/vec4 v0xaaaaeb4763d0_0, 0;
    %load/vec4 v0xaaaaeb4766c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xaaaaeb4765e0_0;
    %load/vec4 v0xaaaaeb4764b0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaeb466160, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaaeb4657e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb477aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb478000_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb4779e0_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb477e50_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb4780c0_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb477f40_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb477d90_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xaaaaeb4657e0;
T_6 ;
    %wait E_0xaaaaeb32edf0;
    %load/vec4 v0xaaaaeb477b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb4779e0_0, 0;
    %assign/vec4 v0xaaaaeb477aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb477e50_0, 0;
    %assign/vec4 v0xaaaaeb478000_0, 0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb477f40_0, 0;
    %assign/vec4 v0xaaaaeb4780c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaaeb477370_0;
    %load/vec4 v0xaaaaeb477430_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaaeb4777c0_0;
    %load/vec4 v0xaaaaeb4774f0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb4779e0_0, 0;
    %assign/vec4 v0xaaaaeb477aa0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaaaaeb477aa0_0;
    %load/vec4 v0xaaaaeb4779e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaeb477940_0;
    %load/vec4 v0xaaaaeb4771f0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb4779e0_0, 0;
    %assign/vec4 v0xaaaaeb477aa0_0, 0;
T_6.3 ;
    %load/vec4 v0xaaaaeb478000_0;
    %load/vec4 v0xaaaaeb477e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaaeb477cf0_0;
    %load/vec4 v0xaaaaeb4772b0_0;
    %nor/r;
    %and;
    %pad/u 16;
    %add;
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb477e50_0, 0;
    %assign/vec4 v0xaaaaeb478000_0, 0;
    %load/vec4 v0xaaaaeb478000_0;
    %load/vec4 v0xaaaaeb477e50_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 15;
    %assign/vec4 v0xaaaaeb477f40_0, 0;
    %assign/vec4 v0xaaaaeb4780c0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaaeb4549e0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaeb47b3d0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb47a090_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb47aec0_0, 0, 15;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaeb47ac20_0, 0, 7;
    %end;
    .thread T_7, $init;
    .scope S_0xaaaaeb4549e0;
T_8 ;
    %wait E_0xaaaaeb3a01a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaeb47a130_0, 0, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xaaaaeb47a210_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb47a7a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0xaaaaeb47a7a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0xaaaaeb47a210_0;
    %load/vec4 v0xaaaaeb479ed0_0;
    %load/vec4 v0xaaaaeb47a7a0_0;
    %muli 7, 0, 32;
    %part/s 7;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaaaeb47a7a0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaeb47a130_0, 0, 4;
    %load/vec4 v0xaaaaeb479ed0_0;
    %load/vec4 v0xaaaaeb47a7a0_0;
    %muli 7, 0, 32;
    %part/s 7;
    %store/vec4 v0xaaaaeb47a210_0, 0, 7;
T_8.2 ;
    %load/vec4 v0xaaaaeb47a7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaeb47a7a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaaeb4549e0;
T_9 ;
    %wait E_0xaaaaeb32edf0;
    %load/vec4 v0xaaaaeb47b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaeb47ac20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaeb47ab40_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaeb47aec0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaaeb47b3d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaeb47ade0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0xaaaaeb47aa80_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0xaaaaeb47ac20_0;
    %load/vec4 v0xaaaaeb47a210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaaeb47a210_0;
    %assign/vec4 v0xaaaaeb47ac20_0, 0;
    %load/vec4 v0xaaaaeb47a130_0;
    %assign/vec4 v0xaaaaeb47ab40_0, 0;
    %load/vec4 v0xaaaaeb47a090_0;
    %assign/vec4 v0xaaaaeb47aec0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xaaaaeb47b3d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xaaaaeb47ac20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaeb47ab40_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaeb47aec0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaaeb4549e0;
T_10 ;
    %wait E_0xaaaaeb398c20;
    %load/vec4 v0xaaaaeb47b3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaeb47ade0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb47ad00_0, 0, 15;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0xaaaaeb479c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.6, 8;
T_10.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.6, 8;
 ; End of false expr.
    %blend;
T_10.6;
    %store/vec4 v0xaaaaeb47ade0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb47ad00_0, 0, 15;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0xaaaaeb479d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_10.8, 8;
T_10.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_10.8, 8;
 ; End of false expr.
    %blend;
T_10.8;
    %store/vec4 v0xaaaaeb47ade0_0, 0, 2;
    %load/vec4 v0xaaaaeb47a090_0;
    %load/vec4 v0xaaaaeb47b230_0;
    %pad/u 15;
    %add;
    %store/vec4 v0xaaaaeb47ad00_0, 0, 15;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0xaaaaeb479cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_10.10, 8;
T_10.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_10.10, 8;
 ; End of false expr.
    %blend;
T_10.10;
    %store/vec4 v0xaaaaeb47ade0_0, 0, 2;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0xaaaaeb47ad00_0, 0, 15;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaaeb4549e0;
T_11 ;
    %wait E_0xaaaaeb32edf0;
    %load/vec4 v0xaaaaeb47b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaeb47b3d0_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0xaaaaeb47a090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaeb47b050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaeb47a910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaeb47aa80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaaeb47ade0_0;
    %assign/vec4 v0xaaaaeb47b3d0_0, 0;
    %load/vec4 v0xaaaaeb47ad00_0;
    %assign/vec4 v0xaaaaeb47a090_0, 0;
    %load/vec4 v0xaaaaeb47b0f0_0;
    %assign/vec4 v0xaaaaeb47b050_0, 0;
    %load/vec4 v0xaaaaeb47a840_0;
    %load/vec4 v0xaaaaeb47a910_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaeb47a910_0, 0;
    %load/vec4 v0xaaaaeb47a9b0_0;
    %load/vec4 v0xaaaaeb47aa80_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xaaaaeb47aa80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaaeb455880;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb47b770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb47b840_0, 0, 1;
    %pushi/vec4 4291018814, 0, 60;
    %concati/vec4 255, 0, 20;
    %store/vec4 v0xaaaaeb47bb10_0, 0, 80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb47beb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaeb47bdd0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaeb47bf90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaeb47b8e0_0, 0, 2;
    %end;
    .thread T_12, $init;
    .scope S_0xaaaaeb455880;
T_13 ;
    %wait E_0xaaaaeb32edf0;
    %vpi_func 2 63 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0xaaaaeb47bd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaeb47b840_0, 0;
    %load/vec4 v0xaaaaeb47b8e0_0;
    %assign/vec4 v0xaaaaeb47bf90_0, 0;
    %load/vec4 v0xaaaaeb47b8e0_0;
    %load/vec4 v0xaaaaeb47bf90_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0xaaaaeb47beb0_0;
    %addi 1, 0, 32;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0xaaaaeb47beb0_0, 0;
    %load/vec4 v0xaaaaeb47bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0xaaaaeb47bd10_0;
    %assign/vec4 v0xaaaaeb47b770_0, 0;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0xaaaaeb47bb10_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0xaaaaeb47beb0_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xaaaaeb47b770_0, 0;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0xaaaaeb47bd10_0;
    %assign/vec4 v0xaaaaeb47b770_0, 0;
    %load/vec4 v0xaaaaeb47bd10_0;
    %store/qb/v v0xaaaaeb47bc70_0, 1;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaeb47b770_0, 0;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaaeb455880;
T_14 ;
    %wait E_0xaaaaeb32edf0;
    %load/vec4 v0xaaaaeb47bf90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaeb47bdd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaaeb47ba70_0;
    %load/vec4 v0xaaaaeb47bdd0_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %vpi_func 2 88 "$size" 32, v0xaaaaeb47bc70_0 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0xaaaaeb47bdd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xaaaaeb47bdd0_0, 0;
    %load/vec4 v0xaaaaeb47b9d0_0;
    %qpop/f/v v0xaaaaeb47bc70_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %vpi_func 2 91 "$size" 32, v0xaaaaeb47bc70_0 {0 0 0};
    %vpi_call/w 2 91 "$display", "Correct data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaeb47b9d0_0, S<0,vec4,u32>, $time {1 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_func 2 93 "$size" 32, v0xaaaaeb47bc70_0 {0 0 0};
    %vpi_call/w 2 93 "$display", "Incorrect data: %b, Queue size: %0d, Sim time: %0d", v0xaaaaeb47b9d0_0, S<0,vec4,u32>, $time {1 0 0};
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaaeb455880;
T_15 ;
    %wait E_0xaaaaeb399a20;
    %load/vec4 v0xaaaaeb47bf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0xaaaaeb47beb0_0;
    %cmpi/e 199, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_15.6, 8;
T_15.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.6, 8;
 ; End of false expr.
    %blend;
T_15.6;
    %store/vec4 v0xaaaaeb47b8e0_0, 0, 2;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0xaaaaeb47beb0_0;
    %cmpi/e 79, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_15.8, 8;
T_15.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_15.8, 8;
 ; End of false expr.
    %blend;
T_15.8;
    %store/vec4 v0xaaaaeb47b8e0_0, 0, 2;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0xaaaaeb47beb0_0;
    %cmpi/e 99, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.10, 8;
T_15.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_15.10, 8;
 ; End of false expr.
    %blend;
T_15.10;
    %store/vec4 v0xaaaaeb47b8e0_0, 0, 2;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0xaaaaeb47beb0_0;
    %pad/s 33;
    %cmpi/e 40, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v0xaaaaeb47b8e0_0, 0, 2;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaaeb455880;
T_16 ;
    %vpi_call/w 2 108 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 109 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaeb47b5c0_0, 0, 1;
    %pushi/vec4 90000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0xaaaaeb47b5c0_0;
    %inv;
    %store/vec4 v0xaaaaeb47b5c0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 112 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../tests/preamble_detector_tb.v";
    "../source/detect_preamble/preamble_detector.v";
    "../source/detect_preamble/preamble_correlator.v";
    "../source/fifo/sync_fifo.v";
    "../source/ram/sdp_1clk_bram.v";
