Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chip.ngc ...
WARNING:NetListWriters:298 - No output is written to chip.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I2S_Input/Bist/i2si_bist_out_data<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   I2S_Input/Bist/i2si_bist_out_data[15]_rf_bist_start_val[11]_mux_13_OUT<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[46]_GND_19_o_add_4_OUT_
   cy<45 : 0> on block chip is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file chip.edif ...
ngc2edif: Total memory usage is 211292 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chip.ngc ...
WARNING:NetListWriters:298 - No output is written to chip.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I2S_Input/Bist/i2si_bist_out_data<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   I2S_Input/Bist/i2si_bist_out_data[15]_rf_bist_start_val[11]_mux_13_OUT<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[46]_GND_19_o_add_4_OUT_
   cy<45 : 0> on block chip is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file chip.edif ...
ngc2edif: Total memory usage is 210820 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chip.ngc ...
WARNING:NetListWriters:298 - No output is written to chip.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I2S_Input/Bist/i2si_bist_out_data<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   I2S_Input/Bist/i2si_bist_out_data[15]_rf_bist_start_val[11]_mux_13_OUT<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[46]_GND_19_o_add_4_OUT_
   cy<45 : 0> on block chip is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file chip.edif ...
ngc2edif: Total memory usage is 207760 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chip.ngc ...
WARNING:NetListWriters:298 - No output is written to chip.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I2S_Input/Bist/i2si_bist_out_data<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   I2S_Input/Bist/i2si_bist_out_data[15]_rf_bist_start_val[11]_mux_13_OUT<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[46]_GND_19_o_add_4_OUT_
   cy<45 : 0> on block chip is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file chip.edif ...
ngc2edif: Total memory usage is 210792 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chip.ngc ...
WARNING:NetListWriters:298 - No output is written to chip.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I2S_Input/Bist/i2si_bist_out_data<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   I2S_Input/Bist/i2si_bist_out_data[15]_rf_bist_start_val[11]_mux_13_OUT<31 :
   4> on block chip is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/Madd_ext_acc_in[46]_GND_19_o_add_4_OUT_
   cy<45 : 0> on block chip is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file chip.edif ...
ngc2edif: Total memory usage is 207164 kilobytes

