Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Sep 11 13:38:58 2023
| Host         : DLT-SEED-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file jahwa_daq_system_wrapper_timing_summary_routed.rpt -pb jahwa_daq_system_wrapper_timing_summary_routed.pb -rpx jahwa_daq_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : jahwa_daq_system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.100        0.000                      0                18728        0.023        0.000                      0                18728        3.750        0.000                       0                  5818  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                  ------------       ----------      --------------
clk_fpga_0                                                                             {0.000 5.000}      10.000          100.000         
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                   0.100        0.000                      0                18425        0.047        0.000                      0                18425        3.750        0.000                       0                  5544  
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.193        0.000                      0                  222        0.023        0.000                      0                  222       15.686        0.000                       0                   233  
jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.223        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.562        0.000                      0                   34        0.936        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 2.084ns (22.315%)  route 7.255ns (77.685%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.953     7.495    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X51Y39         LUT4 (Prop_lut4_I1_O)        0.124     7.619 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_2/O
                         net (fo=17, routed)          0.639     8.258    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_2_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.382 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[23]_INST_0/O
                         net (fo=128, routed)         3.910    12.292    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.819    12.998    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.392    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 2.023ns (21.680%)  route 7.308ns (78.320%))
  Logic Levels:           6  (AND2B1L=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.832     4.303    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Read_Strobe_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     4.427 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.319     4.746    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.870 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.187     5.057    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X43Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.181 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.555     5.736    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X49Y39         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     6.621 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=8, routed)           0.489     7.110    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB_AddrStrobe
    SLICE_X48Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.234 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_3/O
                         net (fo=17, routed)          1.286     8.520    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_3_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[17]_INST_0/O
                         net (fo=128, routed)         3.640    12.284    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.819    12.998    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.392    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 2.208ns (23.521%)  route 7.179ns (76.479%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns = ( 12.933 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.301     8.588    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[13]_INST_0/O
                         net (fo=7, routed)           0.686     9.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[16]
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__6/O
                         net (fo=22, routed)          2.818    12.340    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ENA
    RAMB36_X3Y29         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.754    12.933    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.048    
                         clock uncertainty           -0.154    12.893    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.450    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 2.023ns (21.751%)  route 7.278ns (78.249%))
  Logic Levels:           6  (AND2B1L=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 12.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          0.832     4.303    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Read_Strobe_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     4.427 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.319     4.746    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_236_in
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.870 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.187     5.057    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X43Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.181 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.555     5.736    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X49Y39         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     6.621 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=8, routed)           0.489     7.110    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB_AddrStrobe
    SLICE_X48Y40         LUT3 (Prop_lut3_I0_O)        0.124     7.234 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_3/O
                         net (fo=17, routed)          1.286     8.520    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_3_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.644 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[17]_INST_0/O
                         net (fo=128, routed)         3.609    12.254    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.811    12.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.105    
                         clock uncertainty           -0.154    12.950    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.384    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 2.208ns (23.428%)  route 7.217ns (76.572%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.301     8.588    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[13]_INST_0/O
                         net (fo=7, routed)           0.686     9.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[16]
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__6/O
                         net (fo=22, routed)          2.856    12.378    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ENA
    RAMB36_X5Y22         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.821    13.000    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.115    
                         clock uncertainty           -0.154    12.960    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.517    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 2.208ns (23.470%)  route 7.200ns (76.530%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 12.989 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.301     8.588    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.712 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[13]_INST_0/O
                         net (fo=7, routed)           0.686     9.398    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[16]
    SLICE_X53Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.522 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__6/O
                         net (fo=22, routed)          2.839    12.361    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y25         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.810    12.989    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y25         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.104    
                         clock uncertainty           -0.154    12.949    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.506    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 2.208ns (23.498%)  route 7.188ns (76.502%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 12.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.301     8.588    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[13]_INST_0/O
                         net (fo=7, routed)           0.549     9.261    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[16]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.124     9.385 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__8/O
                         net (fo=22, routed)          2.965    12.349    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/ENA
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.811    12.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.105    
                         clock uncertainty           -0.154    12.950    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.507    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 2.084ns (22.459%)  route 7.195ns (77.541%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.593     8.880    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.004 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[16]_INST_0/O
                         net (fo=128, routed)         3.228    12.232    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.819    12.998    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.392    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 2.084ns (22.463%)  route 7.193ns (77.537%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.523     8.811    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.935 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[19]_INST_0/O
                         net (fo=128, routed)         3.296    12.230    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.819    12.998    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.392    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 2.208ns (23.491%)  route 7.191ns (76.509%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 12.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.659     2.953    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X42Y32         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.518     3.471 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.154     4.625    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.749 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__4/O
                         net (fo=1, routed)           0.000     4.749    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.299 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.299    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.570 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.600     6.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.373     6.542 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          0.621     7.163    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/LMB1_AddrStrobe
    SLICE_X48Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.287 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1/O
                         net (fo=49, routed)          1.301     8.588    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Addr_A[13]_INST_0/O
                         net (fo=7, routed)           0.549     9.261    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[16]
    SLICE_X50Y56         LUT3 (Prop_lut3_I2_O)        0.124     9.385 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__8/O
                         net (fo=22, routed)          2.968    12.352    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ENA
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.819    12.998    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.115    13.113    
                         clock uncertainty           -0.154    12.958    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.515    jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.500%)  route 0.245ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.556     0.892    jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.245     1.278    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[19]
    SLICE_X44Y46         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.829     1.195    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y46         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.066     1.231    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/srlopt_ff_18/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.973%)  route 0.125ns (47.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.563     0.899    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X35Y40         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/srlopt_ff_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/srlopt_ff_18/Q
                         net (fo=2, routed)           0.125     1.165    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/srlopt_ff_n_18
    SLICE_X32Y40         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.829     1.195    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X32Y40         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X32Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.115    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.727%)  route 0.254ns (64.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.557     0.893    jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  jahwa_daq_system_i/mb_softprocessor_0/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.254     1.287    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[26]
    SLICE_X44Y47         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.830     1.196    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X44Y47         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y47         FDRE (Hold_fdre_C_D)         0.070     1.236    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.062%)  route 0.236ns (55.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.580     0.916    jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X64Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I/Q
                         net (fo=2, routed)           0.236     1.293    jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[23]
    SLICE_X64Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.338 r  jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.338    jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[23]_i_1__0_n_0
    SLICE_X64Y49         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.854     1.220    jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X64Y49         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.092     1.282    jahwa_daq_system_i/mb_softprocessor_0/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.737%)  route 0.181ns (56.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.584     0.920    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y50         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.181     1.242    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X89Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.859     1.225    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X89Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y49         FDRE (Hold_fdre_C_R)        -0.018     1.177    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.737%)  route 0.181ns (56.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.584     0.920    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y50         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.181     1.242    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X89Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.859     1.225    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X89Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism             -0.030     1.195    
    SLICE_X89Y49         FDRE (Hold_fdre_C_R)        -0.018     1.177    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.274ns (63.334%)  route 0.159ns (36.666%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.591     0.927    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y49         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5_reg[28]/Q
                         net (fo=1, routed)           0.159     1.249    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg5[28]
    SLICE_X84Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.294 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.000     1.294    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[28]
    SLICE_X84Y50         MUXF7 (Prop_muxf7_I1_O)      0.065     1.359 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.359    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X84Y50         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.853     1.219    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y50         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.105     1.294    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.154%)  route 0.186ns (56.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.584     0.920    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y50         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.186     1.246    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X88Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.859     1.225    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X88Y49         FDRE (Hold_fdre_C_R)        -0.018     1.177    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.154%)  route 0.186ns (56.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.584     0.920    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y50         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.186     1.246    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X88Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.859     1.225    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X88Y49         FDRE (Hold_fdre_C_R)        -0.018     1.177    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.154%)  route 0.186ns (56.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.584     0.920    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y50         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.186     1.246    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X88Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.859     1.225    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X88Y49         FDRE                                         r  jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X88Y49         FDRE (Hold_fdre_C_R)        -0.018     1.177    jahwa_daq_system_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y2   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y2   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y9   jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y19  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y19  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y12  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y12  jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y30  jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y28  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y28  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.193ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.419ns  (logic 0.707ns (20.677%)  route 2.712ns (79.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 36.742 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.892    23.851    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.124    23.975 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.975    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X39Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.742    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.432    37.174    
                         clock uncertainty           -0.035    37.139    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.029    37.168    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -23.975    
  -------------------------------------------------------------------
                         slack                                 13.193    

Slack (MET) :             13.194ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.420ns  (logic 0.707ns (20.671%)  route 2.713ns (79.329%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 36.742 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.893    23.852    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.124    23.976 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.976    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X39Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.742    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.432    37.174    
                         clock uncertainty           -0.035    37.139    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.031    37.170    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -23.976    
  -------------------------------------------------------------------
                         slack                                 13.194    

Slack (MET) :             13.698ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.913ns  (logic 0.707ns (24.269%)  route 2.206ns (75.731%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 36.741 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.386    23.345    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y53         LUT2 (Prop_lut2_I0_O)        0.124    23.469 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.469    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X39Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.741    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.432    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.029    37.167    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -23.469    
  -------------------------------------------------------------------
                         slack                                 13.698    

Slack (MET) :             13.898ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.716ns  (logic 0.707ns (26.033%)  route 2.009ns (73.967%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.409ns = ( 36.742 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.189    23.148    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.124    23.272 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.272    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X39Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    36.742    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.432    37.174    
                         clock uncertainty           -0.035    37.139    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.031    37.170    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.170    
                         arrival time                         -23.272    
  -------------------------------------------------------------------
                         slack                                 13.898    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.688ns  (logic 0.707ns (26.301%)  route 1.981ns (73.699%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 36.741 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.161    23.120    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.124    23.244 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.244    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X39Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.741    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.432    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.031    37.169    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.169    
                         arrival time                         -23.244    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.714ns  (logic 0.733ns (27.007%)  route 1.981ns (72.993%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 36.741 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.161    23.120    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.150    23.270 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.270    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X39Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.741    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.432    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)        0.075    37.213    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -23.270    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.650ns  (logic 0.707ns (26.677%)  route 1.943ns (73.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 36.741 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.123    23.082    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.124    23.206 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.206    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X37Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.741    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.432    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.029    37.167    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -23.206    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             14.013ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.644ns  (logic 0.701ns (26.511%)  route 1.943ns (73.489%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 36.741 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.820    21.835    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.959 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.123    23.082    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.118    23.200 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.200    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X37Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.482    36.741    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y53         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.432    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.075    37.213    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                         -23.200    
  -------------------------------------------------------------------
                         slack                                 14.013    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.571ns  (logic 0.707ns (27.496%)  route 1.864ns (72.504%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 36.730 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.860    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    21.984 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.019    23.003    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.124    23.127 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.127    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X40Y70         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.471    36.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y70         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.465    37.195    
                         clock uncertainty           -0.035    37.160    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)        0.029    37.189    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.189    
                         arrival time                         -23.127    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.071ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.564ns  (logic 0.707ns (27.573%)  route 1.857ns (72.427%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 36.730 - 33.333 ) 
    Source Clock Delay      (SCD):    3.889ns = ( 20.556 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.645    20.556    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X40Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.459    21.015 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.860    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X40Y68         LUT6 (Prop_lut6_I4_O)        0.124    21.984 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.011    22.996    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.124    23.120 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.120    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X40Y70         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.471    36.730    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y70         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.465    37.195    
                         clock uncertainty           -0.035    37.160    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)        0.031    37.191    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.191    
                         arrival time                         -23.120    
  -------------------------------------------------------------------
                         slack                                 14.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.070%)  route 0.177ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.468    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X38Y49         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.177     1.809    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X38Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.867    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y50         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.133     1.734    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.052     1.786    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.455    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X47Y77         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.596 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     1.709    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X46Y77         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.813     1.853    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X46Y77         SRL16E                                       r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.385     1.468    
    SLICE_X46Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.585    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.999%)  route 0.305ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.468    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X36Y49         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.305     1.937    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X38Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.867    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y51         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.133     1.734    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.059     1.793    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.455    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X46Y78         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDCE (Prop_fdce_C_Q)         0.164     1.619 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.675    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X46Y78         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.814     1.854    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X46Y78         FDPE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.399     1.455    
    SLICE_X46Y78         FDPE (Hold_fdpe_C_D)         0.060     1.515    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.468    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X37Y48         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.719    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X37Y47         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.868    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y47         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.384     1.484    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.075     1.559    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.545     1.452    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y74         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.085     1.678    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.723 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X41Y74         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.810     1.850    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y74         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.385     1.465    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.092     1.557    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.455    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X47Y78         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.128     1.583 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.059     1.642    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X46Y78         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.814     1.854    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X46Y78         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.386     1.468    
    SLICE_X46Y78         FDCE (Hold_fdce_C_D)         0.000     1.468    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.546     1.453    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y76         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]/Q
                         net (fo=9, routed)           0.133     1.727    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[0]_0
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.048     1.775 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X42Y76         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.811     1.851    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y76         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                         clock pessimism             -0.385     1.466    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.131     1.597    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.741%)  route 0.290ns (67.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.466    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y52         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.290     1.897    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X36Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.867    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.133     1.734    
    SLICE_X36Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.718    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.741%)  route 0.290ns (67.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.466    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y52         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.290     1.897    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X36Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.867    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.133     1.734    
    SLICE_X36Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.718    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y71   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y71   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y71   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y71   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y71   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y71   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y72   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y72   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y37   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y53   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y53   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y29   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y77   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.161ns  (logic 0.831ns (16.102%)  route 4.330ns (83.898%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.380ns = ( 36.713 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.083    25.587    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y42         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.567    36.713    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y42         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.301    37.014    
                         clock uncertainty           -0.035    36.978    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.169    36.809    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -25.587    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.151ns  (logic 0.831ns (16.133%)  route 4.320ns (83.867%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           2.073    25.577    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y44         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568    36.714    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y44         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.301    37.015    
                         clock uncertainty           -0.035    36.979    
    SLICE_X30Y44         FDCE (Setup_fdce_C_CE)      -0.169    36.810    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -25.577    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.823ns  (logic 0.831ns (17.231%)  route 3.992ns (82.769%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.744    25.248    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y43         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568    36.714    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y43         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.301    37.015    
                         clock uncertainty           -0.035    36.979    
    SLICE_X31Y43         FDCE (Setup_fdce_C_CE)      -0.205    36.774    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                         -25.248    
  -------------------------------------------------------------------
                         slack                                 11.526    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.708ns  (logic 0.831ns (17.651%)  route 3.877ns (82.349%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 36.639 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.980    23.768    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.892 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.242    25.134    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X34Y46         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.639    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y46         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.301    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X34Y46         FDCE (Setup_fdce_C_CE)      -0.169    36.735    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.735    
                         arrival time                         -25.134    
  -------------------------------------------------------------------
                         slack                                 11.602    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.708ns  (logic 0.831ns (17.651%)  route 3.877ns (82.349%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 36.639 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.980    23.768    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.892 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.242    25.134    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X34Y46         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.493    36.639    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y46         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.301    36.940    
                         clock uncertainty           -0.035    36.904    
    SLICE_X34Y46         FDCE (Setup_fdce_C_CE)      -0.169    36.735    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.735    
                         arrival time                         -25.134    
  -------------------------------------------------------------------
                         slack                                 11.602    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.564ns  (logic 0.831ns (18.206%)  route 3.733ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 36.638 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.486    24.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.638    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.301    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    36.698    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.698    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.564ns  (logic 0.831ns (18.206%)  route 3.733ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 36.638 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.486    24.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.638    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.301    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    36.698    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.698    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.564ns  (logic 0.831ns (18.206%)  route 3.733ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 36.638 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.486    24.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.638    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.301    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    36.698    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.698    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.564ns  (logic 0.831ns (18.206%)  route 3.733ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 36.638 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.486    24.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.638    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.301    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    36.698    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.698    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 11.708    

Slack (MET) :             11.708ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.564ns  (logic 0.831ns (18.206%)  route 3.733ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 36.638 - 33.333 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 20.426 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.012    18.679    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.780 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.646    20.426    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X40Y66         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.459    20.885 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.021    21.905    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    22.029 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.664    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X39Y67         LUT4 (Prop_lut4_I0_O)        0.124    22.788 f  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.592    23.380    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X38Y66         LUT5 (Prop_lut5_I4_O)        0.124    23.504 r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.486    24.990    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.721    35.054    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.145 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.492    36.638    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y43         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.301    36.939    
                         clock uncertainty           -0.035    36.903    
    SLICE_X33Y43         FDRE (Setup_fdre_C_CE)      -0.205    36.698    jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.698    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                 11.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800     0.800    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.826 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.378    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.717    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.762    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X42Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922     0.922    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.951 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.769    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.378    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.498    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800     0.800    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.826 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.550     1.376    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y69         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.540 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.715    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.760 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X42Y69         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922     0.922    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.951 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.816     1.767    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y69         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.376    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120     1.496    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.124%)  route 0.265ns (55.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800     0.800    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.826 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.378    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     1.542 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.265     1.807    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.852    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X42Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922     0.922    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.951 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.818     1.769    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.378    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121     1.499    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.855%)  route 0.396ns (65.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 18.435 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.652    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.435    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.057    
    SLICE_X39Y68         FDRE (Hold_fdre_C_CE)       -0.032    18.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.652    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.855%)  route 0.396ns (65.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 18.435 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.652    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.435    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.057    
    SLICE_X39Y68         FDRE (Hold_fdre_C_CE)       -0.032    18.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.652    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.855%)  route 0.396ns (65.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 18.435 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.652    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.435    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.057    
    SLICE_X39Y68         FDRE (Hold_fdre_C_CE)       -0.032    18.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.652    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.855%)  route 0.396ns (65.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 18.435 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.652    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.435    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.057    
    SLICE_X39Y68         FDRE (Hold_fdre_C_CE)       -0.032    18.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.652    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.855%)  route 0.396ns (65.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 18.435 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.652    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.435    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.057    
    SLICE_X39Y68         FDRE (Hold_fdre_C_CE)       -0.032    18.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.652    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.608ns  (logic 0.212ns (34.855%)  route 0.396ns (65.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 18.435 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    18.652    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.817    18.435    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y68         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.057    
    SLICE_X39Y68         FDRE (Hold_fdre_C_CE)       -0.032    18.025    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.025    
                         arrival time                          18.652    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.616ns  (logic 0.212ns (34.436%)  route 0.404ns (65.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 18.436 - 16.667 ) 
    Source Clock Delay      (SCD):    1.377ns = ( 18.043 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.800    17.467    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.493 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.551    18.043    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X36Y68         FDCE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDCE (Prop_fdce_C_Q)         0.167    18.210 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.217    18.427    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I4_O)        0.045    18.472 r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.187    18.659    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.922    17.589    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.618 f  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.818    18.436    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y67         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.058    
    SLICE_X39Y67         FDRE (Hold_fdre_C_CE)       -0.032    18.026    jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.026    
                         arrival time                          18.659    
  -------------------------------------------------------------------
                         slack                                  0.633    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y66   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y68   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y68   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y68   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y68   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y68   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y69   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y69   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y44   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y43   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y43   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X33Y43   jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X39Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X39Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X39Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X39Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y67   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y66   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y66   jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.610ns (10.913%)  route 4.980ns (89.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.502     6.900    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.154     7.054 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_awready_i_1/O
                         net (fo=270, routed)         1.477     8.532    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/SR[0]
    SLICE_X78Y47         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.562    12.741    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X78Y47         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_reg/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X78Y47         FDCE (Recov_fdce_C_CLR)     -0.608    12.094    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_reg
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.610ns (12.005%)  route 4.471ns (87.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.502     6.900    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X88Y50         LUT1 (Prop_lut1_I0_O)        0.154     7.054 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_awready_i_1/O
                         net (fo=270, routed)         0.969     8.023    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/SR[0]
    SLICE_X88Y43         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X88Y43         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X88Y43         FDCE (Recov_fdce_C_CLR)     -0.608    12.095    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_out_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.574ns (11.451%)  route 4.439ns (88.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.331     7.955    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y49         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y49         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y49         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.574ns (11.451%)  route 4.439ns (88.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.331     7.955    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y49         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y49         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y49         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.574ns (11.451%)  route 4.439ns (88.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.331     7.955    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y49         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y49         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y49         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.574ns (11.451%)  route 4.439ns (88.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.331     7.955    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y49         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y49         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y49         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.574ns (11.485%)  route 4.424ns (88.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.316     7.940    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y47         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y47         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y47         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.574ns (11.485%)  route 4.424ns (88.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.316     7.940    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y47         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y47         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y47         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.574ns (11.485%)  route 4.424ns (88.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.316     7.940    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y47         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y47         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y47         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.574ns (11.485%)  route 4.424ns (88.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.648     2.942    jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y60         FDRE                                         r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  jahwa_daq_system_i/mb_softprocessor_0/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=65, routed)          3.107     6.505    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aresetn
    SLICE_X87Y43         LUT2 (Prop_lut2_I0_O)        0.118     6.623 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          1.316     7.940    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y47         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        1.563    12.743    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y47         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]/C
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    SLICE_X81Y47         FDCE (Recov_fdce_C_CLR)     -0.607    12.096    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  4.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.901%)  route 0.616ns (77.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.272     1.723    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y44         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y44         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y44         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.901%)  route 0.616ns (77.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.272     1.723    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y44         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y44         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[11]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y44         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.901%)  route 0.616ns (77.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.272     1.723    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y44         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y44         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[8]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y44         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.183ns (22.901%)  route 0.616ns (77.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.272     1.723    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y44         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y44         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[9]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y44         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.183ns (22.702%)  route 0.623ns (77.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.279     1.730    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y43         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y43         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y43         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.183ns (22.702%)  route 0.623ns (77.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.279     1.730    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y43         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y43         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y43         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.183ns (22.702%)  route 0.623ns (77.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.279     1.730    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y43         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y43         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[6]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y43         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.183ns (22.702%)  route 0.623ns (77.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.279     1.730    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y43         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.857     1.223    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y43         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[7]/C
                         clock pessimism             -0.283     0.941    
    SLICE_X81Y43         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.183ns (19.922%)  route 0.736ns (80.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.392     1.842    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y42         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.856     1.222    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y42         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[0]/C
                         clock pessimism             -0.283     0.940    
    SLICE_X81Y42         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.183ns (19.922%)  route 0.736ns (80.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.588     0.924    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y40         FDRE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y40         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.344     1.408    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/axi_rdata_reg[31][0]
    SLICE_X87Y43         LUT2 (Prop_lut2_I1_O)        0.042     1.450 f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2/O
                         net (fo=64, routed)          0.392     1.842    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count[0]_i_2_n_0
    SLICE_X81Y42         FDCE                                         f  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  jahwa_daq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    jahwa_daq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  jahwa_daq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5544, routed)        0.856     1.222    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/s00_axi_aclk
    SLICE_X81Y42         FDCE                                         r  jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[1]/C
                         clock pessimism             -0.283     0.940    
    SLICE_X81Y42         FDCE (Remov_fdce_C_CLR)     -0.154     0.786    jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_div_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  1.057    





