// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ctrl
//        bit 7~0 - ctrl[7:0] (Read/Write)
//        others  - reserved
// 0x14 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL   0x00
#define XMY_FILTER_BUFFER_CTRL_ADDR_GIE       0x04
#define XMY_FILTER_BUFFER_CTRL_ADDR_IER       0x08
#define XMY_FILTER_BUFFER_CTRL_ADDR_ISR       0x0c
#define XMY_FILTER_BUFFER_CTRL_ADDR_CTRL_DATA 0x10
#define XMY_FILTER_BUFFER_CTRL_BITS_CTRL_DATA 8

// KERNEL_BUS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of kernel_0
//        bit 7~0 - kernel_0[7:0] (Read/Write)
//        others  - reserved
// 0x14 : reserved
// 0x18 : Data signal of kernel_1
//        bit 7~0 - kernel_1[7:0] (Read/Write)
//        others  - reserved
// 0x1c : reserved
// 0x20 : Data signal of kernel_2
//        bit 7~0 - kernel_2[7:0] (Read/Write)
//        others  - reserved
// 0x24 : reserved
// 0x28 : Data signal of kernel_3
//        bit 7~0 - kernel_3[7:0] (Read/Write)
//        others  - reserved
// 0x2c : reserved
// 0x30 : Data signal of kernel_4
//        bit 7~0 - kernel_4[7:0] (Read/Write)
//        others  - reserved
// 0x34 : reserved
// 0x38 : Data signal of kernel_5
//        bit 7~0 - kernel_5[7:0] (Read/Write)
//        others  - reserved
// 0x3c : reserved
// 0x40 : Data signal of kernel_6
//        bit 7~0 - kernel_6[7:0] (Read/Write)
//        others  - reserved
// 0x44 : reserved
// 0x48 : Data signal of kernel_7
//        bit 7~0 - kernel_7[7:0] (Read/Write)
//        others  - reserved
// 0x4c : reserved
// 0x50 : Data signal of kernel_8
//        bit 7~0 - kernel_8[7:0] (Read/Write)
//        others  - reserved
// 0x54 : reserved
// 0x58 : Data signal of bias_0
//        bit 7~0 - bias_0[7:0] (Read/Write)
//        others  - reserved
// 0x5c : reserved
// 0x60 : Data signal of bias_1
//        bit 7~0 - bias_1[7:0] (Read/Write)
//        others  - reserved
// 0x64 : reserved
// 0x68 : Data signal of bias_2
//        bit 7~0 - bias_2[7:0] (Read/Write)
//        others  - reserved
// 0x6c : reserved
// 0x70 : Data signal of bias_3
//        bit 7~0 - bias_3[7:0] (Read/Write)
//        others  - reserved
// 0x74 : reserved
// 0x78 : Data signal of bias_4
//        bit 7~0 - bias_4[7:0] (Read/Write)
//        others  - reserved
// 0x7c : reserved
// 0x80 : Data signal of bias_5
//        bit 7~0 - bias_5[7:0] (Read/Write)
//        others  - reserved
// 0x84 : reserved
// 0x88 : Data signal of bias_6
//        bit 7~0 - bias_6[7:0] (Read/Write)
//        others  - reserved
// 0x8c : reserved
// 0x90 : Data signal of bias_7
//        bit 7~0 - bias_7[7:0] (Read/Write)
//        others  - reserved
// 0x94 : reserved
// 0x98 : Data signal of bias_8
//        bit 7~0 - bias_8[7:0] (Read/Write)
//        others  - reserved
// 0x9c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_0_DATA 0x10
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_0_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_1_DATA 0x18
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_1_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_2_DATA 0x20
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_2_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_3_DATA 0x28
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_3_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_4_DATA 0x30
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_4_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_5_DATA 0x38
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_5_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_6_DATA 0x40
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_6_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_7_DATA 0x48
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_7_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_8_DATA 0x50
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_KERNEL_8_DATA 8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_0_DATA   0x58
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_0_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_1_DATA   0x60
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_1_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_2_DATA   0x68
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_2_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_3_DATA   0x70
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_3_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_4_DATA   0x78
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_4_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_5_DATA   0x80
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_5_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_6_DATA   0x88
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_6_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_7_DATA   0x90
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_7_DATA   8
#define XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_BIAS_8_DATA   0x98
#define XMY_FILTER_BUFFER_KERNEL_BUS_BITS_BIAS_8_DATA   8

