Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopMod_behav xil_defaultlib.TopMod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'instruction' [C:/Users/mennatallahzaid/Downloads/SCCPU/SCCPU/SCCPU.srcs/sources_1/new/SCCPU.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.TheControlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.Immediategenerator
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.RCA_default
Compiling module xil_defaultlib.NbitALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SCCPU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.TopMod
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopMod_behav
