// Seed: 1389043861
module module_0;
  assign id_1 = 1;
  wire id_2;
  module_2(
      id_2
  ); id_3(
      1'b0, 1 + "" - id_3, 1
  );
  always_latch disable id_4;
  wire id_5;
endmodule
module module_1 (
    input logic   id_0,
    input supply1 id_1
);
  always id_3 <= id_0;
  module_0();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
endmodule
module module_3 (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    output tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    output wor id_9,
    input tri0 id_10
);
  assign id_4 = id_7;
  wire id_12;
  wire id_13;
endmodule
module module_4 (
    input logic id_0,
    input wire id_1,
    output wor id_2,
    output logic id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    output logic id_7,
    output tri id_8,
    output tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input logic id_13,
    input tri0 id_14,
    input wand id_15,
    input supply1 id_16
);
  assign id_3 = 1;
  module_3(
      id_6, id_11, id_4, id_2, id_9, id_5, id_8, id_12, id_16, id_9, id_16
  );
  if (1'h0) begin
    assign id_9 = 1;
  end else
    always begin
      id_3 <= 1 < id_15;
    end
  always begin
    assign id_3 = id_13;
    id_7 <= id_0;
    if (id_15) begin
      #1;
    end
    #1 id_8 = 1;
  end
  wire id_18;
endmodule
