

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sun Oct 27 20:26:04 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+------------+-----+------------+---------+
        |                                  |                       |      Latency     |     Interval     | Pipeline|
        |             Instance             |         Module        | min |     max    | min |     max    |   Type  |
        +----------------------------------+-----------------------+-----+------------+-----+------------+---------+
        |grp_padding2d_fix16_fu_486        |padding2d_fix16        |    ?|           ?|    ?|           ?|   none  |
        |grp_padding2d_fix16_3_fu_499      |padding2d_fix16_3      |    ?|           ?|    ?|           ?|   none  |
        |grp_padding2d_fix16_1_fu_512      |padding2d_fix16_1      |    ?|           ?|    ?|           ?|   none  |
        |grp_padding2d_fix16_2_fu_525      |padding2d_fix16_2      |    ?|           ?|    ?|           ?|   none  |
        |grp_conv2d_fix16_3_fu_538         |conv2d_fix16_3         |    ?|           ?|    ?|           ?|   none  |
        |grp_conv2d_fix16_1_fu_556         |conv2d_fix16_1         |    ?|           ?|    ?|           ?|   none  |
        |grp_conv2d_fix16_2_fu_574         |conv2d_fix16_2         |    ?|           ?|    ?|           ?|   none  |
        |grp_conv2d_fix16_228_fu_592       |conv2d_fix16_228       |    ?|           ?|    ?|           ?|   none  |
        |grp_conv2d_fix16_fu_610           |conv2d_fix16           |    ?|           ?|    ?|           ?|   none  |
        |grp_padding2d_fix16_4_fu_626      |padding2d_fix16_4      |   65|  4832657484|   65|  4832657484|   none  |
        |grp_up_sampling2d_fix16_fu_634    |up_sampling2d_fix16    |    ?|           ?|    ?|           ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_647  |up_sampling2d_fix16_1  |    ?|           ?|    ?|           ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_660  |max_pooling2d_fix16_1  |    ?|           ?|    ?|           ?|   none  |
        |grp_max_pooling2d_fix16_fu_673    |max_pooling2d_fix16    |    ?|           ?|    ?|           ?|   none  |
        +----------------------------------+-----------------------+-----+------------+-----+------------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    719|
|FIFO             |        -|      -|       -|      -|
|Instance         |       14|    156|   14317|  29171|
|Memory           |       74|      -|       4|     26|
|Multiplexer      |        -|      -|       -|   1219|
|Register         |        -|      -|     491|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       88|    156|   14812|  31135|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       31|     70|      13|     58|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+-------+------+------+
    |             Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+------------------------+---------+-------+------+------+
    |grp_conv2d_fix16_fu_610           |conv2d_fix16            |        2|     17|  1179|  1841|
    |grp_conv2d_fix16_1_fu_556         |conv2d_fix16_1          |        2|     17|  1270|  1871|
    |grp_conv2d_fix16_2_fu_574         |conv2d_fix16_2          |        4|     17|  1224|  1847|
    |grp_conv2d_fix16_228_fu_592       |conv2d_fix16_228        |        4|     17|  1225|  1848|
    |grp_conv2d_fix16_3_fu_538         |conv2d_fix16_3          |        2|     17|  1265|  1870|
    |grp_max_pooling2d_fix16_fu_673    |max_pooling2d_fix16     |        0|      6|   565|   740|
    |grp_max_pooling2d_fix16_1_fu_660  |max_pooling2d_fix16_1   |        0|      6|   568|   740|
    |network_AXILiteS_s_axi_U          |network_AXILiteS_s_axi  |        0|      0|    36|    40|
    |grp_padding2d_fix16_fu_486        |padding2d_fix16         |        0|     11|  1361|  3678|
    |grp_padding2d_fix16_1_fu_512      |padding2d_fix16_1       |        0|     11|  1361|  3678|
    |grp_padding2d_fix16_2_fu_525      |padding2d_fix16_2       |        0|     11|  1361|  3678|
    |grp_padding2d_fix16_3_fu_499      |padding2d_fix16_3       |        0|     11|  1361|  3678|
    |grp_padding2d_fix16_4_fu_626      |padding2d_fix16_4       |        0|      3|   361|  1894|
    |grp_up_sampling2d_fix16_fu_634    |up_sampling2d_fix16     |        0|      6|   590|   884|
    |grp_up_sampling2d_fix16_1_fu_647  |up_sampling2d_fix16_1   |        0|      6|   590|   884|
    +----------------------------------+------------------------+---------+-------+------+------+
    |Total                             |                        |       14|    156| 14317| 29171|
    +----------------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+------------------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory         |            Module            | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+------------------------------+---------+---+----+-------+-----+------+-------------+
    |Conv2D_0_array_U        |network_Conv2D_0_array        |       16|  0|   0|  12544|   16|     1|       200704|
    |Conv2D_1_array_U        |network_Conv2D_1_array        |        2|  0|   0|   1568|   16|     1|        25088|
    |Conv2D_4_array_U        |network_Conv2D_4_array        |        1|  0|   0|    784|   16|     1|        12544|
    |MaxPooling2D_0_array_U  |network_MaxPooling2D_0_array  |        4|  0|   0|   3136|   16|     1|        50176|
    |Conv2D_3_array_U        |network_MaxPooling2D_0_array  |        4|  0|   0|   3136|   16|     1|        50176|
    |MaxPooling2D_1_array_U  |network_MaxPooling2D_1_array  |        1|  0|   0|    392|   16|     1|         6272|
    |Conv2D_2_array_U        |network_MaxPooling2D_1_array  |        1|  0|   0|    392|   16|     1|         6272|
    |Padding2D_0_array_U     |network_Padding2D_0_array     |        1|  0|   0|    900|   16|     1|        14400|
    |Padding2D_1_array_U     |network_Padding2D_1_array     |        4|  0|   0|   4096|   16|     1|        65536|
    |Padding2D_2_array_U     |network_Padding2D_2_array     |        1|  0|   0|    648|   16|     1|        10368|
    |Padding2D_3_array_U     |network_Padding2D_3_array     |        2|  0|   0|   2048|   16|     1|        32768|
    |Padding2D_4_array_U     |network_Padding2D_4_array     |       16|  0|   0|  14400|   16|     1|       230400|
    |UpSampling2D_0_array_U  |network_UpSampling2D_0_array  |        2|  0|   0|   1568|   16|     1|        25088|
    |UpSampling2D_1_array_U  |network_UpSampling2D_1_array  |       16|  0|   0|  12544|   16|     1|       200704|
    |input_0_array_0_U       |network_input_0_array_0       |        1|  0|   0|    784|   16|     1|        12544|
    |out_0_id_V_U            |network_out_0_id_V            |        0|  2|  13|    784|    1|     1|          784|
    |out_0_dest_V_U          |network_out_0_id_V            |        0|  2|  13|    784|    1|     1|          784|
    |out_0_keep_V_U          |network_out_0_keep_V          |        1|  0|   0|    784|    2|     1|         1568|
    |out_0_strb_V_U          |network_out_0_keep_V          |        1|  0|   0|    784|    2|     1|         1568|
    +------------------------+------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                   |                              |       74|  4|  26|  62076|  246|    19|       947744|
    +------------------------+------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |depth_fu_1206_p2                       |     +    |      0|  0|  39|          32|           1|
    |height_1_fu_1252_p2                    |     +    |      0|  0|  39|          32|           1|
    |height_4_fu_1055_p2                    |     +    |      0|  0|  15|           5|           1|
    |tmp_28_fu_1132_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_29_fu_1262_p2                      |     +    |      0|  0|  45|          38|          38|
    |tmp_36_fu_1351_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_37_fu_1361_p2                      |     +    |      0|  0|  13|          11|          11|
    |tmp_67_fu_1388_p2                      |     +    |      0|  0|  10|           2|           1|
    |tmp_69_fu_1415_p2                      |     +    |      0|  0|  15|           5|           2|
    |tmp_71_fu_1431_p2                      |     +    |      0|  0|  15|           5|           2|
    |width_5_fu_1341_p2                     |     +    |      0|  0|  39|          32|           1|
    |width_6_fu_1097_p2                     |     +    |      0|  0|  15|           5|           1|
    |tmp_24_fu_1085_p2                      |     -    |      0|  0|  13|          11|          11|
    |tmp_27_fu_1236_p2                      |     -    |      0|  0|  45|          38|          38|
    |tmp_32_fu_1291_p2                      |     -    |      0|  0|  13|          11|          11|
    |tmp_35_fu_1321_p2                      |     -    |      0|  0|  13|          11|          11|
    |ap_block_state3                        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1756                      |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_1049_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_1091_p2                    |   icmp   |      0|  0|  11|           5|           4|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |input_data_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_54_fu_1200_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_57_fu_1246_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_60_fu_1335_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_68_fu_1398_p2                      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_70_fu_1425_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_72_fu_1440_p2                      |   icmp   |      0|  0|  18|          32|           5|
    |tmp_user_V_fu_1378_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state37                       |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1750                      |    or    |      0|  0|   2|           1|           1|
    |tmp_64_fu_1372_p2                      |    or    |      0|  0|  32|          32|          32|
    |tmp_fu_1366_p2                         |    or    |      0|  0|  32|          32|          32|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 719|         610|         287|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |Conv2D_0_array_address0          |   15|          3|   14|         42|
    |Conv2D_0_array_ce0               |   15|          3|    1|          3|
    |Conv2D_0_array_ce1               |    9|          2|    1|          2|
    |Conv2D_0_array_we0               |    9|          2|    1|          2|
    |Conv2D_1_array_address0          |   15|          3|   11|         33|
    |Conv2D_1_array_ce0               |   15|          3|    1|          3|
    |Conv2D_1_array_ce1               |    9|          2|    1|          2|
    |Conv2D_1_array_we0               |    9|          2|    1|          2|
    |Conv2D_2_array_address0          |   15|          3|    9|         27|
    |Conv2D_2_array_ce0               |   15|          3|    1|          3|
    |Conv2D_2_array_we0               |    9|          2|    1|          2|
    |Conv2D_3_array_address0          |   15|          3|   12|         36|
    |Conv2D_3_array_ce0               |   15|          3|    1|          3|
    |Conv2D_3_array_we0               |    9|          2|    1|          2|
    |Conv2D_4_array_address0          |   15|          3|   10|         30|
    |Conv2D_4_array_ce0               |   15|          3|    1|          3|
    |Conv2D_4_array_we0               |    9|          2|    1|          2|
    |MaxPooling2D_0_array_address0    |   15|          3|   12|         36|
    |MaxPooling2D_0_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_0_array_we0         |    9|          2|    1|          2|
    |MaxPooling2D_1_array_address0    |   15|          3|    9|         27|
    |MaxPooling2D_1_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_1_array_we0         |    9|          2|    1|          2|
    |Padding2D_0_array_address0       |   15|          3|   10|         30|
    |Padding2D_0_array_ce0            |   15|          3|    1|          3|
    |Padding2D_0_array_ce1            |    9|          2|    1|          2|
    |Padding2D_0_array_we0            |    9|          2|    1|          2|
    |Padding2D_1_array_address0       |   15|          3|   12|         36|
    |Padding2D_1_array_ce0            |   15|          3|    1|          3|
    |Padding2D_1_array_ce1            |    9|          2|    1|          2|
    |Padding2D_1_array_we0            |    9|          2|    1|          2|
    |Padding2D_2_array_address0       |   15|          3|   10|         30|
    |Padding2D_2_array_ce0            |   15|          3|    1|          3|
    |Padding2D_2_array_ce1            |    9|          2|    1|          2|
    |Padding2D_2_array_we0            |    9|          2|    1|          2|
    |Padding2D_3_array_address0       |   15|          3|   11|         33|
    |Padding2D_3_array_ce0            |   15|          3|    1|          3|
    |Padding2D_3_array_ce1            |    9|          2|    1|          2|
    |Padding2D_3_array_we0            |    9|          2|    1|          2|
    |Padding2D_4_array_address0       |   15|          3|   14|         42|
    |Padding2D_4_array_ce0            |   15|          3|    1|          3|
    |Padding2D_4_array_ce1            |    9|          2|    1|          2|
    |Padding2D_4_array_we0            |    9|          2|    1|          2|
    |UpSampling2D_0_array_address0    |   15|          3|   11|         33|
    |UpSampling2D_0_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_0_array_we0         |    9|          2|    1|          2|
    |UpSampling2D_1_array_address0    |   15|          3|   14|         42|
    |UpSampling2D_1_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_1_array_we0         |    9|          2|    1|          2|
    |ap_NS_fsm                        |  169|         38|    1|         38|
    |depth7_reg_434                   |    9|          2|   32|         64|
    |height8_reg_446                  |    9|          2|   32|         64|
    |height_reg_412                   |    9|          2|    5|         10|
    |input_0_array_0_address0         |   15|          3|   10|         30|
    |input_0_array_0_ce0              |   15|          3|    1|          3|
    |input_data_TDATA_blk_n           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_data_out   |    9|          2|    1|          2|
    |input_data_V_dest_V_0_state      |   15|          3|    2|          6|
    |input_data_V_id_V_0_data_out     |    9|          2|    1|          2|
    |input_data_V_id_V_0_state        |   15|          3|    2|          6|
    |input_data_V_keep_V_0_data_out   |    9|          2|    2|          4|
    |input_data_V_keep_V_0_state      |   15|          3|    2|          6|
    |input_data_V_strb_V_0_data_out   |    9|          2|    2|          4|
    |input_data_V_strb_V_0_state      |   15|          3|    2|          6|
    |out_0_dest_V_address0            |   15|          3|   10|         30|
    |out_0_id_V_address0              |   15|          3|   10|         30|
    |out_0_keep_V_address0            |   15|          3|   10|         30|
    |out_0_strb_V_address0            |   15|          3|   10|         30|
    |output_data_TDATA_blk_n          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_dest_V_1_state     |   15|          3|    2|          6|
    |output_data_V_id_V_1_data_out    |    9|          2|    1|          2|
    |output_data_V_id_V_1_state       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_data_out  |    9|          2|    2|          4|
    |output_data_V_keep_V_1_state     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_data_out  |    9|          2|    2|          4|
    |output_data_V_strb_V_1_state     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state     |   15|          3|    2|          6|
    |width9_reg_458                   |    9|          2|   32|         64|
    |width_reg_423                    |    9|          2|    5|         10|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1219|        256|  424|       1132|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Conv2D_0_depth                                 |   0|   0|   16|         16|
    |Conv2D_0_height                                |   0|   0|   16|         16|
    |Conv2D_0_width                                 |   0|   0|   16|         16|
    |Conv2D_1_depth                                 |   0|   0|   16|         16|
    |Conv2D_1_height                                |   0|   0|   16|         16|
    |Conv2D_1_width                                 |   0|   0|   16|         16|
    |Conv2D_2_depth                                 |   0|   0|   16|         16|
    |Conv2D_2_height                                |   0|   0|   16|         16|
    |Conv2D_2_width                                 |   0|   0|   16|         16|
    |Conv2D_3_depth                                 |   0|   0|   16|         16|
    |Conv2D_3_height                                |   0|   0|   16|         16|
    |Conv2D_3_width                                 |   0|   0|   16|         16|
    |Conv2D_4_depth                                 |   0|   0|   16|         16|
    |Conv2D_4_height                                |   0|   0|   16|         16|
    |Conv2D_4_width                                 |   0|   0|   16|         16|
    |MaxPooling2D_0_depth                           |   0|   0|   16|         16|
    |MaxPooling2D_0_heigh                           |   0|   0|   16|         16|
    |MaxPooling2D_0_width                           |   0|   0|   16|         16|
    |MaxPooling2D_1_depth                           |   0|   0|   16|         16|
    |MaxPooling2D_1_heigh                           |   0|   0|   16|         16|
    |MaxPooling2D_1_width                           |   0|   0|   16|         16|
    |Padding2D_0_depth                              |   0|   0|   16|         16|
    |Padding2D_0_height                             |   0|   0|   16|         16|
    |Padding2D_0_width                              |   0|   0|   16|         16|
    |Padding2D_1_depth                              |   0|   0|   16|         16|
    |Padding2D_1_height                             |   0|   0|   16|         16|
    |Padding2D_1_width                              |   0|   0|   16|         16|
    |Padding2D_2_depth                              |   0|   0|   16|         16|
    |Padding2D_2_height                             |   0|   0|   16|         16|
    |Padding2D_2_width                              |   0|   0|   16|         16|
    |Padding2D_3_depth                              |   0|   0|   16|         16|
    |Padding2D_3_height                             |   0|   0|   16|         16|
    |Padding2D_3_width                              |   0|   0|   16|         16|
    |Padding2D_4_depth                              |   0|   0|   16|         16|
    |Padding2D_4_height                             |   0|   0|   16|         16|
    |Padding2D_4_width                              |   0|   0|   16|         16|
    |UpSampling2D_0_depth                           |   0|   0|   16|         16|
    |UpSampling2D_0_heigh                           |   0|   0|   16|         16|
    |UpSampling2D_0_width                           |   0|   0|   16|         16|
    |UpSampling2D_1_depth                           |   0|   0|   16|         16|
    |UpSampling2D_1_heigh                           |   0|   0|   16|         16|
    |UpSampling2D_1_width                           |   0|   0|   16|         16|
    |ap_CS_fsm                                      |  37|   0|   37|          0|
    |depth7_reg_434                                 |  32|   0|   32|          0|
    |depth_reg_1535                                 |  32|   0|   32|          0|
    |grp_conv2d_fix16_1_fu_556_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv2d_fix16_228_fu_592_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv2d_fix16_2_fu_574_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv2d_fix16_3_fu_538_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv2d_fix16_fu_610_ap_start_reg           |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_1_fu_660_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_673_ap_start_reg    |   1|   0|    1|          0|
    |grp_padding2d_fix16_1_fu_512_ap_start_reg      |   1|   0|    1|          0|
    |grp_padding2d_fix16_2_fu_525_ap_start_reg      |   1|   0|    1|          0|
    |grp_padding2d_fix16_3_fu_499_ap_start_reg      |   1|   0|    1|          0|
    |grp_padding2d_fix16_4_fu_626_ap_start_reg      |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_486_ap_start_reg        |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_1_fu_647_ap_start_reg  |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_634_ap_start_reg    |   1|   0|    1|          0|
    |height8_reg_446                                |  32|   0|   32|          0|
    |height_1_reg_1548                              |  32|   0|   32|          0|
    |height_4_reg_1449                              |   5|   0|    5|          0|
    |height_reg_412                                 |   5|   0|    5|          0|
    |input_data_V_data_V_0_payload_A                |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                   |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                   |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                    |   2|   0|    2|          0|
    |input_data_V_dest_V_0_payload_A                |   1|   0|    1|          0|
    |input_data_V_dest_V_0_payload_B                |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_rd                   |   1|   0|    1|          0|
    |input_data_V_dest_V_0_sel_wr                   |   1|   0|    1|          0|
    |input_data_V_dest_V_0_state                    |   2|   0|    2|          0|
    |input_data_V_id_V_0_payload_A                  |   1|   0|    1|          0|
    |input_data_V_id_V_0_payload_B                  |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_rd                     |   1|   0|    1|          0|
    |input_data_V_id_V_0_sel_wr                     |   1|   0|    1|          0|
    |input_data_V_id_V_0_state                      |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_A                |   2|   0|    2|          0|
    |input_data_V_keep_V_0_payload_B                |   2|   0|    2|          0|
    |input_data_V_keep_V_0_sel_rd                   |   1|   0|    1|          0|
    |input_data_V_keep_V_0_sel_wr                   |   1|   0|    1|          0|
    |input_data_V_keep_V_0_state                    |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_A                |   2|   0|    2|          0|
    |input_data_V_strb_V_0_payload_B                |   2|   0|    2|          0|
    |input_data_V_strb_V_0_sel_rd                   |   1|   0|    1|          0|
    |input_data_V_strb_V_0_sel_wr                   |   1|   0|    1|          0|
    |input_data_V_strb_V_0_state                    |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A               |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B               |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                  |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                  |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                   |   2|   0|    2|          0|
    |output_data_V_dest_V_1_payload_A               |   1|   0|    1|          0|
    |output_data_V_dest_V_1_payload_B               |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_rd                  |   1|   0|    1|          0|
    |output_data_V_dest_V_1_sel_wr                  |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                   |   2|   0|    2|          0|
    |output_data_V_id_V_1_payload_A                 |   1|   0|    1|          0|
    |output_data_V_id_V_1_payload_B                 |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_rd                    |   1|   0|    1|          0|
    |output_data_V_id_V_1_sel_wr                    |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                     |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_A               |   2|   0|    2|          0|
    |output_data_V_keep_V_1_payload_B               |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                  |   1|   0|    1|          0|
    |output_data_V_keep_V_1_sel_wr                  |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                   |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A               |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B               |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                  |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                  |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                   |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_A               |   2|   0|    2|          0|
    |output_data_V_strb_V_1_payload_B               |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                  |   1|   0|    1|          0|
    |output_data_V_strb_V_1_sel_wr                  |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                   |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A               |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B               |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                  |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                  |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                   |   2|   0|    2|          0|
    |reg_1001                                       |   0|   0|   16|         16|
    |reg_1007                                       |   0|   0|   16|         16|
    |reg_1013                                       |   0|   0|   16|         16|
    |reg_1019                                       |   0|   0|   16|         16|
    |reg_1025                                       |   0|   0|   16|         16|
    |reg_1031                                       |   0|   0|   16|         16|
    |reg_1037                                       |   0|   0|   16|         16|
    |reg_1043                                       |   0|   0|   16|         16|
    |reg_875                                        |   0|   0|   16|         16|
    |reg_881                                        |   0|   0|   16|         16|
    |reg_887                                        |   0|   0|   16|         16|
    |reg_893                                        |   0|   0|   16|         16|
    |reg_899                                        |   0|   0|   16|         16|
    |reg_905                                        |   0|   0|   16|         16|
    |reg_911                                        |   0|   0|   16|         16|
    |reg_917                                        |   0|   0|   16|         16|
    |reg_923                                        |   0|   0|   16|         16|
    |reg_929                                        |   0|   0|   16|         16|
    |reg_935                                        |   0|   0|   16|         16|
    |reg_941                                        |   0|   0|   16|         16|
    |reg_947                                        |   0|   0|   16|         16|
    |reg_953                                        |   0|   0|   16|         16|
    |reg_959                                        |   0|   0|   16|         16|
    |reg_965                                        |   0|   0|   16|         16|
    |reg_971                                        |   0|   0|   16|         16|
    |reg_977                                        |   0|   0|   16|         16|
    |reg_983                                        |   0|   0|   16|         16|
    |reg_989                                        |   0|   0|   16|         16|
    |reg_995                                        |   0|   0|   16|         16|
    |tmp_24_reg_1454                                |   9|   0|   11|          2|
    |tmp_27_reg_1540                                |  36|   0|   38|          2|
    |tmp_32_reg_1553                                |   9|   0|   11|          2|
    |tmp_35_reg_1558                                |   9|   0|   11|          2|
    |tmp_37_reg_1581                                |  11|   0|   11|          0|
    |tmp_59_cast_reg_1563                           |   0|   0|   17|         17|
    |tmp_68_reg_1591                                |   1|   0|    1|          0|
    |tmp_data_V_1_reg_1615                          |  16|   0|   16|          0|
    |tmp_last_V_reg_470                             |   1|   0|    1|          0|
    |tmp_user_V_reg_1586                            |   1|   0|    1|          0|
    |width9_reg_458                                 |  32|   0|   32|          0|
    |width_5_reg_1571                               |  32|   0|   32|          0|
    |width_reg_423                                  |   5|   0|    5|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 491|   0| 1652|       1161|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

