#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 25 17:30:27 2020
# Process ID: 21944
# Current directory: C:/Users/admin/Desktop/FPGA_PUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20492 C:\Users\admin\Desktop\FPGA_PUF\Glitch_PUF.xpr
# Log file: C:/Users/admin/Desktop/FPGA_PUF/vivado.log
# Journal file: C:/Users/admin/Desktop/FPGA_PUF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
startgroup
create_pblock pblock_m_PUF
resize_pblock pblock_m_PUF -add CLOCKREGION_X0Y2:CLOCKREGION_X0Y2
add_cells_to_pblock pblock_m_PUF [get_cells [list m_PUF]] -clear_locs
endgroup
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
show_objects -name u_ila [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/admin/Desktop/FPGA_PUF/Glitch_PUF.runs/impl_1/cmd_handler.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7s50_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7s50_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7s50_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7s50_0] 0]]
endgroup
