example of a high level vhdl use
================================

This is an example of a lookup table function that is mapped into an internal bus in the FPGA, which is then transmitted out with uart


get example here 
https://github.com/johonkanen/ac_in_ac_out_lab_power_supply/blob/main/source/system_control/component_interconnect/test_module/test_module.vhd
