-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Tue Apr  1 14:48:41 2025
-- Host        : AbdelazizPC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/GitHub/viVado_Projects/Bike/Bike.gen/sources_1/bd/design_1/ip/design_1_BIKE_0_0/design_1_BIKE_0_0_sim_netlist.vhdl
-- Design      : design_1_BIKE_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT is
  port (
    DOUT_SAMP : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT : entity is "BIKE_BRAM_DUAL_PORT";
end design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT is
  signal RAMB36E1_inst_n_36 : STD_LOGIC;
  signal RAMB36E1_inst_n_37 : STD_LOGIC;
  signal RAMB36E1_inst_n_38 : STD_LOGIC;
  signal RAMB36E1_inst_n_39 : STD_LOGIC;
  signal RAMB36E1_inst_n_40 : STD_LOGIC;
  signal RAMB36E1_inst_n_41 : STD_LOGIC;
  signal RAMB36E1_inst_n_42 : STD_LOGIC;
  signal RAMB36E1_inst_n_43 : STD_LOGIC;
  signal RAMB36E1_inst_n_44 : STD_LOGIC;
  signal RAMB36E1_inst_n_45 : STD_LOGIC;
  signal RAMB36E1_inst_n_46 : STD_LOGIC;
  signal RAMB36E1_inst_n_47 : STD_LOGIC;
  signal RAMB36E1_inst_n_48 : STD_LOGIC;
  signal RAMB36E1_inst_n_49 : STD_LOGIC;
  signal RAMB36E1_inst_n_50 : STD_LOGIC;
  signal RAMB36E1_inst_n_51 : STD_LOGIC;
  signal RAMB36E1_inst_n_52 : STD_LOGIC;
  signal RAMB36E1_inst_n_53 : STD_LOGIC;
  signal RAMB36E1_inst_n_54 : STD_LOGIC;
  signal RAMB36E1_inst_n_55 : STD_LOGIC;
  signal RAMB36E1_inst_n_56 : STD_LOGIC;
  signal RAMB36E1_inst_n_57 : STD_LOGIC;
  signal RAMB36E1_inst_n_58 : STD_LOGIC;
  signal RAMB36E1_inst_n_59 : STD_LOGIC;
  signal RAMB36E1_inst_n_60 : STD_LOGIC;
  signal RAMB36E1_inst_n_61 : STD_LOGIC;
  signal RAMB36E1_inst_n_62 : STD_LOGIC;
  signal RAMB36E1_inst_n_63 : STD_LOGIC;
  signal RAMB36E1_inst_n_64 : STD_LOGIC;
  signal RAMB36E1_inst_n_65 : STD_LOGIC;
  signal RAMB36E1_inst_n_66 : STD_LOGIC;
  signal RAMB36E1_inst_n_67 : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of RAMB36E1_inst : label is "PRIMITIVE";
begin
RAMB36E1_inst: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"00",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_RAMB36E1_inst_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOUT_SAMP(31 downto 0),
      DOBDO(31) => RAMB36E1_inst_n_36,
      DOBDO(30) => RAMB36E1_inst_n_37,
      DOBDO(29) => RAMB36E1_inst_n_38,
      DOBDO(28) => RAMB36E1_inst_n_39,
      DOBDO(27) => RAMB36E1_inst_n_40,
      DOBDO(26) => RAMB36E1_inst_n_41,
      DOBDO(25) => RAMB36E1_inst_n_42,
      DOBDO(24) => RAMB36E1_inst_n_43,
      DOBDO(23) => RAMB36E1_inst_n_44,
      DOBDO(22) => RAMB36E1_inst_n_45,
      DOBDO(21) => RAMB36E1_inst_n_46,
      DOBDO(20) => RAMB36E1_inst_n_47,
      DOBDO(19) => RAMB36E1_inst_n_48,
      DOBDO(18) => RAMB36E1_inst_n_49,
      DOBDO(17) => RAMB36E1_inst_n_50,
      DOBDO(16) => RAMB36E1_inst_n_51,
      DOBDO(15) => RAMB36E1_inst_n_52,
      DOBDO(14) => RAMB36E1_inst_n_53,
      DOBDO(13) => RAMB36E1_inst_n_54,
      DOBDO(12) => RAMB36E1_inst_n_55,
      DOBDO(11) => RAMB36E1_inst_n_56,
      DOBDO(10) => RAMB36E1_inst_n_57,
      DOBDO(9) => RAMB36E1_inst_n_58,
      DOBDO(8) => RAMB36E1_inst_n_59,
      DOBDO(7) => RAMB36E1_inst_n_60,
      DOBDO(6) => RAMB36E1_inst_n_61,
      DOBDO(5) => RAMB36E1_inst_n_62,
      DOBDO(4) => RAMB36E1_inst_n_63,
      DOBDO(3) => RAMB36E1_inst_n_64,
      DOBDO(2) => RAMB36E1_inst_n_65,
      DOBDO(1) => RAMB36E1_inst_n_66,
      DOBDO(0) => RAMB36E1_inst_n_67,
      DOPADOP(3 downto 0) => NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RDEN_BRAM,
      ENBWREN => RDEN_BRAM,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => RDEN_BRAM,
      REGCEB => RDEN_BRAM,
      RSTRAMARSTRAM => RAMB36E1_inst_0,
      RSTRAMB => RAMB36E1_inst_0,
      RSTREGARSTREG => RAMB36E1_inst_0,
      RSTREGB => RAMB36E1_inst_0,
      SBITERR => NLW_RAMB36E1_inst_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11 is
  port (
    DOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11 : entity is "BIKE_BRAM_DUAL_PORT";
end design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11 is
  signal RAMB36E1_inst_n_36 : STD_LOGIC;
  signal RAMB36E1_inst_n_37 : STD_LOGIC;
  signal RAMB36E1_inst_n_38 : STD_LOGIC;
  signal RAMB36E1_inst_n_39 : STD_LOGIC;
  signal RAMB36E1_inst_n_40 : STD_LOGIC;
  signal RAMB36E1_inst_n_41 : STD_LOGIC;
  signal RAMB36E1_inst_n_42 : STD_LOGIC;
  signal RAMB36E1_inst_n_43 : STD_LOGIC;
  signal RAMB36E1_inst_n_44 : STD_LOGIC;
  signal RAMB36E1_inst_n_45 : STD_LOGIC;
  signal RAMB36E1_inst_n_46 : STD_LOGIC;
  signal RAMB36E1_inst_n_47 : STD_LOGIC;
  signal RAMB36E1_inst_n_48 : STD_LOGIC;
  signal RAMB36E1_inst_n_49 : STD_LOGIC;
  signal RAMB36E1_inst_n_50 : STD_LOGIC;
  signal RAMB36E1_inst_n_51 : STD_LOGIC;
  signal RAMB36E1_inst_n_52 : STD_LOGIC;
  signal RAMB36E1_inst_n_53 : STD_LOGIC;
  signal RAMB36E1_inst_n_54 : STD_LOGIC;
  signal RAMB36E1_inst_n_55 : STD_LOGIC;
  signal RAMB36E1_inst_n_56 : STD_LOGIC;
  signal RAMB36E1_inst_n_57 : STD_LOGIC;
  signal RAMB36E1_inst_n_58 : STD_LOGIC;
  signal RAMB36E1_inst_n_59 : STD_LOGIC;
  signal RAMB36E1_inst_n_60 : STD_LOGIC;
  signal RAMB36E1_inst_n_61 : STD_LOGIC;
  signal RAMB36E1_inst_n_62 : STD_LOGIC;
  signal RAMB36E1_inst_n_63 : STD_LOGIC;
  signal RAMB36E1_inst_n_64 : STD_LOGIC;
  signal RAMB36E1_inst_n_65 : STD_LOGIC;
  signal RAMB36E1_inst_n_66 : STD_LOGIC;
  signal RAMB36E1_inst_n_67 : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of RAMB36E1_inst : label is "PRIMITIVE";
begin
RAMB36E1_inst: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"00",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_RAMB36E1_inst_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOUT(31 downto 0),
      DOBDO(31) => RAMB36E1_inst_n_36,
      DOBDO(30) => RAMB36E1_inst_n_37,
      DOBDO(29) => RAMB36E1_inst_n_38,
      DOBDO(28) => RAMB36E1_inst_n_39,
      DOBDO(27) => RAMB36E1_inst_n_40,
      DOBDO(26) => RAMB36E1_inst_n_41,
      DOBDO(25) => RAMB36E1_inst_n_42,
      DOBDO(24) => RAMB36E1_inst_n_43,
      DOBDO(23) => RAMB36E1_inst_n_44,
      DOBDO(22) => RAMB36E1_inst_n_45,
      DOBDO(21) => RAMB36E1_inst_n_46,
      DOBDO(20) => RAMB36E1_inst_n_47,
      DOBDO(19) => RAMB36E1_inst_n_48,
      DOBDO(18) => RAMB36E1_inst_n_49,
      DOBDO(17) => RAMB36E1_inst_n_50,
      DOBDO(16) => RAMB36E1_inst_n_51,
      DOBDO(15) => RAMB36E1_inst_n_52,
      DOBDO(14) => RAMB36E1_inst_n_53,
      DOBDO(13) => RAMB36E1_inst_n_54,
      DOBDO(12) => RAMB36E1_inst_n_55,
      DOBDO(11) => RAMB36E1_inst_n_56,
      DOBDO(10) => RAMB36E1_inst_n_57,
      DOBDO(9) => RAMB36E1_inst_n_58,
      DOBDO(8) => RAMB36E1_inst_n_59,
      DOBDO(7) => RAMB36E1_inst_n_60,
      DOBDO(6) => RAMB36E1_inst_n_61,
      DOBDO(5) => RAMB36E1_inst_n_62,
      DOBDO(4) => RAMB36E1_inst_n_63,
      DOBDO(3) => RAMB36E1_inst_n_64,
      DOBDO(2) => RAMB36E1_inst_n_65,
      DOBDO(1) => RAMB36E1_inst_n_66,
      DOBDO(0) => RAMB36E1_inst_n_67,
      DOPADOP(3 downto 0) => NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RDEN_BRAM,
      ENBWREN => RDEN_BRAM,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => RDEN_BRAM,
      REGCEB => RDEN_BRAM,
      RSTRAMARSTRAM => RAMB36E1_inst_0,
      RSTRAMB => RAMB36E1_inst_0,
      RSTREGARSTREG => RAMB36E1_inst_0,
      RSTREGB => RAMB36E1_inst_0,
      SBITERR => NLW_RAMB36E1_inst_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[3].FF\ : out STD_LOGIC;
    \REG[3].FF_0\ : out STD_LOGIC;
    \REG[3].FF_1\ : out STD_LOGIC;
    \REG[3].FF_2\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    REN_BRAM0 : in STD_LOGIC;
    REN_BRAM1 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \COUNT_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12 : entity is "BIKE_BRAM_DUAL_PORT";
end design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12 is
  signal \COUNT[6]_i_14__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_14_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_15__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_15_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_16__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_16_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_17__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_17_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_18__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_18_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_19__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_19_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_20__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_20_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_21__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_21_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \COUNT_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of RAMB36E1_inst : label is "PRIMITIVE";
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\COUNT[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^doado\(2),
      I2 => Q(1),
      I3 => \^doado\(1),
      I4 => Q(0),
      I5 => \^doado\(0),
      O => \COUNT[6]_i_14_n_0\
    );
\COUNT[6]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \^dobdo\(2),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(1),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(0),
      O => \COUNT[6]_i_14__0_n_0\
    );
\COUNT[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^doado\(6),
      I2 => Q(1),
      I3 => \^doado\(5),
      I4 => Q(0),
      I5 => \^doado\(4),
      O => \COUNT[6]_i_15_n_0\
    );
\COUNT[6]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(6),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(5),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(4),
      O => \COUNT[6]_i_15__0_n_0\
    );
\COUNT[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(11),
      I1 => \^doado\(10),
      I2 => Q(1),
      I3 => \^doado\(9),
      I4 => Q(0),
      I5 => \^doado\(8),
      O => \COUNT[6]_i_16_n_0\
    );
\COUNT[6]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \^dobdo\(10),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(9),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(8),
      O => \COUNT[6]_i_16__0_n_0\
    );
\COUNT[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \^doado\(14),
      I2 => Q(1),
      I3 => \^doado\(13),
      I4 => Q(0),
      I5 => \^doado\(12),
      O => \COUNT[6]_i_17_n_0\
    );
\COUNT[6]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \^dobdo\(14),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(13),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(12),
      O => \COUNT[6]_i_17__0_n_0\
    );
\COUNT[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(19),
      I1 => \^doado\(18),
      I2 => Q(1),
      I3 => \^doado\(17),
      I4 => Q(0),
      I5 => \^doado\(16),
      O => \COUNT[6]_i_18_n_0\
    );
\COUNT[6]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => \^dobdo\(18),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(17),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(16),
      O => \COUNT[6]_i_18__0_n_0\
    );
\COUNT[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(23),
      I1 => \^doado\(22),
      I2 => Q(1),
      I3 => \^doado\(21),
      I4 => Q(0),
      I5 => \^doado\(20),
      O => \COUNT[6]_i_19_n_0\
    );
\COUNT[6]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => \^dobdo\(22),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(21),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(20),
      O => \COUNT[6]_i_19__0_n_0\
    );
\COUNT[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \^doado\(26),
      I2 => Q(1),
      I3 => \^doado\(25),
      I4 => Q(0),
      I5 => \^doado\(24),
      O => \COUNT[6]_i_20_n_0\
    );
\COUNT[6]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => \^dobdo\(26),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(25),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(24),
      O => \COUNT[6]_i_20__0_n_0\
    );
\COUNT[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \^doado\(30),
      I2 => Q(1),
      I3 => \^doado\(29),
      I4 => Q(0),
      I5 => \^doado\(28),
      O => \COUNT[6]_i_21_n_0\
    );
\COUNT[6]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \^dobdo\(30),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^dobdo\(29),
      I4 => \COUNT_reg[0]\(0),
      I5 => \^dobdo\(28),
      O => \COUNT[6]_i_21__0_n_0\
    );
\COUNT_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_14_n_0\,
      I1 => \COUNT[6]_i_15_n_0\,
      O => \COUNT_reg[6]_i_10_n_0\,
      S => Q(2)
    );
\COUNT_reg[6]_i_10__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_14__0_n_0\,
      I1 => \COUNT[6]_i_15__0_n_0\,
      O => \COUNT_reg[6]_i_10__0_n_0\,
      S => \COUNT_reg[0]\(2)
    );
\COUNT_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_16_n_0\,
      I1 => \COUNT[6]_i_17_n_0\,
      O => \COUNT_reg[6]_i_11_n_0\,
      S => Q(2)
    );
\COUNT_reg[6]_i_11__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_16__0_n_0\,
      I1 => \COUNT[6]_i_17__0_n_0\,
      O => \COUNT_reg[6]_i_11__0_n_0\,
      S => \COUNT_reg[0]\(2)
    );
\COUNT_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_18_n_0\,
      I1 => \COUNT[6]_i_19_n_0\,
      O => \COUNT_reg[6]_i_12_n_0\,
      S => Q(2)
    );
\COUNT_reg[6]_i_12__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_18__0_n_0\,
      I1 => \COUNT[6]_i_19__0_n_0\,
      O => \COUNT_reg[6]_i_12__0_n_0\,
      S => \COUNT_reg[0]\(2)
    );
\COUNT_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_20_n_0\,
      I1 => \COUNT[6]_i_21_n_0\,
      O => \COUNT_reg[6]_i_13_n_0\,
      S => Q(2)
    );
\COUNT_reg[6]_i_13__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \COUNT[6]_i_20__0_n_0\,
      I1 => \COUNT[6]_i_21__0_n_0\,
      O => \COUNT_reg[6]_i_13__0_n_0\,
      S => \COUNT_reg[0]\(2)
    );
\COUNT_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \COUNT_reg[6]_i_10_n_0\,
      I1 => \COUNT_reg[6]_i_11_n_0\,
      O => \REG[3].FF\,
      S => Q(3)
    );
\COUNT_reg[6]_i_5__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \COUNT_reg[6]_i_10__0_n_0\,
      I1 => \COUNT_reg[6]_i_11__0_n_0\,
      O => \REG[3].FF_1\,
      S => \COUNT_reg[0]\(3)
    );
\COUNT_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \COUNT_reg[6]_i_12_n_0\,
      I1 => \COUNT_reg[6]_i_13_n_0\,
      O => \REG[3].FF_0\,
      S => Q(3)
    );
\COUNT_reg[6]_i_6__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \COUNT_reg[6]_i_12__0_n_0\,
      I1 => \COUNT_reg[6]_i_13__0_n_0\,
      O => \REG[3].FF_2\,
      S => \COUNT_reg[0]\(3)
    );
RAMB36E1_inst: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"00",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 14) => B"01",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_RAMB36E1_inst_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => REN_BRAM0,
      ENBWREN => REN_BRAM1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => REN_BRAM0,
      REGCEB => REN_BRAM1,
      RSTRAMARSTRAM => RESET,
      RSTRAMB => RESET,
      RSTREGARSTREG => RESET,
      RSTREGB => RESET,
      SBITERR => NLW_RAMB36E1_inst_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PK_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    PK_OUT_0_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUT_SAMP : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[31].FF\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[0].FF\ : in STD_LOGIC;
    FIRST_SQUARING_IN_CHAIN : in STD_LOGIC;
    \REG[0].FF_0\ : in STD_LOGIC;
    \REG[1].FF\ : in STD_LOGIC;
    \REG[2].FF\ : in STD_LOGIC;
    \REG[3].FF\ : in STD_LOGIC;
    \REG[4].FF\ : in STD_LOGIC;
    \REG[5].FF\ : in STD_LOGIC;
    \REG[6].FF\ : in STD_LOGIC;
    \REG[7].FF\ : in STD_LOGIC;
    \REG[8].FF\ : in STD_LOGIC;
    \REG[9].FF\ : in STD_LOGIC;
    \REG[10].FF\ : in STD_LOGIC;
    \REG[11].FF\ : in STD_LOGIC;
    \REG[12].FF\ : in STD_LOGIC;
    \REG[13].FF\ : in STD_LOGIC;
    \REG[14].FF\ : in STD_LOGIC;
    \REG[15].FF\ : in STD_LOGIC;
    \REG[16].FF\ : in STD_LOGIC;
    \REG[17].FF\ : in STD_LOGIC;
    \REG[18].FF\ : in STD_LOGIC;
    \REG[19].FF\ : in STD_LOGIC;
    \REG[20].FF\ : in STD_LOGIC;
    \REG[21].FF\ : in STD_LOGIC;
    \REG[22].FF\ : in STD_LOGIC;
    \REG[23].FF\ : in STD_LOGIC;
    \REG[24].FF\ : in STD_LOGIC;
    \REG[25].FF\ : in STD_LOGIC;
    \REG[26].FF\ : in STD_LOGIC;
    \REG[27].FF\ : in STD_LOGIC;
    \REG[28].FF\ : in STD_LOGIC;
    \REG[29].FF\ : in STD_LOGIC;
    \REG[30].FF\ : in STD_LOGIC;
    \REG[31].FF_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9 : entity is "BIKE_BRAM_DUAL_PORT";
end design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INV_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PK_OUT[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[25]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[26]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[27]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[29]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[30]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \PK_OUT[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \PK_OUT[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal PK_OUT_0_sn_1 : STD_LOGIC;
  signal RAMB36E1_inst_n_36 : STD_LOGIC;
  signal RAMB36E1_inst_n_37 : STD_LOGIC;
  signal RAMB36E1_inst_n_38 : STD_LOGIC;
  signal RAMB36E1_inst_n_39 : STD_LOGIC;
  signal RAMB36E1_inst_n_40 : STD_LOGIC;
  signal RAMB36E1_inst_n_41 : STD_LOGIC;
  signal RAMB36E1_inst_n_42 : STD_LOGIC;
  signal RAMB36E1_inst_n_43 : STD_LOGIC;
  signal RAMB36E1_inst_n_44 : STD_LOGIC;
  signal RAMB36E1_inst_n_45 : STD_LOGIC;
  signal RAMB36E1_inst_n_46 : STD_LOGIC;
  signal RAMB36E1_inst_n_47 : STD_LOGIC;
  signal RAMB36E1_inst_n_48 : STD_LOGIC;
  signal RAMB36E1_inst_n_49 : STD_LOGIC;
  signal RAMB36E1_inst_n_50 : STD_LOGIC;
  signal RAMB36E1_inst_n_51 : STD_LOGIC;
  signal RAMB36E1_inst_n_52 : STD_LOGIC;
  signal RAMB36E1_inst_n_53 : STD_LOGIC;
  signal RAMB36E1_inst_n_54 : STD_LOGIC;
  signal RAMB36E1_inst_n_55 : STD_LOGIC;
  signal RAMB36E1_inst_n_56 : STD_LOGIC;
  signal RAMB36E1_inst_n_57 : STD_LOGIC;
  signal RAMB36E1_inst_n_58 : STD_LOGIC;
  signal RAMB36E1_inst_n_59 : STD_LOGIC;
  signal RAMB36E1_inst_n_60 : STD_LOGIC;
  signal RAMB36E1_inst_n_61 : STD_LOGIC;
  signal RAMB36E1_inst_n_62 : STD_LOGIC;
  signal RAMB36E1_inst_n_63 : STD_LOGIC;
  signal RAMB36E1_inst_n_64 : STD_LOGIC;
  signal RAMB36E1_inst_n_65 : STD_LOGIC;
  signal RAMB36E1_inst_n_66 : STD_LOGIC;
  signal RAMB36E1_inst_n_67 : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PK_OUT[0]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \PK_OUT[10]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PK_OUT[11]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PK_OUT[12]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \PK_OUT[13]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \PK_OUT[14]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \PK_OUT[15]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \PK_OUT[16]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \PK_OUT[17]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \PK_OUT[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \PK_OUT[19]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \PK_OUT[1]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \PK_OUT[20]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \PK_OUT[21]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \PK_OUT[22]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \PK_OUT[23]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \PK_OUT[24]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \PK_OUT[25]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \PK_OUT[26]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \PK_OUT[27]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \PK_OUT[28]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \PK_OUT[29]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \PK_OUT[2]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \PK_OUT[30]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \PK_OUT[31]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \PK_OUT[3]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \PK_OUT[4]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \PK_OUT[5]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \PK_OUT[6]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \PK_OUT[7]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \PK_OUT[8]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \PK_OUT[9]_INST_0\ : label is "soft_lutpair14";
  attribute box_type : string;
  attribute box_type of RAMB36E1_inst : label is "PRIMITIVE";
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  PK_OUT_0_sn_1 <= PK_OUT_0_sp_1;
\PK_OUT[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(0),
      O => PK_OUT(0)
    );
\PK_OUT[0]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[0]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[0]_INST_0_i_3_n_0\,
      O => INV_DOUT(0),
      S => Q(0)
    );
\PK_OUT[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(1),
      I2 => DOUT(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(0),
      O => \PK_OUT[0]_INST_0_i_2_n_0\
    );
\PK_OUT[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(0),
      I4 => DOUT_SAMP(0),
      I5 => Q(3),
      O => \PK_OUT[0]_INST_0_i_3_n_0\
    );
\PK_OUT[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(10),
      O => PK_OUT(10)
    );
\PK_OUT[10]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[10]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[10]_INST_0_i_3_n_0\,
      O => INV_DOUT(10),
      S => Q(0)
    );
\PK_OUT[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(10),
      I1 => Q(1),
      I2 => DOUT(10),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(10),
      O => \PK_OUT[10]_INST_0_i_2_n_0\
    );
\PK_OUT[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(10),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(10),
      I4 => DOUT_SAMP(10),
      I5 => Q(3),
      O => \PK_OUT[10]_INST_0_i_3_n_0\
    );
\PK_OUT[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(11),
      O => PK_OUT(11)
    );
\PK_OUT[11]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[11]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[11]_INST_0_i_3_n_0\,
      O => INV_DOUT(11),
      S => Q(0)
    );
\PK_OUT[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(11),
      I1 => Q(1),
      I2 => DOUT(11),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(11),
      O => \PK_OUT[11]_INST_0_i_2_n_0\
    );
\PK_OUT[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(11),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(11),
      I4 => DOUT_SAMP(11),
      I5 => Q(3),
      O => \PK_OUT[11]_INST_0_i_3_n_0\
    );
\PK_OUT[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(12),
      O => PK_OUT(12)
    );
\PK_OUT[12]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[12]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[12]_INST_0_i_3_n_0\,
      O => INV_DOUT(12),
      S => Q(0)
    );
\PK_OUT[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(12),
      I1 => Q(1),
      I2 => DOUT(12),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(12),
      O => \PK_OUT[12]_INST_0_i_2_n_0\
    );
\PK_OUT[12]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(12),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(12),
      I4 => DOUT_SAMP(12),
      I5 => Q(3),
      O => \PK_OUT[12]_INST_0_i_3_n_0\
    );
\PK_OUT[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(13),
      O => PK_OUT(13)
    );
\PK_OUT[13]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[13]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[13]_INST_0_i_3_n_0\,
      O => INV_DOUT(13),
      S => Q(0)
    );
\PK_OUT[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(13),
      I1 => Q(1),
      I2 => DOUT(13),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(13),
      O => \PK_OUT[13]_INST_0_i_2_n_0\
    );
\PK_OUT[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(13),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(13),
      I4 => DOUT_SAMP(13),
      I5 => Q(3),
      O => \PK_OUT[13]_INST_0_i_3_n_0\
    );
\PK_OUT[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(14),
      O => PK_OUT(14)
    );
\PK_OUT[14]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[14]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[14]_INST_0_i_3_n_0\,
      O => INV_DOUT(14),
      S => Q(0)
    );
\PK_OUT[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(14),
      I1 => Q(1),
      I2 => DOUT(14),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(14),
      O => \PK_OUT[14]_INST_0_i_2_n_0\
    );
\PK_OUT[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(14),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(14),
      I4 => DOUT_SAMP(14),
      I5 => Q(3),
      O => \PK_OUT[14]_INST_0_i_3_n_0\
    );
\PK_OUT[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(15),
      O => PK_OUT(15)
    );
\PK_OUT[15]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[15]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[15]_INST_0_i_3_n_0\,
      O => INV_DOUT(15),
      S => Q(0)
    );
\PK_OUT[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(15),
      I1 => Q(1),
      I2 => DOUT(15),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(15),
      O => \PK_OUT[15]_INST_0_i_2_n_0\
    );
\PK_OUT[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(15),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(15),
      I4 => DOUT_SAMP(15),
      I5 => Q(3),
      O => \PK_OUT[15]_INST_0_i_3_n_0\
    );
\PK_OUT[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(16),
      O => PK_OUT(16)
    );
\PK_OUT[16]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[16]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[16]_INST_0_i_3_n_0\,
      O => INV_DOUT(16),
      S => Q(0)
    );
\PK_OUT[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(16),
      I1 => Q(1),
      I2 => DOUT(16),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(16),
      O => \PK_OUT[16]_INST_0_i_2_n_0\
    );
\PK_OUT[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(16),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(16),
      I4 => DOUT_SAMP(16),
      I5 => Q(3),
      O => \PK_OUT[16]_INST_0_i_3_n_0\
    );
\PK_OUT[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(17),
      O => PK_OUT(17)
    );
\PK_OUT[17]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[17]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[17]_INST_0_i_3_n_0\,
      O => INV_DOUT(17),
      S => Q(0)
    );
\PK_OUT[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(17),
      I1 => Q(1),
      I2 => DOUT(17),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(17),
      O => \PK_OUT[17]_INST_0_i_2_n_0\
    );
\PK_OUT[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(17),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(17),
      I4 => DOUT_SAMP(17),
      I5 => Q(3),
      O => \PK_OUT[17]_INST_0_i_3_n_0\
    );
\PK_OUT[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(18),
      O => PK_OUT(18)
    );
\PK_OUT[18]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[18]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[18]_INST_0_i_3_n_0\,
      O => INV_DOUT(18),
      S => Q(0)
    );
\PK_OUT[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(18),
      I1 => Q(1),
      I2 => DOUT(18),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(18),
      O => \PK_OUT[18]_INST_0_i_2_n_0\
    );
\PK_OUT[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(18),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(18),
      I4 => DOUT_SAMP(18),
      I5 => Q(3),
      O => \PK_OUT[18]_INST_0_i_3_n_0\
    );
\PK_OUT[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(19),
      O => PK_OUT(19)
    );
\PK_OUT[19]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[19]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[19]_INST_0_i_3_n_0\,
      O => INV_DOUT(19),
      S => Q(0)
    );
\PK_OUT[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(19),
      I1 => Q(1),
      I2 => DOUT(19),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(19),
      O => \PK_OUT[19]_INST_0_i_2_n_0\
    );
\PK_OUT[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(19),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(19),
      I4 => DOUT_SAMP(19),
      I5 => Q(3),
      O => \PK_OUT[19]_INST_0_i_3_n_0\
    );
\PK_OUT[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(1),
      O => PK_OUT(1)
    );
\PK_OUT[1]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[1]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[1]_INST_0_i_3_n_0\,
      O => INV_DOUT(1),
      S => Q(0)
    );
\PK_OUT[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(1),
      I2 => DOUT(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(1),
      O => \PK_OUT[1]_INST_0_i_2_n_0\
    );
\PK_OUT[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(1),
      I4 => DOUT_SAMP(1),
      I5 => Q(3),
      O => \PK_OUT[1]_INST_0_i_3_n_0\
    );
\PK_OUT[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(20),
      O => PK_OUT(20)
    );
\PK_OUT[20]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[20]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[20]_INST_0_i_3_n_0\,
      O => INV_DOUT(20),
      S => Q(0)
    );
\PK_OUT[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(20),
      I1 => Q(1),
      I2 => DOUT(20),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(20),
      O => \PK_OUT[20]_INST_0_i_2_n_0\
    );
\PK_OUT[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(20),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(20),
      I4 => DOUT_SAMP(20),
      I5 => Q(3),
      O => \PK_OUT[20]_INST_0_i_3_n_0\
    );
\PK_OUT[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(21),
      O => PK_OUT(21)
    );
\PK_OUT[21]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[21]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[21]_INST_0_i_3_n_0\,
      O => INV_DOUT(21),
      S => Q(0)
    );
\PK_OUT[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(21),
      I1 => Q(1),
      I2 => DOUT(21),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(21),
      O => \PK_OUT[21]_INST_0_i_2_n_0\
    );
\PK_OUT[21]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(21),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(21),
      I4 => DOUT_SAMP(21),
      I5 => Q(3),
      O => \PK_OUT[21]_INST_0_i_3_n_0\
    );
\PK_OUT[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(22),
      O => PK_OUT(22)
    );
\PK_OUT[22]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[22]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[22]_INST_0_i_3_n_0\,
      O => INV_DOUT(22),
      S => Q(0)
    );
\PK_OUT[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(22),
      I1 => Q(1),
      I2 => DOUT(22),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(22),
      O => \PK_OUT[22]_INST_0_i_2_n_0\
    );
\PK_OUT[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(22),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(22),
      I4 => DOUT_SAMP(22),
      I5 => Q(3),
      O => \PK_OUT[22]_INST_0_i_3_n_0\
    );
\PK_OUT[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(23),
      O => PK_OUT(23)
    );
\PK_OUT[23]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[23]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[23]_INST_0_i_3_n_0\,
      O => INV_DOUT(23),
      S => Q(0)
    );
\PK_OUT[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(23),
      I1 => Q(1),
      I2 => DOUT(23),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(23),
      O => \PK_OUT[23]_INST_0_i_2_n_0\
    );
\PK_OUT[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(23),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(23),
      I4 => DOUT_SAMP(23),
      I5 => Q(3),
      O => \PK_OUT[23]_INST_0_i_3_n_0\
    );
\PK_OUT[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(24),
      O => PK_OUT(24)
    );
\PK_OUT[24]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[24]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[24]_INST_0_i_3_n_0\,
      O => INV_DOUT(24),
      S => Q(0)
    );
\PK_OUT[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(24),
      I1 => Q(1),
      I2 => DOUT(24),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(24),
      O => \PK_OUT[24]_INST_0_i_2_n_0\
    );
\PK_OUT[24]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(24),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(24),
      I4 => DOUT_SAMP(24),
      I5 => Q(3),
      O => \PK_OUT[24]_INST_0_i_3_n_0\
    );
\PK_OUT[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(25),
      O => PK_OUT(25)
    );
\PK_OUT[25]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[25]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[25]_INST_0_i_3_n_0\,
      O => INV_DOUT(25),
      S => Q(0)
    );
\PK_OUT[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(25),
      I1 => Q(1),
      I2 => DOUT(25),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(25),
      O => \PK_OUT[25]_INST_0_i_2_n_0\
    );
\PK_OUT[25]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(25),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(25),
      I4 => DOUT_SAMP(25),
      I5 => Q(3),
      O => \PK_OUT[25]_INST_0_i_3_n_0\
    );
\PK_OUT[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(26),
      O => PK_OUT(26)
    );
\PK_OUT[26]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[26]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[26]_INST_0_i_3_n_0\,
      O => INV_DOUT(26),
      S => Q(0)
    );
\PK_OUT[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(26),
      I1 => Q(1),
      I2 => DOUT(26),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(26),
      O => \PK_OUT[26]_INST_0_i_2_n_0\
    );
\PK_OUT[26]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(26),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(26),
      I4 => DOUT_SAMP(26),
      I5 => Q(3),
      O => \PK_OUT[26]_INST_0_i_3_n_0\
    );
\PK_OUT[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(27),
      O => PK_OUT(27)
    );
\PK_OUT[27]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[27]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[27]_INST_0_i_3_n_0\,
      O => INV_DOUT(27),
      S => Q(0)
    );
\PK_OUT[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(27),
      I1 => Q(1),
      I2 => DOUT(27),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(27),
      O => \PK_OUT[27]_INST_0_i_2_n_0\
    );
\PK_OUT[27]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(27),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(27),
      I4 => DOUT_SAMP(27),
      I5 => Q(3),
      O => \PK_OUT[27]_INST_0_i_3_n_0\
    );
\PK_OUT[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(28),
      O => PK_OUT(28)
    );
\PK_OUT[28]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[28]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[28]_INST_0_i_3_n_0\,
      O => INV_DOUT(28),
      S => Q(0)
    );
\PK_OUT[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(28),
      I1 => Q(1),
      I2 => DOUT(28),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(28),
      O => \PK_OUT[28]_INST_0_i_2_n_0\
    );
\PK_OUT[28]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(28),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(28),
      I4 => DOUT_SAMP(28),
      I5 => Q(3),
      O => \PK_OUT[28]_INST_0_i_3_n_0\
    );
\PK_OUT[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(29),
      O => PK_OUT(29)
    );
\PK_OUT[29]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[29]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[29]_INST_0_i_3_n_0\,
      O => INV_DOUT(29),
      S => Q(0)
    );
\PK_OUT[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(29),
      I1 => Q(1),
      I2 => DOUT(29),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(29),
      O => \PK_OUT[29]_INST_0_i_2_n_0\
    );
\PK_OUT[29]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(29),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(29),
      I4 => DOUT_SAMP(29),
      I5 => Q(3),
      O => \PK_OUT[29]_INST_0_i_3_n_0\
    );
\PK_OUT[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(2),
      O => PK_OUT(2)
    );
\PK_OUT[2]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[2]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[2]_INST_0_i_3_n_0\,
      O => INV_DOUT(2),
      S => Q(0)
    );
\PK_OUT[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(1),
      I2 => DOUT(2),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(2),
      O => \PK_OUT[2]_INST_0_i_2_n_0\
    );
\PK_OUT[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(2),
      I4 => DOUT_SAMP(2),
      I5 => Q(3),
      O => \PK_OUT[2]_INST_0_i_3_n_0\
    );
\PK_OUT[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(30),
      O => PK_OUT(30)
    );
\PK_OUT[30]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[30]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[30]_INST_0_i_3_n_0\,
      O => INV_DOUT(30),
      S => Q(0)
    );
\PK_OUT[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(30),
      I1 => Q(1),
      I2 => DOUT(30),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(30),
      O => \PK_OUT[30]_INST_0_i_2_n_0\
    );
\PK_OUT[30]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(30),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(30),
      I4 => DOUT_SAMP(30),
      I5 => Q(3),
      O => \PK_OUT[30]_INST_0_i_3_n_0\
    );
\PK_OUT[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(31),
      O => PK_OUT(31)
    );
\PK_OUT[31]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[31]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[31]_INST_0_i_3_n_0\,
      O => INV_DOUT(31),
      S => Q(0)
    );
\PK_OUT[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(31),
      I1 => Q(1),
      I2 => DOUT(31),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(31),
      O => \PK_OUT[31]_INST_0_i_2_n_0\
    );
\PK_OUT[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(31),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(31),
      I4 => DOUT_SAMP(31),
      I5 => Q(3),
      O => \PK_OUT[31]_INST_0_i_3_n_0\
    );
\PK_OUT[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(3),
      O => PK_OUT(3)
    );
\PK_OUT[3]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[3]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[3]_INST_0_i_3_n_0\,
      O => INV_DOUT(3),
      S => Q(0)
    );
\PK_OUT[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(1),
      I2 => DOUT(3),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(3),
      O => \PK_OUT[3]_INST_0_i_2_n_0\
    );
\PK_OUT[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(3),
      I4 => DOUT_SAMP(3),
      I5 => Q(3),
      O => \PK_OUT[3]_INST_0_i_3_n_0\
    );
\PK_OUT[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(4),
      O => PK_OUT(4)
    );
\PK_OUT[4]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[4]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[4]_INST_0_i_3_n_0\,
      O => INV_DOUT(4),
      S => Q(0)
    );
\PK_OUT[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(1),
      I2 => DOUT(4),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(4),
      O => \PK_OUT[4]_INST_0_i_2_n_0\
    );
\PK_OUT[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(4),
      I4 => DOUT_SAMP(4),
      I5 => Q(3),
      O => \PK_OUT[4]_INST_0_i_3_n_0\
    );
\PK_OUT[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(5),
      O => PK_OUT(5)
    );
\PK_OUT[5]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[5]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[5]_INST_0_i_3_n_0\,
      O => INV_DOUT(5),
      S => Q(0)
    );
\PK_OUT[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(1),
      I2 => DOUT(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(5),
      O => \PK_OUT[5]_INST_0_i_2_n_0\
    );
\PK_OUT[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(5),
      I4 => DOUT_SAMP(5),
      I5 => Q(3),
      O => \PK_OUT[5]_INST_0_i_3_n_0\
    );
\PK_OUT[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(6),
      O => PK_OUT(6)
    );
\PK_OUT[6]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[6]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[6]_INST_0_i_3_n_0\,
      O => INV_DOUT(6),
      S => Q(0)
    );
\PK_OUT[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(1),
      I2 => DOUT(6),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(6),
      O => \PK_OUT[6]_INST_0_i_2_n_0\
    );
\PK_OUT[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(6),
      I4 => DOUT_SAMP(6),
      I5 => Q(3),
      O => \PK_OUT[6]_INST_0_i_3_n_0\
    );
\PK_OUT[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(7),
      O => PK_OUT(7)
    );
\PK_OUT[7]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[7]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[7]_INST_0_i_3_n_0\,
      O => INV_DOUT(7),
      S => Q(0)
    );
\PK_OUT[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(1),
      I2 => DOUT(7),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(7),
      O => \PK_OUT[7]_INST_0_i_2_n_0\
    );
\PK_OUT[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(7),
      I4 => DOUT_SAMP(7),
      I5 => Q(3),
      O => \PK_OUT[7]_INST_0_i_3_n_0\
    );
\PK_OUT[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(8),
      O => PK_OUT(8)
    );
\PK_OUT[8]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[8]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[8]_INST_0_i_3_n_0\,
      O => INV_DOUT(8),
      S => Q(0)
    );
\PK_OUT[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(8),
      I1 => Q(1),
      I2 => DOUT(8),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(8),
      O => \PK_OUT[8]_INST_0_i_2_n_0\
    );
\PK_OUT[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(8),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(8),
      I4 => DOUT_SAMP(8),
      I5 => Q(3),
      O => \PK_OUT[8]_INST_0_i_3_n_0\
    );
\PK_OUT[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PK_OUT_0_sn_1,
      I1 => INV_DOUT(9),
      O => PK_OUT(9)
    );
\PK_OUT[9]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \PK_OUT[9]_INST_0_i_2_n_0\,
      I1 => \PK_OUT[9]_INST_0_i_3_n_0\,
      O => INV_DOUT(9),
      S => Q(0)
    );
\PK_OUT[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => \^doado\(9),
      I1 => Q(1),
      I2 => DOUT(9),
      I3 => Q(2),
      I4 => Q(3),
      I5 => DOUT_SAMP(9),
      O => \PK_OUT[9]_INST_0_i_2_n_0\
    );
\PK_OUT[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \^doado\(9),
      I1 => Q(2),
      I2 => Q(1),
      I3 => DOUT(9),
      I4 => DOUT_SAMP(9),
      I5 => Q(3),
      O => \PK_OUT[9]_INST_0_i_3_n_0\
    );
RAMB36E1_inst: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"00",
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_RAMB36E1_inst_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_RAMB36E1_inst_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_RAMB36E1_inst_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31) => RAMB36E1_inst_n_36,
      DOBDO(30) => RAMB36E1_inst_n_37,
      DOBDO(29) => RAMB36E1_inst_n_38,
      DOBDO(28) => RAMB36E1_inst_n_39,
      DOBDO(27) => RAMB36E1_inst_n_40,
      DOBDO(26) => RAMB36E1_inst_n_41,
      DOBDO(25) => RAMB36E1_inst_n_42,
      DOBDO(24) => RAMB36E1_inst_n_43,
      DOBDO(23) => RAMB36E1_inst_n_44,
      DOBDO(22) => RAMB36E1_inst_n_45,
      DOBDO(21) => RAMB36E1_inst_n_46,
      DOBDO(20) => RAMB36E1_inst_n_47,
      DOBDO(19) => RAMB36E1_inst_n_48,
      DOBDO(18) => RAMB36E1_inst_n_49,
      DOBDO(17) => RAMB36E1_inst_n_50,
      DOBDO(16) => RAMB36E1_inst_n_51,
      DOBDO(15) => RAMB36E1_inst_n_52,
      DOBDO(14) => RAMB36E1_inst_n_53,
      DOBDO(13) => RAMB36E1_inst_n_54,
      DOBDO(12) => RAMB36E1_inst_n_55,
      DOBDO(11) => RAMB36E1_inst_n_56,
      DOBDO(10) => RAMB36E1_inst_n_57,
      DOBDO(9) => RAMB36E1_inst_n_58,
      DOBDO(8) => RAMB36E1_inst_n_59,
      DOBDO(7) => RAMB36E1_inst_n_60,
      DOBDO(6) => RAMB36E1_inst_n_61,
      DOBDO(5) => RAMB36E1_inst_n_62,
      DOBDO(4) => RAMB36E1_inst_n_63,
      DOBDO(3) => RAMB36E1_inst_n_64,
      DOBDO(2) => RAMB36E1_inst_n_65,
      DOBDO(1) => RAMB36E1_inst_n_66,
      DOBDO(0) => RAMB36E1_inst_n_67,
      DOPADOP(3 downto 0) => NLW_RAMB36E1_inst_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_RAMB36E1_inst_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_RAMB36E1_inst_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RDEN_BRAM,
      ENBWREN => RDEN_BRAM,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_RAMB36E1_inst_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => RDEN_BRAM,
      REGCEB => RDEN_BRAM,
      RSTRAMARSTRAM => RAMB36E1_inst_0,
      RSTRAMB => RAMB36E1_inst_0,
      RSTREGARSTREG => RAMB36E1_inst_0,
      RSTREGB => RAMB36E1_inst_0,
      SBITERR => NLW_RAMB36E1_inst_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\REG[0].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(0),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(0),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[0].FF_0\,
      O => D(0)
    );
\REG[10].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(10),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(10),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[10].FF\,
      O => D(10)
    );
\REG[11].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(11),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(11),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[11].FF\,
      O => D(11)
    );
\REG[12].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(12),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(12),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[12].FF\,
      O => D(12)
    );
\REG[13].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(13),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(13),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[13].FF\,
      O => D(13)
    );
\REG[14].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(14),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(14),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[14].FF\,
      O => D(14)
    );
\REG[15].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(15),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(15),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[15].FF\,
      O => D(15)
    );
\REG[16].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(16),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(16),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[16].FF\,
      O => D(16)
    );
\REG[17].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(17),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(17),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[17].FF\,
      O => D(17)
    );
\REG[18].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(18),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(18),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[18].FF\,
      O => D(18)
    );
\REG[19].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(19),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(19),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[19].FF\,
      O => D(19)
    );
\REG[1].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(1),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(1),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[1].FF\,
      O => D(1)
    );
\REG[20].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(20),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(20),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[20].FF\,
      O => D(20)
    );
\REG[21].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(21),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(21),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[21].FF\,
      O => D(21)
    );
\REG[22].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(22),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(22),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[22].FF\,
      O => D(22)
    );
\REG[23].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(23),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(23),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[23].FF\,
      O => D(23)
    );
\REG[24].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(24),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(24),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[24].FF\,
      O => D(24)
    );
\REG[25].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(25),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(25),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[25].FF\,
      O => D(25)
    );
\REG[26].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(26),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(26),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[26].FF\,
      O => D(26)
    );
\REG[27].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(27),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(27),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[27].FF\,
      O => D(27)
    );
\REG[28].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(28),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(28),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[28].FF\,
      O => D(28)
    );
\REG[29].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(29),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(29),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[29].FF\,
      O => D(29)
    );
\REG[2].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(2),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(2),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[2].FF\,
      O => D(2)
    );
\REG[30].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(30),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(30),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[30].FF\,
      O => D(30)
    );
\REG[31].FF_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(31),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(31),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[31].FF_0\,
      O => D(31)
    );
\REG[3].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(3),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(3),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[3].FF\,
      O => D(3)
    );
\REG[4].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(4),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(4),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[4].FF\,
      O => D(4)
    );
\REG[5].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(5),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(5),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[5].FF\,
      O => D(5)
    );
\REG[6].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(6),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(6),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[6].FF\,
      O => D(6)
    );
\REG[7].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(7),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(7),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[7].FF\,
      O => D(7)
    );
\REG[8].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(8),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(8),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[8].FF\,
      O => D(8)
    );
\REG[9].FF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \REG[31].FF\(9),
      I1 => \REG[0].FF\,
      I2 => INV_DOUT(9),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => \REG[9].FF\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_COUNTER_INC is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[7]_0\ : out STD_LOGIC;
    \COUNT_reg[0]_0\ : out STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    \COUNT_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_COUNTER_INC : entity is "BIKE_COUNTER_INC";
end design_1_BIKE_0_0_BIKE_COUNTER_INC;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_COUNTER_INC is
  signal \COUNT[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[0]_i_1__4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \COUNT[7]_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \COUNT[8]_i_2__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \COUNT[8]_i_4__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[1]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_198 : label is "soft_lutpair30";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\COUNT[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\COUNT[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\COUNT[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\COUNT[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\COUNT[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\COUNT[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__0\(5)
    );
\COUNT[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \COUNT[8]_i_4__2_n_0\,
      I2 => \^q\(5),
      O => \plusOp__0\(6)
    );
\COUNT[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \COUNT[8]_i_4__2_n_0\,
      I3 => \^q\(6),
      O => \plusOp__0\(7)
    );
\COUNT[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \COUNT_reg[0]_1\,
      I1 => \COUNT[8]_i_3__1_n_0\,
      I2 => E(0),
      I3 => \^q\(8),
      I4 => \^q\(7),
      O => \COUNT[8]_i_1__2_n_0\
    );
\COUNT[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \COUNT[8]_i_4__2_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \plusOp__0\(8)
    );
\COUNT[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \COUNT[8]_i_3__1_n_0\
    );
\COUNT[8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \COUNT[8]_i_4__2_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => \COUNT[8]_i_1__2_n_0\
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => \COUNT[8]_i_1__2_n_0\
    );
\FSM_sequential_STATE[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \COUNT[8]_i_3__1_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \COUNT_reg[0]_0\
    );
RAMB36E1_inst_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(8),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(8),
      O => ADDRBWRADDR(8)
    );
RAMB36E1_inst_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(7),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(7),
      O => ADDRBWRADDR(7)
    );
RAMB36E1_inst_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(6),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(6),
      O => ADDRBWRADDR(6)
    );
RAMB36E1_inst_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(5),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(5),
      O => ADDRBWRADDR(5)
    );
RAMB36E1_inst_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(4),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(4),
      O => ADDRBWRADDR(4)
    );
RAMB36E1_inst_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(3),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(3),
      O => ADDRBWRADDR(3)
    );
RAMB36E1_inst_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(2),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(2),
      O => ADDRBWRADDR(2)
    );
RAMB36E1_inst_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(1),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(1),
      O => ADDRBWRADDR(1)
    );
RAMB36E1_inst_i_198: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \COUNT[8]_i_3__1_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \^q\(0),
      O => \COUNT_reg[7]_0\
    );
RAMB36E1_inst_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_RAND(0),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(0),
      O => ADDRBWRADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_COUNTER_INC_7 is
  port (
    MUL_RESULT_DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \COUNT_reg[1]_0\ : out STD_LOGIC;
    MUL_MATRIX_ADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAMB36E1_inst_0 : in STD_LOGIC;
    MUL_RESULT_DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAMB36E1_inst_1 : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_STATE_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_STATE_reg[0]\ : in STD_LOGIC;
    \RAMB36E1_inst_i_112__2\ : in STD_LOGIC;
    \RAMB36E1_inst_i_112__2_0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_110__2\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_COUNTER_INC_7 : entity is "BIKE_COUNTER_INC";
end design_1_BIKE_0_0_BIKE_COUNTER_INC_7;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_COUNTER_INC_7 is
  signal CNT_ROW_OUT : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \COUNT[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \^count_reg[8]_0\ : STD_LOGIC;
  signal \FSM_sequential_STATE[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_STATE[1]_i_4_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_195_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_232_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[0]_i_1__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__8\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \COUNT[7]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \COUNT[8]_i_2__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \COUNT[8]_i_3__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[1]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_232 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_346 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_349 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_352 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_355 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_358 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_361 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_364 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_367 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_370 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_71__1\ : label is "soft_lutpair33";
begin
  \COUNT_reg[8]_0\ <= \^count_reg[8]_0\;
\COUNT[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CNT_ROW_OUT(0),
      O => plusOp(0)
    );
\COUNT[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CNT_ROW_OUT(0),
      I1 => CNT_ROW_OUT(1),
      O => plusOp(1)
    );
\COUNT[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => CNT_ROW_OUT(2),
      I1 => CNT_ROW_OUT(1),
      I2 => CNT_ROW_OUT(0),
      O => \COUNT[2]_i_1__8_n_0\
    );
\COUNT[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => CNT_ROW_OUT(3),
      I1 => CNT_ROW_OUT(1),
      I2 => CNT_ROW_OUT(0),
      I3 => CNT_ROW_OUT(2),
      O => plusOp(3)
    );
\COUNT[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => CNT_ROW_OUT(2),
      I1 => CNT_ROW_OUT(0),
      I2 => CNT_ROW_OUT(1),
      I3 => CNT_ROW_OUT(3),
      I4 => CNT_ROW_OUT(4),
      O => plusOp(4)
    );
\COUNT[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => CNT_ROW_OUT(5),
      I1 => CNT_ROW_OUT(2),
      I2 => CNT_ROW_OUT(0),
      I3 => CNT_ROW_OUT(1),
      I4 => CNT_ROW_OUT(3),
      I5 => CNT_ROW_OUT(4),
      O => plusOp(5)
    );
\COUNT[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => CNT_ROW_OUT(6),
      I1 => \COUNT[8]_i_3__3_n_0\,
      I2 => CNT_ROW_OUT(5),
      O => plusOp(6)
    );
\COUNT[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => CNT_ROW_OUT(7),
      I1 => CNT_ROW_OUT(5),
      I2 => \COUNT[8]_i_3__3_n_0\,
      I3 => CNT_ROW_OUT(6),
      O => plusOp(7)
    );
\COUNT[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \COUNT_reg[0]_0\,
      I1 => \FSM_sequential_STATE[1]_i_4_n_0\,
      I2 => E(0),
      I3 => CNT_ROW_OUT(8),
      I4 => CNT_ROW_OUT(7),
      O => \COUNT[8]_i_1__1_n_0\
    );
\COUNT[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => CNT_ROW_OUT(8),
      I1 => CNT_ROW_OUT(6),
      I2 => \COUNT[8]_i_3__3_n_0\,
      I3 => CNT_ROW_OUT(5),
      I4 => CNT_ROW_OUT(7),
      O => plusOp(8)
    );
\COUNT[8]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => CNT_ROW_OUT(4),
      I1 => CNT_ROW_OUT(3),
      I2 => CNT_ROW_OUT(1),
      I3 => CNT_ROW_OUT(0),
      I4 => CNT_ROW_OUT(2),
      O => \COUNT[8]_i_3__3_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(0),
      Q => CNT_ROW_OUT(0),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(1),
      Q => CNT_ROW_OUT(1),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \COUNT[2]_i_1__8_n_0\,
      Q => CNT_ROW_OUT(2),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(3),
      Q => CNT_ROW_OUT(3),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(4),
      Q => CNT_ROW_OUT(4),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(5),
      Q => CNT_ROW_OUT(5),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(6),
      Q => CNT_ROW_OUT(6),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(7),
      Q => CNT_ROW_OUT(7),
      R => \COUNT[8]_i_1__1_n_0\
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => plusOp(8),
      Q => CNT_ROW_OUT(8),
      R => \COUNT[8]_i_1__1_n_0\
    );
\FSM_sequential_STATE[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00EC03EC00EC00E"
    )
        port map (
      I0 => \FSM_sequential_STATE_reg[0]\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_STATE[1]_i_3_n_0\,
      I5 => \FSM_sequential_STATE[1]_i_4_n_0\,
      O => D(0)
    );
\FSM_sequential_STATE[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF1000FFFF00"
    )
        port map (
      I0 => \FSM_sequential_STATE_reg[1]\,
      I1 => \FSM_sequential_STATE[1]_i_3_n_0\,
      I2 => \FSM_sequential_STATE[1]_i_4_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(1)
    );
\FSM_sequential_STATE[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => CNT_ROW_OUT(0),
      I1 => CNT_ROW_OUT(8),
      I2 => CNT_ROW_OUT(7),
      O => \FSM_sequential_STATE[1]_i_3_n_0\
    );
\FSM_sequential_STATE[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CNT_ROW_OUT(1),
      I1 => CNT_ROW_OUT(6),
      I2 => CNT_ROW_OUT(5),
      I3 => CNT_ROW_OUT(4),
      I4 => CNT_ROW_OUT(3),
      I5 => CNT_ROW_OUT(2),
      O => \FSM_sequential_STATE[1]_i_4_n_0\
    );
RAMB36E1_inst_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82822882"
    )
        port map (
      I0 => \^count_reg[8]_0\,
      I1 => RAMB36E1_inst(0),
      I2 => RAMB36E1_inst_0,
      I3 => MUL_RESULT_DIN(0),
      I4 => RAMB36E1_inst_1,
      O => MUL_RESULT_DOUT(0)
    );
RAMB36E1_inst_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => CNT_ROW_OUT(2),
      I1 => CNT_ROW_OUT(3),
      I2 => CNT_ROW_OUT(4),
      I3 => CNT_ROW_OUT(5),
      I4 => CNT_ROW_OUT(6),
      O => RAMB36E1_inst_i_195_n_0
    );
RAMB36E1_inst_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => CNT_ROW_OUT(5),
      I1 => CNT_ROW_OUT(2),
      I2 => CNT_ROW_OUT(7),
      I3 => CNT_ROW_OUT(1),
      O => RAMB36E1_inst_i_232_n_0
    );
RAMB36E1_inst_i_346: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4550"
    )
        port map (
      I0 => \RAMB36E1_inst_i_110__2\,
      I1 => CNT_ROW_OUT(8),
      I2 => \RAMB36E1_inst_i_112__2_0\,
      I3 => \RAMB36E1_inst_i_112__2\,
      O => MUL_MATRIX_ADDR(8)
    );
RAMB36E1_inst_i_349: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4550"
    )
        port map (
      I0 => \RAMB36E1_inst_i_110__2\,
      I1 => CNT_ROW_OUT(7),
      I2 => \RAMB36E1_inst_i_112__2_0\,
      I3 => \RAMB36E1_inst_i_112__2\,
      O => MUL_MATRIX_ADDR(7)
    );
RAMB36E1_inst_i_352: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RAMB36E1_inst_i_112__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(6),
      I3 => \RAMB36E1_inst_i_110__2\,
      O => MUL_MATRIX_ADDR(6)
    );
RAMB36E1_inst_i_355: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RAMB36E1_inst_i_112__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(5),
      I3 => \RAMB36E1_inst_i_110__2\,
      O => MUL_MATRIX_ADDR(5)
    );
RAMB36E1_inst_i_358: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RAMB36E1_inst_i_112__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(4),
      I3 => \RAMB36E1_inst_i_110__2\,
      O => MUL_MATRIX_ADDR(4)
    );
RAMB36E1_inst_i_361: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RAMB36E1_inst_i_112__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(3),
      I3 => \RAMB36E1_inst_i_110__2\,
      O => MUL_MATRIX_ADDR(3)
    );
RAMB36E1_inst_i_364: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RAMB36E1_inst_i_112__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(2),
      I3 => \RAMB36E1_inst_i_110__2\,
      O => MUL_MATRIX_ADDR(2)
    );
RAMB36E1_inst_i_367: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \RAMB36E1_inst_i_112__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(1),
      I3 => \RAMB36E1_inst_i_110__2\,
      O => MUL_MATRIX_ADDR(1)
    );
RAMB36E1_inst_i_370: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \RAMB36E1_inst_i_110__2\,
      I1 => \RAMB36E1_inst_i_112__2_0\,
      I2 => CNT_ROW_OUT(0),
      I3 => \RAMB36E1_inst_i_112__2\,
      O => MUL_MATRIX_ADDR(0)
    );
\RAMB36E1_inst_i_71__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => RAMB36E1_inst_i_195_n_0,
      I1 => CNT_ROW_OUT(1),
      I2 => CNT_ROW_OUT(0),
      I3 => CNT_ROW_OUT(8),
      I4 => CNT_ROW_OUT(7),
      O => \COUNT_reg[1]_0\
    );
\RAMB36E1_inst_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => CNT_ROW_OUT(8),
      I1 => RAMB36E1_inst_i_232_n_0,
      I2 => CNT_ROW_OUT(4),
      I3 => CNT_ROW_OUT(3),
      I4 => CNT_ROW_OUT(6),
      I5 => CNT_ROW_OUT(0),
      O => \^count_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[8]_0\ : out STD_LOGIC;
    SQU_ADDR1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SK0_RAND : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAMB36E1_inst : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    RAMB36E1_inst_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAMB36E1_inst_2 : in STD_LOGIC;
    \RAMB36E1_inst_i_46__0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_46__0_0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_96__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SEL_ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    RAMB36E1_inst_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    B0_ADDR_INT : in STD_LOGIC_VECTOR ( 0 to 0 );
    B0_ADDR1 : in STD_LOGIC;
    RAMB36E1_inst_4 : in STD_LOGIC;
    B1_ADDR_INT : in STD_LOGIC_VECTOR ( 0 to 0 );
    B1_ADDR1 : in STD_LOGIC;
    B2_ADDR_INT : in STD_LOGIC_VECTOR ( 0 to 0 );
    B2_ADDR1 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT : entity is "BIKE_COUNTER_INC_INIT";
end design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT is
  signal \COUNT[8]_i_1_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_3_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \COUNT[6]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \COUNT[7]_i_1__1\ : label is "soft_lutpair152";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\BRAM_INST/RAMB36E1_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => RAMB36E1_inst_3(0),
      I1 => RAMB36E1_inst_0,
      I2 => \^q\(8),
      I3 => B0_ADDR_INT(0),
      I4 => B0_ADDR1,
      I5 => RAMB36E1_inst_4,
      O => \COUNT_reg[8]_1\(0)
    );
\BRAM_INST/RAMB36E1_inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => RAMB36E1_inst_3(0),
      I1 => RAMB36E1_inst_0,
      I2 => \^q\(8),
      I3 => B1_ADDR_INT(0),
      I4 => B1_ADDR1,
      I5 => RAMB36E1_inst_4,
      O => \COUNT_reg[8]_2\(0)
    );
\BRAM_INST/RAMB36E1_inst_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0FF00"
    )
        port map (
      I0 => RAMB36E1_inst_3(0),
      I1 => RAMB36E1_inst_0,
      I2 => \^q\(8),
      I3 => B2_ADDR_INT(0),
      I4 => B2_ADDR1,
      I5 => RAMB36E1_inst_4,
      O => \COUNT_reg[8]_3\(0)
    );
\COUNT[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\COUNT[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\COUNT[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\COUNT[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\COUNT[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\COUNT[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\COUNT[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \COUNT[8]_i_4__0_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\COUNT[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \COUNT[8]_i_4__0_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\COUNT[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \COUNT[8]_i_3_n_0\,
      I3 => SEL_ADDR(0),
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT[8]_i_1_n_0\
    );
\COUNT[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \COUNT[8]_i_4__0_n_0\,
      I3 => \^q\(8),
      O => \plusOp__0\(8)
    );
\COUNT[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(6),
      I5 => \^q\(5),
      O => \COUNT[8]_i_3_n_0\
    );
\COUNT[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \COUNT[8]_i_4__0_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      R => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      S => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      S => \COUNT[8]_i_1_n_0\
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => \COUNT[8]_i_1_n_0\
    );
RAMB36E1_inst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888BBBB8888"
    )
        port map (
      I0 => SK0_RAND(0),
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(8),
      I4 => RAMB36E1_inst_1(0),
      I5 => RAMB36E1_inst_2,
      O => ADDRARDADDR(0)
    );
RAMB36E1_inst_i_345: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF00"
    )
        port map (
      I0 => SEL_ADDR(1),
      I1 => SEL_ADDR(0),
      I2 => \^q\(8),
      I3 => \RAMB36E1_inst_i_96__2\(0),
      I4 => \out\(0),
      O => SQU_ADDR1(0)
    );
RAMB36E1_inst_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444300073334000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__0\,
      I1 => \RAMB36E1_inst_i_46__0_0\,
      I2 => RAMB36E1_inst_0,
      I3 => \^q\(8),
      I4 => \RAMB36E1_inst_i_96__2\(0),
      I5 => \out\(0),
      O => \COUNT_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0\ is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SQU_ADDR_IN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SQU_ADDR1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SK0_RAND : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAMB36E1_inst_1 : in STD_LOGIC;
    RAMB36E1_inst_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SEL_ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RAMB36E1_inst_i_98__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0\ : entity is "BIKE_COUNTER_INC_INIT";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0\ is
  signal \COUNT[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \COUNT[7]_i_1_n_0\ : STD_LOGIC;
  signal \COUNT[7]_i_3_n_0\ : STD_LOGIC;
  signal \COUNT[7]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^squ_addr_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[0]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \COUNT[6]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_90__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_96__1\ : label is "soft_lutpair154";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  SQU_ADDR_IN(7 downto 0) <= \^squ_addr_in\(7 downto 0);
\COUNT[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \COUNT[0]_i_1__2_n_0\
    );
\COUNT[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\COUNT[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\COUNT[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\COUNT[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\COUNT[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__1\(5)
    );
\COUNT[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \COUNT[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => \plusOp__1\(6)
    );
\COUNT[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \COUNT[7]_i_3_n_0\,
      I3 => SEL_ADDR(1),
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT[7]_i_1_n_0\
    );
\COUNT[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \COUNT[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => \plusOp__1\(7)
    );
\COUNT[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \COUNT[7]_i_3_n_0\
    );
\COUNT[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \COUNT[7]_i_4_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \COUNT[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(6),
      Q => \^q\(6),
      R => \COUNT[7]_i_1_n_0\
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SEL_ADDR(1),
      D => \plusOp__1\(7),
      Q => \^q\(7),
      R => \COUNT[7]_i_1_n_0\
    );
RAMB36E1_inst_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(1),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(1),
      I3 => RAMB36E1_inst_0(1),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(1)
    );
RAMB36E1_inst_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(0),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(0),
      I3 => RAMB36E1_inst_0(0),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(0)
    );
RAMB36E1_inst_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(7),
      I1 => RAMB36E1_inst_2(7),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(7),
      I5 => \out\(0),
      O => SQU_ADDR1(7)
    );
RAMB36E1_inst_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(6),
      I1 => RAMB36E1_inst_2(6),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(6),
      I5 => \out\(0),
      O => SQU_ADDR1(6)
    );
RAMB36E1_inst_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(5),
      I1 => RAMB36E1_inst_2(5),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(5),
      I5 => \out\(0),
      O => SQU_ADDR1(5)
    );
RAMB36E1_inst_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(4),
      I1 => RAMB36E1_inst_2(4),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(4),
      I5 => \out\(0),
      O => SQU_ADDR1(4)
    );
RAMB36E1_inst_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => RAMB36E1_inst_2(3),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(3),
      I5 => \out\(0),
      O => SQU_ADDR1(3)
    );
RAMB36E1_inst_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => RAMB36E1_inst_2(2),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(2),
      I5 => \out\(0),
      O => SQU_ADDR1(2)
    );
RAMB36E1_inst_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => RAMB36E1_inst_2(1),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(1),
      I5 => \out\(0),
      O => SQU_ADDR1(1)
    );
RAMB36E1_inst_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AC00AC0FFFF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => RAMB36E1_inst_2(0),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      I4 => \RAMB36E1_inst_i_98__1\(0),
      I5 => \out\(0),
      O => SQU_ADDR1(0)
    );
RAMB36E1_inst_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(7),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(7),
      I3 => RAMB36E1_inst_0(7),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(7)
    );
RAMB36E1_inst_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(6),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(6),
      I3 => RAMB36E1_inst_0(6),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(6)
    );
RAMB36E1_inst_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(5),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(5),
      I3 => RAMB36E1_inst_0(5),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(5)
    );
RAMB36E1_inst_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(4),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(4),
      I3 => RAMB36E1_inst_0(4),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(4)
    );
RAMB36E1_inst_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(3),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(3),
      I3 => RAMB36E1_inst_0(3),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(3)
    );
\RAMB36E1_inst_i_89__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(7),
      I1 => RAMB36E1_inst_2(7),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(7)
    );
RAMB36E1_inst_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => SK0_RAND(2),
      I1 => RAMB36E1_inst,
      I2 => \^squ_addr_in\(2),
      I3 => RAMB36E1_inst_0(2),
      I4 => RAMB36E1_inst_1,
      O => ADDRARDADDR(2)
    );
\RAMB36E1_inst_i_90__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(6),
      I1 => RAMB36E1_inst_2(6),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(6)
    );
RAMB36E1_inst_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(5),
      I1 => RAMB36E1_inst_2(5),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(5)
    );
RAMB36E1_inst_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(4),
      I1 => RAMB36E1_inst_2(4),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(4)
    );
\RAMB36E1_inst_i_93__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(3),
      I1 => RAMB36E1_inst_2(3),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(3)
    );
RAMB36E1_inst_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(2),
      I1 => RAMB36E1_inst_2(2),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(2)
    );
\RAMB36E1_inst_i_95__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(1),
      I1 => RAMB36E1_inst_2(1),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(1)
    );
\RAMB36E1_inst_i_96__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => \^q\(0),
      I1 => RAMB36E1_inst_2(0),
      I2 => SEL_ADDR(0),
      I3 => SEL_ADDR(1),
      O => \^squ_addr_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_STATE_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_STATE_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_STATE_reg[0]_0\ : out STD_LOGIC;
    CNT_RESET : out STD_LOGIC;
    CNT_VALID : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RDEN_reg : in STD_LOGIC;
    SK1_SAMPLE_WREN : in STD_LOGIC;
    SK1_SAMPLE_RDEN : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    \COUNT_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]_2\ : in STD_LOGIC;
    \COUNT_reg[0]_3\ : in STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP : entity is "BIKE_COUNTER_INC_STOP";
end design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP is
  signal CNT_OUT : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal COUNT : STD_LOGIC;
  signal \COUNT[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_STATE[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CNT_RESET_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of CNT_VALID_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \COUNT[0]_i_1__10\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__8\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \COUNT[6]_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \COUNT[6]_i_7__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \DONE_i_1__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[0]_i_1__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[0]_i_2__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of RDEN_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of WREN_i_1 : label is "soft_lutpair183";
begin
\CNT_RESET_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      O => CNT_RESET
    );
CNT_VALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__1_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => CNT_VALID
    );
\COUNT[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CNT_OUT(0),
      O => \plusOp__0\(0)
    );
\COUNT[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CNT_OUT(0),
      I1 => CNT_OUT(1),
      O => \plusOp__0\(1)
    );
\COUNT[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => CNT_OUT(2),
      I1 => CNT_OUT(0),
      I2 => CNT_OUT(1),
      O => \plusOp__0\(2)
    );
\COUNT[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => CNT_OUT(3),
      I1 => CNT_OUT(1),
      I2 => CNT_OUT(0),
      I3 => CNT_OUT(2),
      O => \plusOp__0\(3)
    );
\COUNT[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => CNT_OUT(2),
      I1 => CNT_OUT(0),
      I2 => CNT_OUT(1),
      I3 => CNT_OUT(3),
      I4 => CNT_OUT(4),
      O => \plusOp__0\(4)
    );
\COUNT[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => CNT_OUT(5),
      I1 => CNT_OUT(2),
      I2 => CNT_OUT(0),
      I3 => CNT_OUT(1),
      I4 => CNT_OUT(3),
      I5 => CNT_OUT(4),
      O => \plusOp__0\(5)
    );
\COUNT[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \COUNT[6]_i_3__0_n_0\,
      I1 => \COUNT[6]_i_4__0_n_0\,
      I2 => \COUNT_reg[0]_0\,
      I3 => \COUNT_reg[0]_1\(0),
      I4 => \COUNT_reg[0]_2\,
      O => COUNT
    );
\COUNT[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => CNT_OUT(6),
      I1 => CNT_OUT(4),
      I2 => CNT_OUT(3),
      I3 => \COUNT[6]_i_7__0_n_0\,
      I4 => CNT_OUT(5),
      O => \plusOp__0\(6)
    );
\COUNT[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDD5D"
    )
        port map (
      I0 => \COUNT_reg[0]_3\,
      I1 => CNT_OUT(6),
      I2 => \COUNT[6]_i_7__0_n_0\,
      I3 => CNT_OUT(3),
      I4 => CNT_OUT(5),
      I5 => CNT_OUT(4),
      O => \COUNT[6]_i_3__0_n_0\
    );
\COUNT[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \COUNT[6]_i_8__0_n_0\,
      I1 => \COUNT[6]_i_9__0_n_0\,
      I2 => SK1_RAND(12),
      I3 => SK1_RAND(13),
      O => \COUNT[6]_i_4__0_n_0\
    );
\COUNT[6]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => CNT_OUT(1),
      I1 => CNT_OUT(0),
      I2 => CNT_OUT(2),
      O => \COUNT[6]_i_7__0_n_0\
    );
\COUNT[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SK1_RAND(6),
      I1 => SK1_RAND(11),
      I2 => SK1_RAND(8),
      I3 => SK1_RAND(7),
      I4 => SK1_RAND(10),
      I5 => SK1_RAND(9),
      O => \COUNT[6]_i_8__0_n_0\
    );
\COUNT[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555557F"
    )
        port map (
      I0 => SK1_RAND(5),
      I1 => SK1_RAND(0),
      I2 => SK1_RAND(1),
      I3 => SK1_RAND(3),
      I4 => SK1_RAND(2),
      I5 => SK1_RAND(4),
      O => \COUNT[6]_i_9__0_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(0),
      Q => CNT_OUT(0),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(1),
      Q => CNT_OUT(1),
      R => SR(0)
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(2),
      Q => CNT_OUT(2),
      R => SR(0)
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(3),
      Q => CNT_OUT(3),
      R => SR(0)
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(4),
      Q => CNT_OUT(4),
      R => SR(0)
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(5),
      Q => CNT_OUT(5),
      R => SR(0)
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(6),
      Q => CNT_OUT(6),
      R => SR(0)
    );
\DONE_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      O => \FSM_sequential_STATE_reg[1]\
    );
\FSM_sequential_STATE[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E3E0"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => RDEN_reg,
      O => D(0)
    );
\FSM_sequential_STATE[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => CNT_OUT(3),
      I1 => CNT_OUT(5),
      I2 => CNT_OUT(4),
      I3 => CNT_OUT(6),
      I4 => \COUNT[6]_i_7__0_n_0\,
      O => \FSM_sequential_STATE[0]_i_2__1_n_0\
    );
RDEN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8CBC8"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__1_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => RDEN_reg,
      I4 => SK1_SAMPLE_RDEN,
      O => \FSM_sequential_STATE_reg[0]_0\
    );
WREN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38300800"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__1_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \COUNT[6]_i_4__0_n_0\,
      I4 => SK1_SAMPLE_WREN,
      O => \FSM_sequential_STATE_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1 is
  port (
    \FSM_sequential_STATE_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_STATE_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_STATE_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_STATE_reg[1]_1\ : out STD_LOGIC;
    CNT_RESET_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RDEN_reg : in STD_LOGIC;
    SK0_SAMPLE_WREN : in STD_LOGIC;
    SK0_SAMPLE_RDEN : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    \COUNT_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]_2\ : in STD_LOGIC;
    \COUNT_reg[0]_3\ : in STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1 : entity is "BIKE_COUNTER_INC_STOP";
end design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1 is
  signal CNT_OUT : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal COUNT : STD_LOGIC;
  signal \COUNT[6]_i_3_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_4_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_7_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_8_n_0\ : STD_LOGIC;
  signal \COUNT[6]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_STATE[0]_i_2__0_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CNT_RESET_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \CNT_VALID_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \COUNT[0]_i_1__9\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__7\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \COUNT[6]_i_7\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \DONE_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[0]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \RDEN_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \WREN_i_1__0\ : label is "soft_lutpair169";
begin
CNT_RESET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => CNT_RESET_0
    );
\CNT_VALID_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_STATE[0]_i_2__0_n_0\,
      O => \FSM_sequential_STATE_reg[1]\
    );
\COUNT[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CNT_OUT(0),
      O => plusOp(0)
    );
\COUNT[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CNT_OUT(0),
      I1 => CNT_OUT(1),
      O => plusOp(1)
    );
\COUNT[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => CNT_OUT(2),
      I1 => CNT_OUT(0),
      I2 => CNT_OUT(1),
      O => plusOp(2)
    );
\COUNT[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => CNT_OUT(3),
      I1 => CNT_OUT(1),
      I2 => CNT_OUT(0),
      I3 => CNT_OUT(2),
      O => plusOp(3)
    );
\COUNT[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => CNT_OUT(2),
      I1 => CNT_OUT(0),
      I2 => CNT_OUT(1),
      I3 => CNT_OUT(3),
      I4 => CNT_OUT(4),
      O => plusOp(4)
    );
\COUNT[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => CNT_OUT(5),
      I1 => CNT_OUT(2),
      I2 => CNT_OUT(0),
      I3 => CNT_OUT(1),
      I4 => CNT_OUT(3),
      I5 => CNT_OUT(4),
      O => plusOp(5)
    );
\COUNT[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \COUNT[6]_i_3_n_0\,
      I1 => \COUNT[6]_i_4_n_0\,
      I2 => \COUNT_reg[0]_0\,
      I3 => \COUNT_reg[0]_1\(0),
      I4 => \COUNT_reg[0]_2\,
      O => COUNT
    );
\COUNT[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => CNT_OUT(6),
      I1 => CNT_OUT(4),
      I2 => CNT_OUT(3),
      I3 => \COUNT[6]_i_7_n_0\,
      I4 => CNT_OUT(5),
      O => plusOp(6)
    );
\COUNT[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDD5D"
    )
        port map (
      I0 => \COUNT_reg[0]_3\,
      I1 => CNT_OUT(6),
      I2 => \COUNT[6]_i_7_n_0\,
      I3 => CNT_OUT(3),
      I4 => CNT_OUT(5),
      I5 => CNT_OUT(4),
      O => \COUNT[6]_i_3_n_0\
    );
\COUNT[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \COUNT[6]_i_8_n_0\,
      I1 => \COUNT[6]_i_9_n_0\,
      I2 => SK0_RAND(12),
      I3 => SK0_RAND(13),
      O => \COUNT[6]_i_4_n_0\
    );
\COUNT[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => CNT_OUT(1),
      I1 => CNT_OUT(0),
      I2 => CNT_OUT(2),
      O => \COUNT[6]_i_7_n_0\
    );
\COUNT[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SK0_RAND(6),
      I1 => SK0_RAND(11),
      I2 => SK0_RAND(8),
      I3 => SK0_RAND(7),
      I4 => SK0_RAND(10),
      I5 => SK0_RAND(9),
      O => \COUNT[6]_i_8_n_0\
    );
\COUNT[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555557F"
    )
        port map (
      I0 => SK0_RAND(5),
      I1 => SK0_RAND(0),
      I2 => SK0_RAND(1),
      I3 => SK0_RAND(3),
      I4 => SK0_RAND(2),
      I5 => SK0_RAND(4),
      O => \COUNT[6]_i_9_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(0),
      Q => CNT_OUT(0),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(1),
      Q => CNT_OUT(1),
      R => SR(0)
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(2),
      Q => CNT_OUT(2),
      R => SR(0)
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(3),
      Q => CNT_OUT(3),
      R => SR(0)
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(4),
      Q => CNT_OUT(4),
      R => SR(0)
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(5),
      Q => CNT_OUT(5),
      R => SR(0)
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(6),
      Q => CNT_OUT(6),
      R => SR(0)
    );
\DONE_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \FSM_sequential_STATE_reg[0]\
    );
\FSM_sequential_STATE[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D7D5"
    )
        port map (
      I0 => \FSM_sequential_STATE[0]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => RDEN_reg,
      O => D(0)
    );
\FSM_sequential_STATE[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555575"
    )
        port map (
      I0 => Q(0),
      I1 => \COUNT[6]_i_7_n_0\,
      I2 => CNT_OUT(6),
      I3 => CNT_OUT(4),
      I4 => CNT_OUT(5),
      I5 => CNT_OUT(3),
      O => \FSM_sequential_STATE[0]_i_2__0_n_0\
    );
\RDEN_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFB51"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_STATE[0]_i_2__0_n_0\,
      I2 => RDEN_reg,
      I3 => SK0_SAMPLE_RDEN,
      I4 => Q(0),
      O => \FSM_sequential_STATE_reg[1]_1\
    );
\WREN_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10BA1010"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_STATE[0]_i_2__0_n_0\,
      I2 => \COUNT[6]_i_4_n_0\,
      I3 => Q(0),
      I4 => SK0_SAMPLE_WREN,
      O => \FSM_sequential_STATE_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0\ is
  port (
    SQU_RDEN1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B2_ADDR1 : out STD_LOGIC;
    FIRST_SQUARING_IN_CHAIN : out STD_LOGIC;
    B1_ADDR1 : out STD_LOGIC;
    B0_ADDR1 : out STD_LOGIC;
    REN_IN : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    RAMB36E1_inst_1 : in STD_LOGIC;
    clear : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0\ : entity is "BIKE_COUNTER_INC_STOP";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0\ is
  signal COUNT : STD_LOGIC;
  signal \COUNT[0]_i_3_n_0\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \COUNT_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \COUNT_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \COUNT_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \COUNT_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^first_squaring_in_chain\ : STD_LOGIC;
  signal \REG[2].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_5__0_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_6__0_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal \NLW_COUNT_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_COUNT_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \COUNT_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \COUNT_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \COUNT_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \COUNT_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_343 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_47 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_47__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \REG[2].FF_i_5__0\ : label is "soft_lutpair23";
begin
  FIRST_SQUARING_IN_CHAIN <= \^first_squaring_in_chain\;
  \out\(12 downto 0) <= \^out\(12 downto 0);
\COUNT[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A2AAA"
    )
        port map (
      I0 => \COUNT_reg[0]_0\,
      I1 => \^out\(11),
      I2 => \^out\(12),
      I3 => \COUNT[0]_i_3_n_0\,
      I4 => \^out\(4),
      O => COUNT
    );
\COUNT[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(5),
      I2 => \^out\(9),
      I3 => \^out\(10),
      I4 => \^out\(7),
      I5 => \^out\(8),
      O => \COUNT[0]_i_3_n_0\
    );
\COUNT[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => p_0_in1_in
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[0]_i_2_n_7\,
      Q => \^out\(0),
      R => clear
    );
\COUNT_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \COUNT_reg[0]_i_2_n_0\,
      CO(2) => \COUNT_reg[0]_i_2_n_1\,
      CO(1) => \COUNT_reg[0]_i_2_n_2\,
      CO(0) => \COUNT_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \COUNT_reg[0]_i_2_n_4\,
      O(2) => \COUNT_reg[0]_i_2_n_5\,
      O(1) => \COUNT_reg[0]_i_2_n_6\,
      O(0) => \COUNT_reg[0]_i_2_n_7\,
      S(3 downto 1) => \^out\(3 downto 1),
      S(0) => p_0_in1_in
    );
\COUNT_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => clear
    );
\COUNT_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => clear
    );
\COUNT_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => clear
    );
\COUNT_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNT_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_COUNT_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_COUNT_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \COUNT_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \^out\(12)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[0]_i_2_n_6\,
      Q => \^out\(1),
      R => clear
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[0]_i_2_n_5\,
      Q => \^out\(2),
      R => clear
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[0]_i_2_n_4\,
      Q => \^out\(3),
      R => clear
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => clear
    );
\COUNT_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNT_reg[0]_i_2_n_0\,
      CO(3) => \COUNT_reg[4]_i_1_n_0\,
      CO(2) => \COUNT_reg[4]_i_1_n_1\,
      CO(1) => \COUNT_reg[4]_i_1_n_2\,
      CO(0) => \COUNT_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNT_reg[4]_i_1_n_4\,
      O(2) => \COUNT_reg[4]_i_1_n_5\,
      O(1) => \COUNT_reg[4]_i_1_n_6\,
      O(0) => \COUNT_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^out\(7 downto 4)
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => clear
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => clear
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => clear
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => clear
    );
\COUNT_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \COUNT_reg[4]_i_1_n_0\,
      CO(3) => \COUNT_reg[8]_i_1_n_0\,
      CO(2) => \COUNT_reg[8]_i_1_n_1\,
      CO(1) => \COUNT_reg[8]_i_1_n_2\,
      CO(0) => \COUNT_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \COUNT_reg[8]_i_1_n_4\,
      O(2) => \COUNT_reg[8]_i_1_n_5\,
      O(1) => \COUNT_reg[8]_i_1_n_6\,
      O(0) => \COUNT_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^out\(11 downto 8)
    );
\COUNT_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => clear
    );
RAMB36E1_inst_i_343: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => REN_IN,
      O => SQU_RDEN1
    );
RAMB36E1_inst_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^first_squaring_in_chain\,
      O => B2_ADDR1
    );
\RAMB36E1_inst_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^first_squaring_in_chain\,
      O => B1_ADDR1
    );
\RAMB36E1_inst_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02100000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \^first_squaring_in_chain\,
      O => B0_ADDR1
    );
\REG[2].FF_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => RAMB36E1_inst_0,
      I2 => RAMB36E1_inst_1,
      I3 => \REG[2].FF_i_4__0_n_0\,
      I4 => \REG[2].FF_i_5__0_n_0\,
      I5 => \REG[2].FF_i_6__0_n_0\,
      O => \^first_squaring_in_chain\
    );
\REG[2].FF_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^out\(11),
      I1 => \^out\(9),
      I2 => \^out\(8),
      I3 => \^out\(12),
      I4 => \^out\(10),
      O => \REG[2].FF_i_4__0_n_0\
    );
\REG[2].FF_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      I2 => \^out\(0),
      I3 => \^out\(1),
      O => \REG[2].FF_i_5__0_n_0\
    );
\REG[2].FF_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(7),
      I2 => \^out\(4),
      I3 => \^out\(5),
      O => \REG[2].FF_i_6__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SQU_CHAIN_DONE : out STD_LOGIC;
    CNT_SQU_EN : out STD_LOGIC;
    CNT_ROUND_EN : out STD_LOGIC;
    DONE_reg : out STD_LOGIC;
    STATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    STATE10_out : out STD_LOGIC;
    SQU_ADDITIONAL_reg : out STD_LOGIC;
    \FSM_onehot_STATE_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[5]_0\ : in STD_LOGIC;
    DONE : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    CNT_SQU_EN_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[8]\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[8]_0\ : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    MUL_VECTOR_DIN1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1\ : entity is "BIKE_COUNTER_INC_STOP";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1\ is
  signal CNT_ROUND_DONE : STD_LOGIC;
  signal CNT_ROUND_OUT : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal COUNT : STD_LOGIC;
  signal \COUNT[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \^done_reg\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \^squ_chain_done\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_onehot_STATE_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_onehot_STATE_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_STATE_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \COUNT[3]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[9]_i_2\ : label is "soft_lutpair19";
begin
  DONE_reg <= \^done_reg\;
  SQU_CHAIN_DONE <= \^squ_chain_done\;
CNT_ROUND_EN_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAF888"
    )
        port map (
      I0 => \^done_reg\,
      I1 => Q(4),
      I2 => DONE,
      I3 => Q(6),
      I4 => Q(0),
      O => CNT_ROUND_EN
    );
CNT_SQU_EN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^squ_chain_done\,
      I1 => CNT_SQU_EN_reg,
      I2 => Q(3),
      I3 => Q(1),
      O => CNT_SQU_EN
    );
\COUNT[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CNT_ROUND_OUT(0),
      O => \COUNT[0]_i_1__7_n_0\
    );
\COUNT[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CNT_ROUND_OUT(0),
      I1 => CNT_ROUND_OUT(1),
      O => plusOp(1)
    );
\COUNT[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CNT_ROUND_OUT(0),
      I1 => CNT_ROUND_OUT(1),
      I2 => CNT_ROUND_OUT(2),
      O => plusOp(2)
    );
\COUNT[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAAAAA"
    )
        port map (
      I0 => \COUNT_reg[0]_0\,
      I1 => CNT_ROUND_OUT(1),
      I2 => CNT_ROUND_OUT(0),
      I3 => CNT_ROUND_OUT(2),
      I4 => CNT_ROUND_OUT(3),
      O => COUNT
    );
\COUNT[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CNT_ROUND_OUT(1),
      I1 => CNT_ROUND_OUT(0),
      I2 => CNT_ROUND_OUT(2),
      I3 => CNT_ROUND_OUT(3),
      O => plusOp(3)
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \COUNT[0]_i_1__7_n_0\,
      Q => CNT_ROUND_OUT(0),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(1),
      Q => CNT_ROUND_OUT(1),
      R => SR(0)
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(2),
      Q => CNT_ROUND_OUT(2),
      R => SR(0)
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(3),
      Q => CNT_ROUND_OUT(3),
      R => SR(0)
    );
\FSM_onehot_STATE[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAAA28"
    )
        port map (
      I0 => DONE,
      I1 => CNT_ROUND_OUT(2),
      I2 => CNT_ROUND_OUT(3),
      I3 => CNT_ROUND_OUT(1),
      I4 => CNT_ROUND_OUT(0),
      O => \^done_reg\
    );
\FSM_onehot_STATE[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => CNT_ROUND_DONE,
      I1 => \^squ_chain_done\,
      I2 => Q(1),
      I3 => DONE,
      I4 => Q(2),
      O => D(0)
    );
\FSM_onehot_STATE[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN1,
      I1 => \FSM_onehot_STATE_reg[5]\,
      I2 => \FSM_onehot_STATE_reg[5]_0\,
      I3 => \FSM_onehot_STATE_reg[8]_i_5_n_3\,
      I4 => CNT_SQU_EN_reg,
      O => SQU_ADDITIONAL_reg
    );
\FSM_onehot_STATE[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \FSM_onehot_STATE[8]_i_6_n_0\,
      I1 => CNT_SQU_EN_reg,
      I2 => \FSM_onehot_STATE_reg[8]_i_5_n_3\,
      I3 => \FSM_onehot_STATE_reg[5]_0\,
      I4 => \FSM_onehot_STATE_reg[5]\,
      I5 => MUL_VECTOR_DIN1,
      O => STATE10_out
    );
\FSM_onehot_STATE[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555595500000000"
    )
        port map (
      I0 => \out\(6),
      I1 => CNT_ROUND_OUT(1),
      I2 => CNT_ROUND_OUT(0),
      I3 => CNT_ROUND_OUT(2),
      I4 => CNT_ROUND_OUT(3),
      I5 => \FSM_onehot_STATE[8]_i_14_n_0\,
      O => \FSM_onehot_STATE[8]_i_10_n_0\
    );
\FSM_onehot_STATE[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665659500000000"
    )
        port map (
      I0 => \out\(3),
      I1 => CNT_ROUND_OUT(3),
      I2 => CNT_ROUND_OUT(2),
      I3 => CNT_ROUND_OUT(1),
      I4 => CNT_ROUND_OUT(0),
      I5 => \FSM_onehot_STATE[8]_i_15_n_0\,
      O => \FSM_onehot_STATE[8]_i_11_n_0\
    );
\FSM_onehot_STATE[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AAA6A9500000000"
    )
        port map (
      I0 => \out\(0),
      I1 => CNT_ROUND_OUT(0),
      I2 => CNT_ROUND_OUT(3),
      I3 => CNT_ROUND_OUT(2),
      I4 => CNT_ROUND_OUT(1),
      I5 => \FSM_onehot_STATE[8]_i_16_n_0\,
      O => \FSM_onehot_STATE[8]_i_12_n_0\
    );
\FSM_onehot_STATE[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111812111411111"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      I2 => CNT_ROUND_OUT(3),
      I3 => CNT_ROUND_OUT(0),
      I4 => CNT_ROUND_OUT(2),
      I5 => CNT_ROUND_OUT(1),
      O => \FSM_onehot_STATE[8]_i_13_n_0\
    );
\FSM_onehot_STATE[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1211111111114181"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(8),
      I2 => CNT_ROUND_OUT(3),
      I3 => CNT_ROUND_OUT(0),
      I4 => CNT_ROUND_OUT(2),
      I5 => CNT_ROUND_OUT(1),
      O => \FSM_onehot_STATE[8]_i_14_n_0\
    );
\FSM_onehot_STATE[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050505900A0505"
    )
        port map (
      I0 => \out\(4),
      I1 => CNT_ROUND_OUT(1),
      I2 => \out\(5),
      I3 => CNT_ROUND_OUT(0),
      I4 => CNT_ROUND_OUT(2),
      I5 => CNT_ROUND_OUT(3),
      O => \FSM_onehot_STATE[8]_i_15_n_0\
    );
\FSM_onehot_STATE[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1882182418128811"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => CNT_ROUND_OUT(3),
      I3 => CNT_ROUND_OUT(2),
      I4 => CNT_ROUND_OUT(0),
      I5 => CNT_ROUND_OUT(1),
      O => \FSM_onehot_STATE[8]_i_16_n_0\
    );
\FSM_onehot_STATE[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE00FFFFAE00"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => CNT_ROUND_DONE,
      I3 => \^squ_chain_done\,
      I4 => Q(4),
      I5 => DONE,
      O => D(1)
    );
\FSM_onehot_STATE[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => CNT_ROUND_OUT(2),
      I1 => CNT_ROUND_OUT(1),
      I2 => CNT_ROUND_OUT(0),
      I3 => CNT_ROUND_OUT(3),
      O => CNT_ROUND_DONE
    );
\FSM_onehot_STATE[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[8]\,
      I1 => \FSM_onehot_STATE_reg[8]_0\,
      I2 => \FSM_onehot_STATE_reg[5]\,
      I3 => \FSM_onehot_STATE_reg[5]_0\,
      I4 => \FSM_onehot_STATE_reg[8]_i_5_n_3\,
      I5 => CNT_SQU_EN_reg,
      O => \^squ_chain_done\
    );
\FSM_onehot_STATE[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => MUL_VECTOR_DIN1,
      I1 => \FSM_onehot_STATE_reg[5]\,
      I2 => \FSM_onehot_STATE_reg[5]_0\,
      I3 => \FSM_onehot_STATE_reg[8]_i_5_n_3\,
      I4 => CNT_SQU_EN_reg,
      I5 => \FSM_onehot_STATE[8]_i_6_n_0\,
      O => STATE(0)
    );
\FSM_onehot_STATE[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEEEEFFEEFEEEF"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]\,
      I1 => \FSM_onehot_STATE_reg[5]_0\,
      I2 => CNT_ROUND_OUT(1),
      I3 => CNT_ROUND_OUT(2),
      I4 => CNT_ROUND_OUT(3),
      I5 => CNT_ROUND_OUT(0),
      O => \FSM_onehot_STATE[8]_i_6_n_0\
    );
\FSM_onehot_STATE[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000EFFF"
    )
        port map (
      I0 => CNT_ROUND_OUT(1),
      I1 => CNT_ROUND_OUT(0),
      I2 => CNT_ROUND_OUT(2),
      I3 => CNT_ROUND_OUT(3),
      I4 => \out\(12),
      O => \FSM_onehot_STATE[8]_i_8_n_0\
    );
\FSM_onehot_STATE[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5559595500000000"
    )
        port map (
      I0 => \out\(9),
      I1 => CNT_ROUND_OUT(3),
      I2 => CNT_ROUND_OUT(2),
      I3 => CNT_ROUND_OUT(0),
      I4 => CNT_ROUND_OUT(1),
      I5 => \FSM_onehot_STATE[8]_i_13_n_0\,
      O => \FSM_onehot_STATE[8]_i_9_n_0\
    );
\FSM_onehot_STATE[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0FFE0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => \FSM_onehot_STATE[9]_i_2_n_0\,
      I3 => Q(5),
      I4 => CNT_SQU_EN_reg,
      O => D(2)
    );
\FSM_onehot_STATE[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000082"
    )
        port map (
      I0 => DONE,
      I1 => CNT_ROUND_OUT(2),
      I2 => CNT_ROUND_OUT(3),
      I3 => CNT_ROUND_OUT(1),
      I4 => CNT_ROUND_OUT(0),
      O => \FSM_onehot_STATE[9]_i_2_n_0\
    );
\FSM_onehot_STATE_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_STATE_reg[8]_i_7_n_0\,
      CO(3 downto 1) => \NLW_FSM_onehot_STATE_reg[8]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FSM_onehot_STATE_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_STATE_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \FSM_onehot_STATE[8]_i_8_n_0\
    );
\FSM_onehot_STATE_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_STATE_reg[8]_i_7_n_0\,
      CO(2) => \FSM_onehot_STATE_reg[8]_i_7_n_1\,
      CO(1) => \FSM_onehot_STATE_reg[8]_i_7_n_2\,
      CO(0) => \FSM_onehot_STATE_reg[8]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_STATE_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_STATE[8]_i_9_n_0\,
      S(2) => \FSM_onehot_STATE[8]_i_10_n_0\,
      S(1) => \FSM_onehot_STATE[8]_i_11_n_0\,
      S(0) => \FSM_onehot_STATE[8]_i_12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \COUNT_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \COUNT_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    SQU_ADDR_IN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B0_ADDR_INT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B0_ADDR1 : in STD_LOGIC;
    B1_ADDR_INT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B1_ADDR1 : in STD_LOGIC;
    B2_ADDR_INT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    B2_ADDR1 : in STD_LOGIC;
    \COUNT_reg[0]_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2\ : entity is "BIKE_COUNTER_INC_STOP";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2\ is
  signal CNT_OUTPUT_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal COUNT : STD_LOGIC;
  signal \COUNT[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \COUNT[7]_i_1__5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \COUNT[8]_i_2__4\ : label is "soft_lutpair55";
begin
  Q(0) <= \^q\(0);
\BRAM_INST/RAMB36E1_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(0),
      I1 => SQU_ADDR_IN(0),
      I2 => B0_ADDR_INT(0),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(0)
    );
\BRAM_INST/RAMB36E1_inst_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(0),
      I1 => SQU_ADDR_IN(0),
      I2 => B1_ADDR_INT(0),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(0)
    );
\BRAM_INST/RAMB36E1_inst_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(0),
      I1 => SQU_ADDR_IN(0),
      I2 => B2_ADDR_INT(0),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(0)
    );
\BRAM_INST/RAMB36E1_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(7),
      I1 => SQU_ADDR_IN(7),
      I2 => B0_ADDR_INT(7),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(7)
    );
\BRAM_INST/RAMB36E1_inst_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(7),
      I1 => SQU_ADDR_IN(7),
      I2 => B1_ADDR_INT(7),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(7)
    );
\BRAM_INST/RAMB36E1_inst_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(7),
      I1 => SQU_ADDR_IN(7),
      I2 => B2_ADDR_INT(7),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(7)
    );
\BRAM_INST/RAMB36E1_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(6),
      I1 => SQU_ADDR_IN(6),
      I2 => B0_ADDR_INT(6),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(6)
    );
\BRAM_INST/RAMB36E1_inst_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(6),
      I1 => SQU_ADDR_IN(6),
      I2 => B1_ADDR_INT(6),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(6)
    );
\BRAM_INST/RAMB36E1_inst_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(6),
      I1 => SQU_ADDR_IN(6),
      I2 => B2_ADDR_INT(6),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(6)
    );
\BRAM_INST/RAMB36E1_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(5),
      I1 => SQU_ADDR_IN(5),
      I2 => B0_ADDR_INT(5),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(5)
    );
\BRAM_INST/RAMB36E1_inst_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(5),
      I1 => SQU_ADDR_IN(5),
      I2 => B1_ADDR_INT(5),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(5)
    );
\BRAM_INST/RAMB36E1_inst_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(5),
      I1 => SQU_ADDR_IN(5),
      I2 => B2_ADDR_INT(5),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(5)
    );
\BRAM_INST/RAMB36E1_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(4),
      I1 => SQU_ADDR_IN(4),
      I2 => B0_ADDR_INT(4),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(4)
    );
\BRAM_INST/RAMB36E1_inst_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(4),
      I1 => SQU_ADDR_IN(4),
      I2 => B1_ADDR_INT(4),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(4)
    );
\BRAM_INST/RAMB36E1_inst_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(4),
      I1 => SQU_ADDR_IN(4),
      I2 => B2_ADDR_INT(4),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(4)
    );
\BRAM_INST/RAMB36E1_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(3),
      I1 => SQU_ADDR_IN(3),
      I2 => B0_ADDR_INT(3),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(3)
    );
\BRAM_INST/RAMB36E1_inst_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(3),
      I1 => SQU_ADDR_IN(3),
      I2 => B1_ADDR_INT(3),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(3)
    );
\BRAM_INST/RAMB36E1_inst_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(3),
      I1 => SQU_ADDR_IN(3),
      I2 => B2_ADDR_INT(3),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(3)
    );
\BRAM_INST/RAMB36E1_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(2),
      I1 => SQU_ADDR_IN(2),
      I2 => B0_ADDR_INT(2),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(2)
    );
\BRAM_INST/RAMB36E1_inst_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(2),
      I1 => SQU_ADDR_IN(2),
      I2 => B1_ADDR_INT(2),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(2)
    );
\BRAM_INST/RAMB36E1_inst_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(2),
      I1 => SQU_ADDR_IN(2),
      I2 => B2_ADDR_INT(2),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(2)
    );
\BRAM_INST/RAMB36E1_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(1),
      I1 => SQU_ADDR_IN(1),
      I2 => B0_ADDR_INT(1),
      I3 => B0_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => ADDRARDADDR(1)
    );
\BRAM_INST/RAMB36E1_inst_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(1),
      I1 => SQU_ADDR_IN(1),
      I2 => B1_ADDR_INT(1),
      I3 => B1_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_0\(1)
    );
\BRAM_INST/RAMB36E1_inst_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCF0"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(1),
      I1 => SQU_ADDR_IN(1),
      I2 => B2_ADDR_INT(1),
      I3 => B2_ADDR1,
      I4 => \COUNT_reg[0]_0\,
      O => \COUNT_reg[7]_1\(1)
    );
\COUNT[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(0),
      O => \plusOp__0\(0)
    );
\COUNT[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(0),
      I1 => CNT_OUTPUT_OUT(1),
      O => \plusOp__0\(1)
    );
\COUNT[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(0),
      I1 => CNT_OUTPUT_OUT(1),
      I2 => CNT_OUTPUT_OUT(2),
      O => \plusOp__0\(2)
    );
\COUNT[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(1),
      I1 => CNT_OUTPUT_OUT(0),
      I2 => CNT_OUTPUT_OUT(2),
      I3 => CNT_OUTPUT_OUT(3),
      O => \plusOp__0\(3)
    );
\COUNT[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(2),
      I1 => CNT_OUTPUT_OUT(0),
      I2 => CNT_OUTPUT_OUT(1),
      I3 => CNT_OUTPUT_OUT(3),
      I4 => CNT_OUTPUT_OUT(4),
      O => \plusOp__0\(4)
    );
\COUNT[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(3),
      I1 => CNT_OUTPUT_OUT(1),
      I2 => CNT_OUTPUT_OUT(0),
      I3 => CNT_OUTPUT_OUT(2),
      I4 => CNT_OUTPUT_OUT(4),
      I5 => CNT_OUTPUT_OUT(5),
      O => \plusOp__0\(5)
    );
\COUNT[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \COUNT[8]_i_4__3_n_0\,
      I1 => CNT_OUTPUT_OUT(6),
      O => \plusOp__0\(6)
    );
\COUNT[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \COUNT[8]_i_4__3_n_0\,
      I1 => CNT_OUTPUT_OUT(6),
      I2 => CNT_OUTPUT_OUT(7),
      O => \plusOp__0\(7)
    );
\COUNT[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \COUNT_reg[0]_0\,
      I1 => CNT_OUTPUT_OUT(7),
      I2 => \^q\(0),
      I3 => \COUNT[8]_i_3__4_n_0\,
      O => COUNT
    );
\COUNT[8]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(6),
      I1 => \COUNT[8]_i_4__3_n_0\,
      I2 => CNT_OUTPUT_OUT(7),
      I3 => \^q\(0),
      O => \plusOp__0\(8)
    );
\COUNT[8]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(4),
      I1 => CNT_OUTPUT_OUT(3),
      I2 => CNT_OUTPUT_OUT(6),
      I3 => CNT_OUTPUT_OUT(5),
      I4 => CNT_OUTPUT_OUT(2),
      I5 => CNT_OUTPUT_OUT(1),
      O => \COUNT[8]_i_3__4_n_0\
    );
\COUNT[8]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => CNT_OUTPUT_OUT(5),
      I1 => CNT_OUTPUT_OUT(3),
      I2 => CNT_OUTPUT_OUT(1),
      I3 => CNT_OUTPUT_OUT(0),
      I4 => CNT_OUTPUT_OUT(2),
      I5 => CNT_OUTPUT_OUT(4),
      O => \COUNT[8]_i_4__3_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(0),
      Q => CNT_OUTPUT_OUT(0),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(1),
      Q => CNT_OUTPUT_OUT(1),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(2),
      Q => CNT_OUTPUT_OUT(2),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(3),
      Q => CNT_OUTPUT_OUT(3),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(4),
      Q => CNT_OUTPUT_OUT(4),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(5),
      Q => CNT_OUTPUT_OUT(5),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(6),
      Q => CNT_OUTPUT_OUT(6),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(7),
      Q => CNT_OUTPUT_OUT(7),
      R => \COUNT_reg[0]_1\
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => \plusOp__0\(8),
      Q => \^q\(0),
      R => \COUNT_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5\ is
  port (
    \REG[28].FF\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]\ : out STD_LOGIC;
    \SEL_ADDR_reg[0]\ : out STD_LOGIC;
    \REG[14].FF\ : out STD_LOGIC;
    \REG[15].FF\ : out STD_LOGIC;
    \REG[30].FF\ : out STD_LOGIC;
    \REG[31].FF\ : out STD_LOGIC;
    \REG[25].FF\ : out STD_LOGIC;
    \REG[28].FF_0\ : out STD_LOGIC;
    \REG[14].FF_0\ : out STD_LOGIC;
    \REG[15].FF_0\ : out STD_LOGIC;
    \REG[30].FF_0\ : out STD_LOGIC;
    \REG[31].FF_0\ : out STD_LOGIC;
    \REG[9].FF\ : out STD_LOGIC;
    \REG[25].FF_0\ : out STD_LOGIC;
    \REG[28].FF_1\ : out STD_LOGIC;
    \REG[14].FF_1\ : out STD_LOGIC;
    \REG[15].FF_1\ : out STD_LOGIC;
    \REG[30].FF_1\ : out STD_LOGIC;
    \REG[31].FF_1\ : out STD_LOGIC;
    SQU_ADDR0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SQU_DOUT_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \COUNT_reg[7]_0\ : out STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAMB36E1_inst_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAMB36E1_inst_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    RAMB36E1_inst_2 : in STD_LOGIC;
    \RAMB36E1_inst_i_97__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAMB36E1_inst_i_95 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SEL_ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RAMB36E1_inst_i_57__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEN_OUT : in STD_LOGIC;
    \FSM_sequential_STATE_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5\ : entity is "BIKE_COUNTER_INC_STOP";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5\ is
  signal COUNT : STD_LOGIC;
  signal \COUNT[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_4_n_0\ : STD_LOGIC;
  signal \^count_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^sel_addr_reg[0]\ : STD_LOGIC;
  signal \^sel_addr_reg[1]\ : STD_LOGIC;
  signal WRITE_LAST : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[1]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \COUNT[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \COUNT[7]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \COUNT[8]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \COUNT[8]_i_3__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_176 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_177 : label is "soft_lutpair162";
begin
  \COUNT_reg[8]_0\(8 downto 0) <= \^count_reg[8]_0\(8 downto 0);
  \SEL_ADDR_reg[0]\ <= \^sel_addr_reg[0]\;
  \SEL_ADDR_reg[1]\ <= \^sel_addr_reg[1]\;
\COUNT[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_reg[8]_0\(0),
      O => plusOp(0)
    );
\COUNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_reg[8]_0\(0),
      I1 => \^count_reg[8]_0\(1),
      O => plusOp(1)
    );
\COUNT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_reg[8]_0\(0),
      I1 => \^count_reg[8]_0\(1),
      I2 => \^count_reg[8]_0\(2),
      O => plusOp(2)
    );
\COUNT[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_reg[8]_0\(1),
      I1 => \^count_reg[8]_0\(0),
      I2 => \^count_reg[8]_0\(2),
      I3 => \^count_reg[8]_0\(3),
      O => plusOp(3)
    );
\COUNT[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_reg[8]_0\(2),
      I1 => \^count_reg[8]_0\(0),
      I2 => \^count_reg[8]_0\(1),
      I3 => \^count_reg[8]_0\(3),
      I4 => \^count_reg[8]_0\(4),
      O => plusOp(4)
    );
\COUNT[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^count_reg[8]_0\(3),
      I1 => \^count_reg[8]_0\(1),
      I2 => \^count_reg[8]_0\(0),
      I3 => \^count_reg[8]_0\(2),
      I4 => \^count_reg[8]_0\(4),
      I5 => \^count_reg[8]_0\(5),
      O => plusOp(5)
    );
\COUNT[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \COUNT[8]_i_4_n_0\,
      I1 => \^count_reg[8]_0\(6),
      O => plusOp(6)
    );
\COUNT[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \COUNT[8]_i_4_n_0\,
      I1 => \^count_reg[8]_0\(6),
      I2 => \^count_reg[8]_0\(7),
      O => plusOp(7)
    );
\COUNT[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF00000000"
    )
        port map (
      I0 => \^count_reg[8]_0\(2),
      I1 => \^count_reg[8]_0\(1),
      I2 => \COUNT[8]_i_3__0_n_0\,
      I3 => \^count_reg[8]_0\(7),
      I4 => \^count_reg[8]_0\(8),
      I5 => WEN_OUT,
      O => COUNT
    );
\COUNT[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^count_reg[8]_0\(6),
      I1 => \COUNT[8]_i_4_n_0\,
      I2 => \^count_reg[8]_0\(7),
      I3 => \^count_reg[8]_0\(8),
      O => plusOp(8)
    );
\COUNT[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^count_reg[8]_0\(6),
      I1 => \^count_reg[8]_0\(5),
      I2 => \^count_reg[8]_0\(4),
      I3 => \^count_reg[8]_0\(3),
      O => \COUNT[8]_i_3__0_n_0\
    );
\COUNT[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^count_reg[8]_0\(5),
      I1 => \^count_reg[8]_0\(3),
      I2 => \^count_reg[8]_0\(1),
      I3 => \^count_reg[8]_0\(0),
      I4 => \^count_reg[8]_0\(2),
      I5 => \^count_reg[8]_0\(4),
      O => \COUNT[8]_i_4_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(0),
      Q => \^count_reg[8]_0\(0),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(1),
      Q => \^count_reg[8]_0\(1),
      R => SR(0)
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(2),
      Q => \^count_reg[8]_0\(2),
      R => SR(0)
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(3),
      Q => \^count_reg[8]_0\(3),
      R => SR(0)
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(4),
      Q => \^count_reg[8]_0\(4),
      R => SR(0)
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(5),
      Q => \^count_reg[8]_0\(5),
      R => SR(0)
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(6),
      Q => \^count_reg[8]_0\(6),
      R => SR(0)
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(7),
      Q => \^count_reg[8]_0\(7),
      R => SR(0)
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => COUNT,
      D => plusOp(8),
      Q => \^count_reg[8]_0\(8),
      R => SR(0)
    );
\FSM_sequential_STATE[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_reg[8]_0\(7),
      I1 => \^count_reg[8]_0\(8),
      O => \COUNT_reg[7]_0\
    );
\FSM_sequential_STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070F0F00"
    )
        port map (
      I0 => \^count_reg[8]_0\(7),
      I1 => \^count_reg[8]_0\(8),
      I2 => \FSM_sequential_STATE_reg[1]\(2),
      I3 => \FSM_sequential_STATE_reg[1]\(1),
      I4 => \FSM_sequential_STATE_reg[1]\(0),
      O => D(0)
    );
\FSM_sequential_STATE[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_STATE_reg[1]\(0),
      I1 => \^count_reg[8]_0\(7),
      I2 => \^count_reg[8]_0\(8),
      I3 => \FSM_sequential_STATE_reg[1]\(2),
      I4 => \FSM_sequential_STATE_reg[1]\(1),
      O => D(1)
    );
RAMB36E1_inst_i_169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RAMB36E1_inst_i_57__0\(1),
      I1 => \^sel_addr_reg[0]\,
      I2 => RAMB36E1_inst_0(4),
      I3 => \^sel_addr_reg[1]\,
      O => SQU_DOUT_OUT(1)
    );
RAMB36E1_inst_i_176: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => SEL_ADDR(1),
      I1 => SEL_ADDR(0),
      I2 => WRITE_LAST,
      O => \^sel_addr_reg[1]\
    );
RAMB36E1_inst_i_177: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => SEL_ADDR(0),
      I1 => SEL_ADDR(1),
      I2 => WRITE_LAST,
      O => \^sel_addr_reg[0]\
    );
RAMB36E1_inst_i_183: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \RAMB36E1_inst_i_57__0\(0),
      I1 => \^sel_addr_reg[0]\,
      I2 => RAMB36E1_inst_0(3),
      I3 => \^sel_addr_reg[1]\,
      O => SQU_DOUT_OUT(0)
    );
RAMB36E1_inst_i_347: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA3000"
    )
        port map (
      I0 => \^count_reg[8]_0\(8),
      I1 => SEL_ADDR(1),
      I2 => SEL_ADDR(0),
      I3 => RAMB36E1_inst_i_95(8),
      I4 => \out\(0),
      O => SQU_ADDR0(8)
    );
RAMB36E1_inst_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(7),
      I1 => \RAMB36E1_inst_i_97__0\(7),
      I2 => RAMB36E1_inst_i_95(7),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(7)
    );
RAMB36E1_inst_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(6),
      I1 => \RAMB36E1_inst_i_97__0\(6),
      I2 => RAMB36E1_inst_i_95(6),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(6)
    );
RAMB36E1_inst_i_356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(5),
      I1 => \RAMB36E1_inst_i_97__0\(5),
      I2 => RAMB36E1_inst_i_95(5),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(5)
    );
RAMB36E1_inst_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(4),
      I1 => \RAMB36E1_inst_i_97__0\(4),
      I2 => RAMB36E1_inst_i_95(4),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(4)
    );
RAMB36E1_inst_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(3),
      I1 => \RAMB36E1_inst_i_97__0\(3),
      I2 => RAMB36E1_inst_i_95(3),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(3)
    );
RAMB36E1_inst_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(2),
      I1 => \RAMB36E1_inst_i_97__0\(2),
      I2 => RAMB36E1_inst_i_95(2),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(2)
    );
RAMB36E1_inst_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(1),
      I1 => \RAMB36E1_inst_i_97__0\(1),
      I2 => RAMB36E1_inst_i_95(1),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(1)
    );
RAMB36E1_inst_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00CCF000"
    )
        port map (
      I0 => \^count_reg[8]_0\(0),
      I1 => \RAMB36E1_inst_i_97__0\(0),
      I2 => RAMB36E1_inst_i_95(0),
      I3 => SEL_ADDR(0),
      I4 => SEL_ADDR(1),
      I5 => \out\(0),
      O => SQU_ADDR0(0)
    );
RAMB36E1_inst_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^count_reg[8]_0\(7),
      I1 => \^count_reg[8]_0\(8),
      I2 => \COUNT[8]_i_3__0_n_0\,
      I3 => \^count_reg[8]_0\(0),
      I4 => \^count_reg[8]_0\(1),
      I5 => \^count_reg[8]_0\(2),
      O => WRITE_LAST
    );
\RAMB36E1_inst_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(7),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(3),
      O => \REG[31].FF_0\
    );
\RAMB36E1_inst_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(7),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(3),
      O => \REG[31].FF_1\
    );
RAMB36E1_inst_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => \^sel_addr_reg[1]\,
      I2 => Q(7),
      I3 => \^sel_addr_reg[0]\,
      I4 => Q(3),
      O => \REG[31].FF\
    );
RAMB36E1_inst_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(6),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(2),
      O => \REG[30].FF_0\
    );
\RAMB36E1_inst_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(6),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(2),
      O => \REG[30].FF_1\
    );
\RAMB36E1_inst_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => RAMB36E1_inst_0(2),
      I4 => \^sel_addr_reg[0]\,
      I5 => RAMB36E1_inst_0(7),
      O => \REG[15].FF_0\
    );
\RAMB36E1_inst_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => RAMB36E1_inst_0(2),
      I4 => \^sel_addr_reg[0]\,
      I5 => RAMB36E1_inst_0(7),
      O => \REG[15].FF_1\
    );
\RAMB36E1_inst_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => RAMB36E1_inst_0(1),
      I4 => \^sel_addr_reg[0]\,
      I5 => RAMB36E1_inst_0(6),
      O => \REG[14].FF_0\
    );
\RAMB36E1_inst_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => RAMB36E1_inst_0(1),
      I4 => \^sel_addr_reg[0]\,
      I5 => RAMB36E1_inst_0(6),
      O => \REG[14].FF_1\
    );
RAMB36E1_inst_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(5),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(1),
      O => \REG[28].FF_0\
    );
\RAMB36E1_inst_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(5),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(1),
      O => \REG[28].FF_1\
    );
RAMB36E1_inst_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => \^sel_addr_reg[1]\,
      I2 => Q(6),
      I3 => \^sel_addr_reg[0]\,
      I4 => Q(2),
      O => \REG[30].FF\
    );
RAMB36E1_inst_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => \^sel_addr_reg[1]\,
      I2 => RAMB36E1_inst_0(2),
      I3 => \^sel_addr_reg[0]\,
      I4 => RAMB36E1_inst_0(7),
      O => \REG[15].FF\
    );
RAMB36E1_inst_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(4),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(0),
      O => \REG[25].FF\
    );
\RAMB36E1_inst_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => Q(4),
      I4 => \^sel_addr_reg[0]\,
      I5 => Q(0),
      O => \REG[25].FF_0\
    );
\RAMB36E1_inst_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100010001000"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => p_1_in,
      I2 => \^sel_addr_reg[1]\,
      I3 => RAMB36E1_inst_0(0),
      I4 => \^sel_addr_reg[0]\,
      I5 => RAMB36E1_inst_0(5),
      O => \REG[9].FF\
    );
RAMB36E1_inst_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => \^sel_addr_reg[1]\,
      I2 => RAMB36E1_inst_0(1),
      I3 => \^sel_addr_reg[0]\,
      I4 => RAMB36E1_inst_0(6),
      O => \REG[14].FF\
    );
RAMB36E1_inst_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => \^sel_addr_reg[1]\,
      I2 => Q(5),
      I3 => \^sel_addr_reg[0]\,
      I4 => Q(1),
      O => \REG[28].FF\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    \COUNT_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_STATE_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_STATE_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3\ : entity is "BIKE_COUNTER_INC_STOP";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3\ is
  signal CNT_OUT_INIT : STD_LOGIC;
  signal \COUNT[0]_i_1_n_0\ : STD_LOGIC;
begin
\COUNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => CNT_OUT_INIT,
      I1 => \COUNT_reg[0]_0\,
      I2 => \COUNT_reg[0]_1\,
      O => \COUNT[0]_i_1_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \COUNT[0]_i_1_n_0\,
      Q => CNT_OUT_INIT,
      R => '0'
    );
\FSM_sequential_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CA00F000CA"
    )
        port map (
      I0 => \FSM_sequential_STATE_reg[0]\,
      I1 => CNT_OUT_INIT,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \FSM_sequential_STATE_reg[0]_0\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \COUNT_reg[0]_0\ : out STD_LOGIC;
    \COUNT_reg[2]_0\ : out STD_LOGIC;
    \COUNT_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RESET : in STD_LOGIC;
    ENABLE : in STD_LOGIC;
    \COUNT_reg[2]_1\ : in STD_LOGIC;
    \COUNT_reg[2]_2\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4\ : entity is "BIKE_COUNTER_INC_STOP";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4\ is
  signal \COUNT[0]_i_1_n_0\ : STD_LOGIC;
  signal \COUNT[1]_i_1_n_0\ : STD_LOGIC;
  signal \COUNT[2]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal \^count_reg[2]_0\ : STD_LOGIC;
  signal \FSM_sequential_STATE[0]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1\ : label is "soft_lutpair0";
begin
  \COUNT_reg[0]_0\ <= \^count_reg[0]_0\;
  \COUNT_reg[1]_0\ <= \^count_reg[1]_0\;
  \COUNT_reg[2]_0\ <= \^count_reg[2]_0\;
\COUNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^count_reg[0]_0\,
      I1 => \COUNT_reg[2]_1\,
      I2 => \COUNT_reg[2]_2\,
      O => \COUNT[0]_i_1_n_0\
    );
\COUNT[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^count_reg[1]_0\,
      I1 => \COUNT_reg[2]_1\,
      I2 => \^count_reg[0]_0\,
      I3 => \COUNT_reg[2]_2\,
      O => \COUNT[1]_i_1_n_0\
    );
\COUNT[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \^count_reg[2]_0\,
      I1 => \COUNT_reg[2]_1\,
      I2 => \^count_reg[1]_0\,
      I3 => \^count_reg[0]_0\,
      I4 => \COUNT_reg[2]_2\,
      O => \COUNT[2]_i_1_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \COUNT[0]_i_1_n_0\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \COUNT[1]_i_1_n_0\,
      Q => \^count_reg[1]_0\,
      R => '0'
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \COUNT[2]_i_1_n_0\,
      Q => \^count_reg[2]_0\,
      R => '0'
    );
\FSM_sequential_STATE[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => Q(1),
      I1 => RESET,
      I2 => Q(0),
      I3 => \FSM_sequential_STATE[0]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_STATE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFAFFFF3AFA"
    )
        port map (
      I0 => ENABLE,
      I1 => \^count_reg[0]_0\,
      I2 => Q(0),
      I3 => \^count_reg[2]_0\,
      I4 => Q(1),
      I5 => \^count_reg[1]_0\,
      O => \FSM_sequential_STATE[0]_i_2_n_0\
    );
\FSM_sequential_STATE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44744444CCCCCCCC"
    )
        port map (
      I0 => RESET,
      I1 => Q(1),
      I2 => \^count_reg[2]_0\,
      I3 => \^count_reg[1]_0\,
      I4 => \^count_reg[0]_0\,
      I5 => Q(0),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0\ is
  port (
    \COUNT_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[7]_0\ : out STD_LOGIC;
    \COUNT_reg[6]_0\ : out STD_LOGIC;
    \COUNT_reg[5]_0\ : out STD_LOGIC;
    \COUNT_reg[4]_0\ : out STD_LOGIC;
    \COUNT_reg[3]_0\ : out STD_LOGIC;
    \COUNT_reg[2]_0\ : out STD_LOGIC;
    \COUNT_reg[1]_0\ : out STD_LOGIC;
    \COUNT_reg[0]_0\ : out STD_LOGIC;
    \RAMB36E1_inst_i_46__0\ : in STD_LOGIC;
    MUL_MATRIX_ADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \RAMB36E1_inst_i_46__0_0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_46__0_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0\ : entity is "BIKE_COUNTER_INC";
end \design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0\;

architecture STRUCTURE of \design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0\ is
  signal \COUNT[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \COUNT[8]_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[1]_i_1__4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \COUNT[2]_i_1__3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \COUNT[3]_i_1__4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \COUNT[4]_i_1__4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \COUNT[7]_i_1__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \COUNT[8]_i_2__3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \COUNT[8]_i_4__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \COUNT[8]_i_5\ : label is "soft_lutpair43";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\COUNT[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\COUNT[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\COUNT[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__1\(2)
    );
\COUNT[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__1\(3)
    );
\COUNT[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\COUNT[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__1\(5)
    );
\COUNT[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \COUNT[8]_i_5_n_0\,
      I2 => \^q\(5),
      O => \plusOp__1\(6)
    );
\COUNT[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \COUNT[8]_i_5_n_0\,
      I3 => \^q\(6),
      O => \plusOp__1\(7)
    );
\COUNT[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \COUNT_reg[0]_1\,
      I1 => \COUNT[8]_i_3__2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \COUNT[8]_i_4__1_n_0\,
      O => \COUNT[8]_i_1__3_n_0\
    );
\COUNT[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \COUNT[8]_i_5_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \plusOp__1\(8)
    );
\COUNT[8]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => E(0),
      I1 => \^q\(8),
      I2 => \^q\(7),
      O => \COUNT[8]_i_3__2_n_0\
    );
\COUNT[8]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \COUNT[8]_i_4__1_n_0\
    );
\COUNT[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \COUNT[8]_i_5_n_0\
    );
\COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => \^q\(6),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => \^q\(7),
      R => \COUNT[8]_i_1__3_n_0\
    );
\COUNT_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => \plusOp__1\(8),
      Q => \^q\(8),
      R => \COUNT[8]_i_1__3_n_0\
    );
RAMB36E1_inst_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(7),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(7),
      O => \COUNT_reg[7]_0\
    );
RAMB36E1_inst_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(6),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(6),
      O => \COUNT_reg[6]_0\
    );
RAMB36E1_inst_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(5),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(5),
      O => \COUNT_reg[5]_0\
    );
RAMB36E1_inst_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(4),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(4),
      O => \COUNT_reg[4]_0\
    );
RAMB36E1_inst_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(3),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(3),
      O => \COUNT_reg[3]_0\
    );
RAMB36E1_inst_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(2),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(2),
      O => \COUNT_reg[2]_0\
    );
RAMB36E1_inst_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(1),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(1),
      O => \COUNT_reg[1]_0\
    );
RAMB36E1_inst_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(0),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(0),
      O => \COUNT_reg[0]_0\
    );
RAMB36E1_inst_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \RAMB36E1_inst_i_46__0\,
      I2 => MUL_MATRIX_ADDR(8),
      I3 => \RAMB36E1_inst_i_46__0_0\,
      I4 => \RAMB36E1_inst_i_46__0_1\(8),
      O => \COUNT_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM is
  port (
    SEL_BRAM : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DONE_INT_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DONE_INT_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RAMB36E1_inst : out STD_LOGIC_VECTOR ( 0 to 0 );
    MUL_MATRIX_DIN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DONE_INT_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DONE_INT_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_STATE_reg[7]_0\ : out STD_LOGIC;
    \FSM_onehot_STATE_reg[4]_0\ : out STD_LOGIC;
    B0_ADDR_INT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    B1_ADDR_INT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_STATE_reg[5]_0\ : out STD_LOGIC;
    \FSM_onehot_STATE_reg[5]_1\ : out STD_LOGIC;
    B2_ADDR_INT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_STATE_reg[5]_rep_0\ : out STD_LOGIC;
    \FSM_onehot_STATE_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \COUNT_reg[0]_0\ : out STD_LOGIC;
    \COUNT_reg[0]_1\ : out STD_LOGIC;
    \COUNT_reg[0]_2\ : out STD_LOGIC;
    \COUNT_reg[0]_3\ : out STD_LOGIC;
    \COUNT_reg[0]_4\ : out STD_LOGIC;
    \COUNT_reg[0]_5\ : out STD_LOGIC;
    \COUNT_reg[0]_6\ : out STD_LOGIC;
    \COUNT_reg[0]_7\ : out STD_LOGIC;
    \COUNT_reg[0]_8\ : out STD_LOGIC;
    \COUNT_reg[0]_9\ : out STD_LOGIC;
    \COUNT_reg[0]_10\ : out STD_LOGIC;
    \COUNT_reg[0]_11\ : out STD_LOGIC;
    \COUNT_reg[0]_12\ : out STD_LOGIC;
    \COUNT_reg[0]_13\ : out STD_LOGIC;
    \COUNT_reg[0]_14\ : out STD_LOGIC;
    \COUNT_reg[0]_15\ : out STD_LOGIC;
    \COUNT_reg[0]_16\ : out STD_LOGIC;
    \COUNT_reg[0]_17\ : out STD_LOGIC;
    \COUNT_reg[0]_18\ : out STD_LOGIC;
    \COUNT_reg[0]_19\ : out STD_LOGIC;
    \COUNT_reg[0]_20\ : out STD_LOGIC;
    \COUNT_reg[0]_21\ : out STD_LOGIC;
    \COUNT_reg[0]_22\ : out STD_LOGIC;
    \COUNT_reg[0]_23\ : out STD_LOGIC;
    \COUNT_reg[0]_24\ : out STD_LOGIC;
    \COUNT_reg[0]_25\ : out STD_LOGIC;
    \COUNT_reg[0]_26\ : out STD_LOGIC;
    \COUNT_reg[0]_27\ : out STD_LOGIC;
    \COUNT_reg[0]_28\ : out STD_LOGIC;
    \COUNT_reg[0]_29\ : out STD_LOGIC;
    \COUNT_reg[0]_30\ : out STD_LOGIC;
    MUL_VECTOR_DIN1 : out STD_LOGIC;
    \REG[1].FF\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \REG[1].FF_0\ : out STD_LOGIC;
    \REG[1].FF_1\ : out STD_LOGIC;
    \REG[1].FF_2\ : out STD_LOGIC;
    \REG[1].FF_3\ : out STD_LOGIC;
    \REG[1].FF_4\ : out STD_LOGIC;
    \REG[1].FF_5\ : out STD_LOGIC;
    \REG[1].FF_6\ : out STD_LOGIC;
    \REG[1].FF_7\ : out STD_LOGIC;
    \REG[1].FF_8\ : out STD_LOGIC;
    \REG[1].FF_9\ : out STD_LOGIC;
    \REG[1].FF_10\ : out STD_LOGIC;
    \REG[1].FF_11\ : out STD_LOGIC;
    \REG[1].FF_12\ : out STD_LOGIC;
    RAMB36E1_inst_0 : out STD_LOGIC;
    RDEN_BRAM : out STD_LOGIC;
    RDEN_BRAM_0 : out STD_LOGIC;
    RDEN_BRAM_1 : out STD_LOGIC;
    SQU_ADDR1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MUL_MATRIX_ADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \RAMB36E1_inst_i_46__1_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RAMB36E1_inst_2 : in STD_LOGIC;
    RAMB36E1_inst_3 : in STD_LOGIC;
    RAMB36E1_inst_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst_5 : in STD_LOGIC;
    RAMB36E1_inst_6 : in STD_LOGIC;
    RAMB36E1_inst_7 : in STD_LOGIC;
    RAMB36E1_inst_8 : in STD_LOGIC;
    RAMB36E1_inst_9 : in STD_LOGIC;
    RAMB36E1_inst_10 : in STD_LOGIC;
    RAMB36E1_inst_11 : in STD_LOGIC;
    RAMB36E1_inst_12 : in STD_LOGIC;
    RAMB36E1_inst_13 : in STD_LOGIC;
    RAMB36E1_inst_14 : in STD_LOGIC;
    RAMB36E1_inst_15 : in STD_LOGIC;
    RAMB36E1_inst_16 : in STD_LOGIC;
    RAMB36E1_inst_17 : in STD_LOGIC;
    RAMB36E1_inst_18 : in STD_LOGIC;
    RAMB36E1_inst_19 : in STD_LOGIC;
    RAMB36E1_inst_20 : in STD_LOGIC;
    RAMB36E1_inst_21 : in STD_LOGIC;
    RAMB36E1_inst_22 : in STD_LOGIC;
    RAMB36E1_inst_23 : in STD_LOGIC;
    \RAMB36E1_inst_i_59__1_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    RAMB36E1_inst_24 : in STD_LOGIC;
    RAMB36E1_inst_25 : in STD_LOGIC;
    RAMB36E1_inst_26 : in STD_LOGIC;
    RAMB36E1_inst_27 : in STD_LOGIC;
    RAMB36E1_inst_28 : in STD_LOGIC;
    RAMB36E1_inst_29 : in STD_LOGIC;
    RAMB36E1_inst_30 : in STD_LOGIC;
    RAMB36E1_inst_31 : in STD_LOGIC;
    RAMB36E1_inst_32 : in STD_LOGIC;
    WEN_OUT : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MUL_RESULT_WREN : in STD_LOGIC;
    MUL_MATRIX_WREN : in STD_LOGIC;
    \RAMB36E1_inst_i_44__1_0\ : in STD_LOGIC;
    REN_IN : in STD_LOGIC;
    MUL_RESULT_RDEN : in STD_LOGIC;
    MUL_VECTOR_RDEN : in STD_LOGIC;
    SQU_RDEN1 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUT_SAMP : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RAMB36E1_inst_33 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RAMB36E1_inst_i_46__1_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SQU_ADDR0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst_34 : in STD_LOGIC;
    RAMB36E1_inst_35 : in STD_LOGIC;
    RAMB36E1_inst_36 : in STD_LOGIC;
    SQU_ADDR_IN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDR_OUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RAMB36E1_inst_37 : in STD_LOGIC;
    RAMB36E1_inst_38 : in STD_LOGIC;
    RAMB36E1_inst_39 : in STD_LOGIC;
    RAMB36E1_inst_40 : in STD_LOGIC;
    RAMB36E1_inst_41 : in STD_LOGIC;
    RAMB36E1_inst_42 : in STD_LOGIC;
    RAMB36E1_inst_43 : in STD_LOGIC;
    SQU_DOUT_OUT : in STD_LOGIC_VECTOR ( 23 downto 0 );
    RAMB36E1_inst_44 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \WRITE_LAST__0\ : in STD_LOGIC;
    \REG[30].FF\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[30].FF_0\ : in STD_LOGIC;
    \REG[30].FF_1\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[30].FF_2\ : in STD_LOGIC;
    STATE10_out : in STD_LOGIC;
    DONE : in STD_LOGIC;
    \FSM_onehot_STATE_reg[0]_0\ : in STD_LOGIC;
    STATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REG[7].FF\ : in STD_LOGIC;
    \REG[9].FF\ : in STD_LOGIC;
    \REG[14].FF\ : in STD_LOGIC;
    \REG[15].FF\ : in STD_LOGIC;
    \REG[16].FF\ : in STD_LOGIC;
    \REG[17].FF\ : in STD_LOGIC;
    \REG[18].FF\ : in STD_LOGIC;
    \REG[19].FF\ : in STD_LOGIC;
    \REG[20].FF\ : in STD_LOGIC;
    \REG[21].FF\ : in STD_LOGIC;
    \REG[22].FF\ : in STD_LOGIC;
    \REG[23].FF\ : in STD_LOGIC;
    \REG[24].FF\ : in STD_LOGIC;
    FIRST_SQUARING_IN_CHAIN : in STD_LOGIC;
    \FSM_onehot_STATE_reg[5]_rep_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \RAMB36E1_inst_i_45__1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM : entity is "BIKE_INVERSION_FSM_BRAM";
end design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM is
  signal B_REN_INT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal B_WEN_0 : STD_LOGIC;
  signal B_WEN_1 : STD_LOGIC;
  signal B_WEN_2 : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[8]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[5]_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[5]_1\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[5]_rep_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[7]_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal \^mul_matrix_din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MUL_MATRIX_DOUT : STD_LOGIC_VECTOR ( 30 to 30 );
  signal MUL_RESULT_DIN : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal MUL_RESULT_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MUL_VECTOR_DIN : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal MUL_VECTOR_DIN_BRAM : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ramb36e1_inst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RAMB36E1_inst_i_100__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_100__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_100_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_101__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_101__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_102__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_102__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_102_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_103__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_103__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_104__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_104__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_104_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_105__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_106__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_106__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_106_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_107__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_108__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_108__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_108_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_109__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_110__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_110__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_110_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_111__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_112__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_112__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_112_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_113__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_113__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_114__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_114_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_115__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_116_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_117_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_119__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_120_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_121__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_122_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_124_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_126_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_128_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_130_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_132_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_142_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_143_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_144_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_145_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_146_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_147_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_148_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_149_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_150_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_151_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_152_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_153_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_154_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_155_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_156_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_157_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_158_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_159_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_160_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_161_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_162_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_163_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_164_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_165_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_166_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_167_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_168_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_171_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_172_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_173_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_174_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_175_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_178_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_179_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_180_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_181_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_182_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_185_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_186_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_187_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_188_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_189_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_190_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_191_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_192_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_193_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_194_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_196_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_197_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_199_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_200_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_201_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_202_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_203_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_204_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_206_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_207_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_208_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_209_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_210_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_211_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_212_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_213_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_214_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_215_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_216_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_217_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_218_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_219_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_220_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_221_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_222_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_223_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_225_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_226_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_227_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_228_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_229_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_230_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_231_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_234_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_235_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_236_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_237_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_238_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_239_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_240_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_242_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_243_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_244_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_246_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_247_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_249_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_250_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_251_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_252_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_253_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_254_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_255_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_257_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_258_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_259_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_260_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_261_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_263_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_264_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_265_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_266_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_267_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_269_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_270_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_271_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_272_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_273_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_274_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_276_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_277_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_278_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_279_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_280_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_282_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_283_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_284_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_285_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_287_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_288_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_289_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_290_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_292_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_293_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_294_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_295_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_297_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_298_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_299_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_300_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_302_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_303_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_304_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_306_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_307_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_308_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_309_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_311_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_312_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_313_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_314_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_315_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_316_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_318_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_319_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_320_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_322_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_323_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_324_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_329_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_330_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_331_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_333_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_334_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_335_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_337_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_340_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_372_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_373_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_374_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_375_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_376_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_377_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_378_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_379_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_380_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_381_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_382_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_383_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_384_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_385_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_386_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_387_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_388_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_389_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_390_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_391_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_392_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_393_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_394_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_395_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_396_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_397_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_398_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_399_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_400_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_401_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_402_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_403_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_404_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_405_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_407_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_408_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_409_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_410_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_411_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_412_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_413_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_414_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_415_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_416_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_417_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_418_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_419_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_420_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_421_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_422_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_423_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_424_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_425_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_426_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_427_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_428_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_429_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_430_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_431_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_432_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_433_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_434_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_435_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_436_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_437_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_438_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_439_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_440_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_441_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_442_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_443_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_444_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_445_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_446_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_447_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_448_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_449_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_450_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_451_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_452_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_453_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_454_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_455_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_456_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_457_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_458_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_459_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_460_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_461_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_462_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_463_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_464_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_465_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_466_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_467_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_468_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_469_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_470_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_471_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_472_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_473_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_474_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_475_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_476_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_477_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_478_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_479_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_480_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_481_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_482_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_483_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_484_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_485_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_486_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_487_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_488_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_489_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_490_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_491_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_492_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_493_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_494_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_495_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_496_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_497_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_498_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_499_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_500_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_501_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_502_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_503_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_504_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_505_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_506_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_507_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_508_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_509_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_510_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_511_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_512_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_513_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_514_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_515_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_516_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_517_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_518_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_519_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_520_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_521_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_522_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_523_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_524_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_525_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_526_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_527_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_528_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_529_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_530_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_531_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_532_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_533_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_534_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_535_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_536_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_537_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_538_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_539_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_540_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_541_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_542_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_543_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_544_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_545_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_546_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_547_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_548_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_549_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_550_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_551_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_552_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_553_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_554_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_555_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_556_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_557_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_558_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_559_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_560_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_561_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_562_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_563_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_564_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_565_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_566_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_567_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_568_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_569_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_56__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_56__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_56_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_570_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_571_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_572_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_573_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_574_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_575_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_576_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_577_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_578_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_579_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_57__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_57_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_580_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_581_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_582_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_583_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_584_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_585_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_587_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_588_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_589_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_58_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_590_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_591_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_592_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_593_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_594_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_59__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_59_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_60__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_60__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_62_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_63__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_63_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_64_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_66__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_66__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_67__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_67_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_68__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_68_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_69__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_69__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_70__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_70_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_72__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_72_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_73__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_73__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_73_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_74__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_74_n_0 : STD_LOGIC;
  signal RAMB36E1_inst_i_75_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_76__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_76__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_77__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_77_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_78__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_78_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_79__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_79__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_80__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_80_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_81__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_81__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_81_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_82__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_82__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_82_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_83__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_83__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_83_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_84__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_84__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_84_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_85__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_85__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_85_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_86__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_86_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_87__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_87__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_87_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_88__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_89__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_90_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_91__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_91__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_91__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_92__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_92__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_92__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_93__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_93__1_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_93_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_94__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_94__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_94__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_95__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_95__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_95_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_96__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_96__2_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_96_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_97__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_97_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_98__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_98__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_99__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_99__1_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_16_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_17_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_19_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_20_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_21_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_22_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_23_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_27_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_28_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_2__0_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_30_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_32_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_39_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_40_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_41_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_46_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_47_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_48_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_49_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_4__1_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_50_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_51_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_52_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_53_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_54_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_55_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_56_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_57_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_58_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_59_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_5__0_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_60_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_61_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_62_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_63_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[0].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[10].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[11].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[12].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[13].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[14].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[15].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[16].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[17].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[18].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[19].FF_i_8_n_0\ : STD_LOGIC;
  signal \^reg[1].ff_0\ : STD_LOGIC;
  signal \^reg[1].ff_1\ : STD_LOGIC;
  signal \^reg[1].ff_10\ : STD_LOGIC;
  signal \^reg[1].ff_11\ : STD_LOGIC;
  signal \^reg[1].ff_12\ : STD_LOGIC;
  signal \^reg[1].ff_2\ : STD_LOGIC;
  signal \^reg[1].ff_3\ : STD_LOGIC;
  signal \^reg[1].ff_4\ : STD_LOGIC;
  signal \^reg[1].ff_5\ : STD_LOGIC;
  signal \^reg[1].ff_6\ : STD_LOGIC;
  signal \^reg[1].ff_7\ : STD_LOGIC;
  signal \^reg[1].ff_8\ : STD_LOGIC;
  signal \^reg[1].ff_9\ : STD_LOGIC;
  signal \REG[1].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_16_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_17_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_18_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_20_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_22_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_26_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_27_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_30_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_31_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_32_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_33_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_34_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_35_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_36_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_37_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_38_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_39_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[1].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[20].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[21].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[22].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[23].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[24].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[25].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[26].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[27].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[28].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[29].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[29].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[29].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[29].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_16_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_18_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_20_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_24_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_25_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_28_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_29_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_2__0_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_30_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_31_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_32_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_33_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_34_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_35_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_36_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_37_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_7__0_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_8__0_n_0\ : STD_LOGIC;
  signal \REG[2].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[30].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[30].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[31].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[31].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_17_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_18_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_19_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_21_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_23_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_24_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_25_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_26_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[3].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_16_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_18_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_19_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_20_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[4].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_17_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_18_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_19_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[5].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_15_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_16_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_17_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_18_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_19_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[6].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[7].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_14_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_16_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_17_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_19_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_8_n_0\ : STD_LOGIC;
  signal \REG[8].FF_i_9_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_10_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_11_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_12_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_13_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_2__1_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_2_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_3__0_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_3__1_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_3_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_4__0_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_4_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_5_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_6_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_7_n_0\ : STD_LOGIC;
  signal \REG[9].FF_i_8_n_0\ : STD_LOGIC;
  signal \^sel_bram\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_1_in\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_onehot_STATE_reg[5]\ : label is "FSM_onehot_STATE_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]_rep\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute ORIG_CELL_NAME of \FSM_onehot_STATE_reg[5]_rep\ : label is "FSM_onehot_STATE_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[6]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "s_mvr:000010000,s_vmr:100000000,s_squ_2:001000000,s_squ_1:000001000,s_squ_0:000000001,s_rmv:000000010,s_rvm:000100000,s_vrm:010000000,s_mrv:000000100";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_113__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_118 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_119 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_170 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_311 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_313 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_314 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_372 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_373 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_374 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_375 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_376 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_377 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_378 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_382 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_383 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_384 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_385 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_387 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_390 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_391 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_392 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_394 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_395 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_396 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_397 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_399 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_400 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_401 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_402 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_403 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_407 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_408 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_409 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_410 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_411 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_412 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_413 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_414 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_415 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_416 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_417 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_418 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_419 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_420 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_425 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_426 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_427 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_428 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_429 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_430 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_431 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_432 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_433 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_434 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_435 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_436 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_437 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_442 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_444 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_445 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_446 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_447 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_449 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_451 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_455 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_456 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_457 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_458 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_459 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_460 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_462 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_463 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_464 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_465 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_466 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_467 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_471 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_473 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_477 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_478 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_479 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_480 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_481 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_482 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_483 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_484 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_488 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_492 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_493 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_494 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_495 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_496 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_497 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_500 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_501 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_502 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_503 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_504 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_506 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_507 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_508 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_512 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_513 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_514 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_515 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_516 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_518 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_520 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_521 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_523 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_526 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_528 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_530 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_531 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_532 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_535 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_536 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_540 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_541 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_545 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_546 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_548 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_552 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_553 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_554 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_562 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_566 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_569 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_570 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_571 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_577 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_581 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \REG[0].FF_i_11\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \REG[0].FF_i_13\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \REG[0].FF_i_22\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \REG[0].FF_i_24\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \REG[0].FF_i_28\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \REG[0].FF_i_30\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \REG[0].FF_i_37\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \REG[0].FF_i_40\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \REG[0].FF_i_41\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \REG[10].FF_i_10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \REG[10].FF_i_11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \REG[11].FF_i_10\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \REG[12].FF_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \REG[12].FF_i_11\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \REG[12].FF_i_14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \REG[13].FF_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \REG[14].FF_i_6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \REG[15].FF_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \REG[16].FF_i_10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \REG[16].FF_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \REG[16].FF_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \REG[16].FF_i_9\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \REG[17].FF_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \REG[17].FF_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \REG[17].FF_i_7\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \REG[18].FF_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \REG[18].FF_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \REG[18].FF_i_6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \REG[19].FF_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \REG[19].FF_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \REG[19].FF_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \REG[1].FF_i_17\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \REG[1].FF_i_18\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \REG[20].FF_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \REG[20].FF_i_8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \REG[21].FF_i_12\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \REG[21].FF_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \REG[21].FF_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \REG[22].FF_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \REG[23].FF_i_9\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \REG[26].FF_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \REG[26].FF_i_5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \REG[29].FF_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \REG[30].FF_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \REG[3].FF_i_14\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \REG[3].FF_i_15\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \REG[4].FF_i_14\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \REG[8].FF_i_10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \REG[8].FF_i_11\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \REG[8].FF_i_12\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \REG[8].FF_i_14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \REG[8].FF_i_15\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \REG[8].FF_i_18\ : label is "soft_lutpair146";
begin
  \FSM_onehot_STATE_reg[4]_0\ <= \^fsm_onehot_state_reg[4]_0\;
  \FSM_onehot_STATE_reg[5]_0\ <= \^fsm_onehot_state_reg[5]_0\;
  \FSM_onehot_STATE_reg[5]_1\ <= \^fsm_onehot_state_reg[5]_1\;
  \FSM_onehot_STATE_reg[5]_rep_0\ <= \^fsm_onehot_state_reg[5]_rep_0\;
  \FSM_onehot_STATE_reg[7]_0\ <= \^fsm_onehot_state_reg[7]_0\;
  MUL_MATRIX_DIN(31 downto 0) <= \^mul_matrix_din\(31 downto 0);
  RAMB36E1_inst(0) <= \^ramb36e1_inst\(0);
  \REG[1].FF_0\ <= \^reg[1].ff_0\;
  \REG[1].FF_1\ <= \^reg[1].ff_1\;
  \REG[1].FF_10\ <= \^reg[1].ff_10\;
  \REG[1].FF_11\ <= \^reg[1].ff_11\;
  \REG[1].FF_12\ <= \^reg[1].ff_12\;
  \REG[1].FF_2\ <= \^reg[1].ff_2\;
  \REG[1].FF_3\ <= \^reg[1].ff_3\;
  \REG[1].FF_4\ <= \^reg[1].ff_4\;
  \REG[1].FF_5\ <= \^reg[1].ff_5\;
  \REG[1].FF_6\ <= \^reg[1].ff_6\;
  \REG[1].FF_7\ <= \^reg[1].ff_7\;
  \REG[1].FF_8\ <= \^reg[1].ff_8\;
  \REG[1].FF_9\ <= \^reg[1].ff_9\;
  SEL_BRAM(3 downto 0) <= \^sel_bram\(3 downto 0);
  p_1_in <= \^p_1_in\;
\FSM_onehot_STATE[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => \FSM_onehot_STATE_reg[0]_0\,
      I3 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I4 => DONE,
      O => \FSM_onehot_STATE[0]_i_1_n_0\
    );
\FSM_onehot_STATE[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE10_out,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => DONE,
      I3 => \FSM_onehot_STATE_reg_n_0_[1]\,
      O => \FSM_onehot_STATE[1]_i_1_n_0\
    );
\FSM_onehot_STATE[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => DONE,
      I3 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_STATE[2]_i_1_n_0\
    );
\FSM_onehot_STATE[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[0]_0\,
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I3 => DONE,
      I4 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \FSM_onehot_STATE[3]_i_1_n_0\
    );
\FSM_onehot_STATE[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE10_out,
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => DONE,
      I3 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \FSM_onehot_STATE[4]_i_1_n_0\
    );
\FSM_onehot_STATE[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => DONE,
      I3 => \^sel_bram\(3),
      O => \FSM_onehot_STATE[5]_i_1_n_0\
    );
\FSM_onehot_STATE[5]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => DONE,
      I3 => \^sel_bram\(3),
      O => \FSM_onehot_STATE[5]_rep_i_1_n_0\
    );
\FSM_onehot_STATE[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => \^sel_bram\(3),
      I1 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I2 => DONE,
      I3 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I4 => \FSM_onehot_STATE_reg[0]_0\,
      O => \FSM_onehot_STATE[6]_i_1_n_0\
    );
\FSM_onehot_STATE[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE10_out,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => DONE,
      I3 => \FSM_onehot_STATE_reg_n_0_[7]\,
      O => \FSM_onehot_STATE[7]_i_1_n_0\
    );
\FSM_onehot_STATE[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE[8]_i_3_n_0\,
      I2 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I4 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I5 => \^sel_bram\(3),
      O => \FSM_onehot_STATE[8]_i_1_n_0\
    );
\FSM_onehot_STATE[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => STATE(0),
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => DONE,
      I3 => \FSM_onehot_STATE_reg_n_0_[8]\,
      O => \FSM_onehot_STATE[8]_i_2_n_0\
    );
\FSM_onehot_STATE[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[2]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[1]\,
      O => \FSM_onehot_STATE[8]_i_3_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[0]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      S => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[1]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[1]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[2]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[2]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[3]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[4]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[4]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[5]_i_1_n_0\,
      Q => \^sel_bram\(3),
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[5]_rep_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[6]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[6]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[7]_i_1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[7]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \FSM_onehot_STATE[8]_i_1_n_0\,
      D => \FSM_onehot_STATE[8]_i_2_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => \FSM_onehot_STATE_reg[5]_rep_1\
    );
\LAST_STATE_SEL_BREM[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \^sel_bram\(0)
    );
\LAST_STATE_SEL_BREM[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \^sel_bram\(1)
    );
\LAST_STATE_SEL_BREM[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \^sel_bram\(2)
    );
RAMB36E1_inst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAFE"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => B_WEN_0,
      I2 => B_REN_INT(0),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => REN_IN,
      O => RDEN_BRAM
    );
RAMB36E1_inst_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(7),
      I3 => ADDR_OUT(7),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_100_n_0
    );
\RAMB36E1_inst_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => RAMB36E1_inst_i_265_n_0,
      I1 => RAMB36E1_inst_i_266_n_0,
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(15),
      I4 => RAMB36E1_inst_i_267_n_0,
      O => \RAMB36E1_inst_i_100__0_n_0\
    );
\RAMB36E1_inst_i_100__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(6),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(6),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(6),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_100__1_n_0\
    );
\RAMB36E1_inst_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(5),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(5),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(5),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_101__0_n_0\
    );
\RAMB36E1_inst_i_101__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(14),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(14),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(17),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_101__1_n_0\
    );
RAMB36E1_inst_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(6),
      I3 => ADDR_OUT(6),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_102_n_0
    );
\RAMB36E1_inst_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(5),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(5),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(5),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_102__0_n_0\
    );
\RAMB36E1_inst_i_102__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(16),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_269_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_270_n_0,
      O => \RAMB36E1_inst_i_102__1_n_0\
    );
\RAMB36E1_inst_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(4),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(4),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(4),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_103__0_n_0\
    );
\RAMB36E1_inst_i_103__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => RAMB36E1_inst_i_271_n_0,
      I1 => RAMB36E1_inst_i_272_n_0,
      I2 => RAMB36E1_inst_i_273_n_0,
      I3 => RAMB36E1_inst_i_274_n_0,
      I4 => \^mul_matrix_din\(15),
      I5 => MUL_VECTOR_DIN(1),
      O => \RAMB36E1_inst_i_103__1_n_0\
    );
RAMB36E1_inst_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(5),
      I3 => ADDR_OUT(5),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_104_n_0
    );
\RAMB36E1_inst_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(13),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(13),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(16),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_104__0_n_0\
    );
\RAMB36E1_inst_i_104__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(4),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(4),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(4),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_104__1_n_0\
    );
\RAMB36E1_inst_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(3),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(3),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(3),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_105__0_n_0\
    );
\RAMB36E1_inst_i_105__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_276_n_0,
      I1 => RAMB36E1_inst_i_277_n_0,
      I2 => RAMB36E1_inst_i_278_n_0,
      I3 => RAMB36E1_inst_i_279_n_0,
      I4 => RAMB36E1_inst_i_280_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(15)
    );
RAMB36E1_inst_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(4),
      I3 => ADDR_OUT(4),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_106_n_0
    );
\RAMB36E1_inst_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(12),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(12),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(15),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_106__0_n_0\
    );
\RAMB36E1_inst_i_106__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(3),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(3),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(3),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_106__2_n_0\
    );
\RAMB36E1_inst_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(2),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(2),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(2),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_107__0_n_0\
    );
\RAMB36E1_inst_i_107__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009669"
    )
        port map (
      I0 => RAMB36E1_inst_i_282_n_0,
      I1 => RAMB36E1_inst_i_283_n_0,
      I2 => RAMB36E1_inst_i_284_n_0,
      I3 => RAMB36E1_inst_i_285_n_0,
      I4 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(14)
    );
RAMB36E1_inst_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(3),
      I3 => ADDR_OUT(3),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_108_n_0
    );
\RAMB36E1_inst_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(11),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(11),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(14),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_108__0_n_0\
    );
\RAMB36E1_inst_i_108__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(2),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(2),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(2),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_108__2_n_0\
    );
\RAMB36E1_inst_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(1),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(1),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(1),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_109__0_n_0\
    );
\RAMB36E1_inst_i_109__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009669"
    )
        port map (
      I0 => RAMB36E1_inst_i_287_n_0,
      I1 => RAMB36E1_inst_i_288_n_0,
      I2 => RAMB36E1_inst_i_289_n_0,
      I3 => RAMB36E1_inst_i_290_n_0,
      I4 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(13)
    );
RAMB36E1_inst_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(2),
      I3 => ADDR_OUT(2),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_110_n_0
    );
\RAMB36E1_inst_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(10),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(10),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(13),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_110__0_n_0\
    );
\RAMB36E1_inst_i_110__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(1),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(1),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(1),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_110__2_n_0\
    );
\RAMB36E1_inst_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(0),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(0),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(0),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_111__0_n_0\
    );
\RAMB36E1_inst_i_111__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009669"
    )
        port map (
      I0 => RAMB36E1_inst_i_292_n_0,
      I1 => RAMB36E1_inst_i_293_n_0,
      I2 => RAMB36E1_inst_i_294_n_0,
      I3 => RAMB36E1_inst_i_295_n_0,
      I4 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(12)
    );
RAMB36E1_inst_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(1),
      I3 => ADDR_OUT(1),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_112_n_0
    );
\RAMB36E1_inst_i_112__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(9),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(9),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(12),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_112__0_n_0\
    );
\RAMB36E1_inst_i_112__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(0),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(0),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(0),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_112__2_n_0\
    );
\RAMB36E1_inst_i_113__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      O => \RAMB36E1_inst_i_113__0_n_0\
    );
\RAMB36E1_inst_i_113__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(11),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_297_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_298_n_0,
      O => \RAMB36E1_inst_i_113__1_n_0\
    );
RAMB36E1_inst_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74307340"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[5]_0\,
      I1 => \^fsm_onehot_state_reg[5]_1\,
      I2 => SQU_ADDR_IN(0),
      I3 => ADDR_OUT(0),
      I4 => \out\(0),
      O => RAMB36E1_inst_i_114_n_0
    );
\RAMB36E1_inst_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => RAMB36E1_inst_i_299_n_0,
      I1 => MUL_VECTOR_DIN(8),
      I2 => \^mul_matrix_din\(3),
      I3 => MUL_VECTOR_DIN(7),
      I4 => \^mul_matrix_din\(4),
      I5 => RAMB36E1_inst_i_300_n_0,
      O => \RAMB36E1_inst_i_114__0_n_0\
    );
\RAMB36E1_inst_i_115__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(8),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(8),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(11),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_115__0_n_0\
    );
RAMB36E1_inst_i_116: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[4]_0\,
      O => RAMB36E1_inst_i_116_n_0
    );
\RAMB36E1_inst_i_116__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000956A6A95"
    )
        port map (
      I0 => RAMB36E1_inst_i_302_n_0,
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(1),
      I3 => RAMB36E1_inst_i_303_n_0,
      I4 => RAMB36E1_inst_i_304_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(10)
    );
RAMB36E1_inst_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(7),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(7),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(10),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_117_n_0
    );
\RAMB36E1_inst_i_117__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      O => \^p_1_in\
    );
RAMB36E1_inst_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9E5"
    )
        port map (
      I0 => \^sel_bram\(1),
      I1 => \^sel_bram\(0),
      I2 => \^sel_bram\(3),
      I3 => \^sel_bram\(2),
      O => \^fsm_onehot_state_reg[5]_0\
    );
\RAMB36E1_inst_i_118__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009669"
    )
        port map (
      I0 => RAMB36E1_inst_i_306_n_0,
      I1 => RAMB36E1_inst_i_307_n_0,
      I2 => RAMB36E1_inst_i_308_n_0,
      I3 => RAMB36E1_inst_i_309_n_0,
      I4 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(9)
    );
RAMB36E1_inst_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFF8"
    )
        port map (
      I0 => \^sel_bram\(2),
      I1 => \^sel_bram\(3),
      I2 => \^sel_bram\(1),
      I3 => \^sel_bram\(0),
      O => \^fsm_onehot_state_reg[5]_1\
    );
\RAMB36E1_inst_i_119__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(6),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(6),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(9),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_119__0_n_0\
    );
\RAMB36E1_inst_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(31),
      I2 => RAMB36E1_inst_i_58_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(31)
    );
\RAMB36E1_inst_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(31),
      I2 => RAMB36E1_inst_i_57_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(31)
    );
\RAMB36E1_inst_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(31),
      I2 => \RAMB36E1_inst_i_57__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(31)
    );
RAMB36E1_inst_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887787887"
    )
        port map (
      I0 => \^mul_matrix_din\(7),
      I1 => MUL_VECTOR_DIN(1),
      I2 => RAMB36E1_inst_i_311_n_0,
      I3 => RAMB36E1_inst_i_312_n_0,
      I4 => RAMB36E1_inst_i_313_n_0,
      I5 => RAMB36E1_inst_i_314_n_0,
      O => RAMB36E1_inst_i_120_n_0
    );
\RAMB36E1_inst_i_121__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(8),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_315_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_316_n_0,
      O => \RAMB36E1_inst_i_121__0_n_0\
    );
RAMB36E1_inst_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(5),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(5),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(8),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_122_n_0
    );
RAMB36E1_inst_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222282888222"
    )
        port map (
      I0 => RAMB36E1_inst_20,
      I1 => RAMB36E1_inst_i_318_n_0,
      I2 => RAMB36E1_inst_i_319_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_320_n_0,
      I5 => RAMB36E1_inst_33,
      O => MUL_RESULT_DOUT(7)
    );
RAMB36E1_inst_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(4),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(4),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(7),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_124_n_0
    );
RAMB36E1_inst_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222282888222"
    )
        port map (
      I0 => RAMB36E1_inst_20,
      I1 => RAMB36E1_inst_i_322_n_0,
      I2 => RAMB36E1_inst_i_323_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_324_n_0,
      I5 => RAMB36E1_inst_33,
      O => MUL_RESULT_DOUT(6)
    );
RAMB36E1_inst_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(3),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(3),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(6),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_126_n_0
    );
RAMB36E1_inst_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(2),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(2),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(5),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_128_n_0
    );
RAMB36E1_inst_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222282888222"
    )
        port map (
      I0 => RAMB36E1_inst_20,
      I1 => RAMB36E1_inst_i_329_n_0,
      I2 => RAMB36E1_inst_i_330_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_331_n_0,
      I5 => RAMB36E1_inst_33,
      O => MUL_RESULT_DOUT(4)
    );
\RAMB36E1_inst_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(30),
      I2 => RAMB36E1_inst_3,
      I3 => MUL_MATRIX_DOUT(30),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(30)
    );
\RAMB36E1_inst_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(30),
      I2 => RAMB36E1_inst_5,
      I3 => MUL_MATRIX_DOUT(30),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(30)
    );
\RAMB36E1_inst_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(30),
      I2 => RAMB36E1_inst_6,
      I3 => MUL_MATRIX_DOUT(30),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(30)
    );
RAMB36E1_inst_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(1),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(1),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(4),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_130_n_0
    );
RAMB36E1_inst_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222282888222"
    )
        port map (
      I0 => RAMB36E1_inst_20,
      I1 => RAMB36E1_inst_i_333_n_0,
      I2 => RAMB36E1_inst_i_334_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_335_n_0,
      I5 => RAMB36E1_inst_33,
      O => MUL_RESULT_DOUT(3)
    );
RAMB36E1_inst_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(0),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(0),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(3),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_132_n_0
    );
RAMB36E1_inst_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A6A956A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(2),
      I1 => \^mul_matrix_din\(1),
      I2 => MUL_VECTOR_DIN(1),
      I3 => RAMB36E1_inst_i_337_n_0,
      I4 => RAMB36E1_inst_33,
      I5 => MUL_RESULT_DIN(2),
      O => MUL_RESULT_DOUT(2)
    );
RAMB36E1_inst_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^mul_matrix_din\(1),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(1),
      I4 => \RAMB36E1_inst_i_59__1_0\(1),
      I5 => RAMB36E1_inst_i_340_n_0,
      O => MUL_RESULT_DOUT(1)
    );
RAMB36E1_inst_i_139: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78877878"
    )
        port map (
      I0 => \^mul_matrix_din\(0),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \RAMB36E1_inst_i_59__1_0\(0),
      I3 => RAMB36E1_inst_33,
      I4 => MUL_RESULT_DIN(0),
      O => MUL_RESULT_DOUT(0)
    );
\RAMB36E1_inst_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(29),
      I2 => RAMB36E1_inst_i_64_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(29)
    );
\RAMB36E1_inst_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(29),
      I2 => \RAMB36E1_inst_i_60__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(29)
    );
\RAMB36E1_inst_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(29),
      I2 => \RAMB36E1_inst_i_60__1_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(29)
    );
RAMB36E1_inst_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => \RAMB36E1_inst_i_44__1_0\,
      I1 => \^sel_bram\(1),
      I2 => MUL_RESULT_WREN,
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_WREN,
      O => RAMB36E1_inst_i_142_n_0
    );
RAMB36E1_inst_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404040"
    )
        port map (
      I0 => \^sel_bram\(3),
      I1 => MUL_RESULT_WREN,
      I2 => \^sel_bram\(1),
      I3 => \out\(0),
      I4 => WEN_OUT,
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_143_n_0
    );
RAMB36E1_inst_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_RDEN1,
      I1 => \^sel_bram\(1),
      I2 => MUL_RESULT_RDEN,
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_VECTOR_RDEN,
      O => RAMB36E1_inst_i_144_n_0
    );
RAMB36E1_inst_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => MUL_VECTOR_RDEN,
      I1 => \^sel_bram\(3),
      I2 => MUL_RESULT_RDEN,
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_45__1_0\,
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_145_n_0
    );
RAMB36E1_inst_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(8),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(8),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(8),
      O => RAMB36E1_inst_i_146_n_0
    );
RAMB36E1_inst_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(8),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(8),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(8),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_147_n_0
    );
RAMB36E1_inst_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(7),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(7),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(7),
      O => RAMB36E1_inst_i_148_n_0
    );
RAMB36E1_inst_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(7),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(7),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(7),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_149_n_0
    );
\RAMB36E1_inst_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(28),
      I2 => RAMB36E1_inst_7,
      I3 => RAMB36E1_inst_4(8),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(28)
    );
\RAMB36E1_inst_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(28),
      I2 => RAMB36E1_inst_8,
      I3 => RAMB36E1_inst_4(8),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(28)
    );
\RAMB36E1_inst_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(28),
      I2 => RAMB36E1_inst_9,
      I3 => RAMB36E1_inst_4(8),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(28)
    );
RAMB36E1_inst_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(6),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(6),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(6),
      O => RAMB36E1_inst_i_150_n_0
    );
RAMB36E1_inst_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(6),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(6),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(6),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_151_n_0
    );
RAMB36E1_inst_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(5),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(5),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(5),
      O => RAMB36E1_inst_i_152_n_0
    );
RAMB36E1_inst_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(5),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(5),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(5),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_153_n_0
    );
RAMB36E1_inst_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(4),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(4),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(4),
      O => RAMB36E1_inst_i_154_n_0
    );
RAMB36E1_inst_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(4),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(4),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(4),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_155_n_0
    );
RAMB36E1_inst_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(3),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(3),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(3),
      O => RAMB36E1_inst_i_156_n_0
    );
RAMB36E1_inst_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(3),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(3),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(3),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_157_n_0
    );
RAMB36E1_inst_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(2),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(2),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(2),
      O => RAMB36E1_inst_i_158_n_0
    );
RAMB36E1_inst_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(2),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(2),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(2),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_159_n_0
    );
\RAMB36E1_inst_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(27),
      I2 => RAMB36E1_inst_10,
      I3 => RAMB36E1_inst_4(7),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(27)
    );
\RAMB36E1_inst_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(27),
      I2 => RAMB36E1_inst_11,
      I3 => RAMB36E1_inst_4(7),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(27)
    );
\RAMB36E1_inst_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(27),
      I2 => RAMB36E1_inst_12,
      I3 => RAMB36E1_inst_4(7),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(27)
    );
RAMB36E1_inst_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(1),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(1),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(1),
      O => RAMB36E1_inst_i_160_n_0
    );
RAMB36E1_inst_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(1),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(1),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(1),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_161_n_0
    );
RAMB36E1_inst_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033FC8800003088"
    )
        port map (
      I0 => SQU_ADDR1(0),
      I1 => \^sel_bram\(1),
      I2 => \RAMB36E1_inst_i_46__1_0\(0),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => MUL_MATRIX_ADDR(0),
      O => RAMB36E1_inst_i_162_n_0
    );
RAMB36E1_inst_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(0),
      I1 => \^sel_bram\(3),
      I2 => \RAMB36E1_inst_i_46__1_0\(0),
      I3 => \^sel_bram\(1),
      I4 => SQU_ADDR0(0),
      I5 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_163_n_0
    );
RAMB36E1_inst_i_164: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_372_n_0,
      I1 => RAMB36E1_inst_i_373_n_0,
      I2 => RAMB36E1_inst_i_374_n_0,
      I3 => RAMB36E1_inst_i_375_n_0,
      O => RAMB36E1_inst_i_164_n_0
    );
RAMB36E1_inst_i_165: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_376_n_0,
      I1 => RAMB36E1_inst_i_377_n_0,
      I2 => RAMB36E1_inst_i_378_n_0,
      I3 => RAMB36E1_inst_i_379_n_0,
      O => RAMB36E1_inst_i_165_n_0
    );
RAMB36E1_inst_i_166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_380_n_0,
      I1 => RAMB36E1_inst_i_381_n_0,
      I2 => RAMB36E1_inst_i_382_n_0,
      I3 => RAMB36E1_inst_i_383_n_0,
      O => RAMB36E1_inst_i_166_n_0
    );
RAMB36E1_inst_i_167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_384_n_0,
      I1 => RAMB36E1_inst_i_385_n_0,
      I2 => RAMB36E1_inst_i_386_n_0,
      I3 => RAMB36E1_inst_i_387_n_0,
      O => RAMB36E1_inst_i_167_n_0
    );
RAMB36E1_inst_i_168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => RAMB36E1_inst_i_388_n_0,
      I1 => \^fsm_onehot_state_reg[4]_0\,
      I2 => RAMB36E1_inst_i_389_n_0,
      I3 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_168_n_0
    );
\RAMB36E1_inst_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_72__0_n_0\,
      I3 => \RAMB36E1_inst_i_73__1_n_0\,
      I4 => RAMB36E1_inst_i_74_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(26)
    );
\RAMB36E1_inst_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_72__0_n_0\,
      I3 => \RAMB36E1_inst_i_73__1_n_0\,
      I4 => RAMB36E1_inst_i_63_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(26)
    );
\RAMB36E1_inst_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_72__0_n_0\,
      I3 => \RAMB36E1_inst_i_73__1_n_0\,
      I4 => \RAMB36E1_inst_i_63__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(26)
    );
RAMB36E1_inst_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      O => \^fsm_onehot_state_reg[5]_rep_0\
    );
RAMB36E1_inst_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_390_n_0,
      I1 => RAMB36E1_inst_i_391_n_0,
      I2 => RAMB36E1_inst_i_392_n_0,
      I3 => RAMB36E1_inst_i_393_n_0,
      O => RAMB36E1_inst_i_171_n_0
    );
RAMB36E1_inst_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_394_n_0,
      I1 => RAMB36E1_inst_i_395_n_0,
      I2 => RAMB36E1_inst_i_396_n_0,
      I3 => RAMB36E1_inst_i_397_n_0,
      O => RAMB36E1_inst_i_172_n_0
    );
RAMB36E1_inst_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969996999"
    )
        port map (
      I0 => RAMB36E1_inst_i_398_n_0,
      I1 => RAMB36E1_inst_i_399_n_0,
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(23),
      I4 => MUL_VECTOR_DIN(6),
      I5 => \^mul_matrix_din\(24),
      O => RAMB36E1_inst_i_173_n_0
    );
RAMB36E1_inst_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_400_n_0,
      I1 => RAMB36E1_inst_i_401_n_0,
      I2 => RAMB36E1_inst_i_402_n_0,
      I3 => RAMB36E1_inst_i_403_n_0,
      O => RAMB36E1_inst_i_174_n_0
    );
RAMB36E1_inst_i_175: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(30),
      I1 => RAMB36E1_inst_i_404_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_405_n_0,
      I4 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_175_n_0
    );
RAMB36E1_inst_i_178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_407_n_0,
      I1 => RAMB36E1_inst_i_408_n_0,
      I2 => RAMB36E1_inst_i_409_n_0,
      I3 => RAMB36E1_inst_i_410_n_0,
      O => RAMB36E1_inst_i_178_n_0
    );
RAMB36E1_inst_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878888777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(28),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(27),
      I4 => RAMB36E1_inst_i_411_n_0,
      I5 => RAMB36E1_inst_i_412_n_0,
      O => RAMB36E1_inst_i_179_n_0
    );
\RAMB36E1_inst_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(25),
      I2 => RAMB36E1_inst_14,
      I3 => RAMB36E1_inst_4(6),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(25)
    );
\RAMB36E1_inst_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(25),
      I2 => RAMB36E1_inst_15,
      I3 => RAMB36E1_inst_4(6),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(25)
    );
\RAMB36E1_inst_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(25),
      I2 => RAMB36E1_inst_16,
      I3 => RAMB36E1_inst_4(6),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(25)
    );
RAMB36E1_inst_i_180: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_413_n_0,
      I1 => RAMB36E1_inst_i_414_n_0,
      I2 => RAMB36E1_inst_i_415_n_0,
      I3 => RAMB36E1_inst_i_416_n_0,
      O => RAMB36E1_inst_i_180_n_0
    );
RAMB36E1_inst_i_181: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_417_n_0,
      I1 => RAMB36E1_inst_i_418_n_0,
      I2 => RAMB36E1_inst_i_419_n_0,
      I3 => RAMB36E1_inst_i_420_n_0,
      O => RAMB36E1_inst_i_181_n_0
    );
RAMB36E1_inst_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(29),
      I1 => RAMB36E1_inst_i_421_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_422_n_0,
      I4 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_182_n_0
    );
RAMB36E1_inst_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_423_n_0,
      I1 => RAMB36E1_inst_i_424_n_0,
      O => \^mul_matrix_din\(0),
      S => \^fsm_onehot_state_reg[4]_0\
    );
RAMB36E1_inst_i_185: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => RAMB36E1_inst_i_425_n_0,
      I1 => RAMB36E1_inst_i_426_n_0,
      I2 => \^mul_matrix_din\(27),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_185_n_0
    );
RAMB36E1_inst_i_186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_427_n_0,
      I1 => RAMB36E1_inst_i_428_n_0,
      I2 => RAMB36E1_inst_i_429_n_0,
      I3 => RAMB36E1_inst_i_430_n_0,
      O => RAMB36E1_inst_i_186_n_0
    );
RAMB36E1_inst_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_431_n_0,
      I1 => RAMB36E1_inst_i_432_n_0,
      I2 => RAMB36E1_inst_i_433_n_0,
      I3 => RAMB36E1_inst_i_434_n_0,
      O => RAMB36E1_inst_i_187_n_0
    );
RAMB36E1_inst_i_188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_435_n_0,
      I1 => RAMB36E1_inst_i_436_n_0,
      I2 => RAMB36E1_inst_i_437_n_0,
      I3 => RAMB36E1_inst_i_438_n_0,
      O => RAMB36E1_inst_i_188_n_0
    );
RAMB36E1_inst_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(28),
      I1 => RAMB36E1_inst_i_439_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_440_n_0,
      I4 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_189_n_0
    );
\RAMB36E1_inst_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(24),
      I2 => RAMB36E1_inst_17,
      I3 => RAMB36E1_inst_4(5),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(24)
    );
\RAMB36E1_inst_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(24),
      I2 => RAMB36E1_inst_18,
      I3 => RAMB36E1_inst_4(5),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(24)
    );
\RAMB36E1_inst_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(24),
      I2 => RAMB36E1_inst_19,
      I3 => RAMB36E1_inst_4(5),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(24)
    );
RAMB36E1_inst_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => RAMB36E1_inst_i_441_n_0,
      I1 => RAMB36E1_inst_i_442_n_0,
      I2 => RAMB36E1_inst_i_443_n_0,
      I3 => RAMB36E1_inst_i_444_n_0,
      I4 => RAMB36E1_inst_i_445_n_0,
      I5 => RAMB36E1_inst_i_446_n_0,
      O => RAMB36E1_inst_i_190_n_0
    );
RAMB36E1_inst_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(22),
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(21),
      I3 => MUL_VECTOR_DIN(6),
      I4 => RAMB36E1_inst_i_447_n_0,
      O => RAMB36E1_inst_i_191_n_0
    );
RAMB36E1_inst_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(26),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(25),
      I4 => RAMB36E1_inst_i_448_n_0,
      O => RAMB36E1_inst_i_192_n_0
    );
RAMB36E1_inst_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_449_n_0,
      I1 => RAMB36E1_inst_i_450_n_0,
      I2 => RAMB36E1_inst_i_451_n_0,
      I3 => RAMB36E1_inst_i_452_n_0,
      O => RAMB36E1_inst_i_193_n_0
    );
RAMB36E1_inst_i_194: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(27),
      I1 => RAMB36E1_inst_i_453_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_454_n_0,
      I4 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_194_n_0
    );
RAMB36E1_inst_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(26),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(26),
      I4 => DOUT_SAMP(26),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_196_n_0
    );
RAMB36E1_inst_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(26),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(26),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(26),
      O => RAMB36E1_inst_i_197_n_0
    );
RAMB36E1_inst_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(26),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(26),
      I4 => RAMB36E1_inst_i_455_n_0,
      O => RAMB36E1_inst_i_199_n_0
    );
\RAMB36E1_inst_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_81__2_n_0\,
      I3 => \RAMB36E1_inst_i_82__1_n_0\,
      I4 => RAMB36E1_inst_i_83_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(23)
    );
\RAMB36E1_inst_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_81__2_n_0\,
      I3 => \RAMB36E1_inst_i_82__1_n_0\,
      I4 => \RAMB36E1_inst_i_66__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(23)
    );
\RAMB36E1_inst_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_81__2_n_0\,
      I3 => \RAMB36E1_inst_i_82__1_n_0\,
      I4 => \RAMB36E1_inst_i_66__1_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(23)
    );
\RAMB36E1_inst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAFE"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => B_WEN_1,
      I2 => B_REN_INT(1),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => REN_IN,
      O => RDEN_BRAM_0
    );
\RAMB36E1_inst_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAFE"
    )
        port map (
      I0 => RAMB36E1_inst_2,
      I1 => B_WEN_2,
      I2 => B_REN_INT(2),
      I3 => FIRST_SQUARING_IN_CHAIN,
      I4 => REN_IN,
      O => RDEN_BRAM_1
    );
RAMB36E1_inst_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(16),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(17),
      I4 => RAMB36E1_inst_i_456_n_0,
      O => RAMB36E1_inst_i_200_n_0
    );
RAMB36E1_inst_i_201: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(20),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(21),
      I4 => RAMB36E1_inst_i_457_n_0,
      O => RAMB36E1_inst_i_201_n_0
    );
RAMB36E1_inst_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(12),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(13),
      I4 => RAMB36E1_inst_i_458_n_0,
      O => RAMB36E1_inst_i_202_n_0
    );
RAMB36E1_inst_i_203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => RAMB36E1_inst_i_459_n_0,
      I1 => RAMB36E1_inst_i_460_n_0,
      I2 => \^mul_matrix_din\(25),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_203_n_0
    );
RAMB36E1_inst_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(2),
      I1 => \^mul_matrix_din\(24),
      I2 => \^mul_matrix_din\(23),
      I3 => MUL_VECTOR_DIN(3),
      I4 => RAMB36E1_inst_i_461_n_0,
      I5 => RAMB36E1_inst_i_462_n_0,
      O => RAMB36E1_inst_i_204_n_0
    );
RAMB36E1_inst_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(22),
      I1 => MUL_VECTOR_DIN(3),
      I2 => \^mul_matrix_din\(21),
      I3 => MUL_VECTOR_DIN(4),
      I4 => RAMB36E1_inst_i_463_n_0,
      O => RAMB36E1_inst_i_206_n_0
    );
RAMB36E1_inst_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(18),
      I1 => MUL_VECTOR_DIN(7),
      I2 => \^mul_matrix_din\(17),
      I3 => MUL_VECTOR_DIN(8),
      I4 => RAMB36E1_inst_i_464_n_0,
      O => RAMB36E1_inst_i_207_n_0
    );
RAMB36E1_inst_i_208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_465_n_0,
      I1 => RAMB36E1_inst_i_466_n_0,
      I2 => RAMB36E1_inst_i_467_n_0,
      I3 => RAMB36E1_inst_i_468_n_0,
      O => RAMB36E1_inst_i_208_n_0
    );
RAMB36E1_inst_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => RAMB36E1_inst_i_469_n_0,
      I1 => RAMB36E1_inst_i_470_n_0,
      I2 => RAMB36E1_inst_i_471_n_0,
      I3 => RAMB36E1_inst_i_472_n_0,
      I4 => RAMB36E1_inst_i_473_n_0,
      O => RAMB36E1_inst_i_209_n_0
    );
\RAMB36E1_inst_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8200"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => \RAMB36E1_inst_i_84__1_n_0\,
      I2 => \RAMB36E1_inst_i_85__1_n_0\,
      I3 => RAMB36E1_inst_20,
      I4 => RAMB36E1_inst_i_87_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(22)
    );
\RAMB36E1_inst_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8200"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => \RAMB36E1_inst_i_84__1_n_0\,
      I2 => \RAMB36E1_inst_i_85__1_n_0\,
      I3 => RAMB36E1_inst_20,
      I4 => RAMB36E1_inst_i_67_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(22)
    );
\RAMB36E1_inst_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8200"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => \RAMB36E1_inst_i_84__1_n_0\,
      I2 => \RAMB36E1_inst_i_85__1_n_0\,
      I3 => RAMB36E1_inst_20,
      I4 => \RAMB36E1_inst_i_67__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(22)
    );
RAMB36E1_inst_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(25),
      I1 => RAMB36E1_inst_i_474_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_475_n_0,
      I4 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_210_n_0
    );
RAMB36E1_inst_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887787887"
    )
        port map (
      I0 => \^mul_matrix_din\(23),
      I1 => MUL_VECTOR_DIN(1),
      I2 => RAMB36E1_inst_i_476_n_0,
      I3 => RAMB36E1_inst_i_477_n_0,
      I4 => RAMB36E1_inst_i_478_n_0,
      I5 => RAMB36E1_inst_i_479_n_0,
      O => RAMB36E1_inst_i_211_n_0
    );
RAMB36E1_inst_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(14),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(15),
      I4 => RAMB36E1_inst_i_480_n_0,
      O => RAMB36E1_inst_i_212_n_0
    );
RAMB36E1_inst_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(10),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(11),
      I4 => RAMB36E1_inst_i_481_n_0,
      O => RAMB36E1_inst_i_213_n_0
    );
RAMB36E1_inst_i_214: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_482_n_0,
      I1 => RAMB36E1_inst_i_483_n_0,
      I2 => RAMB36E1_inst_i_484_n_0,
      I3 => RAMB36E1_inst_i_485_n_0,
      O => RAMB36E1_inst_i_214_n_0
    );
RAMB36E1_inst_i_215: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(24),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_486_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_487_n_0,
      O => RAMB36E1_inst_i_215_n_0
    );
RAMB36E1_inst_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(23),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(23),
      I4 => DOUT_SAMP(23),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_216_n_0
    );
RAMB36E1_inst_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(23),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(23),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(23),
      O => RAMB36E1_inst_i_217_n_0
    );
RAMB36E1_inst_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(20),
      I1 => MUL_VECTOR_DIN(3),
      I2 => \^mul_matrix_din\(19),
      I3 => MUL_VECTOR_DIN(4),
      I4 => RAMB36E1_inst_i_488_n_0,
      O => RAMB36E1_inst_i_218_n_0
    );
RAMB36E1_inst_i_219: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(22),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(21),
      I4 => RAMB36E1_inst_i_489_n_0,
      O => RAMB36E1_inst_i_219_n_0
    );
\RAMB36E1_inst_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_88__2_n_0\,
      I3 => \RAMB36E1_inst_i_89__2_n_0\,
      I4 => RAMB36E1_inst_i_90_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(21)
    );
\RAMB36E1_inst_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_88__2_n_0\,
      I3 => \RAMB36E1_inst_i_89__2_n_0\,
      I4 => RAMB36E1_inst_i_68_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(21)
    );
\RAMB36E1_inst_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_88__2_n_0\,
      I3 => \RAMB36E1_inst_i_89__2_n_0\,
      I4 => \RAMB36E1_inst_i_68__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(21)
    );
RAMB36E1_inst_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(8),
      I1 => MUL_VECTOR_DIN(15),
      I2 => \^mul_matrix_din\(7),
      I3 => MUL_VECTOR_DIN(16),
      I4 => RAMB36E1_inst_i_490_n_0,
      O => RAMB36E1_inst_i_220_n_0
    );
RAMB36E1_inst_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(18),
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(17),
      I3 => MUL_VECTOR_DIN(6),
      I4 => RAMB36E1_inst_i_491_n_0,
      O => RAMB36E1_inst_i_221_n_0
    );
RAMB36E1_inst_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(9),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(10),
      I4 => RAMB36E1_inst_i_492_n_0,
      O => RAMB36E1_inst_i_222_n_0
    );
RAMB36E1_inst_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(17),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(18),
      I4 => RAMB36E1_inst_i_493_n_0,
      O => RAMB36E1_inst_i_223_n_0
    );
RAMB36E1_inst_i_225: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(22),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(22),
      I4 => RAMB36E1_inst_i_494_n_0,
      O => RAMB36E1_inst_i_225_n_0
    );
RAMB36E1_inst_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(16),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(17),
      I4 => RAMB36E1_inst_i_495_n_0,
      O => RAMB36E1_inst_i_226_n_0
    );
RAMB36E1_inst_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(12),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(13),
      I4 => RAMB36E1_inst_i_496_n_0,
      O => RAMB36E1_inst_i_227_n_0
    );
RAMB36E1_inst_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(8),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(9),
      I4 => RAMB36E1_inst_i_497_n_0,
      O => RAMB36E1_inst_i_228_n_0
    );
RAMB36E1_inst_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(22),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(22),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(22),
      O => RAMB36E1_inst_i_229_n_0
    );
\RAMB36E1_inst_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0082"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => \RAMB36E1_inst_i_91__0_n_0\,
      I2 => \RAMB36E1_inst_i_92__0_n_0\,
      I3 => RAMB36E1_inst_13,
      I4 => RAMB36E1_inst_i_93_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(20)
    );
\RAMB36E1_inst_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0082"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => \RAMB36E1_inst_i_91__0_n_0\,
      I2 => \RAMB36E1_inst_i_92__0_n_0\,
      I3 => RAMB36E1_inst_13,
      I4 => \RAMB36E1_inst_i_69__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(20)
    );
\RAMB36E1_inst_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0082"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => \RAMB36E1_inst_i_91__0_n_0\,
      I2 => \RAMB36E1_inst_i_92__0_n_0\,
      I3 => RAMB36E1_inst_13,
      I4 => \RAMB36E1_inst_i_69__1_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(20)
    );
RAMB36E1_inst_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(22),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(22),
      I4 => DOUT_SAMP(22),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_230_n_0
    );
RAMB36E1_inst_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => RAMB36E1_inst_i_498_n_0,
      I1 => MUL_VECTOR_DIN(7),
      I2 => \^mul_matrix_din\(15),
      I3 => MUL_VECTOR_DIN(6),
      I4 => \^mul_matrix_din\(16),
      I5 => RAMB36E1_inst_i_499_n_0,
      O => RAMB36E1_inst_i_231_n_0
    );
RAMB36E1_inst_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(21),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(21),
      I4 => DOUT_SAMP(21),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_234_n_0
    );
RAMB36E1_inst_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(21),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(21),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(21),
      O => RAMB36E1_inst_i_235_n_0
    );
RAMB36E1_inst_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(15),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(16),
      I4 => RAMB36E1_inst_i_500_n_0,
      O => RAMB36E1_inst_i_236_n_0
    );
RAMB36E1_inst_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(7),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(8),
      I4 => RAMB36E1_inst_i_501_n_0,
      O => RAMB36E1_inst_i_237_n_0
    );
RAMB36E1_inst_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(21),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(21),
      I4 => RAMB36E1_inst_i_502_n_0,
      O => RAMB36E1_inst_i_238_n_0
    );
RAMB36E1_inst_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(11),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(12),
      I4 => RAMB36E1_inst_i_503_n_0,
      O => RAMB36E1_inst_i_239_n_0
    );
\RAMB36E1_inst_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_94__0_n_0\,
      I3 => \RAMB36E1_inst_i_95__1_n_0\,
      I4 => RAMB36E1_inst_i_96_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(19)
    );
\RAMB36E1_inst_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_94__0_n_0\,
      I3 => \RAMB36E1_inst_i_95__1_n_0\,
      I4 => RAMB36E1_inst_i_70_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(19)
    );
\RAMB36E1_inst_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_94__0_n_0\,
      I3 => \RAMB36E1_inst_i_95__1_n_0\,
      I4 => \RAMB36E1_inst_i_70__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(19)
    );
RAMB36E1_inst_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(20),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(19),
      I4 => RAMB36E1_inst_i_504_n_0,
      I5 => RAMB36E1_inst_i_505_n_0,
      O => RAMB36E1_inst_i_240_n_0
    );
RAMB36E1_inst_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(16),
      I1 => MUL_VECTOR_DIN(4),
      I2 => \^mul_matrix_din\(15),
      I3 => MUL_VECTOR_DIN(5),
      I4 => RAMB36E1_inst_i_506_n_0,
      O => RAMB36E1_inst_i_242_n_0
    );
RAMB36E1_inst_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(6),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(7),
      I4 => RAMB36E1_inst_i_507_n_0,
      O => RAMB36E1_inst_i_243_n_0
    );
RAMB36E1_inst_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(14),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(15),
      I4 => RAMB36E1_inst_i_508_n_0,
      O => RAMB36E1_inst_i_244_n_0
    );
RAMB36E1_inst_i_245: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_509_n_0,
      I1 => RAMB36E1_inst_i_510_n_0,
      O => MUL_RESULT_DIN(20),
      S => \^fsm_onehot_state_reg[4]_0\
    );
RAMB36E1_inst_i_246: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(8),
      I1 => MUL_VECTOR_DIN(12),
      I2 => \^mul_matrix_din\(7),
      I3 => MUL_VECTOR_DIN(13),
      I4 => RAMB36E1_inst_i_511_n_0,
      O => RAMB36E1_inst_i_246_n_0
    );
RAMB36E1_inst_i_247: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(20),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(20),
      I4 => RAMB36E1_inst_i_512_n_0,
      O => RAMB36E1_inst_i_247_n_0
    );
RAMB36E1_inst_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(19),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(19),
      I4 => DOUT_SAMP(19),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_249_n_0
    );
\RAMB36E1_inst_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(18),
      I2 => \RAMB36E1_inst_i_98__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DIADI(18)
    );
\RAMB36E1_inst_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(18),
      I2 => RAMB36E1_inst_21,
      I3 => RAMB36E1_inst_4(4),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(18)
    );
\RAMB36E1_inst_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(18),
      I2 => RAMB36E1_inst_22,
      I3 => RAMB36E1_inst_4(4),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(18)
    );
RAMB36E1_inst_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(19),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(19),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(19),
      O => RAMB36E1_inst_i_250_n_0
    );
RAMB36E1_inst_i_251: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(6),
      I4 => RAMB36E1_inst_i_513_n_0,
      O => RAMB36E1_inst_i_251_n_0
    );
RAMB36E1_inst_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(9),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(10),
      I4 => RAMB36E1_inst_i_514_n_0,
      O => RAMB36E1_inst_i_252_n_0
    );
RAMB36E1_inst_i_253: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(13),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(14),
      I4 => RAMB36E1_inst_i_515_n_0,
      O => RAMB36E1_inst_i_253_n_0
    );
RAMB36E1_inst_i_254: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(19),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(19),
      I4 => RAMB36E1_inst_i_516_n_0,
      O => RAMB36E1_inst_i_254_n_0
    );
RAMB36E1_inst_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(18),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(17),
      I4 => RAMB36E1_inst_i_517_n_0,
      O => RAMB36E1_inst_i_255_n_0
    );
RAMB36E1_inst_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => RAMB36E1_inst_i_518_n_0,
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(4),
      I4 => \^mul_matrix_din\(14),
      I5 => RAMB36E1_inst_i_519_n_0,
      O => RAMB36E1_inst_i_257_n_0
    );
RAMB36E1_inst_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(18),
      I1 => RAMB36E1_inst_i_520_n_0,
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(5),
      I4 => MUL_VECTOR_DIN(12),
      I5 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_258_n_0
    );
RAMB36E1_inst_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(2),
      I1 => \^mul_matrix_din\(16),
      I2 => \^mul_matrix_din\(15),
      I3 => MUL_VECTOR_DIN(3),
      I4 => \^mul_matrix_din\(17),
      I5 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_259_n_0
    );
\RAMB36E1_inst_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_99__1_n_0\,
      I3 => \RAMB36E1_inst_i_100__0_n_0\,
      I4 => \RAMB36E1_inst_i_101__1_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DIADI(17)
    );
\RAMB36E1_inst_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_99__1_n_0\,
      I3 => \RAMB36E1_inst_i_100__0_n_0\,
      I4 => RAMB36E1_inst_i_73_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(17)
    );
\RAMB36E1_inst_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_99__1_n_0\,
      I3 => \RAMB36E1_inst_i_100__0_n_0\,
      I4 => RAMB36E1_inst_i_72_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(17)
    );
RAMB36E1_inst_i_260: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(8),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(9),
      I4 => RAMB36E1_inst_i_521_n_0,
      O => RAMB36E1_inst_i_260_n_0
    );
RAMB36E1_inst_i_261: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(18),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(18),
      I4 => RAMB36E1_inst_i_522_n_0,
      O => RAMB36E1_inst_i_261_n_0
    );
RAMB36E1_inst_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(17),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(17),
      I4 => DOUT_SAMP(17),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_263_n_0
    );
RAMB36E1_inst_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(17),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(17),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(17),
      O => RAMB36E1_inst_i_264_n_0
    );
RAMB36E1_inst_i_265: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(11),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(12),
      I4 => RAMB36E1_inst_i_523_n_0,
      O => RAMB36E1_inst_i_265_n_0
    );
RAMB36E1_inst_i_266: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(16),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(15),
      I4 => RAMB36E1_inst_i_524_n_0,
      O => RAMB36E1_inst_i_266_n_0
    );
RAMB36E1_inst_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887787887"
    )
        port map (
      I0 => \^mul_matrix_din\(16),
      I1 => MUL_VECTOR_DIN(1),
      I2 => RAMB36E1_inst_i_525_n_0,
      I3 => RAMB36E1_inst_i_526_n_0,
      I4 => RAMB36E1_inst_i_527_n_0,
      I5 => RAMB36E1_inst_i_528_n_0,
      O => RAMB36E1_inst_i_267_n_0
    );
RAMB36E1_inst_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(16),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(16),
      I4 => DOUT_SAMP(16),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_269_n_0
    );
\RAMB36E1_inst_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_102__1_n_0\,
      I3 => \RAMB36E1_inst_i_103__1_n_0\,
      I4 => \RAMB36E1_inst_i_104__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DIADI(16)
    );
\RAMB36E1_inst_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_102__1_n_0\,
      I3 => \RAMB36E1_inst_i_103__1_n_0\,
      I4 => \RAMB36E1_inst_i_74__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(16)
    );
\RAMB36E1_inst_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_102__1_n_0\,
      I3 => \RAMB36E1_inst_i_103__1_n_0\,
      I4 => \RAMB36E1_inst_i_73__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(16)
    );
RAMB36E1_inst_i_270: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(16),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(16),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(16),
      O => RAMB36E1_inst_i_270_n_0
    );
RAMB36E1_inst_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(16),
      I1 => MUL_VECTOR_DIN(0),
      I2 => \^mul_matrix_din\(0),
      I3 => MUL_VECTOR_DIN(16),
      I4 => RAMB36E1_inst_i_529_n_0,
      O => RAMB36E1_inst_i_271_n_0
    );
RAMB36E1_inst_i_272: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(6),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(7),
      I4 => RAMB36E1_inst_i_530_n_0,
      O => RAMB36E1_inst_i_272_n_0
    );
RAMB36E1_inst_i_273: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(10),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(11),
      I4 => RAMB36E1_inst_i_531_n_0,
      O => RAMB36E1_inst_i_273_n_0
    );
RAMB36E1_inst_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(2),
      I1 => \^mul_matrix_din\(14),
      I2 => \^mul_matrix_din\(13),
      I3 => MUL_VECTOR_DIN(3),
      I4 => RAMB36E1_inst_i_532_n_0,
      O => RAMB36E1_inst_i_274_n_0
    );
RAMB36E1_inst_i_276: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(14),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(13),
      I4 => RAMB36E1_inst_i_533_n_0,
      O => RAMB36E1_inst_i_276_n_0
    );
RAMB36E1_inst_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(14),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(13),
      I4 => RAMB36E1_inst_i_534_n_0,
      O => RAMB36E1_inst_i_277_n_0
    );
RAMB36E1_inst_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(9),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(10),
      I4 => RAMB36E1_inst_i_535_n_0,
      O => RAMB36E1_inst_i_278_n_0
    );
RAMB36E1_inst_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(6),
      I4 => RAMB36E1_inst_i_536_n_0,
      O => RAMB36E1_inst_i_279_n_0
    );
\RAMB36E1_inst_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(15),
      I2 => \RAMB36E1_inst_i_106__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DIADI(15)
    );
\RAMB36E1_inst_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(15),
      I2 => RAMB36E1_inst_i_75_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(15)
    );
\RAMB36E1_inst_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(15),
      I2 => RAMB36E1_inst_23,
      I3 => RAMB36E1_inst_4(3),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(15)
    );
RAMB36E1_inst_i_280: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(15),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_537_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_538_n_0,
      O => RAMB36E1_inst_i_280_n_0
    );
RAMB36E1_inst_i_282: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(13),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(12),
      I4 => RAMB36E1_inst_i_539_n_0,
      O => RAMB36E1_inst_i_282_n_0
    );
RAMB36E1_inst_i_283: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(8),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(9),
      I4 => RAMB36E1_inst_i_540_n_0,
      O => RAMB36E1_inst_i_283_n_0
    );
RAMB36E1_inst_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => RAMB36E1_inst_i_541_n_0,
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(9),
      I3 => MUL_VECTOR_DIN(4),
      I4 => \^mul_matrix_din\(10),
      I5 => RAMB36E1_inst_i_542_n_0,
      O => RAMB36E1_inst_i_284_n_0
    );
RAMB36E1_inst_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(14),
      I1 => RAMB36E1_inst_i_543_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_544_n_0,
      I4 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_285_n_0
    );
RAMB36E1_inst_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(12),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(11),
      I4 => RAMB36E1_inst_i_545_n_0,
      I5 => RAMB36E1_inst_i_546_n_0,
      O => RAMB36E1_inst_i_287_n_0
    );
RAMB36E1_inst_i_288: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(12),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(11),
      I4 => RAMB36E1_inst_i_547_n_0,
      O => RAMB36E1_inst_i_288_n_0
    );
RAMB36E1_inst_i_289: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(7),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(8),
      I4 => RAMB36E1_inst_i_548_n_0,
      O => RAMB36E1_inst_i_289_n_0
    );
\RAMB36E1_inst_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(14),
      I2 => \RAMB36E1_inst_i_108__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DIADI(14)
    );
\RAMB36E1_inst_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(14),
      I2 => \RAMB36E1_inst_i_76__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(14)
    );
\RAMB36E1_inst_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(14),
      I2 => \RAMB36E1_inst_i_76__1_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(14)
    );
RAMB36E1_inst_i_290: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(13),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_549_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_550_n_0,
      O => RAMB36E1_inst_i_290_n_0
    );
RAMB36E1_inst_i_292: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(11),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(10),
      I4 => RAMB36E1_inst_i_551_n_0,
      O => RAMB36E1_inst_i_292_n_0
    );
RAMB36E1_inst_i_293: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(6),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(7),
      I4 => RAMB36E1_inst_i_552_n_0,
      O => RAMB36E1_inst_i_293_n_0
    );
RAMB36E1_inst_i_294: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => RAMB36E1_inst_i_553_n_0,
      I1 => RAMB36E1_inst_i_554_n_0,
      I2 => \^mul_matrix_din\(11),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_294_n_0
    );
RAMB36E1_inst_i_295: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(12),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_555_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_556_n_0,
      O => RAMB36E1_inst_i_295_n_0
    );
RAMB36E1_inst_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(11),
      I4 => DOUT_SAMP(11),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_297_n_0
    );
RAMB36E1_inst_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(11),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(11),
      O => RAMB36E1_inst_i_298_n_0
    );
RAMB36E1_inst_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(6),
      I4 => RAMB36E1_inst_i_557_n_0,
      O => RAMB36E1_inst_i_299_n_0
    );
\RAMB36E1_inst_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(13),
      I2 => \RAMB36E1_inst_i_110__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DIADI(13)
    );
\RAMB36E1_inst_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(13),
      I2 => RAMB36E1_inst_i_77_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(13)
    );
\RAMB36E1_inst_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(13),
      I2 => \RAMB36E1_inst_i_77__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(13)
    );
RAMB36E1_inst_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \^mul_matrix_din\(8),
      I1 => MUL_VECTOR_DIN(3),
      I2 => \^mul_matrix_din\(7),
      I3 => MUL_VECTOR_DIN(4),
      I4 => RAMB36E1_inst_i_558_n_0,
      I5 => RAMB36E1_inst_i_559_n_0,
      O => RAMB36E1_inst_i_300_n_0
    );
RAMB36E1_inst_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(9),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(8),
      I4 => RAMB36E1_inst_i_560_n_0,
      O => RAMB36E1_inst_i_302_n_0
    );
RAMB36E1_inst_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878888777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(2),
      I1 => \^mul_matrix_din\(8),
      I2 => \^mul_matrix_din\(7),
      I3 => MUL_VECTOR_DIN(3),
      I4 => RAMB36E1_inst_i_561_n_0,
      I5 => RAMB36E1_inst_i_562_n_0,
      O => RAMB36E1_inst_i_303_n_0
    );
RAMB36E1_inst_i_304: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(10),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_563_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_564_n_0,
      O => RAMB36E1_inst_i_304_n_0
    );
RAMB36E1_inst_i_306: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^mul_matrix_din\(7),
      I1 => MUL_VECTOR_DIN(2),
      I2 => \^mul_matrix_din\(8),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_306_n_0
    );
RAMB36E1_inst_i_307: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(8),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(7),
      I4 => RAMB36E1_inst_i_565_n_0,
      O => RAMB36E1_inst_i_307_n_0
    );
RAMB36E1_inst_i_308: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888777"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => MUL_VECTOR_DIN(3),
      I2 => \^mul_matrix_din\(5),
      I3 => MUL_VECTOR_DIN(4),
      I4 => RAMB36E1_inst_i_566_n_0,
      O => RAMB36E1_inst_i_308_n_0
    );
RAMB36E1_inst_i_309: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(9),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_567_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_568_n_0,
      O => RAMB36E1_inst_i_309_n_0
    );
\RAMB36E1_inst_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(12),
      I2 => \RAMB36E1_inst_i_112__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DIADI(12)
    );
\RAMB36E1_inst_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(12),
      I2 => RAMB36E1_inst_i_78_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(12)
    );
\RAMB36E1_inst_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(12),
      I2 => \RAMB36E1_inst_i_78__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(12)
    );
RAMB36E1_inst_i_311: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_311_n_0
    );
RAMB36E1_inst_i_312: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_312_n_0
    );
RAMB36E1_inst_i_313: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(5),
      I2 => \^mul_matrix_din\(6),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_313_n_0
    );
RAMB36E1_inst_i_314: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_314_n_0
    );
RAMB36E1_inst_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(8),
      I4 => DOUT_SAMP(8),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_315_n_0
    );
RAMB36E1_inst_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(8),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(8),
      O => RAMB36E1_inst_i_316_n_0
    );
RAMB36E1_inst_i_318: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(7),
      I1 => RAMB36E1_inst_i_569_n_0,
      I2 => RAMB36E1_inst_i_570_n_0,
      I3 => RAMB36E1_inst_i_571_n_0,
      I4 => RAMB36E1_inst_i_572_n_0,
      O => RAMB36E1_inst_i_318_n_0
    );
RAMB36E1_inst_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(7),
      I4 => DOUT_SAMP(7),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_319_n_0
    );
\RAMB36E1_inst_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_113__1_n_0\,
      I3 => \RAMB36E1_inst_i_114__0_n_0\,
      I4 => \RAMB36E1_inst_i_115__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DIADI(11)
    );
\RAMB36E1_inst_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_113__1_n_0\,
      I3 => \RAMB36E1_inst_i_114__0_n_0\,
      I4 => \RAMB36E1_inst_i_79__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(11)
    );
\RAMB36E1_inst_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2002"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_13,
      I2 => \RAMB36E1_inst_i_113__1_n_0\,
      I3 => \RAMB36E1_inst_i_114__0_n_0\,
      I4 => \RAMB36E1_inst_i_79__1_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(11)
    );
RAMB36E1_inst_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(7),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(7),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(7),
      O => RAMB36E1_inst_i_320_n_0
    );
RAMB36E1_inst_i_322: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(6),
      I1 => RAMB36E1_inst_i_574_n_0,
      I2 => RAMB36E1_inst_i_575_n_0,
      I3 => RAMB36E1_inst_i_576_n_0,
      O => RAMB36E1_inst_i_322_n_0
    );
RAMB36E1_inst_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(6),
      I4 => DOUT_SAMP(6),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_323_n_0
    );
RAMB36E1_inst_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(6),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(6),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(6),
      O => RAMB36E1_inst_i_324_n_0
    );
RAMB36E1_inst_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(1),
      I1 => \^mul_matrix_din\(4),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(3),
      I4 => RAMB36E1_inst_i_577_n_0,
      I5 => RAMB36E1_inst_i_578_n_0,
      O => RAMB36E1_inst_0
    );
RAMB36E1_inst_i_327: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_579_n_0,
      I1 => RAMB36E1_inst_i_580_n_0,
      O => \FSM_onehot_STATE_reg[4]_1\(0),
      S => \^fsm_onehot_state_reg[4]_0\
    );
RAMB36E1_inst_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(4),
      I1 => MUL_VECTOR_DIN(1),
      I2 => \^mul_matrix_din\(3),
      I3 => RAMB36E1_inst_i_581_n_0,
      I4 => RAMB36E1_inst_i_582_n_0,
      O => RAMB36E1_inst_i_329_n_0
    );
\RAMB36E1_inst_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(10),
      I2 => RAMB36E1_inst_i_117_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(10)
    );
\RAMB36E1_inst_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(10),
      I2 => RAMB36E1_inst_i_80_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(10)
    );
\RAMB36E1_inst_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(10),
      I2 => \RAMB36E1_inst_i_80__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(10)
    );
RAMB36E1_inst_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(4),
      I4 => DOUT_SAMP(4),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_330_n_0
    );
RAMB36E1_inst_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(4),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(4),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(4),
      O => RAMB36E1_inst_i_331_n_0
    );
RAMB36E1_inst_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999966696669666"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(3),
      I1 => RAMB36E1_inst_i_583_n_0,
      I2 => MUL_VECTOR_DIN(1),
      I3 => \^mul_matrix_din\(2),
      I4 => \^mul_matrix_din\(1),
      I5 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_333_n_0
    );
RAMB36E1_inst_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(3),
      I4 => DOUT_SAMP(3),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_334_n_0
    );
RAMB36E1_inst_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(3),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(3),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(3),
      O => RAMB36E1_inst_i_335_n_0
    );
RAMB36E1_inst_i_337: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(0),
      O => RAMB36E1_inst_i_337_n_0
    );
RAMB36E1_inst_i_338: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_584_n_0,
      I1 => RAMB36E1_inst_i_585_n_0,
      O => MUL_RESULT_DIN(2),
      S => \^fsm_onehot_state_reg[4]_0\
    );
RAMB36E1_inst_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(0),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(0),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(0),
      O => MUL_VECTOR_DIN(0)
    );
\RAMB36E1_inst_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(9),
      I2 => \RAMB36E1_inst_i_119__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DIADI(9)
    );
\RAMB36E1_inst_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(9),
      I2 => RAMB36E1_inst_i_81_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(9)
    );
\RAMB36E1_inst_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(9),
      I2 => \RAMB36E1_inst_i_81__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(9)
    );
RAMB36E1_inst_i_340: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => RAMB36E1_inst_i_587_n_0,
      I1 => \^fsm_onehot_state_reg[4]_0\,
      I2 => RAMB36E1_inst_i_588_n_0,
      I3 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_340_n_0
    );
RAMB36E1_inst_i_341: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_589_n_0,
      I1 => RAMB36E1_inst_i_590_n_0,
      O => MUL_RESULT_DIN(0),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\RAMB36E1_inst_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0900"
    )
        port map (
      I0 => RAMB36E1_inst_i_120_n_0,
      I1 => \RAMB36E1_inst_i_121__0_n_0\,
      I2 => RAMB36E1_inst_13,
      I3 => \RAMB36E1_inst_i_56__1_n_0\,
      I4 => \RAMB36E1_inst_i_82__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(8)
    );
\RAMB36E1_inst_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0900"
    )
        port map (
      I0 => RAMB36E1_inst_i_120_n_0,
      I1 => \RAMB36E1_inst_i_121__0_n_0\,
      I2 => RAMB36E1_inst_13,
      I3 => \RAMB36E1_inst_i_56__0_n_0\,
      I4 => RAMB36E1_inst_i_82_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(8)
    );
\RAMB36E1_inst_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0900"
    )
        port map (
      I0 => RAMB36E1_inst_i_120_n_0,
      I1 => \RAMB36E1_inst_i_121__0_n_0\,
      I2 => RAMB36E1_inst_13,
      I3 => RAMB36E1_inst_i_56_n_0,
      I4 => RAMB36E1_inst_i_122_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(8)
    );
\RAMB36E1_inst_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(7),
      I2 => RAMB36E1_inst_i_124_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(7)
    );
\RAMB36E1_inst_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(7),
      I2 => \RAMB36E1_inst_i_83__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(7)
    );
\RAMB36E1_inst_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(7),
      I2 => \RAMB36E1_inst_i_83__1_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(7)
    );
\RAMB36E1_inst_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(6),
      I2 => RAMB36E1_inst_i_126_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(6)
    );
\RAMB36E1_inst_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(6),
      I2 => RAMB36E1_inst_i_84_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(6)
    );
\RAMB36E1_inst_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(6),
      I2 => \RAMB36E1_inst_i_84__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(6)
    );
RAMB36E1_inst_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_372_n_0
    );
RAMB36E1_inst_i_373: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_373_n_0
    );
RAMB36E1_inst_i_374: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_374_n_0
    );
RAMB36E1_inst_i_375: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_375_n_0
    );
RAMB36E1_inst_i_376: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_376_n_0
    );
RAMB36E1_inst_i_377: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_377_n_0
    );
RAMB36E1_inst_i_378: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(30),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_378_n_0
    );
RAMB36E1_inst_i_379: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(31),
      O => RAMB36E1_inst_i_379_n_0
    );
\RAMB36E1_inst_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => RAMB36E1_inst_1(0),
      I2 => RAMB36E1_inst_i_128_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(5)
    );
\RAMB36E1_inst_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => RAMB36E1_inst_1(0),
      I2 => RAMB36E1_inst_i_85_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(5)
    );
\RAMB36E1_inst_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => RAMB36E1_inst_1(0),
      I2 => \RAMB36E1_inst_i_85__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(5)
    );
RAMB36E1_inst_i_380: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(25),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(26),
      O => RAMB36E1_inst_i_380_n_0
    );
RAMB36E1_inst_i_381: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(23),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(24),
      O => RAMB36E1_inst_i_381_n_0
    );
RAMB36E1_inst_i_382: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_382_n_0
    );
RAMB36E1_inst_i_383: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_383_n_0
    );
RAMB36E1_inst_i_384: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(21),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(22),
      O => RAMB36E1_inst_i_384_n_0
    );
RAMB36E1_inst_i_385: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_385_n_0
    );
RAMB36E1_inst_i_386: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^mul_matrix_din\(29),
      I1 => MUL_VECTOR_DIN(2),
      I2 => \^mul_matrix_din\(30),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_386_n_0
    );
RAMB36E1_inst_i_387: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(27),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(28),
      O => RAMB36E1_inst_i_387_n_0
    );
RAMB36E1_inst_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(31),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(31),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(31),
      O => RAMB36E1_inst_i_388_n_0
    );
RAMB36E1_inst_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(31),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(31),
      I4 => DOUT_SAMP(31),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_389_n_0
    );
\RAMB36E1_inst_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(4),
      I2 => RAMB36E1_inst_i_130_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(4)
    );
\RAMB36E1_inst_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(4),
      I2 => RAMB36E1_inst_i_86_n_0,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(4)
    );
\RAMB36E1_inst_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(4),
      I2 => \RAMB36E1_inst_i_86__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(4)
    );
RAMB36E1_inst_i_390: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_390_n_0
    );
RAMB36E1_inst_i_391: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_391_n_0
    );
RAMB36E1_inst_i_392: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_392_n_0
    );
RAMB36E1_inst_i_393: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(30),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(30),
      O => RAMB36E1_inst_i_393_n_0
    );
RAMB36E1_inst_i_394: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_394_n_0
    );
RAMB36E1_inst_i_395: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_395_n_0
    );
RAMB36E1_inst_i_396: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(26),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_396_n_0
    );
RAMB36E1_inst_i_397: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_397_n_0
    );
RAMB36E1_inst_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \^mul_matrix_din\(29),
      I1 => MUL_VECTOR_DIN(1),
      I2 => \^mul_matrix_din\(26),
      I3 => MUL_VECTOR_DIN(4),
      I4 => \^mul_matrix_din\(25),
      I5 => MUL_VECTOR_DIN(5),
      O => RAMB36E1_inst_i_398_n_0
    );
RAMB36E1_inst_i_399: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(27),
      I2 => \^mul_matrix_din\(28),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_399_n_0
    );
\RAMB36E1_inst_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(3),
      I2 => RAMB36E1_inst_i_132_n_0,
      I3 => RAMB36E1_inst_2,
      O => DIADI(3)
    );
\RAMB36E1_inst_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(3),
      I2 => \RAMB36E1_inst_i_87__0_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg(3)
    );
\RAMB36E1_inst_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(3),
      I2 => \RAMB36E1_inst_i_87__1_n_0\,
      I3 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(3)
    );
RAMB36E1_inst_i_400: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_400_n_0
    );
RAMB36E1_inst_i_401: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_401_n_0
    );
RAMB36E1_inst_i_402: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_402_n_0
    );
RAMB36E1_inst_i_403: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(21),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(22),
      O => RAMB36E1_inst_i_403_n_0
    );
RAMB36E1_inst_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(30),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(30),
      I4 => DOUT_SAMP(30),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_404_n_0
    );
RAMB36E1_inst_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(30),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(30),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(30),
      O => RAMB36E1_inst_i_405_n_0
    );
RAMB36E1_inst_i_407: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(25),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(26),
      O => RAMB36E1_inst_i_407_n_0
    );
RAMB36E1_inst_i_408: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(23),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(24),
      O => RAMB36E1_inst_i_408_n_0
    );
RAMB36E1_inst_i_409: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_409_n_0
    );
\RAMB36E1_inst_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(2),
      I2 => RAMB36E1_inst_24,
      I3 => RAMB36E1_inst_4(2),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(2)
    );
\RAMB36E1_inst_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(2),
      I2 => RAMB36E1_inst_25,
      I3 => RAMB36E1_inst_4(2),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(2)
    );
\RAMB36E1_inst_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(2),
      I2 => RAMB36E1_inst_26,
      I3 => RAMB36E1_inst_4(2),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(2)
    );
RAMB36E1_inst_i_410: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(21),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(22),
      O => RAMB36E1_inst_i_410_n_0
    );
RAMB36E1_inst_i_411: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_411_n_0
    );
RAMB36E1_inst_i_412: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_412_n_0
    );
RAMB36E1_inst_i_413: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_413_n_0
    );
RAMB36E1_inst_i_414: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_414_n_0
    );
RAMB36E1_inst_i_415: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_415_n_0
    );
RAMB36E1_inst_i_416: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_416_n_0
    );
RAMB36E1_inst_i_417: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_417_n_0
    );
RAMB36E1_inst_i_418: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_418_n_0
    );
RAMB36E1_inst_i_419: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(28),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_419_n_0
    );
\RAMB36E1_inst_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(1),
      I2 => RAMB36E1_inst_27,
      I3 => RAMB36E1_inst_4(1),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(1)
    );
\RAMB36E1_inst_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(1),
      I2 => RAMB36E1_inst_28,
      I3 => RAMB36E1_inst_4(1),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(1)
    );
\RAMB36E1_inst_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(1),
      I2 => RAMB36E1_inst_29,
      I3 => RAMB36E1_inst_4(1),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(1)
    );
RAMB36E1_inst_i_420: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(29),
      O => RAMB36E1_inst_i_420_n_0
    );
RAMB36E1_inst_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(29),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(29),
      I4 => DOUT_SAMP(29),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_421_n_0
    );
RAMB36E1_inst_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(29),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(29),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(29),
      O => RAMB36E1_inst_i_422_n_0
    );
RAMB36E1_inst_i_423: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(0),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(0),
      O => RAMB36E1_inst_i_423_n_0
    );
RAMB36E1_inst_i_424: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(0),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(0),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_424_n_0
    );
RAMB36E1_inst_i_425: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(23),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(24),
      O => RAMB36E1_inst_i_425_n_0
    );
RAMB36E1_inst_i_426: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(25),
      I2 => \^mul_matrix_din\(26),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_426_n_0
    );
RAMB36E1_inst_i_427: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_427_n_0
    );
RAMB36E1_inst_i_428: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_428_n_0
    );
RAMB36E1_inst_i_429: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_429_n_0
    );
\RAMB36E1_inst_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => RAMB36E1_inst_i_56_n_0,
      I1 => MUL_RESULT_DOUT(0),
      I2 => RAMB36E1_inst_30,
      I3 => RAMB36E1_inst_4(0),
      I4 => RAMB36E1_inst_i_62_n_0,
      I5 => RAMB36E1_inst_2,
      O => DIADI(0)
    );
\RAMB36E1_inst_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__0_n_0\,
      I1 => MUL_RESULT_DOUT(0),
      I2 => RAMB36E1_inst_31,
      I3 => RAMB36E1_inst_4(0),
      I4 => RAMB36E1_inst_i_59_n_0,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg(0)
    );
\RAMB36E1_inst_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8F8F8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_56__1_n_0\,
      I1 => MUL_RESULT_DOUT(0),
      I2 => RAMB36E1_inst_32,
      I3 => RAMB36E1_inst_4(0),
      I4 => \RAMB36E1_inst_i_59__0_n_0\,
      I5 => RAMB36E1_inst_2,
      O => DONE_INT_reg_0(0)
    );
RAMB36E1_inst_i_430: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(21),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(22),
      O => RAMB36E1_inst_i_430_n_0
    );
RAMB36E1_inst_i_431: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_431_n_0
    );
RAMB36E1_inst_i_432: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_432_n_0
    );
RAMB36E1_inst_i_433: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_433_n_0
    );
RAMB36E1_inst_i_434: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_434_n_0
    );
RAMB36E1_inst_i_435: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_435_n_0
    );
RAMB36E1_inst_i_436: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_436_n_0
    );
RAMB36E1_inst_i_437: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_437_n_0
    );
RAMB36E1_inst_i_438: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(28),
      O => RAMB36E1_inst_i_438_n_0
    );
RAMB36E1_inst_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(28),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(28),
      I4 => DOUT_SAMP(28),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_439_n_0
    );
\RAMB36E1_inst_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B_WEN_0,
      I1 => RAMB36E1_inst_2,
      O => WEA(0)
    );
\RAMB36E1_inst_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B_WEN_1,
      I1 => RAMB36E1_inst_2,
      O => DONE_INT_reg_1(0)
    );
\RAMB36E1_inst_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => B_WEN_2,
      I1 => RAMB36E1_inst_2,
      O => DONE_INT_reg_2(0)
    );
RAMB36E1_inst_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_142_n_0,
      I1 => RAMB36E1_inst_i_143_n_0,
      O => B_WEN_0,
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(28),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(28),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(28),
      O => RAMB36E1_inst_i_440_n_0
    );
RAMB36E1_inst_i_441: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(27),
      O => RAMB36E1_inst_i_441_n_0
    );
RAMB36E1_inst_i_442: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(26),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_442_n_0
    );
RAMB36E1_inst_i_443: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_443_n_0
    );
RAMB36E1_inst_i_444: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_444_n_0
    );
RAMB36E1_inst_i_445: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_445_n_0
    );
RAMB36E1_inst_i_446: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_446_n_0
    );
RAMB36E1_inst_i_447: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_447_n_0
    );
RAMB36E1_inst_i_448: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(23),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(24),
      O => RAMB36E1_inst_i_448_n_0
    );
RAMB36E1_inst_i_449: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_449_n_0
    );
\RAMB36E1_inst_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RAMB36E1_inst_i_91__1_n_0\,
      I1 => \^sel_bram\(0),
      I2 => \RAMB36E1_inst_i_92__1_n_0\,
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_93__0_n_0\,
      O => B_WEN_1
    );
\RAMB36E1_inst_i_44__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_91__2_n_0\,
      I1 => \RAMB36E1_inst_i_92__2_n_0\,
      O => B_WEN_2,
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_144_n_0,
      I1 => RAMB36E1_inst_i_145_n_0,
      O => B_REN_INT(0),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_450: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_450_n_0
    );
RAMB36E1_inst_i_451: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_451_n_0
    );
RAMB36E1_inst_i_452: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_452_n_0
    );
RAMB36E1_inst_i_453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(27),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(27),
      I4 => DOUT_SAMP(27),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_453_n_0
    );
RAMB36E1_inst_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(27),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(27),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(27),
      O => RAMB36E1_inst_i_454_n_0
    );
RAMB36E1_inst_i_455: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_455_n_0
    );
RAMB36E1_inst_i_456: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_456_n_0
    );
RAMB36E1_inst_i_457: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_457_n_0
    );
RAMB36E1_inst_i_458: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_458_n_0
    );
RAMB36E1_inst_i_459: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_459_n_0
    );
\RAMB36E1_inst_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \RAMB36E1_inst_i_94__1_n_0\,
      I1 => \^sel_bram\(0),
      I2 => \RAMB36E1_inst_i_95__2_n_0\,
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_96__0_n_0\,
      O => B_REN_INT(1)
    );
\RAMB36E1_inst_i_45__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_93__1_n_0\,
      I1 => \RAMB36E1_inst_i_94__2_n_0\,
      O => B_REN_INT(2),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_46: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_146_n_0,
      I1 => RAMB36E1_inst_i_147_n_0,
      O => B0_ADDR_INT(8),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_460: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_460_n_0
    );
RAMB36E1_inst_i_461: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(21),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(22),
      O => RAMB36E1_inst_i_461_n_0
    );
RAMB36E1_inst_i_462: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_462_n_0
    );
RAMB36E1_inst_i_463: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_463_n_0
    );
RAMB36E1_inst_i_464: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_464_n_0
    );
RAMB36E1_inst_i_465: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_465_n_0
    );
RAMB36E1_inst_i_466: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_466_n_0
    );
RAMB36E1_inst_i_467: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_467_n_0
    );
RAMB36E1_inst_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_468_n_0
    );
RAMB36E1_inst_i_469: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^mul_matrix_din\(23),
      I1 => MUL_VECTOR_DIN(2),
      I2 => \^mul_matrix_din\(24),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_469_n_0
    );
\RAMB36E1_inst_i_46__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_34,
      I1 => RAMB36E1_inst_35,
      O => B1_ADDR_INT(8),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_46__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_95_n_0,
      I1 => \RAMB36E1_inst_i_96__2_n_0\,
      O => B2_ADDR_INT(8),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_470: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_470_n_0
    );
RAMB36E1_inst_i_471: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_471_n_0
    );
RAMB36E1_inst_i_472: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(25),
      O => RAMB36E1_inst_i_472_n_0
    );
RAMB36E1_inst_i_473: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_473_n_0
    );
RAMB36E1_inst_i_474: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(25),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(25),
      I4 => DOUT_SAMP(25),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_474_n_0
    );
RAMB36E1_inst_i_475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(25),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(25),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(25),
      O => RAMB36E1_inst_i_475_n_0
    );
RAMB36E1_inst_i_476: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_476_n_0
    );
RAMB36E1_inst_i_477: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_477_n_0
    );
RAMB36E1_inst_i_478: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(21),
      I2 => \^mul_matrix_din\(22),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_478_n_0
    );
RAMB36E1_inst_i_479: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(19),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(20),
      O => RAMB36E1_inst_i_479_n_0
    );
RAMB36E1_inst_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_148_n_0,
      I1 => RAMB36E1_inst_i_149_n_0,
      O => B0_ADDR_INT(7),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_480: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_480_n_0
    );
RAMB36E1_inst_i_481: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_481_n_0
    );
RAMB36E1_inst_i_482: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_482_n_0
    );
RAMB36E1_inst_i_483: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_483_n_0
    );
RAMB36E1_inst_i_484: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_484_n_0
    );
RAMB36E1_inst_i_485: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(24),
      O => RAMB36E1_inst_i_485_n_0
    );
RAMB36E1_inst_i_486: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(24),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(24),
      I4 => DOUT_SAMP(24),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_486_n_0
    );
RAMB36E1_inst_i_487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(24),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(24),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(24),
      O => RAMB36E1_inst_i_487_n_0
    );
RAMB36E1_inst_i_488: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^mul_matrix_din\(21),
      I1 => MUL_VECTOR_DIN(2),
      I2 => \^mul_matrix_din\(22),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_488_n_0
    );
RAMB36E1_inst_i_489: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(23),
      O => RAMB36E1_inst_i_489_n_0
    );
\RAMB36E1_inst_i_48__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_100_n_0,
      I1 => RAMB36E1_inst_36,
      O => B1_ADDR_INT(7),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_48__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_97__0_n_0\,
      I1 => \RAMB36E1_inst_i_98__1_n_0\,
      O => B2_ADDR_INT(7),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_150_n_0,
      I1 => RAMB36E1_inst_i_151_n_0,
      O => B0_ADDR_INT(6),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_490: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_490_n_0
    );
RAMB36E1_inst_i_491: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_491_n_0
    );
RAMB36E1_inst_i_492: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_492_n_0
    );
RAMB36E1_inst_i_493: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_493_n_0
    );
RAMB36E1_inst_i_494: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_494_n_0
    );
RAMB36E1_inst_i_495: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_495_n_0
    );
RAMB36E1_inst_i_496: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_496_n_0
    );
RAMB36E1_inst_i_497: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_497_n_0
    );
RAMB36E1_inst_i_498: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(19),
      I2 => \^mul_matrix_din\(20),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_498_n_0
    );
RAMB36E1_inst_i_499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^mul_matrix_din\(18),
      I1 => MUL_VECTOR_DIN(4),
      I2 => \^mul_matrix_din\(17),
      I3 => MUL_VECTOR_DIN(5),
      I4 => \^mul_matrix_din\(21),
      I5 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_499_n_0
    );
\RAMB36E1_inst_i_49__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_102_n_0,
      I1 => RAMB36E1_inst_37,
      O => B1_ADDR_INT(6),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_49__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_99__0_n_0\,
      I1 => \RAMB36E1_inst_i_100__1_n_0\,
      O => B2_ADDR_INT(6),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_152_n_0,
      I1 => RAMB36E1_inst_i_153_n_0,
      O => B0_ADDR_INT(5),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_500: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_500_n_0
    );
RAMB36E1_inst_i_501: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_501_n_0
    );
RAMB36E1_inst_i_502: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_502_n_0
    );
RAMB36E1_inst_i_503: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_503_n_0
    );
RAMB36E1_inst_i_504: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(17),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(18),
      O => RAMB36E1_inst_i_504_n_0
    );
RAMB36E1_inst_i_505: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_505_n_0
    );
RAMB36E1_inst_i_506: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(17),
      I2 => \^mul_matrix_din\(18),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_506_n_0
    );
RAMB36E1_inst_i_507: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_507_n_0
    );
RAMB36E1_inst_i_508: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_508_n_0
    );
RAMB36E1_inst_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(20),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(20),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(20),
      O => RAMB36E1_inst_i_509_n_0
    );
\RAMB36E1_inst_i_50__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_104_n_0,
      I1 => RAMB36E1_inst_38,
      O => B1_ADDR_INT(5),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_50__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_101__0_n_0\,
      I1 => \RAMB36E1_inst_i_102__0_n_0\,
      O => B2_ADDR_INT(5),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_154_n_0,
      I1 => RAMB36E1_inst_i_155_n_0,
      O => B0_ADDR_INT(4),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(20),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(20),
      I4 => DOUT_SAMP(20),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_510_n_0
    );
RAMB36E1_inst_i_511: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_511_n_0
    );
RAMB36E1_inst_i_512: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_512_n_0
    );
RAMB36E1_inst_i_513: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_513_n_0
    );
RAMB36E1_inst_i_514: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_514_n_0
    );
RAMB36E1_inst_i_515: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_515_n_0
    );
RAMB36E1_inst_i_516: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_516_n_0
    );
RAMB36E1_inst_i_517: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(15),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(16),
      O => RAMB36E1_inst_i_517_n_0
    );
RAMB36E1_inst_i_518: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_518_n_0
    );
RAMB36E1_inst_i_519: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => RAMB36E1_inst_i_591_n_0,
      I1 => \^fsm_onehot_state_reg[4]_0\,
      I2 => RAMB36E1_inst_i_592_n_0,
      I3 => RAMB36E1_inst_33,
      O => RAMB36E1_inst_i_519_n_0
    );
\RAMB36E1_inst_i_51__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_106_n_0,
      I1 => RAMB36E1_inst_39,
      O => B1_ADDR_INT(4),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_51__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_103__0_n_0\,
      I1 => \RAMB36E1_inst_i_104__1_n_0\,
      O => B2_ADDR_INT(4),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_52: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_156_n_0,
      I1 => RAMB36E1_inst_i_157_n_0,
      O => B0_ADDR_INT(3),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_520: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_520_n_0
    );
RAMB36E1_inst_i_521: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_521_n_0
    );
RAMB36E1_inst_i_522: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_522_n_0
    );
RAMB36E1_inst_i_523: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_523_n_0
    );
RAMB36E1_inst_i_524: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(17),
      O => RAMB36E1_inst_i_524_n_0
    );
RAMB36E1_inst_i_525: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_525_n_0
    );
RAMB36E1_inst_i_526: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_526_n_0
    );
RAMB36E1_inst_i_527: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(13),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_527_n_0
    );
RAMB36E1_inst_i_528: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_528_n_0
    );
RAMB36E1_inst_i_529: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_529_n_0
    );
\RAMB36E1_inst_i_52__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_108_n_0,
      I1 => RAMB36E1_inst_40,
      O => B1_ADDR_INT(3),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_52__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_105__0_n_0\,
      I1 => \RAMB36E1_inst_i_106__2_n_0\,
      O => B2_ADDR_INT(3),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_53: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_158_n_0,
      I1 => RAMB36E1_inst_i_159_n_0,
      O => B0_ADDR_INT(2),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_530: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_530_n_0
    );
RAMB36E1_inst_i_531: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_531_n_0
    );
RAMB36E1_inst_i_532: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_532_n_0
    );
RAMB36E1_inst_i_533: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(11),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_533_n_0
    );
RAMB36E1_inst_i_534: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(15),
      O => RAMB36E1_inst_i_534_n_0
    );
RAMB36E1_inst_i_535: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_535_n_0
    );
RAMB36E1_inst_i_536: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_536_n_0
    );
RAMB36E1_inst_i_537: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(15),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(15),
      I4 => DOUT_SAMP(15),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_537_n_0
    );
RAMB36E1_inst_i_538: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(15),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(15),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(15),
      O => RAMB36E1_inst_i_538_n_0
    );
RAMB36E1_inst_i_539: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(14),
      O => RAMB36E1_inst_i_539_n_0
    );
\RAMB36E1_inst_i_53__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_110_n_0,
      I1 => RAMB36E1_inst_41,
      O => B1_ADDR_INT(2),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_53__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_107__0_n_0\,
      I1 => \RAMB36E1_inst_i_108__2_n_0\,
      O => B2_ADDR_INT(2),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_54: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_160_n_0,
      I1 => RAMB36E1_inst_i_161_n_0,
      O => B0_ADDR_INT(1),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_540: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_540_n_0
    );
RAMB36E1_inst_i_541: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_541_n_0
    );
RAMB36E1_inst_i_542: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^mul_matrix_din\(13),
      I1 => MUL_VECTOR_DIN(1),
      I2 => MUL_VECTOR_DIN(2),
      I3 => \^mul_matrix_din\(12),
      I4 => \^mul_matrix_din\(11),
      I5 => MUL_VECTOR_DIN(3),
      O => RAMB36E1_inst_i_542_n_0
    );
RAMB36E1_inst_i_543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(14),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(14),
      I4 => DOUT_SAMP(14),
      I5 => \^sel_bram\(3),
      O => RAMB36E1_inst_i_543_n_0
    );
RAMB36E1_inst_i_544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(14),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(14),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => DOUT_SAMP(14),
      O => RAMB36E1_inst_i_544_n_0
    );
RAMB36E1_inst_i_545: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(9),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_545_n_0
    );
RAMB36E1_inst_i_546: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_546_n_0
    );
RAMB36E1_inst_i_547: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(13),
      O => RAMB36E1_inst_i_547_n_0
    );
RAMB36E1_inst_i_548: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_548_n_0
    );
RAMB36E1_inst_i_549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(13),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(13),
      I4 => DOUT_SAMP(13),
      I5 => \^sel_bram\(3),
      O => RAMB36E1_inst_i_549_n_0
    );
\RAMB36E1_inst_i_54__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_112_n_0,
      I1 => RAMB36E1_inst_42,
      O => B1_ADDR_INT(1),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_54__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_109__0_n_0\,
      I1 => \RAMB36E1_inst_i_110__2_n_0\,
      O => B2_ADDR_INT(1),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_55: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_162_n_0,
      I1 => RAMB36E1_inst_i_163_n_0,
      O => B0_ADDR_INT(0),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_550: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(13),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(13),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => DOUT_SAMP(13),
      O => RAMB36E1_inst_i_550_n_0
    );
RAMB36E1_inst_i_551: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(12),
      O => RAMB36E1_inst_i_551_n_0
    );
RAMB36E1_inst_i_552: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_552_n_0
    );
RAMB36E1_inst_i_553: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(7),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(8),
      O => RAMB36E1_inst_i_553_n_0
    );
RAMB36E1_inst_i_554: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(9),
      I2 => \^mul_matrix_din\(10),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_554_n_0
    );
RAMB36E1_inst_i_555: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(12),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(12),
      I4 => DOUT_SAMP(12),
      I5 => \^sel_bram\(3),
      O => RAMB36E1_inst_i_555_n_0
    );
RAMB36E1_inst_i_556: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(12),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(12),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => DOUT_SAMP(12),
      O => RAMB36E1_inst_i_556_n_0
    );
RAMB36E1_inst_i_557: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(11),
      O => RAMB36E1_inst_i_557_n_0
    );
RAMB36E1_inst_i_558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^mul_matrix_din\(9),
      I1 => MUL_VECTOR_DIN(2),
      I2 => \^mul_matrix_din\(10),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_558_n_0
    );
RAMB36E1_inst_i_559: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_559_n_0
    );
\RAMB36E1_inst_i_55__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_114_n_0,
      I1 => RAMB36E1_inst_43,
      O => B1_ADDR_INT(0),
      S => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_55__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \RAMB36E1_inst_i_111__0_n_0\,
      I1 => \RAMB36E1_inst_i_112__2_n_0\,
      O => B2_ADDR_INT(0),
      S => \^sel_bram\(0)
    );
RAMB36E1_inst_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0042"
    )
        port map (
      I0 => \^sel_bram\(2),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_56_n_0
    );
RAMB36E1_inst_i_560: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(10),
      O => RAMB36E1_inst_i_560_n_0
    );
RAMB36E1_inst_i_561: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(5),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_561_n_0
    );
RAMB36E1_inst_i_562: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_562_n_0
    );
RAMB36E1_inst_i_563: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(10),
      I4 => DOUT_SAMP(10),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_563_n_0
    );
RAMB36E1_inst_i_564: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(10),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(10),
      O => RAMB36E1_inst_i_564_n_0
    );
RAMB36E1_inst_i_565: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(9),
      O => RAMB36E1_inst_i_565_n_0
    );
RAMB36E1_inst_i_566: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(5),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_566_n_0
    );
RAMB36E1_inst_i_567: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(9),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(9),
      I4 => DOUT_SAMP(9),
      I5 => \^sel_bram\(3),
      O => RAMB36E1_inst_i_567_n_0
    );
RAMB36E1_inst_i_568: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(9),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(9),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => DOUT_SAMP(9),
      O => RAMB36E1_inst_i_568_n_0
    );
RAMB36E1_inst_i_569: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \^mul_matrix_din\(5),
      I1 => MUL_VECTOR_DIN(2),
      I2 => \^mul_matrix_din\(6),
      I3 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_569_n_0
    );
\RAMB36E1_inst_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      O => \RAMB36E1_inst_i_56__0_n_0\
    );
\RAMB36E1_inst_i_56__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => \^sel_bram\(2),
      I1 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => \^fsm_onehot_state_reg[7]_0\,
      O => \RAMB36E1_inst_i_56__1_n_0\
    );
RAMB36E1_inst_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(23),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => \^mul_matrix_din\(2),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(31),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_57_n_0
    );
RAMB36E1_inst_i_570: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(3),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_570_n_0
    );
RAMB36E1_inst_i_571: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(6),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_571_n_0
    );
RAMB36E1_inst_i_572: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(7),
      O => RAMB36E1_inst_i_572_n_0
    );
RAMB36E1_inst_i_573: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => RAMB36E1_inst_i_573_n_0
    );
RAMB36E1_inst_i_574: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(6),
      O => RAMB36E1_inst_i_574_n_0
    );
RAMB36E1_inst_i_575: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(3),
      I2 => \^mul_matrix_din\(4),
      I3 => MUL_VECTOR_DIN(2),
      O => RAMB36E1_inst_i_575_n_0
    );
RAMB36E1_inst_i_576: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => MUL_VECTOR_DIN(5),
      I2 => \^mul_matrix_din\(2),
      I3 => MUL_VECTOR_DIN(4),
      I4 => \^mul_matrix_din\(5),
      I5 => MUL_VECTOR_DIN(1),
      O => RAMB36E1_inst_i_576_n_0
    );
RAMB36E1_inst_i_577: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(4),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_577_n_0
    );
RAMB36E1_inst_i_578: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(5),
      O => RAMB36E1_inst_i_578_n_0
    );
RAMB36E1_inst_i_579: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(5),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(5),
      I3 => \^sel_bram\(2),
      I4 => \^sel_bram\(3),
      I5 => DOUT_SAMP(5),
      O => RAMB36E1_inst_i_579_n_0
    );
\RAMB36E1_inst_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(23),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => \^mul_matrix_din\(2),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(31),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_57__0_n_0\
    );
\RAMB36E1_inst_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1441411441141441"
    )
        port map (
      I0 => RAMB36E1_inst_13,
      I1 => RAMB36E1_inst_i_164_n_0,
      I2 => RAMB36E1_inst_i_165_n_0,
      I3 => RAMB36E1_inst_i_166_n_0,
      I4 => RAMB36E1_inst_i_167_n_0,
      I5 => RAMB36E1_inst_i_168_n_0,
      O => MUL_RESULT_DOUT(31)
    );
RAMB36E1_inst_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(23),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => \^mul_matrix_din\(2),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(31),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_58_n_0
    );
RAMB36E1_inst_i_580: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(5),
      I4 => DOUT_SAMP(5),
      I5 => \^sel_bram\(3),
      O => RAMB36E1_inst_i_580_n_0
    );
RAMB36E1_inst_i_581: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(2),
      I1 => \^mul_matrix_din\(2),
      I2 => MUL_VECTOR_DIN(3),
      I3 => \^mul_matrix_din\(1),
      O => RAMB36E1_inst_i_581_n_0
    );
RAMB36E1_inst_i_582: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(4),
      O => RAMB36E1_inst_i_582_n_0
    );
RAMB36E1_inst_i_583: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \^mul_matrix_din\(0),
      I2 => MUL_VECTOR_DIN(0),
      I3 => \^mul_matrix_din\(3),
      O => RAMB36E1_inst_i_583_n_0
    );
RAMB36E1_inst_i_584: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(2),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(2),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(2),
      O => RAMB36E1_inst_i_584_n_0
    );
RAMB36E1_inst_i_585: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(2),
      I4 => DOUT_SAMP(2),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_585_n_0
    );
RAMB36E1_inst_i_586: unisim.vcomponents.MUXF7
     port map (
      I0 => RAMB36E1_inst_i_593_n_0,
      I1 => RAMB36E1_inst_i_594_n_0,
      O => MUL_VECTOR_DIN_BRAM(0),
      S => \^fsm_onehot_state_reg[4]_0\
    );
RAMB36E1_inst_i_587: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(1),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(1),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(1),
      O => RAMB36E1_inst_i_587_n_0
    );
RAMB36E1_inst_i_588: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(1),
      I4 => DOUT_SAMP(1),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_588_n_0
    );
RAMB36E1_inst_i_589: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(0),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => DOUT(0),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(0),
      O => RAMB36E1_inst_i_589_n_0
    );
RAMB36E1_inst_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      O => RAMB36E1_inst_i_59_n_0
    );
RAMB36E1_inst_i_590: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(0),
      I1 => \^sel_bram\(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => DOUT(0),
      I4 => DOUT_SAMP(0),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_590_n_0
    );
RAMB36E1_inst_i_591: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8000000B800"
    )
        port map (
      I0 => DOADO(18),
      I1 => \^fsm_onehot_state_reg[7]_0\,
      I2 => DOUT(18),
      I3 => \^sel_bram\(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I5 => DOUT_SAMP(18),
      O => RAMB36E1_inst_i_591_n_0
    );
RAMB36E1_inst_i_592: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => DOADO(18),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOUT(18),
      I4 => DOUT_SAMP(18),
      I5 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => RAMB36E1_inst_i_592_n_0
    );
RAMB36E1_inst_i_593: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(0),
      I1 => DOADO(0),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => RAMB36E1_inst_i_593_n_0
    );
RAMB36E1_inst_i_594: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(0),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(0),
      I4 => \^sel_bram\(3),
      O => RAMB36E1_inst_i_594_n_0
    );
\RAMB36E1_inst_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\,
      I2 => \^sel_bram\(2),
      I3 => \^fsm_onehot_state_reg[7]_0\,
      O => \RAMB36E1_inst_i_59__0_n_0\
    );
\RAMB36E1_inst_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_171_n_0,
      I1 => RAMB36E1_inst_i_172_n_0,
      I2 => RAMB36E1_inst_i_173_n_0,
      I3 => RAMB36E1_inst_i_174_n_0,
      I4 => RAMB36E1_inst_i_175_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(30)
    );
\RAMB36E1_inst_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(22),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => \^mul_matrix_din\(0),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(29),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_60__0_n_0\
    );
\RAMB36E1_inst_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(22),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => \^mul_matrix_din\(0),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(29),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_60__1_n_0\
    );
\RAMB36E1_inst_i_61__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(1),
      I1 => \WRITE_LAST__0\,
      I2 => \^mul_matrix_din\(30),
      O => MUL_MATRIX_DOUT(30)
    );
RAMB36E1_inst_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0042"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      O => RAMB36E1_inst_i_62_n_0
    );
RAMB36E1_inst_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(21),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(21),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(26),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_63_n_0
    );
\RAMB36E1_inst_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(21),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(21),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(26),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_63__0_n_0\
    );
\RAMB36E1_inst_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_178_n_0,
      I1 => RAMB36E1_inst_i_179_n_0,
      I2 => RAMB36E1_inst_i_180_n_0,
      I3 => RAMB36E1_inst_i_181_n_0,
      I4 => RAMB36E1_inst_i_182_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(29)
    );
RAMB36E1_inst_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(22),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => \^mul_matrix_din\(0),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(29),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_64_n_0
    );
\RAMB36E1_inst_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_185_n_0,
      I1 => RAMB36E1_inst_i_186_n_0,
      I2 => RAMB36E1_inst_i_187_n_0,
      I3 => RAMB36E1_inst_i_188_n_0,
      I4 => RAMB36E1_inst_i_189_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(28)
    );
\RAMB36E1_inst_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(20),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(20),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(23),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_66__0_n_0\
    );
\RAMB36E1_inst_i_66__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(20),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(20),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(23),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_66__1_n_0\
    );
RAMB36E1_inst_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(19),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(19),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(22),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_67_n_0
    );
\RAMB36E1_inst_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(19),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(19),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(22),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_67__0_n_0\
    );
RAMB36E1_inst_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(18),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(18),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(21),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_68_n_0
    );
\RAMB36E1_inst_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(18),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(18),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(21),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_68__0_n_0\
    );
\RAMB36E1_inst_i_68__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_190_n_0,
      I1 => RAMB36E1_inst_i_191_n_0,
      I2 => RAMB36E1_inst_i_192_n_0,
      I3 => RAMB36E1_inst_i_193_n_0,
      I4 => RAMB36E1_inst_i_194_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(27)
    );
\RAMB36E1_inst_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(17),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(17),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(20),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_69__0_n_0\
    );
\RAMB36E1_inst_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(17),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(17),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(20),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_69__1_n_0\
    );
RAMB36E1_inst_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(16),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(16),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(19),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_70_n_0
    );
\RAMB36E1_inst_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(16),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(16),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(19),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_70__0_n_0\
    );
RAMB36E1_inst_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(14),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(14),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(17),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => RAMB36E1_inst_i_72_n_0
    );
\RAMB36E1_inst_i_72__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(26),
      I1 => RAMB36E1_inst_i_196_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_197_n_0,
      I4 => RAMB36E1_inst_33,
      O => \RAMB36E1_inst_i_72__0_n_0\
    );
RAMB36E1_inst_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(14),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(14),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(17),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_73_n_0
    );
\RAMB36E1_inst_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(13),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(13),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(16),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_73__0_n_0\
    );
\RAMB36E1_inst_i_73__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => RAMB36E1_inst_i_199_n_0,
      I1 => RAMB36E1_inst_i_200_n_0,
      I2 => RAMB36E1_inst_i_201_n_0,
      I3 => RAMB36E1_inst_i_202_n_0,
      I4 => RAMB36E1_inst_i_203_n_0,
      I5 => RAMB36E1_inst_i_204_n_0,
      O => \RAMB36E1_inst_i_73__1_n_0\
    );
RAMB36E1_inst_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(21),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(21),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(26),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_74_n_0
    );
\RAMB36E1_inst_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(13),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(13),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(16),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_74__0_n_0\
    );
RAMB36E1_inst_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(12),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(12),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(15),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_75_n_0
    );
\RAMB36E1_inst_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_206_n_0,
      I1 => RAMB36E1_inst_i_207_n_0,
      I2 => RAMB36E1_inst_i_208_n_0,
      I3 => RAMB36E1_inst_i_209_n_0,
      I4 => RAMB36E1_inst_i_210_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(25)
    );
\RAMB36E1_inst_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(11),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(11),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(14),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_76__0_n_0\
    );
\RAMB36E1_inst_i_76__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(11),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(11),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(14),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_76__1_n_0\
    );
RAMB36E1_inst_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(10),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(10),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(13),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_77_n_0
    );
\RAMB36E1_inst_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(10),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(10),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(13),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_77__0_n_0\
    );
RAMB36E1_inst_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(9),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(9),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(12),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_78_n_0
    );
\RAMB36E1_inst_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(9),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(9),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(12),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_78__0_n_0\
    );
\RAMB36E1_inst_i_78__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => RAMB36E1_inst_i_211_n_0,
      I1 => RAMB36E1_inst_i_212_n_0,
      I2 => RAMB36E1_inst_i_213_n_0,
      I3 => RAMB36E1_inst_i_214_n_0,
      I4 => RAMB36E1_inst_i_215_n_0,
      I5 => RAMB36E1_inst_13,
      O => MUL_RESULT_DOUT(24)
    );
\RAMB36E1_inst_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(8),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(8),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(11),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_79__0_n_0\
    );
\RAMB36E1_inst_i_79__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(8),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(8),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(11),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_79__1_n_0\
    );
RAMB36E1_inst_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(7),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(7),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(10),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_80_n_0
    );
\RAMB36E1_inst_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(7),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(7),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(10),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_80__0_n_0\
    );
RAMB36E1_inst_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(6),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(6),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(9),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_81_n_0
    );
\RAMB36E1_inst_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(6),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(6),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(9),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_81__0_n_0\
    );
\RAMB36E1_inst_i_81__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(23),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_216_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_217_n_0,
      O => \RAMB36E1_inst_i_81__2_n_0\
    );
RAMB36E1_inst_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(5),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(5),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(8),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_82_n_0
    );
\RAMB36E1_inst_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(5),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(5),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(8),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_82__0_n_0\
    );
\RAMB36E1_inst_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => RAMB36E1_inst_i_218_n_0,
      I1 => RAMB36E1_inst_i_219_n_0,
      I2 => RAMB36E1_inst_i_220_n_0,
      I3 => RAMB36E1_inst_i_221_n_0,
      I4 => RAMB36E1_inst_i_222_n_0,
      I5 => RAMB36E1_inst_i_223_n_0,
      O => \RAMB36E1_inst_i_82__1_n_0\
    );
RAMB36E1_inst_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(20),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(20),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(23),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_83_n_0
    );
\RAMB36E1_inst_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(4),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(4),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(7),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_83__0_n_0\
    );
\RAMB36E1_inst_i_83__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(4),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(4),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(7),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_83__1_n_0\
    );
RAMB36E1_inst_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(3),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(3),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(6),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_84_n_0
    );
\RAMB36E1_inst_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(3),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(3),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(6),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_84__0_n_0\
    );
\RAMB36E1_inst_i_84__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => RAMB36E1_inst_i_225_n_0,
      I1 => RAMB36E1_inst_i_226_n_0,
      I2 => RAMB36E1_inst_i_227_n_0,
      I3 => RAMB36E1_inst_i_228_n_0,
      O => \RAMB36E1_inst_i_84__1_n_0\
    );
RAMB36E1_inst_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(2),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(2),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(5),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_85_n_0
    );
\RAMB36E1_inst_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(2),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(2),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(5),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_85__0_n_0\
    );
\RAMB36E1_inst_i_85__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB54045404ABFB"
    )
        port map (
      I0 => RAMB36E1_inst_33,
      I1 => RAMB36E1_inst_i_229_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_230_n_0,
      I4 => \RAMB36E1_inst_i_59__1_0\(22),
      I5 => RAMB36E1_inst_i_231_n_0,
      O => \RAMB36E1_inst_i_85__1_n_0\
    );
RAMB36E1_inst_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(1),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(1),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(4),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => RAMB36E1_inst_i_86_n_0
    );
\RAMB36E1_inst_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(1),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(1),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(4),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_86__0_n_0\
    );
RAMB36E1_inst_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(19),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(19),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(22),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_87_n_0
    );
\RAMB36E1_inst_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(0),
      I1 => RAMB36E1_inst_i_116_n_0,
      I2 => RAMB36E1_inst_44(0),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(3),
      I5 => RAMB36E1_inst_i_59_n_0,
      O => \RAMB36E1_inst_i_87__0_n_0\
    );
\RAMB36E1_inst_i_87__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(0),
      I1 => \RAMB36E1_inst_i_113__0_n_0\,
      I2 => RAMB36E1_inst_44(0),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(3),
      I5 => \RAMB36E1_inst_i_59__0_n_0\,
      O => \RAMB36E1_inst_i_87__1_n_0\
    );
\RAMB36E1_inst_i_87__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \REG[30].FF_0\,
      I1 => \REG[30].FF_1\,
      O => MUL_VECTOR_DIN1
    );
\RAMB36E1_inst_i_88__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(21),
      I1 => RAMB36E1_inst_i_234_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_235_n_0,
      I4 => RAMB36E1_inst_33,
      O => \RAMB36E1_inst_i_88__2_n_0\
    );
\RAMB36E1_inst_i_89__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => RAMB36E1_inst_i_236_n_0,
      I1 => RAMB36E1_inst_i_237_n_0,
      I2 => RAMB36E1_inst_i_238_n_0,
      I3 => RAMB36E1_inst_i_239_n_0,
      I4 => RAMB36E1_inst_i_240_n_0,
      O => \RAMB36E1_inst_i_89__2_n_0\
    );
RAMB36E1_inst_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(18),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(18),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(21),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_90_n_0
    );
\RAMB36E1_inst_i_91__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => RAMB36E1_inst_i_242_n_0,
      I1 => MUL_VECTOR_DIN(1),
      I2 => \^mul_matrix_din\(19),
      I3 => RAMB36E1_inst_i_243_n_0,
      I4 => RAMB36E1_inst_i_244_n_0,
      O => \RAMB36E1_inst_i_91__0_n_0\
    );
\RAMB36E1_inst_i_91__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => MUL_RESULT_WREN,
      I1 => \^sel_bram\(2),
      I2 => \^sel_bram\(1),
      I3 => MUL_MATRIX_WREN,
      I4 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_91__1_n_0\
    );
\RAMB36E1_inst_i_91__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404040"
    )
        port map (
      I0 => \^sel_bram\(1),
      I1 => MUL_RESULT_WREN,
      I2 => \^sel_bram\(3),
      I3 => \out\(0),
      I4 => WEN_OUT,
      I5 => \^sel_bram\(2),
      O => \RAMB36E1_inst_i_91__2_n_0\
    );
\RAMB36E1_inst_i_92__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => RAMB36E1_inst_33,
      I1 => MUL_RESULT_DIN(20),
      I2 => \RAMB36E1_inst_i_59__1_0\(20),
      I3 => RAMB36E1_inst_i_246_n_0,
      I4 => RAMB36E1_inst_i_247_n_0,
      O => \RAMB36E1_inst_i_92__0_n_0\
    );
\RAMB36E1_inst_i_92__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => WEN_OUT,
      I1 => \out\(0),
      I2 => \^sel_bram\(2),
      I3 => MUL_RESULT_WREN,
      I4 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_92__1_n_0\
    );
\RAMB36E1_inst_i_92__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => \RAMB36E1_inst_i_44__1_0\,
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_WREN,
      I3 => \^sel_bram\(1),
      I4 => MUL_RESULT_WREN,
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_92__2_n_0\
    );
RAMB36E1_inst_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(17),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(17),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(20),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_93_n_0
    );
\RAMB36E1_inst_i_93__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B88"
    )
        port map (
      I0 => MUL_MATRIX_WREN,
      I1 => \^sel_bram\(2),
      I2 => \out\(0),
      I3 => WEN_OUT,
      I4 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_93__0_n_0\
    );
\RAMB36E1_inst_i_93__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => MUL_VECTOR_RDEN,
      I1 => \^sel_bram\(2),
      I2 => \RAMB36E1_inst_i_45__1_0\,
      I3 => \^sel_bram\(3),
      I4 => MUL_RESULT_RDEN,
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_93__1_n_0\
    );
\RAMB36E1_inst_i_94__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559A95"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(19),
      I1 => RAMB36E1_inst_i_249_n_0,
      I2 => \^fsm_onehot_state_reg[4]_0\,
      I3 => RAMB36E1_inst_i_250_n_0,
      I4 => RAMB36E1_inst_33,
      O => \RAMB36E1_inst_i_94__0_n_0\
    );
\RAMB36E1_inst_i_94__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => MUL_RESULT_RDEN,
      I1 => \^sel_bram\(2),
      I2 => \^sel_bram\(1),
      I3 => MUL_VECTOR_RDEN,
      I4 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_94__1_n_0\
    );
\RAMB36E1_inst_i_94__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_RDEN1,
      I1 => \^sel_bram\(2),
      I2 => MUL_VECTOR_RDEN,
      I3 => \^sel_bram\(1),
      I4 => MUL_RESULT_RDEN,
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_94__2_n_0\
    );
RAMB36E1_inst_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(8),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(8),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(8),
      I5 => \^sel_bram\(1),
      O => RAMB36E1_inst_i_95_n_0
    );
\RAMB36E1_inst_i_95__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => RAMB36E1_inst_i_251_n_0,
      I1 => RAMB36E1_inst_i_252_n_0,
      I2 => RAMB36E1_inst_i_253_n_0,
      I3 => RAMB36E1_inst_i_254_n_0,
      I4 => RAMB36E1_inst_i_255_n_0,
      O => \RAMB36E1_inst_i_95__1_n_0\
    );
\RAMB36E1_inst_i_95__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => \out\(0),
      I1 => REN_IN,
      I2 => \^sel_bram\(2),
      I3 => MUL_RESULT_RDEN,
      I4 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_95__2_n_0\
    );
RAMB36E1_inst_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(16),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(16),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(19),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => RAMB36E1_inst_i_96_n_0
    );
\RAMB36E1_inst_i_96__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4D484848"
    )
        port map (
      I0 => \^sel_bram\(2),
      I1 => MUL_VECTOR_RDEN,
      I2 => \^sel_bram\(3),
      I3 => \out\(0),
      I4 => REN_IN,
      O => \RAMB36E1_inst_i_96__0_n_0\
    );
\RAMB36E1_inst_i_96__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(8),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(8),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(8),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_96__2_n_0\
    );
RAMB36E1_inst_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5446"
    )
        port map (
      I0 => \^sel_bram\(3),
      I1 => \^sel_bram\(2),
      I2 => \^sel_bram\(1),
      I3 => \^sel_bram\(0),
      O => RAMB36E1_inst_i_97_n_0
    );
\RAMB36E1_inst_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(7),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(7),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(7),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_97__0_n_0\
    );
\RAMB36E1_inst_i_97__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => RAMB36E1_inst_20,
      I1 => RAMB36E1_inst_i_257_n_0,
      I2 => RAMB36E1_inst_i_258_n_0,
      I3 => RAMB36E1_inst_i_259_n_0,
      I4 => RAMB36E1_inst_i_260_n_0,
      I5 => RAMB36E1_inst_i_261_n_0,
      O => MUL_RESULT_DOUT(18)
    );
\RAMB36E1_inst_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => SQU_DOUT_OUT(15),
      I1 => \^fsm_onehot_state_reg[5]_rep_0\,
      I2 => RAMB36E1_inst_44(15),
      I3 => \WRITE_LAST__0\,
      I4 => \^mul_matrix_din\(18),
      I5 => RAMB36E1_inst_i_62_n_0,
      O => \RAMB36E1_inst_i_98__0_n_0\
    );
\RAMB36E1_inst_i_98__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCE230E2"
    )
        port map (
      I0 => SQU_ADDR1(7),
      I1 => \^sel_bram\(2),
      I2 => MUL_MATRIX_ADDR(7),
      I3 => \^sel_bram\(1),
      I4 => \RAMB36E1_inst_i_46__1_0\(7),
      I5 => \^sel_bram\(3),
      O => \RAMB36E1_inst_i_98__1_n_0\
    );
\RAMB36E1_inst_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008833B800B8"
    )
        port map (
      I0 => \RAMB36E1_inst_i_46__1_1\(6),
      I1 => \^sel_bram\(2),
      I2 => SQU_ADDR0(6),
      I3 => \^sel_bram\(3),
      I4 => \RAMB36E1_inst_i_46__1_0\(6),
      I5 => \^sel_bram\(1),
      O => \RAMB36E1_inst_i_99__0_n_0\
    );
\RAMB36E1_inst_i_99__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666555"
    )
        port map (
      I0 => \RAMB36E1_inst_i_59__1_0\(17),
      I1 => RAMB36E1_inst_33,
      I2 => RAMB36E1_inst_i_263_n_0,
      I3 => \^fsm_onehot_state_reg[4]_0\,
      I4 => RAMB36E1_inst_i_264_n_0,
      O => \RAMB36E1_inst_i_99__1_n_0\
    );
\REG[0].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[0].FF_i_2__0_n_0\,
      I1 => \REG[0].FF_i_3_n_0\,
      I2 => \REG[0].FF_i_4_n_0\,
      I3 => \REG[0].FF_i_5__0_n_0\,
      I4 => \REG[0].FF_i_6_n_0\,
      I5 => \REG[0].FF_i_7_n_0\,
      O => \REG[1].FF\(0)
    );
\REG[0].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[0].FF_i_10_n_0\
    );
\REG[0].FF_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(19),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(22),
      O => \^reg[1].ff_7\
    );
\REG[0].FF_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(13),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(13),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(13),
      O => MUL_VECTOR_DIN(13)
    );
\REG[0].FF_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(20),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(23),
      O => \^reg[1].ff_6\
    );
\REG[0].FF_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(12),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(12),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(12),
      O => MUL_VECTOR_DIN(12)
    );
\REG[0].FF_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[0].FF_i_15_n_0\
    );
\REG[0].FF_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(2),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(3),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[0].FF_i_16_n_0\
    );
\REG[0].FF_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C77FF7F7F77FF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \^mul_matrix_din\(1),
      I3 => \^mul_matrix_din\(4),
      I4 => Q(1),
      I5 => \RAMB36E1_inst_i_59__1_0\(0),
      O => \REG[0].FF_i_17_n_0\
    );
\REG[0].FF_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(1),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(1),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(1),
      O => MUL_VECTOR_DIN(1)
    );
\REG[0].FF_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(5),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(4),
      I5 => \REG[0].FF_i_39_n_0\,
      O => \REG[0].FF_i_19_n_0\
    );
\REG[0].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_3__1_n_0\,
      I1 => \REG[0].FF_i_4__1_n_0\,
      O => \^mul_matrix_din\(3),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[4]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[2]\,
      O => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \REG[0].FF_i_40_n_0\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \REG[0].FF_i_41_n_0\,
      I4 => Q(0),
      O => \REG[0].FF_i_20_n_0\
    );
\REG[0].FF_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^reg[1].ff_12\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \REG[3].FF_i_14_n_0\,
      I4 => Q(0),
      O => \REG[0].FF_i_21_n_0\
    );
\REG[0].FF_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(2),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(5),
      O => \REG[0].FF_i_22_n_0\
    );
\REG[0].FF_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \REG[1].FF_i_18_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[1].FF_i_17_n_0\,
      I4 => Q(0),
      O => \REG[0].FF_i_23_n_0\
    );
\REG[0].FF_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(15),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(18),
      O => \^reg[1].ff_10\
    );
\REG[0].FF_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(17),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(17),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(17),
      O => MUL_VECTOR_DIN(17)
    );
\REG[0].FF_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(16),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(16),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(16),
      O => MUL_VECTOR_DIN(16)
    );
\REG[0].FF_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[0].FF_i_27_n_0\
    );
\REG[0].FF_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(11),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(14),
      O => \REG[0].FF_i_28_n_0\
    );
\REG[0].FF_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(21),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(21),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(21),
      O => MUL_VECTOR_DIN(21)
    );
\REG[0].FF_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(8),
      I5 => \REG[0].FF_i_10_n_0\,
      O => \REG[0].FF_i_2__0_n_0\
    );
\REG[0].FF_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_3__0_n_0\,
      I1 => \REG[0].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]\,
      S => \out\(0)
    );
\REG[0].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(12),
      I5 => \REG[0].FF_i_15_n_0\,
      O => \REG[0].FF_i_3_n_0\
    );
\REG[0].FF_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(12),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(15),
      O => \REG[0].FF_i_30_n_0\
    );
\REG[0].FF_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(20),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(20),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(20),
      O => MUL_VECTOR_DIN(20)
    );
\REG[0].FF_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[0].FF_i_32_n_0\
    );
\REG[0].FF_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_46_n_0\,
      I1 => \REG[0].FF_i_47_n_0\,
      O => MUL_VECTOR_DIN_BRAM(9),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_48_n_0\,
      I1 => \REG[0].FF_i_49_n_0\,
      O => MUL_VECTOR_DIN_BRAM(8),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_50_n_0\,
      I1 => \REG[0].FF_i_51_n_0\,
      O => MUL_VECTOR_DIN_BRAM(13),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_52_n_0\,
      I1 => \REG[0].FF_i_53_n_0\,
      O => MUL_VECTOR_DIN_BRAM(12),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(17),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(20),
      O => \^reg[1].ff_9\
    );
\REG[0].FF_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_54_n_0\,
      I1 => \REG[0].FF_i_55_n_0\,
      O => MUL_VECTOR_DIN_BRAM(1),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(7),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[0].FF_i_39_n_0\
    );
\REG[0].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(0),
      I1 => \^sel_bram\(1),
      I2 => DOADO(0),
      I3 => \^sel_bram\(0),
      I4 => DOUT(0),
      I5 => \^p_1_in\,
      O => \REG[0].FF_i_3__0_n_0\
    );
\REG[0].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(3),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(3),
      O => \REG[0].FF_i_3__1_n_0\
    );
\REG[0].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[0].FF_i_16_n_0\,
      I1 => \REG[0].FF_i_17_n_0\,
      I2 => MUL_VECTOR_DIN(1),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[0].FF_i_19_n_0\,
      O => \REG[0].FF_i_4_n_0\
    );
\REG[0].FF_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(6),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(9),
      O => \REG[0].FF_i_40_n_0\
    );
\REG[0].FF_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(5),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(8),
      O => \REG[0].FF_i_41_n_0\
    );
\REG[0].FF_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_56_n_0\,
      I1 => \REG[0].FF_i_57_n_0\,
      O => MUL_VECTOR_DIN_BRAM(17),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_58_n_0\,
      I1 => \REG[0].FF_i_59_n_0\,
      O => MUL_VECTOR_DIN_BRAM(16),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_60_n_0\,
      I1 => \REG[0].FF_i_61_n_0\,
      O => MUL_VECTOR_DIN_BRAM(21),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[0].FF_i_62_n_0\,
      I1 => \REG[0].FF_i_63_n_0\,
      O => MUL_VECTOR_DIN_BRAM(20),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[0].FF_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(9),
      I1 => DOADO(9),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_46_n_0\
    );
\REG[0].FF_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(9),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(9),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_47_n_0\
    );
\REG[0].FF_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(8),
      I1 => DOADO(8),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_48_n_0\
    );
\REG[0].FF_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(8),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(8),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_49_n_0\
    );
\REG[0].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(0),
      I1 => \^sel_bram\(1),
      I2 => DOUT(0),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(0),
      I5 => \^p_1_in\,
      O => \REG[0].FF_i_4__0_n_0\
    );
\REG[0].FF_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(3),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(3),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[0].FF_i_4__1_n_0\
    );
\REG[0].FF_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[6]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[1]\,
      I3 => \FSM_onehot_STATE_reg_n_0_[4]\,
      O => \^fsm_onehot_state_reg[7]_0\
    );
\REG[0].FF_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(13),
      I1 => DOADO(13),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_50_n_0\
    );
\REG[0].FF_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(13),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(13),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_51_n_0\
    );
\REG[0].FF_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(12),
      I1 => DOADO(12),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_52_n_0\
    );
\REG[0].FF_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(12),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(12),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_53_n_0\
    );
\REG[0].FF_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(1),
      I1 => DOADO(1),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_54_n_0\
    );
\REG[0].FF_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(1),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(1),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_55_n_0\
    );
\REG[0].FF_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(17),
      I1 => DOADO(17),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_56_n_0\
    );
\REG[0].FF_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(17),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(17),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_57_n_0\
    );
\REG[0].FF_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(16),
      I1 => DOADO(16),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_58_n_0\
    );
\REG[0].FF_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(16),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(16),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_59_n_0\
    );
\REG[0].FF_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[0].FF_i_20_n_0\,
      I1 => \REG[0].FF_i_21_n_0\,
      I2 => Q(0),
      I3 => \REG[0].FF_i_22_n_0\,
      I4 => MUL_VECTOR_DIN(30),
      I5 => \REG[0].FF_i_23_n_0\,
      O => \REG[0].FF_i_5__0_n_0\
    );
\REG[0].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(16),
      I5 => \REG[0].FF_i_27_n_0\,
      O => \REG[0].FF_i_6_n_0\
    );
\REG[0].FF_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(21),
      I1 => DOADO(21),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_60_n_0\
    );
\REG[0].FF_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(21),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(21),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_61_n_0\
    );
\REG[0].FF_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(20),
      I1 => DOADO(20),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[0].FF_i_62_n_0\
    );
\REG[0].FF_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(20),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(20),
      I4 => \^sel_bram\(3),
      O => \REG[0].FF_i_63_n_0\
    );
\REG[0].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(20),
      I5 => \REG[0].FF_i_32_n_0\,
      O => \REG[0].FF_i_7_n_0\
    );
\REG[0].FF_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(9),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(9),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(9),
      O => MUL_VECTOR_DIN(9)
    );
\REG[0].FF_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(8),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(8),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(8),
      O => MUL_VECTOR_DIN(8)
    );
\REG[10].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[10].FF_i_2_n_0\,
      I1 => \REG[10].FF_i_3_n_0\,
      I2 => \REG[10].FF_i_4_n_0\,
      I3 => \REG[10].FF_i_5_n_0\,
      I4 => \REG[10].FF_i_6_n_0\,
      I5 => \REG[10].FF_i_7_n_0\,
      O => \REG[1].FF\(10)
    );
\REG[10].FF_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(11),
      O => \REG[10].FF_i_10_n_0\
    );
\REG[10].FF_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(27),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(30),
      O => \REG[10].FF_i_11_n_0\
    );
\REG[10].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[10].FF_i_12_n_0\
    );
\REG[10].FF_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[10].FF_i_13_n_0\
    );
\REG[10].FF_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^reg[1].ff_0\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^reg[1].ff_10\,
      I4 => Q(0),
      O => \REG[10].FF_i_14_n_0\
    );
\REG[10].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[10].FF_i_2__1_n_0\,
      I1 => \REG[10].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(13),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[10].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(18),
      I5 => \REG[10].FF_i_8_n_0\,
      O => \REG[10].FF_i_2_n_0\
    );
\REG[10].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[10].FF_i_3__0_n_0\,
      I1 => \REG[10].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_9\,
      S => \out\(0)
    );
\REG[10].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(13),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(13),
      O => \REG[10].FF_i_2__1_n_0\
    );
\REG[10].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(22),
      I5 => \REG[10].FF_i_9_n_0\,
      O => \REG[10].FF_i_3_n_0\
    );
\REG[10].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(10),
      I1 => \^sel_bram\(1),
      I2 => DOADO(10),
      I3 => \^sel_bram\(0),
      I4 => DOUT(10),
      I5 => \^p_1_in\,
      O => \REG[10].FF_i_3__0_n_0\
    );
\REG[10].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(13),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(13),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[10].FF_i_3__1_n_0\
    );
\REG[10].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(13),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[10].FF_i_4_n_0\
    );
\REG[10].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^sel_bram\(1),
      I2 => DOUT(10),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(10),
      I5 => \^p_1_in\,
      O => \REG[10].FF_i_4__0_n_0\
    );
\REG[10].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B38080804C7F7F7F"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \REG[0].FF_i_28_n_0\,
      I3 => Q(1),
      I4 => \RAMB36E1_inst_i_59__1_0\(10),
      I5 => \REG[10].FF_i_10_n_0\,
      O => \REG[10].FF_i_5_n_0\
    );
\REG[10].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(14),
      I5 => \REG[10].FF_i_12_n_0\,
      O => \REG[10].FF_i_6_n_0\
    );
\REG[10].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \REG[10].FF_i_13_n_0\,
      I1 => \REG[10].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => Q(0),
      O => \REG[10].FF_i_7_n_0\
    );
\REG[10].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[10].FF_i_8_n_0\
    );
\REG[10].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[10].FF_i_9_n_0\
    );
\REG[11].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[11].FF_i_2_n_0\,
      I1 => \REG[11].FF_i_3_n_0\,
      I2 => \REG[11].FF_i_4_n_0\,
      I3 => \REG[11].FF_i_5_n_0\,
      I4 => \REG[11].FF_i_6_n_0\,
      I5 => \REG[11].FF_i_7_n_0\,
      O => \REG[1].FF\(11)
    );
\REG[11].FF_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(12),
      O => \REG[11].FF_i_10_n_0\
    );
\REG[11].FF_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[11].FF_i_11_n_0\
    );
\REG[11].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[11].FF_i_12_n_0\
    );
\REG[11].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[11].FF_i_2__1_n_0\,
      I1 => \REG[11].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(14),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[11].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(19),
      I5 => \REG[11].FF_i_8_n_0\,
      O => \REG[11].FF_i_2_n_0\
    );
\REG[11].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[11].FF_i_3__0_n_0\,
      I1 => \REG[11].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_10\,
      S => \out\(0)
    );
\REG[11].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(14),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(14),
      O => \REG[11].FF_i_2__1_n_0\
    );
\REG[11].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(23),
      I5 => \REG[11].FF_i_9_n_0\,
      O => \REG[11].FF_i_3_n_0\
    );
\REG[11].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(11),
      I1 => \^sel_bram\(1),
      I2 => DOADO(11),
      I3 => \^sel_bram\(0),
      I4 => DOUT(11),
      I5 => \^p_1_in\,
      O => \REG[11].FF_i_3__0_n_0\
    );
\REG[11].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(14),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(14),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[11].FF_i_3__1_n_0\
    );
\REG[11].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(14),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[11].FF_i_4_n_0\
    );
\REG[11].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^sel_bram\(1),
      I2 => DOUT(11),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(11),
      I5 => \^p_1_in\,
      O => \REG[11].FF_i_4__0_n_0\
    );
\REG[11].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B38080804C7F7F7F"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \REG[0].FF_i_30_n_0\,
      I3 => Q(1),
      I4 => \RAMB36E1_inst_i_59__1_0\(11),
      I5 => \REG[11].FF_i_10_n_0\,
      O => \REG[11].FF_i_5_n_0\
    );
\REG[11].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(15),
      I5 => \REG[11].FF_i_11_n_0\,
      O => \REG[11].FF_i_6_n_0\
    );
\REG[11].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(27),
      I5 => \REG[11].FF_i_12_n_0\,
      O => \REG[11].FF_i_7_n_0\
    );
\REG[11].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[11].FF_i_8_n_0\
    );
\REG[11].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[11].FF_i_9_n_0\
    );
\REG[12].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[12].FF_i_2_n_0\,
      I1 => \REG[12].FF_i_3_n_0\,
      I2 => \REG[12].FF_i_4_n_0\,
      I3 => \REG[12].FF_i_5_n_0\,
      I4 => \REG[12].FF_i_6_n_0\,
      I5 => \REG[12].FF_i_7_n_0\,
      O => \REG[1].FF\(12)
    );
\REG[12].FF_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(13),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(16),
      O => \REG[12].FF_i_10_n_0\
    );
\REG[12].FF_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(13),
      O => \REG[12].FF_i_11_n_0\
    );
\REG[12].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[12].FF_i_12_n_0\
    );
\REG[12].FF_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^reg[1].ff_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^reg[1].ff_10\,
      I4 => Q(0),
      O => \REG[12].FF_i_13_n_0\
    );
\REG[12].FF_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(14),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(17),
      O => \REG[12].FF_i_14_n_0\
    );
\REG[12].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[12].FF_i_2__1_n_0\,
      I1 => \REG[12].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(15),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[12].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(20),
      I5 => \REG[12].FF_i_8_n_0\,
      O => \REG[12].FF_i_2_n_0\
    );
\REG[12].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[12].FF_i_3__0_n_0\,
      I1 => \REG[12].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_11\,
      S => \out\(0)
    );
\REG[12].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(15),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(15),
      O => \REG[12].FF_i_2__1_n_0\
    );
\REG[12].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(24),
      I5 => \REG[12].FF_i_9_n_0\,
      O => \REG[12].FF_i_3_n_0\
    );
\REG[12].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(12),
      I1 => \^sel_bram\(1),
      I2 => DOADO(12),
      I3 => \^sel_bram\(0),
      I4 => DOUT(12),
      I5 => \^p_1_in\,
      O => \REG[12].FF_i_3__0_n_0\
    );
\REG[12].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(15),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(15),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[12].FF_i_3__1_n_0\
    );
\REG[12].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[12].FF_i_4_n_0\
    );
\REG[12].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(12),
      I1 => \^sel_bram\(1),
      I2 => DOUT(12),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(12),
      I5 => \^p_1_in\,
      O => \REG[12].FF_i_4__0_n_0\
    );
\REG[12].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B38080804C7F7F7F"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \REG[12].FF_i_10_n_0\,
      I3 => Q(1),
      I4 => \RAMB36E1_inst_i_59__1_0\(12),
      I5 => \REG[12].FF_i_11_n_0\,
      O => \REG[12].FF_i_5_n_0\
    );
\REG[12].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(16),
      I5 => \REG[12].FF_i_12_n_0\,
      O => \REG[12].FF_i_6_n_0\
    );
\REG[12].FF_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \REG[12].FF_i_13_n_0\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => \REG[12].FF_i_14_n_0\,
      I3 => Q(0),
      O => \REG[12].FF_i_7_n_0\
    );
\REG[12].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[12].FF_i_8_n_0\
    );
\REG[12].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[12].FF_i_9_n_0\
    );
\REG[13].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[13].FF_i_2_n_0\,
      I1 => \REG[13].FF_i_3_n_0\,
      I2 => \REG[13].FF_i_4_n_0\,
      I3 => \REG[13].FF_i_5_n_0\,
      I4 => \REG[13].FF_i_6_n_0\,
      I5 => \REG[13].FF_i_7_n_0\,
      O => \REG[1].FF\(13)
    );
\REG[13].FF_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(14),
      O => \REG[13].FF_i_10_n_0\
    );
\REG[13].FF_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[13].FF_i_11_n_0\
    );
\REG[13].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[13].FF_i_2__1_n_0\,
      I1 => \REG[13].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(16),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[13].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(21),
      I5 => \REG[13].FF_i_8_n_0\,
      O => \REG[13].FF_i_2_n_0\
    );
\REG[13].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[13].FF_i_3__0_n_0\,
      I1 => \REG[13].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_12\,
      S => \out\(0)
    );
\REG[13].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(16),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(16),
      O => \REG[13].FF_i_2__1_n_0\
    );
\REG[13].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(25),
      I5 => \REG[13].FF_i_9_n_0\,
      O => \REG[13].FF_i_3_n_0\
    );
\REG[13].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(13),
      I1 => \^sel_bram\(1),
      I2 => DOADO(13),
      I3 => \^sel_bram\(0),
      I4 => DOUT(13),
      I5 => \^p_1_in\,
      O => \REG[13].FF_i_3__0_n_0\
    );
\REG[13].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(16),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(16),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[13].FF_i_3__1_n_0\
    );
\REG[13].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[13].FF_i_4_n_0\
    );
\REG[13].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(13),
      I1 => \^sel_bram\(1),
      I2 => DOUT(13),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(13),
      I5 => \^p_1_in\,
      O => \REG[13].FF_i_4__0_n_0\
    );
\REG[13].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B38080804C7F7F7F"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \REG[12].FF_i_14_n_0\,
      I3 => Q(1),
      I4 => \RAMB36E1_inst_i_59__1_0\(13),
      I5 => \REG[13].FF_i_10_n_0\,
      O => \REG[13].FF_i_5_n_0\
    );
\REG[13].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(17),
      I5 => \REG[13].FF_i_11_n_0\,
      O => \REG[13].FF_i_6_n_0\
    );
\REG[13].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \^reg[1].ff_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \^reg[1].ff_10\,
      I4 => Q(0),
      O => \REG[13].FF_i_7_n_0\
    );
\REG[13].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[13].FF_i_8_n_0\
    );
\REG[13].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[13].FF_i_9_n_0\
    );
\REG[14].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \REG[14].FF_i_2_n_0\,
      I1 => \REG[14].FF_i_3_n_0\,
      I2 => \REG[14].FF_i_4_n_0\,
      I3 => MUL_VECTOR_DIN(30),
      I4 => \^reg[1].ff_0\,
      I5 => Q(0),
      O => \REG[1].FF\(14)
    );
\REG[14].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(18),
      I5 => \REG[14].FF_i_13_n_0\,
      O => \REG[14].FF_i_11_n_0\
    );
\REG[14].FF_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[14].FF_i_14_n_0\,
      I1 => \REG[14].FF_i_15_n_0\,
      O => MUL_VECTOR_DIN_BRAM(30),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[14].FF_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[14].FF_i_13_n_0\
    );
\REG[14].FF_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(30),
      I1 => DOADO(30),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[14].FF_i_14_n_0\
    );
\REG[14].FF_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(30),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(30),
      I4 => \^sel_bram\(3),
      O => \REG[14].FF_i_15_n_0\
    );
\REG[14].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[14].FF_i_2__1_n_0\,
      I1 => \REG[14].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(17),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[14].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(22),
      I5 => \REG[14].FF_i_7_n_0\,
      O => \REG[14].FF_i_2_n_0\
    );
\REG[14].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[14].FF_i_3__0_n_0\,
      I1 => \REG[14].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_13\,
      S => \out\(0)
    );
\REG[14].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(17),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(17),
      O => \REG[14].FF_i_2__1_n_0\
    );
\REG[14].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(26),
      I5 => \REG[14].FF_i_8_n_0\,
      O => \REG[14].FF_i_3_n_0\
    );
\REG[14].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(14),
      I1 => \^sel_bram\(1),
      I2 => DOADO(14),
      I3 => \^sel_bram\(0),
      I4 => DOUT(14),
      I5 => \^p_1_in\,
      O => \REG[14].FF_i_3__0_n_0\
    );
\REG[14].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(17),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(17),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[14].FF_i_3__1_n_0\
    );
\REG[14].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[14].FF_i_9_n_0\,
      I1 => \REG[14].FF\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[14].FF_i_11_n_0\,
      O => \REG[14].FF_i_4_n_0\
    );
\REG[14].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(14),
      I1 => \^sel_bram\(1),
      I2 => DOUT(14),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(14),
      I5 => \^p_1_in\,
      O => \REG[14].FF_i_4__0_n_0\
    );
\REG[14].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(30),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(30),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(30),
      O => MUL_VECTOR_DIN(30)
    );
\REG[14].FF_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(16),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(19),
      O => \^reg[1].ff_0\
    );
\REG[14].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[14].FF_i_7_n_0\
    );
\REG[14].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[14].FF_i_8_n_0\
    );
\REG[14].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[14].FF_i_9_n_0\
    );
\REG[15].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \REG[15].FF_i_2_n_0\,
      I1 => \REG[15].FF_i_3_n_0\,
      I2 => Q(0),
      I3 => \REG[15].FF_i_4_n_0\,
      I4 => \REG[15].FF_i_5_n_0\,
      I5 => \REG[15].FF_i_6_n_0\,
      O => \REG[1].FF\(15)
    );
\REG[15].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[15].FF_i_10_n_0\
    );
\REG[15].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[15].FF_i_2__1_n_0\,
      I1 => \REG[15].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(18),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[15].FF_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^reg[1].ff_3\,
      I4 => \REG[15].FF_i_7_n_0\,
      O => \REG[15].FF_i_2_n_0\
    );
\REG[15].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[15].FF_i_3__0_n_0\,
      I1 => \REG[15].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_14\,
      S => \out\(0)
    );
\REG[15].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(18),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(18),
      O => \REG[15].FF_i_2__1_n_0\
    );
\REG[15].FF_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^reg[1].ff_6\,
      I4 => \REG[15].FF_i_8_n_0\,
      O => \REG[15].FF_i_3_n_0\
    );
\REG[15].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(15),
      I1 => \^sel_bram\(1),
      I2 => DOADO(15),
      I3 => \^sel_bram\(0),
      I4 => DOUT(15),
      I5 => \^p_1_in\,
      O => \REG[15].FF_i_3__0_n_0\
    );
\REG[15].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(18),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(18),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[15].FF_i_3__1_n_0\
    );
\REG[15].FF_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(19),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(20),
      O => \REG[15].FF_i_4_n_0\
    );
\REG[15].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(15),
      I1 => \^sel_bram\(1),
      I2 => DOUT(15),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(15),
      I5 => \^p_1_in\,
      O => \REG[15].FF_i_4__0_n_0\
    );
\REG[15].FF_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(21),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(22),
      O => \REG[15].FF_i_5_n_0\
    );
\REG[15].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \REG[15].FF\,
      I4 => \REG[15].FF_i_10_n_0\,
      O => \REG[15].FF_i_6_n_0\
    );
\REG[15].FF_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^reg[1].ff_1\,
      I1 => MUL_VECTOR_DIN(25),
      I2 => \^reg[1].ff_5\,
      I3 => MUL_VECTOR_DIN(26),
      O => \REG[15].FF_i_7_n_0\
    );
\REG[15].FF_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^reg[1].ff_8\,
      I1 => MUL_VECTOR_DIN(29),
      I2 => \^reg[1].ff_9\,
      I3 => MUL_VECTOR_DIN(30),
      O => \REG[15].FF_i_8_n_0\
    );
\REG[16].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669F0F0F0F0"
    )
        port map (
      I0 => \REG[16].FF_i_2_n_0\,
      I1 => \REG[16].FF_i_3_n_0\,
      I2 => \REG[16].FF_i_4_n_0\,
      I3 => \REG[16].FF_i_5_n_0\,
      I4 => \REG[16].FF_i_6_n_0\,
      I5 => Q(0),
      O => \REG[1].FF\(16)
    );
\REG[16].FF_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^reg[1].ff_1\,
      I1 => MUL_VECTOR_DIN(26),
      I2 => \^reg[1].ff_5\,
      I3 => MUL_VECTOR_DIN(27),
      O => \REG[16].FF_i_10_n_0\
    );
\REG[16].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[16].FF_i_2__1_n_0\,
      I1 => \REG[16].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(19),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[16].FF_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(20),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(21),
      O => \REG[16].FF_i_2_n_0\
    );
\REG[16].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[16].FF_i_3__0_n_0\,
      I1 => \REG[16].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_15\,
      S => \out\(0)
    );
\REG[16].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(19),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(19),
      O => \REG[16].FF_i_2__1_n_0\
    );
\REG[16].FF_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(22),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(23),
      O => \REG[16].FF_i_3_n_0\
    );
\REG[16].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(16),
      I1 => \^sel_bram\(1),
      I2 => DOADO(16),
      I3 => \^sel_bram\(0),
      I4 => DOUT(16),
      I5 => \^p_1_in\,
      O => \REG[16].FF_i_3__0_n_0\
    );
\REG[16].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(19),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(19),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[16].FF_i_3__1_n_0\
    );
\REG[16].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \REG[16].FF\,
      I4 => \REG[16].FF_i_8_n_0\,
      O => \REG[16].FF_i_4_n_0\
    );
\REG[16].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(16),
      I1 => \^sel_bram\(1),
      I2 => DOUT(16),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(16),
      I5 => \^p_1_in\,
      O => \REG[16].FF_i_4__0_n_0\
    );
\REG[16].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \^reg[1].ff_7\,
      I1 => MUL_VECTOR_DIN(29),
      I2 => MUL_VECTOR_DIN(30),
      I3 => \^reg[1].ff_8\,
      I4 => MUL_VECTOR_DIN(28),
      I5 => \^reg[1].ff_6\,
      O => \REG[16].FF_i_5_n_0\
    );
\REG[16].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^reg[1].ff_3\,
      I4 => \REG[16].FF_i_10_n_0\,
      O => \REG[16].FF_i_6_n_0\
    );
\REG[16].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[16].FF_i_8_n_0\
    );
\REG[16].FF_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(18),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(21),
      O => \^reg[1].ff_8\
    );
\REG[17].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96F069F069F096F0"
    )
        port map (
      I0 => \REG[17].FF_i_2_n_0\,
      I1 => \REG[17].FF_i_3_n_0\,
      I2 => \REG[17].FF_i_4_n_0\,
      I3 => Q(0),
      I4 => \REG[17].FF_i_5_n_0\,
      I5 => \REG[17].FF_i_6_n_0\,
      O => \REG[1].FF\(17)
    );
\REG[17].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[17].FF_i_2__1_n_0\,
      I1 => \REG[17].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(20),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[17].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \^reg[1].ff_1\,
      I1 => MUL_VECTOR_DIN(27),
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(28),
      I5 => \^reg[1].ff_5\,
      O => \REG[17].FF_i_2_n_0\
    );
\REG[17].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[17].FF_i_3__0_n_0\,
      I1 => \REG[17].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_16\,
      S => \out\(0)
    );
\REG[17].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(20),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(20),
      O => \REG[17].FF_i_2__1_n_0\
    );
\REG[17].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^reg[1].ff_3\,
      I4 => \^reg[1].ff_7\,
      I5 => MUL_VECTOR_DIN(30),
      O => \REG[17].FF_i_3_n_0\
    );
\REG[17].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(17),
      I1 => \^sel_bram\(1),
      I2 => DOADO(17),
      I3 => \^sel_bram\(0),
      I4 => DOUT(17),
      I5 => \^p_1_in\,
      O => \REG[17].FF_i_3__0_n_0\
    );
\REG[17].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(20),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(20),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[17].FF_i_3__1_n_0\
    );
\REG[17].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \REG[17].FF\,
      I4 => \REG[17].FF_i_9_n_0\,
      O => \REG[17].FF_i_4_n_0\
    );
\REG[17].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(17),
      I1 => \^sel_bram\(1),
      I2 => DOUT(17),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(17),
      I5 => \^p_1_in\,
      O => \REG[17].FF_i_4__0_n_0\
    );
\REG[17].FF_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(21),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(22),
      O => \REG[17].FF_i_5_n_0\
    );
\REG[17].FF_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(23),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(24),
      O => \REG[17].FF_i_6_n_0\
    );
\REG[17].FF_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(21),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(24),
      O => \^reg[1].ff_5\
    );
\REG[17].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[17].FF_i_9_n_0\
    );
\REG[18].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69F096F096F069F0"
    )
        port map (
      I0 => \REG[18].FF_i_2_n_0\,
      I1 => \REG[18].FF_i_3_n_0\,
      I2 => \REG[18].FF_i_4_n_0\,
      I3 => Q(0),
      I4 => \REG[18].FF_i_5_n_0\,
      I5 => \REG[18].FF_i_6_n_0\,
      O => \REG[1].FF\(18)
    );
\REG[18].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[18].FF_i_2__1_n_0\,
      I1 => \REG[18].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(21),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[18].FF_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^reg[1].ff_3\,
      I1 => MUL_VECTOR_DIN(26),
      I2 => \^reg[1].ff_2\,
      I3 => MUL_VECTOR_DIN(27),
      O => \REG[18].FF_i_2_n_0\
    );
\REG[18].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[18].FF_i_3__0_n_0\,
      I1 => \REG[18].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_17\,
      S => \out\(0)
    );
\REG[18].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(21),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(21),
      O => \REG[18].FF_i_2__1_n_0\
    );
\REG[18].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \^reg[1].ff_6\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^reg[1].ff_5\,
      I4 => MUL_VECTOR_DIN(28),
      I5 => \^reg[1].ff_1\,
      O => \REG[18].FF_i_3_n_0\
    );
\REG[18].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(18),
      I1 => \^sel_bram\(1),
      I2 => DOADO(18),
      I3 => \^sel_bram\(0),
      I4 => DOUT(18),
      I5 => \^p_1_in\,
      O => \REG[18].FF_i_3__0_n_0\
    );
\REG[18].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(21),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(21),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[18].FF_i_3__1_n_0\
    );
\REG[18].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \REG[18].FF\,
      I4 => \REG[18].FF_i_8_n_0\,
      O => \REG[18].FF_i_4_n_0\
    );
\REG[18].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(18),
      I1 => \^sel_bram\(1),
      I2 => DOUT(18),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(18),
      I5 => \^p_1_in\,
      O => \REG[18].FF_i_4__0_n_0\
    );
\REG[18].FF_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(22),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(23),
      O => \REG[18].FF_i_5_n_0\
    );
\REG[18].FF_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(24),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(25),
      O => \REG[18].FF_i_6_n_0\
    );
\REG[18].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[18].FF_i_8_n_0\
    );
\REG[19].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"609090609F6F6F9F"
    )
        port map (
      I0 => \REG[19].FF_i_2_n_0\,
      I1 => \REG[19].FF_i_3_n_0\,
      I2 => Q(0),
      I3 => \REG[19].FF_i_4_n_0\,
      I4 => \REG[19].FF_i_5_n_0\,
      I5 => \REG[19].FF_i_6_n_0\,
      O => \REG[1].FF\(19)
    );
\REG[19].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[19].FF_i_2__1_n_0\,
      I1 => \REG[19].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(22),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[19].FF_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^reg[1].ff_1\,
      I1 => MUL_VECTOR_DIN(29),
      I2 => \^reg[1].ff_5\,
      I3 => MUL_VECTOR_DIN(30),
      O => \REG[19].FF_i_2_n_0\
    );
\REG[19].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[19].FF_i_3__0_n_0\,
      I1 => \REG[19].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_18\,
      S => \out\(0)
    );
\REG[19].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(22),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(22),
      O => \REG[19].FF_i_2__1_n_0\
    );
\REG[19].FF_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^reg[1].ff_3\,
      I1 => MUL_VECTOR_DIN(27),
      I2 => \^reg[1].ff_2\,
      I3 => MUL_VECTOR_DIN(28),
      O => \REG[19].FF_i_3_n_0\
    );
\REG[19].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(19),
      I1 => \^sel_bram\(1),
      I2 => DOADO(19),
      I3 => \^sel_bram\(0),
      I4 => DOUT(19),
      I5 => \^p_1_in\,
      O => \REG[19].FF_i_3__0_n_0\
    );
\REG[19].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(22),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(22),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[19].FF_i_3__1_n_0\
    );
\REG[19].FF_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(25),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(26),
      O => \REG[19].FF_i_4_n_0\
    );
\REG[19].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(19),
      I1 => \^sel_bram\(1),
      I2 => DOUT(19),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(19),
      I5 => \^p_1_in\,
      O => \REG[19].FF_i_4__0_n_0\
    );
\REG[19].FF_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(23),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(24),
      O => \REG[19].FF_i_5_n_0\
    );
\REG[19].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \REG[19].FF\,
      I4 => \REG[19].FF_i_8_n_0\,
      O => \REG[19].FF_i_6_n_0\
    );
\REG[19].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[19].FF_i_8_n_0\
    );
\REG[1].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[1].FF_i_2_n_0\,
      I1 => \REG[1].FF_i_3_n_0\,
      I2 => \REG[1].FF_i_4_n_0\,
      I3 => \REG[1].FF_i_5_n_0\,
      I4 => \REG[1].FF_i_6_n_0\,
      I5 => \REG[1].FF_i_7_n_0\,
      O => \REG[1].FF\(1)
    );
\REG[1].FF_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(14),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(14),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(14),
      O => MUL_VECTOR_DIN(14)
    );
\REG[1].FF_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[1].FF_i_11_n_0\
    );
\REG[1].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(3),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(4),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[1].FF_i_12_n_0\
    );
\REG[1].FF_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF777747CFFFFF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \RAMB36E1_inst_i_59__1_0\(1),
      I3 => \^mul_matrix_din\(2),
      I4 => Q(1),
      I5 => \^mul_matrix_din\(5),
      O => \REG[1].FF_i_13_n_0\
    );
\REG[1].FF_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(2),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(2),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(2),
      O => MUL_VECTOR_DIN(2)
    );
\REG[1].FF_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(6),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(5),
      I5 => \REG[1].FF_i_26_n_0\,
      O => \REG[1].FF_i_15_n_0\
    );
\REG[1].FF_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[3].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \^reg[1].ff_12\,
      I4 => MUL_VECTOR_DIN(25),
      I5 => \REG[1].FF_i_27_n_0\,
      O => \REG[1].FF_i_16_n_0\
    );
\REG[1].FF_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(3),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(6),
      O => \REG[1].FF_i_17_n_0\
    );
\REG[1].FF_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(4),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(7),
      O => \REG[1].FF_i_18_n_0\
    );
\REG[1].FF_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(18),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(18),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(18),
      O => MUL_VECTOR_DIN(18)
    );
\REG[1].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_2__1_n_0\,
      I1 => \REG[1].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(4),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[1].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(9),
      I5 => \REG[1].FF_i_9_n_0\,
      O => \REG[1].FF_i_2_n_0\
    );
\REG[1].FF_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[1].FF_i_20_n_0\
    );
\REG[1].FF_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(22),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(22),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(22),
      O => MUL_VECTOR_DIN(22)
    );
\REG[1].FF_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[1].FF_i_22_n_0\
    );
\REG[1].FF_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_30_n_0\,
      I1 => \REG[1].FF_i_31_n_0\,
      O => MUL_VECTOR_DIN_BRAM(10),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[1].FF_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_32_n_0\,
      I1 => \REG[1].FF_i_33_n_0\,
      O => MUL_VECTOR_DIN_BRAM(14),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[1].FF_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_34_n_0\,
      I1 => \REG[1].FF_i_35_n_0\,
      O => MUL_VECTOR_DIN_BRAM(2),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[1].FF_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(8),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[1].FF_i_26_n_0\
    );
\REG[1].FF_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \REG[0].FF_i_40_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[0].FF_i_41_n_0\,
      I4 => Q(0),
      O => \REG[1].FF_i_27_n_0\
    );
\REG[1].FF_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_36_n_0\,
      I1 => \REG[1].FF_i_37_n_0\,
      O => MUL_VECTOR_DIN_BRAM(18),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[1].FF_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_38_n_0\,
      I1 => \REG[1].FF_i_39_n_0\,
      O => MUL_VECTOR_DIN_BRAM(22),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[1].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[1].FF_i_3__0_n_0\,
      I1 => \REG[1].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_0\,
      S => \out\(0)
    );
\REG[1].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(4),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(4),
      O => \REG[1].FF_i_2__1_n_0\
    );
\REG[1].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(13),
      I5 => \REG[1].FF_i_11_n_0\,
      O => \REG[1].FF_i_3_n_0\
    );
\REG[1].FF_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(10),
      I1 => DOADO(10),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[1].FF_i_30_n_0\
    );
\REG[1].FF_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(10),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(10),
      I4 => \^sel_bram\(3),
      O => \REG[1].FF_i_31_n_0\
    );
\REG[1].FF_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(14),
      I1 => DOADO(14),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[1].FF_i_32_n_0\
    );
\REG[1].FF_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(14),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(14),
      I4 => \^sel_bram\(3),
      O => \REG[1].FF_i_33_n_0\
    );
\REG[1].FF_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(2),
      I1 => DOADO(2),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[1].FF_i_34_n_0\
    );
\REG[1].FF_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(2),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(2),
      I4 => \^sel_bram\(3),
      O => \REG[1].FF_i_35_n_0\
    );
\REG[1].FF_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(18),
      I1 => DOADO(18),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[1].FF_i_36_n_0\
    );
\REG[1].FF_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(18),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(18),
      I4 => \^sel_bram\(3),
      O => \REG[1].FF_i_37_n_0\
    );
\REG[1].FF_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(22),
      I1 => DOADO(22),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[1].FF_i_38_n_0\
    );
\REG[1].FF_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(22),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(22),
      I4 => \^sel_bram\(3),
      O => \REG[1].FF_i_39_n_0\
    );
\REG[1].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(1),
      I1 => \^sel_bram\(1),
      I2 => DOADO(1),
      I3 => \^sel_bram\(0),
      I4 => DOUT(1),
      I5 => \^p_1_in\,
      O => \REG[1].FF_i_3__0_n_0\
    );
\REG[1].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(4),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(4),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[1].FF_i_3__1_n_0\
    );
\REG[1].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[1].FF_i_12_n_0\,
      I1 => \REG[1].FF_i_13_n_0\,
      I2 => MUL_VECTOR_DIN(2),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[1].FF_i_15_n_0\,
      O => \REG[1].FF_i_4_n_0\
    );
\REG[1].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^sel_bram\(1),
      I2 => DOUT(1),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(1),
      I5 => \^p_1_in\,
      O => \REG[1].FF_i_4__0_n_0\
    );
\REG[1].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999955595559555"
    )
        port map (
      I0 => \REG[1].FF_i_16_n_0\,
      I1 => Q(0),
      I2 => \REG[1].FF_i_17_n_0\,
      I3 => MUL_VECTOR_DIN(30),
      I4 => \REG[1].FF_i_18_n_0\,
      I5 => MUL_VECTOR_DIN(29),
      O => \REG[1].FF_i_5_n_0\
    );
\REG[1].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(17),
      I5 => \REG[1].FF_i_20_n_0\,
      O => \REG[1].FF_i_6_n_0\
    );
\REG[1].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(21),
      I5 => \REG[1].FF_i_22_n_0\,
      O => \REG[1].FF_i_7_n_0\
    );
\REG[1].FF_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(10),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(10),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(10),
      O => MUL_VECTOR_DIN(10)
    );
\REG[1].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[1].FF_i_9_n_0\
    );
\REG[20].FF_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[20].FF_i_3_n_0\,
      I4 => \REG[20].FF_i_4_n_0\,
      O => \REG[1].FF\(20)
    );
\REG[20].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[20].FF_i_2__1_n_0\,
      I1 => \REG[20].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(23),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[20].FF_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(22),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(25),
      O => \^reg[1].ff_1\
    );
\REG[20].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[20].FF_i_3__0_n_0\,
      I1 => \REG[20].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_19\,
      S => \out\(0)
    );
\REG[20].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(23),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(23),
      O => \REG[20].FF_i_2__1_n_0\
    );
\REG[20].FF_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^reg[1].ff_3\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^reg[1].ff_2\,
      I4 => Q(0),
      O => \REG[20].FF_i_3_n_0\
    );
\REG[20].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(20),
      I1 => \^sel_bram\(1),
      I2 => DOADO(20),
      I3 => \^sel_bram\(0),
      I4 => DOUT(20),
      I5 => \^p_1_in\,
      O => \REG[20].FF_i_3__0_n_0\
    );
\REG[20].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(23),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(23),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[20].FF_i_3__1_n_0\
    );
\REG[20].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[20].FF_i_5_n_0\,
      I1 => \REG[20].FF\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[20].FF_i_7_n_0\,
      O => \REG[20].FF_i_4_n_0\
    );
\REG[20].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(20),
      I1 => \^sel_bram\(1),
      I2 => DOUT(20),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(20),
      I5 => \^p_1_in\,
      O => \REG[20].FF_i_4__0_n_0\
    );
\REG[20].FF_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[20].FF_i_5_n_0\
    );
\REG[20].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"802A2A2A2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => MUL_VECTOR_DIN(25),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(24),
      I4 => \REG[26].FF_i_2_n_0\,
      I5 => \REG[20].FF_i_8_n_0\,
      O => \REG[20].FF_i_7_n_0\
    );
\REG[20].FF_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(26),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(27),
      O => \REG[20].FF_i_8_n_0\
    );
\REG[21].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(29),
      I5 => \REG[21].FF_i_5_n_0\,
      O => \REG[1].FF\(21)
    );
\REG[21].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(29),
      I1 => DOADO(29),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[21].FF_i_10_n_0\
    );
\REG[21].FF_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(29),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(29),
      I4 => \^sel_bram\(3),
      O => \REG[21].FF_i_11_n_0\
    );
\REG[21].FF_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(27),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(28),
      O => \REG[21].FF_i_12_n_0\
    );
\REG[21].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[21].FF_i_2__1_n_0\,
      I1 => \REG[21].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(24),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[21].FF_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(23),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(26),
      O => \^reg[1].ff_2\
    );
\REG[21].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[21].FF_i_3__0_n_0\,
      I1 => \REG[21].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_20\,
      S => \out\(0)
    );
\REG[21].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(24),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(24),
      O => \REG[21].FF_i_2__1_n_0\
    );
\REG[21].FF_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(24),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(27),
      O => \^reg[1].ff_3\
    );
\REG[21].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(21),
      I1 => \^sel_bram\(1),
      I2 => DOADO(21),
      I3 => \^sel_bram\(0),
      I4 => DOUT(21),
      I5 => \^p_1_in\,
      O => \REG[21].FF_i_3__0_n_0\
    );
\REG[21].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(24),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(24),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[21].FF_i_3__1_n_0\
    );
\REG[21].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(29),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(29),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(29),
      O => MUL_VECTOR_DIN(29)
    );
\REG[21].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(21),
      I1 => \^sel_bram\(1),
      I2 => DOUT(21),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(21),
      I5 => \^p_1_in\,
      O => \REG[21].FF_i_4__0_n_0\
    );
\REG[21].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[21].FF_i_7_n_0\,
      I1 => \REG[21].FF\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[21].FF_i_9_n_0\,
      O => \REG[21].FF_i_5_n_0\
    );
\REG[21].FF_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[21].FF_i_10_n_0\,
      I1 => \REG[21].FF_i_11_n_0\,
      O => MUL_VECTOR_DIN_BRAM(29),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[21].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[21].FF_i_7_n_0\
    );
\REG[21].FF_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888822282228222"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[21].FF_i_12_n_0\,
      I2 => \REG[26].FF_i_2_n_0\,
      I3 => MUL_VECTOR_DIN(25),
      I4 => \REG[10].FF_i_11_n_0\,
      I5 => MUL_VECTOR_DIN(26),
      O => \REG[21].FF_i_9_n_0\
    );
\REG[22].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807070807F8F8F7F"
    )
        port map (
      I0 => \^reg[1].ff_3\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => Q(0),
      I3 => \REG[22].FF_i_2_n_0\,
      I4 => \REG[22].FF_i_3_n_0\,
      I5 => \REG[22].FF_i_4_n_0\,
      O => \REG[1].FF\(22)
    );
\REG[22].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[22].FF_i_2__1_n_0\,
      I1 => \REG[22].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(25),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[22].FF_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(28),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(29),
      O => \REG[22].FF_i_2_n_0\
    );
\REG[22].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[22].FF_i_3__0_n_0\,
      I1 => \REG[22].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_21\,
      S => \out\(0)
    );
\REG[22].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(25),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(25),
      O => \REG[22].FF_i_2__1_n_0\
    );
\REG[22].FF_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(26),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(27),
      O => \REG[22].FF_i_3_n_0\
    );
\REG[22].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(22),
      I1 => \^sel_bram\(1),
      I2 => DOADO(22),
      I3 => \^sel_bram\(0),
      I4 => DOUT(22),
      I5 => \^p_1_in\,
      O => \REG[22].FF_i_3__0_n_0\
    );
\REG[22].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(25),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(25),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[22].FF_i_3__1_n_0\
    );
\REG[22].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \REG[22].FF\,
      I4 => \REG[22].FF_i_6_n_0\,
      O => \REG[22].FF_i_4_n_0\
    );
\REG[22].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(22),
      I1 => \^sel_bram\(1),
      I2 => DOUT(22),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(22),
      I5 => \^p_1_in\,
      O => \REG[22].FF_i_4__0_n_0\
    );
\REG[22].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[22].FF_i_6_n_0\
    );
\REG[23].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[23].FF_i_2_n_0\,
      I1 => \REG[23].FF\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[23].FF_i_6_n_0\,
      O => \REG[1].FF\(23)
    );
\REG[23].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(24),
      I1 => DOADO(24),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[23].FF_i_10_n_0\
    );
\REG[23].FF_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(24),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(24),
      I4 => \^sel_bram\(3),
      O => \REG[23].FF_i_11_n_0\
    );
\REG[23].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(2),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(2),
      O => \REG[23].FF_i_12_n_0\
    );
\REG[23].FF_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(2),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(2),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[23].FF_i_13_n_0\
    );
\REG[23].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[23].FF_i_2__1_n_0\,
      I1 => \REG[23].FF_i_3__0_n_0\,
      O => \^mul_matrix_din\(26),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[23].FF_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[23].FF_i_2_n_0\
    );
\REG[23].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[23].FF_i_3_n_0\,
      I1 => \REG[23].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_22\,
      S => \out\(0)
    );
\REG[23].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(26),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(26),
      O => \REG[23].FF_i_2__1_n_0\
    );
\REG[23].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(23),
      I1 => \^sel_bram\(1),
      I2 => DOADO(23),
      I3 => \^sel_bram\(0),
      I4 => DOUT(23),
      I5 => \^p_1_in\,
      O => \REG[23].FF_i_3_n_0\
    );
\REG[23].FF_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(26),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(26),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[23].FF_i_3__0_n_0\
    );
\REG[23].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(24),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(24),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(24),
      O => MUL_VECTOR_DIN(24)
    );
\REG[23].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(23),
      I1 => \^sel_bram\(1),
      I2 => DOUT(23),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(23),
      I5 => \^p_1_in\,
      O => \REG[23].FF_i_4__0_n_0\
    );
\REG[23].FF_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(31),
      I1 => Q(0),
      I2 => \^mul_matrix_din\(2),
      O => \REG[23].FF_i_5_n_0\
    );
\REG[23].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8222288828882888"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[23].FF_i_9_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[10].FF_i_11_n_0\,
      I4 => MUL_VECTOR_DIN(27),
      I5 => \REG[26].FF_i_2_n_0\,
      O => \REG[23].FF_i_6_n_0\
    );
\REG[23].FF_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[23].FF_i_10_n_0\,
      I1 => \REG[23].FF_i_11_n_0\,
      O => MUL_VECTOR_DIN_BRAM(24),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[23].FF_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[23].FF_i_12_n_0\,
      I1 => \REG[23].FF_i_13_n_0\,
      O => \^mul_matrix_din\(2),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[23].FF_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \REG[8].FF_i_14_n_0\,
      I1 => MUL_VECTOR_DIN(29),
      I2 => \^reg[1].ff_4\,
      I3 => MUL_VECTOR_DIN(30),
      O => \REG[23].FF_i_9_n_0\
    );
\REG[24].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[24].FF_i_2_n_0\,
      I1 => \REG[24].FF\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[24].FF_i_5_n_0\,
      O => \REG[1].FF\(24)
    );
\REG[24].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[24].FF_i_2__1_n_0\,
      I1 => \REG[24].FF_i_3__0_n_0\,
      O => \^mul_matrix_din\(27),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[24].FF_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[24].FF_i_2_n_0\
    );
\REG[24].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[24].FF_i_3_n_0\,
      I1 => \REG[24].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_23\,
      S => \out\(0)
    );
\REG[24].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(27),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(27),
      O => \REG[24].FF_i_2__1_n_0\
    );
\REG[24].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(24),
      I1 => \^sel_bram\(1),
      I2 => DOADO(24),
      I3 => \^sel_bram\(0),
      I4 => DOUT(24),
      I5 => \^p_1_in\,
      O => \REG[24].FF_i_3_n_0\
    );
\REG[24].FF_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(27),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(27),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[24].FF_i_3__0_n_0\
    );
\REG[24].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(25),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(25),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(25),
      O => MUL_VECTOR_DIN(25)
    );
\REG[24].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(24),
      I1 => \^sel_bram\(1),
      I2 => DOUT(24),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(24),
      I5 => \^p_1_in\,
      O => \REG[24].FF_i_4__0_n_0\
    );
\REG[24].FF_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \REG[24].FF_i_7_n_0\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => \REG[8].FF_i_14_n_0\,
      I3 => Q(0),
      O => \REG[24].FF_i_5_n_0\
    );
\REG[24].FF_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[24].FF_i_8_n_0\,
      I1 => \REG[24].FF_i_9_n_0\,
      O => MUL_VECTOR_DIN_BRAM(25),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[24].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \REG[26].FF_i_2_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[10].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[24].FF_i_7_n_0\
    );
\REG[24].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(25),
      I1 => DOADO(25),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[24].FF_i_8_n_0\
    );
\REG[24].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(25),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(25),
      I4 => \^sel_bram\(3),
      O => \REG[24].FF_i_9_n_0\
    );
\REG[25].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969696"
    )
        port map (
      I0 => \REG[25].FF_i_2_n_0\,
      I1 => \REG[25].FF_i_3_n_0\,
      I2 => \REG[25].FF_i_4_n_0\,
      I3 => MUL_VECTOR_DIN(26),
      I4 => \REG[23].FF_i_5_n_0\,
      I5 => Q(1),
      O => \REG[1].FF\(25)
    );
\REG[25].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[25].FF_i_2__1_n_0\,
      I1 => \REG[25].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(28),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[25].FF_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \REG[26].FF_i_2_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[10].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[25].FF_i_2_n_0\
    );
\REG[25].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[25].FF_i_3__0_n_0\,
      I1 => \REG[25].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_24\,
      S => \out\(0)
    );
\REG[25].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(28),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(28),
      O => \REG[25].FF_i_2__1_n_0\
    );
\REG[25].FF_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[25].FF_i_3_n_0\
    );
\REG[25].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(25),
      I1 => \^sel_bram\(1),
      I2 => DOADO(25),
      I3 => \^sel_bram\(0),
      I4 => DOUT(25),
      I5 => \^p_1_in\,
      O => \REG[25].FF_i_3__0_n_0\
    );
\REG[25].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(28),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(28),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[25].FF_i_3__1_n_0\
    );
\REG[25].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFA000C000C000"
    )
        port map (
      I0 => \^mul_matrix_din\(26),
      I1 => \^mul_matrix_din\(29),
      I2 => \^ramb36e1_inst\(0),
      I3 => Q(0),
      I4 => \RAMB36E1_inst_i_59__1_0\(25),
      I5 => Q(1),
      O => \REG[25].FF_i_4_n_0\
    );
\REG[25].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(25),
      I1 => \^sel_bram\(1),
      I2 => DOUT(25),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(25),
      I5 => \^p_1_in\,
      O => \REG[25].FF_i_4__0_n_0\
    );
\REG[25].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(26),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(26),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(26),
      O => MUL_VECTOR_DIN(26)
    );
\REG[25].FF_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[25].FF_i_7_n_0\,
      I1 => \REG[25].FF_i_8_n_0\,
      O => MUL_VECTOR_DIN_BRAM(26),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[25].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(26),
      I1 => DOADO(26),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[25].FF_i_7_n_0\
    );
\REG[25].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(26),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(26),
      I4 => \^sel_bram\(3),
      O => \REG[25].FF_i_8_n_0\
    );
\REG[26].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F7F807F80807F"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => Q(0),
      I3 => \REG[26].FF_i_3_n_0\,
      I4 => \REG[26].FF_i_4_n_0\,
      I5 => \REG[26].FF_i_5_n_0\,
      O => \REG[1].FF\(26)
    );
\REG[26].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[26].FF_i_2__1_n_0\,
      I1 => \REG[26].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(29),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[26].FF_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(28),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(31),
      O => \REG[26].FF_i_2_n_0\
    );
\REG[26].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[26].FF_i_3__0_n_0\,
      I1 => \REG[26].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_25\,
      S => \out\(0)
    );
\REG[26].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(29),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(29),
      O => \REG[26].FF_i_2__1_n_0\
    );
\REG[26].FF_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[26].FF_i_3_n_0\
    );
\REG[26].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(26),
      I1 => \^sel_bram\(1),
      I2 => DOADO(26),
      I3 => \^sel_bram\(0),
      I4 => DOUT(26),
      I5 => \^p_1_in\,
      O => \REG[26].FF_i_3__0_n_0\
    );
\REG[26].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(29),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(29),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[26].FF_i_3__1_n_0\
    );
\REG[26].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0FFA000C000C000"
    )
        port map (
      I0 => \^mul_matrix_din\(27),
      I1 => \^mul_matrix_din\(30),
      I2 => \^ramb36e1_inst\(0),
      I3 => Q(0),
      I4 => \RAMB36E1_inst_i_59__1_0\(26),
      I5 => Q(1),
      O => \REG[26].FF_i_4_n_0\
    );
\REG[26].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(26),
      I1 => \^sel_bram\(1),
      I2 => DOUT(26),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(26),
      I5 => \^p_1_in\,
      O => \REG[26].FF_i_4__0_n_0\
    );
\REG[26].FF_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(27),
      O => \REG[26].FF_i_5_n_0\
    );
\REG[27].FF_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[27].FF_i_3_n_0\,
      I4 => \REG[27].FF_i_4_n_0\,
      O => \REG[1].FF\(27)
    );
\REG[27].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[27].FF_i_2__1_n_0\,
      I1 => \REG[27].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(30),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[27].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(28),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(28),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(28),
      O => MUL_VECTOR_DIN(28)
    );
\REG[27].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[27].FF_i_3__0_n_0\,
      I1 => \REG[27].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_26\,
      S => \out\(0)
    );
\REG[27].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(30),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(30),
      O => \REG[27].FF_i_2__1_n_0\
    );
\REG[27].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F005FFF3FFF3FFF"
    )
        port map (
      I0 => \^mul_matrix_din\(28),
      I1 => \^mul_matrix_din\(31),
      I2 => \^ramb36e1_inst\(0),
      I3 => Q(0),
      I4 => \RAMB36E1_inst_i_59__1_0\(27),
      I5 => Q(1),
      O => \REG[27].FF_i_3_n_0\
    );
\REG[27].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(27),
      I1 => \^sel_bram\(1),
      I2 => DOADO(27),
      I3 => \^sel_bram\(0),
      I4 => DOUT(27),
      I5 => \^p_1_in\,
      O => \REG[27].FF_i_3__0_n_0\
    );
\REG[27].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(30),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(30),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[27].FF_i_3__1_n_0\
    );
\REG[27].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[27].FF_i_4_n_0\
    );
\REG[27].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(27),
      I1 => \^sel_bram\(1),
      I2 => DOUT(27),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(27),
      I5 => \^p_1_in\,
      O => \REG[27].FF_i_4__0_n_0\
    );
\REG[27].FF_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[27].FF_i_6_n_0\,
      I1 => \REG[27].FF_i_7_n_0\,
      O => MUL_VECTOR_DIN_BRAM(28),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[27].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(28),
      I1 => DOADO(28),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[27].FF_i_6_n_0\
    );
\REG[27].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(28),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(28),
      I4 => \^sel_bram\(3),
      O => \REG[27].FF_i_7_n_0\
    );
\REG[28].FF_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \REG[28].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => \REG[28].FF_i_3_n_0\,
      I3 => Q(1),
      O => \REG[1].FF\(28)
    );
\REG[28].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[28].FF_i_2__1_n_0\,
      I1 => \REG[28].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(31),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[28].FF_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => \REG[8].FF_i_10_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      O => \REG[28].FF_i_2_n_0\
    );
\REG[28].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[28].FF_i_3__0_n_0\,
      I1 => \REG[28].FF_i_4_n_0\,
      O => \COUNT_reg[0]_27\,
      S => \out\(0)
    );
\REG[28].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(31),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(31),
      O => \REG[28].FF_i_2__1_n_0\
    );
\REG[28].FF_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(30),
      I1 => Q(0),
      I2 => \^mul_matrix_din\(1),
      O => \REG[28].FF_i_3_n_0\
    );
\REG[28].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(28),
      I1 => \^sel_bram\(1),
      I2 => DOADO(28),
      I3 => \^sel_bram\(0),
      I4 => DOUT(28),
      I5 => \^p_1_in\,
      O => \REG[28].FF_i_3__0_n_0\
    );
\REG[28].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(31),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(31),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[28].FF_i_3__1_n_0\
    );
\REG[28].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(28),
      I1 => \^sel_bram\(1),
      I2 => DOUT(28),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(28),
      I5 => \^p_1_in\,
      O => \REG[28].FF_i_4_n_0\
    );
\REG[28].FF_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[28].FF_i_5_n_0\,
      I1 => \REG[28].FF_i_6_n_0\,
      O => \^mul_matrix_din\(1),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[28].FF_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(1),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(1),
      O => \REG[28].FF_i_5_n_0\
    );
\REG[28].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(1),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(1),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[28].FF_i_6_n_0\
    );
\REG[29].FF_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      O => \REG[1].FF\(29)
    );
\REG[29].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(31),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(31),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(31),
      O => \^ramb36e1_inst\(0)
    );
\REG[29].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[29].FF_i_3__0_n_0\,
      I1 => \REG[29].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_28\,
      S => \out\(0)
    );
\REG[29].FF_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[29].FF_i_4_n_0\,
      I1 => \REG[29].FF_i_5_n_0\,
      O => MUL_VECTOR_DIN_BRAM(31),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[29].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(29),
      I1 => \^sel_bram\(1),
      I2 => DOADO(29),
      I3 => \^sel_bram\(0),
      I4 => DOUT(29),
      I5 => \^p_1_in\,
      O => \REG[29].FF_i_3__0_n_0\
    );
\REG[29].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(31),
      I1 => DOADO(31),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[29].FF_i_4_n_0\
    );
\REG[29].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(29),
      I1 => \^sel_bram\(1),
      I2 => DOUT(29),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(29),
      I5 => \^p_1_in\,
      O => \REG[29].FF_i_4__0_n_0\
    );
\REG[29].FF_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(31),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(31),
      I4 => \^sel_bram\(3),
      O => \REG[29].FF_i_5_n_0\
    );
\REG[2].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[2].FF_i_2_n_0\,
      I1 => \REG[2].FF_i_3_n_0\,
      I2 => \REG[2].FF_i_4_n_0\,
      I3 => \REG[2].FF_i_5_n_0\,
      I4 => \REG[2].FF_i_6_n_0\,
      I5 => \REG[2].FF_i_7_n_0\,
      O => \REG[1].FF\(2)
    );
\REG[2].FF_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(15),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(15),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(15),
      O => MUL_VECTOR_DIN(15)
    );
\REG[2].FF_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[2].FF_i_11_n_0\
    );
\REG[2].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(4),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(5),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[2].FF_i_12_n_0\
    );
\REG[2].FF_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C77FF7F7F77FF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \^mul_matrix_din\(3),
      I3 => \^mul_matrix_din\(6),
      I4 => Q(1),
      I5 => \RAMB36E1_inst_i_59__1_0\(2),
      O => \REG[2].FF_i_13_n_0\
    );
\REG[2].FF_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(3),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(3),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(3),
      O => MUL_VECTOR_DIN(3)
    );
\REG[2].FF_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(7),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(6),
      I5 => \REG[2].FF_i_24_n_0\,
      O => \REG[2].FF_i_15_n_0\
    );
\REG[2].FF_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[3].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \^reg[1].ff_12\,
      I4 => MUL_VECTOR_DIN(26),
      I5 => \REG[2].FF_i_25_n_0\,
      O => \REG[2].FF_i_16_n_0\
    );
\REG[2].FF_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(19),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(19),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(19),
      O => MUL_VECTOR_DIN(19)
    );
\REG[2].FF_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[2].FF_i_18_n_0\
    );
\REG[2].FF_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(23),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(23),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(23),
      O => MUL_VECTOR_DIN(23)
    );
\REG[2].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_2__0_n_0\,
      I1 => \REG[2].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(5),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[2].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(10),
      I5 => \REG[2].FF_i_9_n_0\,
      O => \REG[2].FF_i_2_n_0\
    );
\REG[2].FF_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[2].FF_i_20_n_0\
    );
\REG[2].FF_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_28_n_0\,
      I1 => \REG[2].FF_i_29_n_0\,
      O => MUL_VECTOR_DIN_BRAM(11),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[2].FF_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_30_n_0\,
      I1 => \REG[2].FF_i_31_n_0\,
      O => MUL_VECTOR_DIN_BRAM(15),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[2].FF_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_32_n_0\,
      I1 => \REG[2].FF_i_33_n_0\,
      O => MUL_VECTOR_DIN_BRAM(3),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[2].FF_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(9),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[2].FF_i_24_n_0\
    );
\REG[2].FF_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \REG[0].FF_i_40_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[0].FF_i_41_n_0\,
      I4 => Q(0),
      O => \REG[2].FF_i_25_n_0\
    );
\REG[2].FF_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_34_n_0\,
      I1 => \REG[2].FF_i_35_n_0\,
      O => MUL_VECTOR_DIN_BRAM(19),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[2].FF_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_36_n_0\,
      I1 => \REG[2].FF_i_37_n_0\,
      O => MUL_VECTOR_DIN_BRAM(23),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[2].FF_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(11),
      I1 => DOADO(11),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[2].FF_i_28_n_0\
    );
\REG[2].FF_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(11),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(11),
      I4 => \^sel_bram\(3),
      O => \REG[2].FF_i_29_n_0\
    );
\REG[2].FF_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(5),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(5),
      O => \REG[2].FF_i_2__0_n_0\
    );
\REG[2].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(14),
      I5 => \REG[2].FF_i_11_n_0\,
      O => \REG[2].FF_i_3_n_0\
    );
\REG[2].FF_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(15),
      I1 => DOADO(15),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[2].FF_i_30_n_0\
    );
\REG[2].FF_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(15),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(15),
      I4 => \^sel_bram\(3),
      O => \REG[2].FF_i_31_n_0\
    );
\REG[2].FF_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(3),
      I1 => DOADO(3),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[2].FF_i_32_n_0\
    );
\REG[2].FF_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(3),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(3),
      I4 => \^sel_bram\(3),
      O => \REG[2].FF_i_33_n_0\
    );
\REG[2].FF_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(19),
      I1 => DOADO(19),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[2].FF_i_34_n_0\
    );
\REG[2].FF_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(19),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(19),
      I4 => \^sel_bram\(3),
      O => \REG[2].FF_i_35_n_0\
    );
\REG[2].FF_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(23),
      I1 => DOADO(23),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[2].FF_i_36_n_0\
    );
\REG[2].FF_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(23),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(23),
      I4 => \^sel_bram\(3),
      O => \REG[2].FF_i_37_n_0\
    );
\REG[2].FF_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[2].FF_i_7__0_n_0\,
      I1 => \REG[2].FF_i_8__0_n_0\,
      O => \COUNT_reg[0]_1\,
      S => \out\(0)
    );
\REG[2].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(5),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(5),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[2].FF_i_3__1_n_0\
    );
\REG[2].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[2].FF_i_12_n_0\,
      I1 => \REG[2].FF_i_13_n_0\,
      I2 => MUL_VECTOR_DIN(3),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[2].FF_i_15_n_0\,
      O => \REG[2].FF_i_4_n_0\
    );
\REG[2].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAA6AAAAAAAAA"
    )
        port map (
      I0 => \REG[2].FF_i_16_n_0\,
      I1 => MUL_VECTOR_DIN(30),
      I2 => \^mul_matrix_din\(7),
      I3 => Q(1),
      I4 => \^mul_matrix_din\(4),
      I5 => Q(0),
      O => \REG[2].FF_i_5_n_0\
    );
\REG[2].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(18),
      I5 => \REG[2].FF_i_18_n_0\,
      O => \REG[2].FF_i_6_n_0\
    );
\REG[2].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(22),
      I5 => \REG[2].FF_i_20_n_0\,
      O => \REG[2].FF_i_7_n_0\
    );
\REG[2].FF_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(2),
      I1 => \^sel_bram\(1),
      I2 => DOADO(2),
      I3 => \^sel_bram\(0),
      I4 => DOUT(2),
      I5 => \^p_1_in\,
      O => \REG[2].FF_i_7__0_n_0\
    );
\REG[2].FF_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(11),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(11),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(11),
      O => MUL_VECTOR_DIN(11)
    );
\REG[2].FF_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^sel_bram\(1),
      I2 => DOUT(2),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(2),
      I5 => \^p_1_in\,
      O => \REG[2].FF_i_8__0_n_0\
    );
\REG[2].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[2].FF_i_9_n_0\
    );
\REG[30].FF_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \REG[23].FF_i_5_n_0\,
      I1 => Q(1),
      I2 => \^ramb36e1_inst\(0),
      O => \REG[1].FF\(30)
    );
\REG[30].FF_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[30].FF_i_3_n_0\,
      I1 => \REG[30].FF_i_4_n_0\,
      O => \COUNT_reg[0]_29\,
      S => \out\(0)
    );
\REG[30].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(30),
      I1 => \^sel_bram\(1),
      I2 => DOADO(30),
      I3 => \^sel_bram\(0),
      I4 => DOUT(30),
      I5 => \^p_1_in\,
      O => \REG[30].FF_i_3_n_0\
    );
\REG[30].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(30),
      I1 => \^sel_bram\(1),
      I2 => DOUT(30),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(30),
      I5 => \^p_1_in\,
      O => \REG[30].FF_i_4_n_0\
    );
\REG[31].FF_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[31].FF_i_3_n_0\,
      I1 => \REG[31].FF_i_4_n_0\,
      O => \COUNT_reg[0]_30\,
      S => \out\(0)
    );
\REG[31].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(31),
      I1 => \^sel_bram\(1),
      I2 => DOADO(31),
      I3 => \^sel_bram\(0),
      I4 => DOUT(31),
      I5 => \^p_1_in\,
      O => \REG[31].FF_i_3_n_0\
    );
\REG[31].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(31),
      I1 => \^sel_bram\(1),
      I2 => DOUT(31),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(31),
      I5 => \^p_1_in\,
      O => \REG[31].FF_i_4_n_0\
    );
\REG[3].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[3].FF_i_2_n_0\,
      I1 => \REG[3].FF_i_3_n_0\,
      I2 => \REG[3].FF_i_4_n_0\,
      I3 => \REG[3].FF_i_5_n_0\,
      I4 => \REG[3].FF_i_6_n_0\,
      I5 => \REG[3].FF_i_7_n_0\,
      O => \REG[1].FF\(3)
    );
\REG[3].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(5),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(6),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[3].FF_i_10_n_0\
    );
\REG[3].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF777747CFFFFF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \RAMB36E1_inst_i_59__1_0\(3),
      I3 => \^mul_matrix_din\(4),
      I4 => Q(1),
      I5 => \^mul_matrix_din\(7),
      O => \REG[3].FF_i_11_n_0\
    );
\REG[3].FF_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(4),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(4),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(4),
      O => MUL_VECTOR_DIN(4)
    );
\REG[3].FF_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(8),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(7),
      I5 => \REG[3].FF_i_21_n_0\,
      O => \REG[3].FF_i_13_n_0\
    );
\REG[3].FF_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(7),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(10),
      O => \REG[3].FF_i_14_n_0\
    );
\REG[3].FF_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(8),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(11),
      O => \^reg[1].ff_12\
    );
\REG[3].FF_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(27),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(27),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(27),
      O => MUL_VECTOR_DIN(27)
    );
\REG[3].FF_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \REG[0].FF_i_40_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[0].FF_i_41_n_0\,
      I4 => Q(0),
      O => \REG[3].FF_i_17_n_0\
    );
\REG[3].FF_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[3].FF_i_18_n_0\
    );
\REG[3].FF_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[3].FF_i_19_n_0\
    );
\REG[3].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[3].FF_i_2__1_n_0\,
      I1 => \REG[3].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(6),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[3].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(11),
      I5 => \REG[3].FF_i_8_n_0\,
      O => \REG[3].FF_i_2_n_0\
    );
\REG[3].FF_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[3].FF_i_23_n_0\,
      I1 => \REG[3].FF_i_24_n_0\,
      O => MUL_VECTOR_DIN_BRAM(4),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[3].FF_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(10),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[3].FF_i_21_n_0\
    );
\REG[3].FF_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[3].FF_i_25_n_0\,
      I1 => \REG[3].FF_i_26_n_0\,
      O => MUL_VECTOR_DIN_BRAM(27),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[3].FF_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(4),
      I1 => DOADO(4),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[3].FF_i_23_n_0\
    );
\REG[3].FF_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(4),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(4),
      I4 => \^sel_bram\(3),
      O => \REG[3].FF_i_24_n_0\
    );
\REG[3].FF_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(27),
      I1 => DOADO(27),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[3].FF_i_25_n_0\
    );
\REG[3].FF_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(27),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(27),
      I4 => \^sel_bram\(3),
      O => \REG[3].FF_i_26_n_0\
    );
\REG[3].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[3].FF_i_3__0_n_0\,
      I1 => \REG[3].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_2\,
      S => \out\(0)
    );
\REG[3].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(6),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(6),
      O => \REG[3].FF_i_2__1_n_0\
    );
\REG[3].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(15),
      I5 => \REG[3].FF_i_9_n_0\,
      O => \REG[3].FF_i_3_n_0\
    );
\REG[3].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(3),
      I1 => \^sel_bram\(1),
      I2 => DOADO(3),
      I3 => \^sel_bram\(0),
      I4 => DOUT(3),
      I5 => \^p_1_in\,
      O => \REG[3].FF_i_3__0_n_0\
    );
\REG[3].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(6),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(6),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[3].FF_i_3__1_n_0\
    );
\REG[3].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[3].FF_i_10_n_0\,
      I1 => \REG[3].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(4),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[3].FF_i_13_n_0\,
      O => \REG[3].FF_i_4_n_0\
    );
\REG[3].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^sel_bram\(1),
      I2 => DOUT(3),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(3),
      I5 => \^p_1_in\,
      O => \REG[3].FF_i_4__0_n_0\
    );
\REG[3].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[3].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \^reg[1].ff_12\,
      I4 => MUL_VECTOR_DIN(27),
      I5 => \REG[3].FF_i_17_n_0\,
      O => \REG[3].FF_i_5_n_0\
    );
\REG[3].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(19),
      I5 => \REG[3].FF_i_18_n_0\,
      O => \REG[3].FF_i_6_n_0\
    );
\REG[3].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(23),
      I5 => \REG[3].FF_i_19_n_0\,
      O => \REG[3].FF_i_7_n_0\
    );
\REG[3].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[3].FF_i_8_n_0\
    );
\REG[3].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[3].FF_i_9_n_0\
    );
\REG[4].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[4].FF_i_2_n_0\,
      I1 => \REG[4].FF_i_3_n_0\,
      I2 => \REG[4].FF_i_4_n_0\,
      I3 => \REG[4].FF_i_5_n_0\,
      I4 => \REG[4].FF_i_6_n_0\,
      I5 => \REG[4].FF_i_7_n_0\,
      O => \REG[1].FF\(4)
    );
\REG[4].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(6),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(7),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[4].FF_i_10_n_0\
    );
\REG[4].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF777747CFFFFF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \RAMB36E1_inst_i_59__1_0\(4),
      I3 => \^mul_matrix_din\(5),
      I4 => Q(1),
      I5 => \^mul_matrix_din\(8),
      O => \REG[4].FF_i_11_n_0\
    );
\REG[4].FF_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(5),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(5),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(5),
      O => MUL_VECTOR_DIN(5)
    );
\REG[4].FF_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(9),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(8),
      I5 => \REG[4].FF_i_18_n_0\,
      O => \REG[4].FF_i_13_n_0\
    );
\REG[4].FF_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => Q(0),
      I1 => \^mul_matrix_din\(6),
      I2 => Q(1),
      I3 => \^mul_matrix_din\(9),
      I4 => MUL_VECTOR_DIN(30),
      O => \REG[4].FF_i_14_n_0\
    );
\REG[4].FF_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[4].FF_i_15_n_0\
    );
\REG[4].FF_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[4].FF_i_16_n_0\
    );
\REG[4].FF_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[4].FF_i_19_n_0\,
      I1 => \REG[4].FF_i_20_n_0\,
      O => MUL_VECTOR_DIN_BRAM(5),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[4].FF_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(11),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[4].FF_i_18_n_0\
    );
\REG[4].FF_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(5),
      I1 => DOADO(5),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[4].FF_i_19_n_0\
    );
\REG[4].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[4].FF_i_2__1_n_0\,
      I1 => \REG[4].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(7),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[4].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(12),
      I5 => \REG[4].FF_i_8_n_0\,
      O => \REG[4].FF_i_2_n_0\
    );
\REG[4].FF_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(5),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(5),
      I4 => \^sel_bram\(3),
      O => \REG[4].FF_i_20_n_0\
    );
\REG[4].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[4].FF_i_3__0_n_0\,
      I1 => \REG[4].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_3\,
      S => \out\(0)
    );
\REG[4].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(7),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(7),
      O => \REG[4].FF_i_2__1_n_0\
    );
\REG[4].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(16),
      I5 => \REG[4].FF_i_9_n_0\,
      O => \REG[4].FF_i_3_n_0\
    );
\REG[4].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(4),
      I1 => \^sel_bram\(1),
      I2 => DOADO(4),
      I3 => \^sel_bram\(0),
      I4 => DOUT(4),
      I5 => \^p_1_in\,
      O => \REG[4].FF_i_3__0_n_0\
    );
\REG[4].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(7),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(7),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[4].FF_i_3__1_n_0\
    );
\REG[4].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[4].FF_i_10_n_0\,
      I1 => \REG[4].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(5),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[4].FF_i_13_n_0\,
      O => \REG[4].FF_i_4_n_0\
    );
\REG[4].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^sel_bram\(1),
      I2 => DOUT(4),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(4),
      I5 => \^p_1_in\,
      O => \REG[4].FF_i_4__0_n_0\
    );
\REG[4].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[3].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \^reg[1].ff_12\,
      I4 => MUL_VECTOR_DIN(28),
      I5 => \REG[4].FF_i_14_n_0\,
      O => \REG[4].FF_i_5_n_0\
    );
\REG[4].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(20),
      I5 => \REG[4].FF_i_15_n_0\,
      O => \REG[4].FF_i_6_n_0\
    );
\REG[4].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(24),
      I5 => \REG[4].FF_i_16_n_0\,
      O => \REG[4].FF_i_7_n_0\
    );
\REG[4].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(14),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[4].FF_i_8_n_0\
    );
\REG[4].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[4].FF_i_9_n_0\
    );
\REG[5].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[5].FF_i_2_n_0\,
      I1 => \REG[5].FF_i_3_n_0\,
      I2 => \REG[5].FF_i_4_n_0\,
      I3 => \REG[5].FF_i_5_n_0\,
      I4 => \REG[5].FF_i_6_n_0\,
      I5 => \REG[5].FF_i_7_n_0\,
      O => \REG[1].FF\(5)
    );
\REG[5].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(7),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(8),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[5].FF_i_10_n_0\
    );
\REG[5].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C77FF7F7F77FF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \^mul_matrix_din\(6),
      I3 => \^mul_matrix_din\(9),
      I4 => Q(1),
      I5 => \RAMB36E1_inst_i_59__1_0\(5),
      O => \REG[5].FF_i_11_n_0\
    );
\REG[5].FF_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(6),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(6),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(6),
      O => MUL_VECTOR_DIN(6)
    );
\REG[5].FF_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(10),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(9),
      I5 => \REG[5].FF_i_17_n_0\,
      O => \REG[5].FF_i_13_n_0\
    );
\REG[5].FF_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[5].FF_i_14_n_0\
    );
\REG[5].FF_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[5].FF_i_15_n_0\
    );
\REG[5].FF_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[5].FF_i_18_n_0\,
      I1 => \REG[5].FF_i_19_n_0\,
      O => MUL_VECTOR_DIN_BRAM(6),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[5].FF_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(12),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[5].FF_i_17_n_0\
    );
\REG[5].FF_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(6),
      I1 => DOADO(6),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[5].FF_i_18_n_0\
    );
\REG[5].FF_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(6),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(6),
      I4 => \^sel_bram\(3),
      O => \REG[5].FF_i_19_n_0\
    );
\REG[5].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[5].FF_i_2__1_n_0\,
      I1 => \REG[5].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(8),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[5].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(13),
      I5 => \REG[5].FF_i_8_n_0\,
      O => \REG[5].FF_i_2_n_0\
    );
\REG[5].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[5].FF_i_3__0_n_0\,
      I1 => \REG[5].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_4\,
      S => \out\(0)
    );
\REG[5].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(8),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(8),
      O => \REG[5].FF_i_2__1_n_0\
    );
\REG[5].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(17),
      I5 => \REG[5].FF_i_9_n_0\,
      O => \REG[5].FF_i_3_n_0\
    );
\REG[5].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(5),
      I1 => \^sel_bram\(1),
      I2 => DOADO(5),
      I3 => \^sel_bram\(0),
      I4 => DOUT(5),
      I5 => \^p_1_in\,
      O => \REG[5].FF_i_3__0_n_0\
    );
\REG[5].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(8),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(8),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[5].FF_i_3__1_n_0\
    );
\REG[5].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[5].FF_i_10_n_0\,
      I1 => \REG[5].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(6),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[5].FF_i_13_n_0\,
      O => \REG[5].FF_i_4_n_0\
    );
\REG[5].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^sel_bram\(1),
      I2 => DOUT(5),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(5),
      I5 => \^p_1_in\,
      O => \REG[5].FF_i_4__0_n_0\
    );
\REG[5].FF_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \^reg[1].ff_12\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[3].FF_i_14_n_0\,
      I4 => Q(0),
      O => \REG[5].FF_i_5_n_0\
    );
\REG[5].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(21),
      I5 => \REG[5].FF_i_14_n_0\,
      O => \REG[5].FF_i_6_n_0\
    );
\REG[5].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(25),
      I5 => \REG[5].FF_i_15_n_0\,
      O => \REG[5].FF_i_7_n_0\
    );
\REG[5].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[5].FF_i_8_n_0\
    );
\REG[5].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[5].FF_i_9_n_0\
    );
\REG[6].FF_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \REG[6].FF_i_2_n_0\,
      I1 => \REG[6].FF_i_3_n_0\,
      I2 => \REG[6].FF_i_4_n_0\,
      I3 => \REG[6].FF_i_5_n_0\,
      O => \REG[1].FF\(6)
    );
\REG[6].FF_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \REG[30].FF\(7),
      I1 => \REG[30].FF_0\,
      I2 => \REG[30].FF_1\,
      I3 => DOBDO(7),
      I4 => \REG[30].FF_2\,
      I5 => MUL_VECTOR_DIN_BRAM(7),
      O => MUL_VECTOR_DIN(7)
    );
\REG[6].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(11),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(10),
      I5 => \REG[6].FF_i_15_n_0\,
      O => \REG[6].FF_i_11_n_0\
    );
\REG[6].FF_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(26),
      I5 => \REG[6].FF_i_16_n_0\,
      O => \REG[6].FF_i_12_n_0\
    );
\REG[6].FF_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(22),
      I5 => \REG[6].FF_i_17_n_0\,
      O => \REG[6].FF_i_13_n_0\
    );
\REG[6].FF_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[6].FF_i_18_n_0\,
      I1 => \REG[6].FF_i_19_n_0\,
      O => MUL_VECTOR_DIN_BRAM(7),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[6].FF_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(12),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(13),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[6].FF_i_15_n_0\
    );
\REG[6].FF_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[6].FF_i_16_n_0\
    );
\REG[6].FF_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[6].FF_i_17_n_0\
    );
\REG[6].FF_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0C00"
    )
        port map (
      I0 => DOUT_SAMP(7),
      I1 => DOADO(7),
      I2 => RAMB36E1_inst_i_573_n_0,
      I3 => \^sel_bram\(3),
      I4 => \^sel_bram\(2),
      O => \REG[6].FF_i_18_n_0\
    );
\REG[6].FF_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => DOADO(7),
      I1 => RAMB36E1_inst_i_573_n_0,
      I2 => \^sel_bram\(2),
      I3 => DOUT(7),
      I4 => \^sel_bram\(3),
      O => \REG[6].FF_i_19_n_0\
    );
\REG[6].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[6].FF_i_2__1_n_0\,
      I1 => \REG[6].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(9),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[6].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(15),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(14),
      I5 => \REG[6].FF_i_6_n_0\,
      O => \REG[6].FF_i_2_n_0\
    );
\REG[6].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[6].FF_i_3__0_n_0\,
      I1 => \REG[6].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_5\,
      S => \out\(0)
    );
\REG[6].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(9),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(9),
      O => \REG[6].FF_i_2__1_n_0\
    );
\REG[6].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(18),
      I5 => \REG[6].FF_i_7_n_0\,
      O => \REG[6].FF_i_3_n_0\
    );
\REG[6].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(6),
      I1 => \^sel_bram\(1),
      I2 => DOADO(6),
      I3 => \^sel_bram\(0),
      I4 => DOUT(6),
      I5 => \^p_1_in\,
      O => \REG[6].FF_i_3__0_n_0\
    );
\REG[6].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(9),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(9),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[6].FF_i_3__1_n_0\
    );
\REG[6].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[6].FF_i_8_n_0\,
      I1 => \REG[6].FF_i_9_n_0\,
      I2 => MUL_VECTOR_DIN(7),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[6].FF_i_11_n_0\,
      O => \REG[6].FF_i_4_n_0\
    );
\REG[6].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^sel_bram\(1),
      I2 => DOUT(6),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(6),
      I5 => \^p_1_in\,
      O => \REG[6].FF_i_4__0_n_0\
    );
\REG[6].FF_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \REG[6].FF_i_12_n_0\,
      I1 => \REG[6].FF_i_13_n_0\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \^reg[1].ff_12\,
      I4 => Q(0),
      O => \REG[6].FF_i_5_n_0\
    );
\REG[6].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(16),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[6].FF_i_6_n_0\
    );
\REG[6].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(20),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[6].FF_i_7_n_0\
    );
\REG[6].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(8),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(9),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[6].FF_i_8_n_0\
    );
\REG[6].FF_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF777747CFFFFF"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \RAMB36E1_inst_i_59__1_0\(6),
      I3 => \^mul_matrix_din\(7),
      I4 => Q(1),
      I5 => \^mul_matrix_din\(10),
      O => \REG[6].FF_i_9_n_0\
    );
\REG[7].FF_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \REG[7].FF_i_2_n_0\,
      I1 => \REG[7].FF_i_3_n_0\,
      I2 => \REG[7].FF_i_4_n_0\,
      I3 => \REG[7].FF_i_5_n_0\,
      I4 => \REG[7].FF_i_6_n_0\,
      O => \REG[1].FF\(7)
    );
\REG[7].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(12),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(11),
      I5 => \REG[7].FF_i_14_n_0\,
      O => \REG[7].FF_i_11_n_0\
    );
\REG[7].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(29),
      I1 => \^reg[1].ff_11\,
      I2 => MUL_VECTOR_DIN(30),
      I3 => \REG[8].FF_i_11_n_0\,
      I4 => Q(0),
      O => \REG[7].FF_i_12_n_0\
    );
\REG[7].FF_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(25),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[7].FF_i_13_n_0\
    );
\REG[7].FF_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(13),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(14),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[7].FF_i_14_n_0\
    );
\REG[7].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[7].FF_i_2__1_n_0\,
      I1 => \REG[7].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(10),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[7].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(15),
      I5 => \REG[7].FF_i_7_n_0\,
      O => \REG[7].FF_i_2_n_0\
    );
\REG[7].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[7].FF_i_3__0_n_0\,
      I1 => \REG[7].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_6\,
      S => \out\(0)
    );
\REG[7].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(10),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(10),
      O => \REG[7].FF_i_2__1_n_0\
    );
\REG[7].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(19),
      I5 => \REG[7].FF_i_8_n_0\,
      O => \REG[7].FF_i_3_n_0\
    );
\REG[7].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(7),
      I1 => \^sel_bram\(1),
      I2 => DOADO(7),
      I3 => \^sel_bram\(0),
      I4 => DOUT(7),
      I5 => \^p_1_in\,
      O => \REG[7].FF_i_3__0_n_0\
    );
\REG[7].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(10),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(10),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[7].FF_i_3__1_n_0\
    );
\REG[7].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[7].FF_i_9_n_0\,
      I1 => \REG[7].FF\,
      I2 => MUL_VECTOR_DIN(8),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[7].FF_i_11_n_0\,
      O => \REG[7].FF_i_4_n_0\
    );
\REG[7].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^sel_bram\(1),
      I2 => DOUT(7),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(7),
      I5 => \^p_1_in\,
      O => \REG[7].FF_i_4__0_n_0\
    );
\REG[7].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[0].FF_i_28_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[0].FF_i_30_n_0\,
      I4 => MUL_VECTOR_DIN(27),
      I5 => \REG[7].FF_i_12_n_0\,
      O => \REG[7].FF_i_5_n_0\
    );
\REG[7].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(23),
      I5 => \REG[7].FF_i_13_n_0\,
      O => \REG[7].FF_i_6_n_0\
    );
\REG[7].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(17),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[7].FF_i_7_n_0\
    );
\REG[7].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(21),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[7].FF_i_8_n_0\
    );
\REG[7].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(9),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(10),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[7].FF_i_9_n_0\
    );
\REG[8].FF_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \REG[8].FF_i_2_n_0\,
      I1 => \REG[8].FF_i_3_n_0\,
      I2 => \REG[8].FF_i_4_n_0\,
      I3 => \REG[8].FF_i_5_n_0\,
      I4 => \REG[8].FF_i_6_n_0\,
      I5 => \REG[8].FF_i_7_n_0\,
      O => \REG[1].FF\(8)
    );
\REG[8].FF_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(29),
      I1 => Q(0),
      I2 => \^mul_matrix_din\(0),
      O => \REG[8].FF_i_10_n_0\
    );
\REG[8].FF_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(9),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(12),
      O => \REG[8].FF_i_11_n_0\
    );
\REG[8].FF_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \REG[23].FF_i_5_n_0\,
      I2 => MUL_VECTOR_DIN(9),
      O => \REG[8].FF_i_12_n_0\
    );
\REG[8].FF_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \REG[26].FF_i_2_n_0\,
      I1 => MUL_VECTOR_DIN(12),
      I2 => \REG[10].FF_i_11_n_0\,
      I3 => MUL_VECTOR_DIN(13),
      O => \REG[8].FF_i_13_n_0\
    );
\REG[8].FF_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(26),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(29),
      O => \REG[8].FF_i_14_n_0\
    );
\REG[8].FF_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(25),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(28),
      O => \^reg[1].ff_4\
    );
\REG[8].FF_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(26),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(27),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[8].FF_i_16_n_0\
    );
\REG[8].FF_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(24),
      I1 => \^reg[1].ff_0\,
      I2 => MUL_VECTOR_DIN(25),
      I3 => \^reg[1].ff_10\,
      I4 => Q(0),
      O => \REG[8].FF_i_17_n_0\
    );
\REG[8].FF_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^mul_matrix_din\(10),
      I1 => Q(1),
      I2 => \^mul_matrix_din\(13),
      O => \^reg[1].ff_11\
    );
\REG[8].FF_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(28),
      I1 => \REG[0].FF_i_30_n_0\,
      I2 => MUL_VECTOR_DIN(29),
      I3 => \REG[0].FF_i_28_n_0\,
      I4 => Q(0),
      O => \REG[8].FF_i_19_n_0\
    );
\REG[8].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[8].FF_i_2__1_n_0\,
      I1 => \REG[8].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(11),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[8].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(17),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(16),
      I5 => \REG[8].FF_i_8_n_0\,
      O => \REG[8].FF_i_2_n_0\
    );
\REG[8].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[8].FF_i_3__0_n_0\,
      I1 => \REG[8].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_7\,
      S => \out\(0)
    );
\REG[8].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(11),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(11),
      O => \REG[8].FF_i_2__1_n_0\
    );
\REG[8].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(21),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(20),
      I5 => \REG[8].FF_i_9_n_0\,
      O => \REG[8].FF_i_3_n_0\
    );
\REG[8].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(8),
      I1 => \^sel_bram\(1),
      I2 => DOADO(8),
      I3 => \^sel_bram\(0),
      I4 => DOUT(8),
      I5 => \^p_1_in\,
      O => \REG[8].FF_i_3__0_n_0\
    );
\REG[8].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(11),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(11),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[8].FF_i_3__1_n_0\
    );
\REG[8].FF_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(10),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(11),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[8].FF_i_4_n_0\
    );
\REG[8].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^sel_bram\(1),
      I2 => DOUT(8),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(8),
      I5 => \^p_1_in\,
      O => \REG[8].FF_i_4__0_n_0\
    );
\REG[8].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B38080804C7F7F7F"
    )
        port map (
      I0 => \^ramb36e1_inst\(0),
      I1 => Q(0),
      I2 => \REG[8].FF_i_11_n_0\,
      I3 => Q(1),
      I4 => \RAMB36E1_inst_i_59__1_0\(8),
      I5 => \REG[8].FF_i_12_n_0\,
      O => \REG[8].FF_i_5_n_0\
    );
\REG[8].FF_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888822282228222"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[8].FF_i_13_n_0\,
      I2 => \REG[8].FF_i_14_n_0\,
      I3 => MUL_VECTOR_DIN(14),
      I4 => \^reg[1].ff_4\,
      I5 => MUL_VECTOR_DIN(15),
      O => \REG[8].FF_i_6_n_0\
    );
\REG[8].FF_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[8].FF_i_16_n_0\,
      I1 => \REG[8].FF_i_17_n_0\,
      I2 => Q(0),
      I3 => \^reg[1].ff_11\,
      I4 => MUL_VECTOR_DIN(30),
      I5 => \REG[8].FF_i_19_n_0\,
      O => \REG[8].FF_i_7_n_0\
    );
\REG[8].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(18),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(19),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[8].FF_i_8_n_0\
    );
\REG[8].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(22),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(23),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[8].FF_i_9_n_0\
    );
\REG[9].FF_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \REG[9].FF_i_2_n_0\,
      I1 => \REG[9].FF_i_3_n_0\,
      I2 => \REG[9].FF_i_4_n_0\,
      I3 => \REG[9].FF_i_5_n_0\,
      O => \REG[1].FF\(9)
    );
\REG[9].FF_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \REG[10].FF_i_11_n_0\,
      I2 => MUL_VECTOR_DIN(14),
      I3 => \REG[26].FF_i_2_n_0\,
      I4 => MUL_VECTOR_DIN(13),
      I5 => \REG[9].FF_i_12_n_0\,
      O => \REG[9].FF_i_10_n_0\
    );
\REG[9].FF_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_10\,
      I2 => MUL_VECTOR_DIN(26),
      I3 => \^reg[1].ff_0\,
      I4 => MUL_VECTOR_DIN(25),
      I5 => \REG[9].FF_i_13_n_0\,
      O => \REG[9].FF_i_11_n_0\
    );
\REG[9].FF_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(15),
      I1 => \REG[8].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(16),
      I3 => \^reg[1].ff_4\,
      I4 => Q(0),
      O => \REG[9].FF_i_12_n_0\
    );
\REG[9].FF_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(27),
      I1 => \REG[12].FF_i_14_n_0\,
      I2 => MUL_VECTOR_DIN(28),
      I3 => \REG[12].FF_i_10_n_0\,
      I4 => Q(0),
      O => \REG[9].FF_i_13_n_0\
    );
\REG[9].FF_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[9].FF_i_2__1_n_0\,
      I1 => \REG[9].FF_i_3__1_n_0\,
      O => \^mul_matrix_din\(12),
      S => \^fsm_onehot_state_reg[4]_0\
    );
\REG[9].FF_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A808080D57F7F7F"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_2\,
      I2 => MUL_VECTOR_DIN(18),
      I3 => \^reg[1].ff_3\,
      I4 => MUL_VECTOR_DIN(17),
      I5 => \REG[9].FF_i_6_n_0\,
      O => \REG[9].FF_i_2_n_0\
    );
\REG[9].FF_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \REG[9].FF_i_3__0_n_0\,
      I1 => \REG[9].FF_i_4__0_n_0\,
      O => \COUNT_reg[0]_8\,
      S => \out\(0)
    );
\REG[9].FF_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05E00040"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[7]_0\,
      I1 => DOADO(12),
      I2 => \^sel_bram\(2),
      I3 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      I4 => DOUT(12),
      O => \REG[9].FF_i_2__1_n_0\
    );
\REG[9].FF_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D57F7F7F2A808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^reg[1].ff_7\,
      I2 => MUL_VECTOR_DIN(22),
      I3 => \^reg[1].ff_6\,
      I4 => MUL_VECTOR_DIN(21),
      I5 => \REG[9].FF_i_7_n_0\,
      O => \REG[9].FF_i_3_n_0\
    );
\REG[9].FF_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOUT_SAMP(9),
      I1 => \^sel_bram\(1),
      I2 => DOADO(9),
      I3 => \^sel_bram\(0),
      I4 => DOUT(9),
      I5 => \^p_1_in\,
      O => \REG[9].FF_i_3__0_n_0\
    );
\REG[9].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E828"
    )
        port map (
      I0 => DOUT_SAMP(12),
      I1 => \^sel_bram\(2),
      I2 => \^fsm_onehot_state_reg[7]_0\,
      I3 => DOADO(12),
      I4 => \FSM_onehot_STATE_reg[5]_rep_n_0\,
      O => \REG[9].FF_i_3__1_n_0\
    );
\REG[9].FF_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999996666666"
    )
        port map (
      I0 => \REG[9].FF_i_8_n_0\,
      I1 => \REG[9].FF\,
      I2 => MUL_VECTOR_DIN(10),
      I3 => \REG[23].FF_i_5_n_0\,
      I4 => Q(1),
      I5 => \REG[9].FF_i_10_n_0\,
      O => \REG[9].FF_i_4_n_0\
    );
\REG[9].FF_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOADO(9),
      I1 => \^sel_bram\(1),
      I2 => DOUT(9),
      I3 => \^sel_bram\(0),
      I4 => DOUT_SAMP(9),
      I5 => \^p_1_in\,
      O => \REG[9].FF_i_4__0_n_0\
    );
\REG[9].FF_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5999955595559555"
    )
        port map (
      I0 => \REG[9].FF_i_11_n_0\,
      I1 => Q(0),
      I2 => \REG[0].FF_i_28_n_0\,
      I3 => MUL_VECTOR_DIN(30),
      I4 => \REG[0].FF_i_30_n_0\,
      I5 => MUL_VECTOR_DIN(29),
      O => \REG[9].FF_i_5_n_0\
    );
\REG[9].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(19),
      I1 => \^reg[1].ff_1\,
      I2 => MUL_VECTOR_DIN(20),
      I3 => \^reg[1].ff_5\,
      I4 => Q(0),
      O => \REG[9].FF_i_6_n_0\
    );
\REG[9].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(23),
      I1 => \^reg[1].ff_8\,
      I2 => MUL_VECTOR_DIN(24),
      I3 => \^reg[1].ff_9\,
      I4 => Q(0),
      O => \REG[9].FF_i_7_n_0\
    );
\REG[9].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8777FFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(11),
      I1 => \REG[28].FF_i_3_n_0\,
      I2 => MUL_VECTOR_DIN(12),
      I3 => \REG[8].FF_i_10_n_0\,
      I4 => Q(1),
      O => \REG[9].FF_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_RegisterFDRE is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[4].FF_0\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[0].FF_0\ : in STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_RegisterFDRE : entity is "RegisterFDRE";
end design_1_BIKE_0_0_RegisterFDRE;

architecture STRUCTURE of design_1_BIKE_0_0_RegisterFDRE is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \RAMB36E1_inst_i_113__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_114__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_115__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_116__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_117__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_118__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_119__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_120__0_n_0\ : STD_LOGIC;
  signal RAMB36E1_inst_i_121_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_122__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_123__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_124__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_125__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_126__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_127__0_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_128__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_113__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_114__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_115__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_116__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_117__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_118__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_119__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_120__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_121 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_122__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_123__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_124__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_125__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_126__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_127__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_128__0\ : label is "soft_lutpair197";
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\RAMB36E1_inst_i_113__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_113__2_n_0\
    );
\RAMB36E1_inst_i_114__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_114__1_n_0\
    );
\RAMB36E1_inst_i_115__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_115__1_n_0\
    );
\RAMB36E1_inst_i_116__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_116__1_n_0\
    );
\RAMB36E1_inst_i_117__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_117__1_n_0\
    );
\RAMB36E1_inst_i_118__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_118__1_n_0\
    );
\RAMB36E1_inst_i_119__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_119__1_n_0\
    );
\RAMB36E1_inst_i_120__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_120__0_n_0\
    );
RAMB36E1_inst_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => RAMB36E1_inst_i_121_n_0
    );
\RAMB36E1_inst_i_122__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \RAMB36E1_inst_i_122__0_n_0\
    );
\RAMB36E1_inst_i_123__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \RAMB36E1_inst_i_123__0_n_0\
    );
\RAMB36E1_inst_i_124__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \RAMB36E1_inst_i_124__0_n_0\
    );
\RAMB36E1_inst_i_125__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_125__0_n_0\
    );
\RAMB36E1_inst_i_126__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_126__0_n_0\
    );
\RAMB36E1_inst_i_127__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_127__0_n_0\
    );
\RAMB36E1_inst_i_128__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_128__0_n_0\
    );
\RAMB36E1_inst_i_53__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(31),
      I2 => \RAMB36E1_inst_i_113__2_n_0\,
      I3 => \^q\(4),
      O => DIBDI(31)
    );
\RAMB36E1_inst_i_54__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(30),
      I2 => \RAMB36E1_inst_i_114__1_n_0\,
      I3 => \^q\(4),
      O => DIBDI(30)
    );
\RAMB36E1_inst_i_55__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(29),
      I2 => \RAMB36E1_inst_i_115__1_n_0\,
      I3 => \^q\(4),
      O => DIBDI(29)
    );
\RAMB36E1_inst_i_56__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(28),
      I2 => \RAMB36E1_inst_i_116__1_n_0\,
      I3 => \^q\(4),
      O => DIBDI(28)
    );
\RAMB36E1_inst_i_57__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(27),
      I2 => \RAMB36E1_inst_i_117__1_n_0\,
      I3 => \^q\(4),
      O => DIBDI(27)
    );
\RAMB36E1_inst_i_58__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(26),
      I2 => \RAMB36E1_inst_i_118__1_n_0\,
      I3 => \^q\(4),
      O => DIBDI(26)
    );
\RAMB36E1_inst_i_59__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(25),
      I2 => \RAMB36E1_inst_i_119__1_n_0\,
      I3 => \^q\(4),
      O => DIBDI(25)
    );
\RAMB36E1_inst_i_60__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(24),
      I2 => \RAMB36E1_inst_i_120__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(24)
    );
\RAMB36E1_inst_i_61__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(23),
      I2 => RAMB36E1_inst_i_121_n_0,
      I3 => \^q\(4),
      O => DIBDI(23)
    );
\RAMB36E1_inst_i_62__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(22),
      I2 => \RAMB36E1_inst_i_122__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(22)
    );
\RAMB36E1_inst_i_63__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(21),
      I2 => \RAMB36E1_inst_i_123__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(21)
    );
\RAMB36E1_inst_i_64__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(20),
      I2 => \RAMB36E1_inst_i_124__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(20)
    );
\RAMB36E1_inst_i_65__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(19),
      I2 => \RAMB36E1_inst_i_125__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(19)
    );
\RAMB36E1_inst_i_66__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(18),
      I2 => \RAMB36E1_inst_i_126__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(18)
    );
\RAMB36E1_inst_i_67__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(17),
      I2 => \RAMB36E1_inst_i_127__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(17)
    );
\RAMB36E1_inst_i_68__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(16),
      I2 => \RAMB36E1_inst_i_128__0_n_0\,
      I3 => \^q\(4),
      O => DIBDI(16)
    );
\RAMB36E1_inst_i_69__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(15),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_113__2_n_0\,
      O => DIBDI(15)
    );
\RAMB36E1_inst_i_70__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(14),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_114__1_n_0\,
      O => DIBDI(14)
    );
\RAMB36E1_inst_i_71__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(13),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_115__1_n_0\,
      O => DIBDI(13)
    );
\RAMB36E1_inst_i_72__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(12),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_116__1_n_0\,
      O => DIBDI(12)
    );
\RAMB36E1_inst_i_73__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(11),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_117__1_n_0\,
      O => DIBDI(11)
    );
\RAMB36E1_inst_i_74__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(10),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_118__1_n_0\,
      O => DIBDI(10)
    );
\RAMB36E1_inst_i_75__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(9),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_119__1_n_0\,
      O => DIBDI(9)
    );
\RAMB36E1_inst_i_76__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(8),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_120__0_n_0\,
      O => DIBDI(8)
    );
\RAMB36E1_inst_i_77__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(7),
      I2 => \^q\(4),
      I3 => RAMB36E1_inst_i_121_n_0,
      O => DIBDI(7)
    );
\RAMB36E1_inst_i_78__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(6),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_122__0_n_0\,
      O => DIBDI(6)
    );
\RAMB36E1_inst_i_79__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(5),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_123__0_n_0\,
      O => DIBDI(5)
    );
\RAMB36E1_inst_i_80__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(4),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_124__0_n_0\,
      O => DIBDI(4)
    );
\RAMB36E1_inst_i_81__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(3),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_125__0_n_0\,
      O => DIBDI(3)
    );
\RAMB36E1_inst_i_82__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(2),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_126__0_n_0\,
      O => DIBDI(2)
    );
\RAMB36E1_inst_i_83__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(1),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_127__0_n_0\,
      O => DIBDI(1)
    );
\RAMB36E1_inst_i_84__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[4].FF_0\,
      I1 => DOBDO(0),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_128__0_n_0\,
      O => DIBDI(0)
    );
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[4].FF_0\,
      D => SK1_RAND(0),
      Q => \^q\(0),
      R => \REG[0].FF_0\
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[4].FF_0\,
      D => SK1_RAND(1),
      Q => \^q\(1),
      R => \REG[0].FF_0\
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[4].FF_0\,
      D => SK1_RAND(2),
      Q => \^q\(2),
      R => \REG[0].FF_0\
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[4].FF_0\,
      D => SK1_RAND(3),
      Q => \^q\(3),
      R => \REG[0].FF_0\
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[4].FF_0\,
      D => SK1_RAND(4),
      Q => \^q\(4),
      R => \REG[0].FF_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_RegisterFDRE_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[0].FF_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[4].FF_0\ : in STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_RegisterFDRE_2 : entity is "RegisterFDRE";
end design_1_BIKE_0_0_RegisterFDRE_2;

architecture STRUCTURE of design_1_BIKE_0_0_RegisterFDRE_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \RAMB36E1_inst_i_100__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_101__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_102__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_103__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_104__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_105__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_106__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_107__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_108__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_109__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_110__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_111__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_112__1_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_97__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_98__2_n_0\ : STD_LOGIC;
  signal \RAMB36E1_inst_i_99__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_100__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_101__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_102__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_103__2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_104__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_105__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_106__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_107__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_108__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_109__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_110__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_111__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_112__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_97__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_98__2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_99__2\ : label is "soft_lutpair177";
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\RAMB36E1_inst_i_100__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_100__2_n_0\
    );
\RAMB36E1_inst_i_101__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_101__2_n_0\
    );
\RAMB36E1_inst_i_102__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_102__2_n_0\
    );
\RAMB36E1_inst_i_103__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_103__2_n_0\
    );
\RAMB36E1_inst_i_104__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_104__2_n_0\
    );
\RAMB36E1_inst_i_105__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \RAMB36E1_inst_i_105__2_n_0\
    );
\RAMB36E1_inst_i_106__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \RAMB36E1_inst_i_106__1_n_0\
    );
\RAMB36E1_inst_i_107__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \RAMB36E1_inst_i_107__2_n_0\
    );
\RAMB36E1_inst_i_108__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \RAMB36E1_inst_i_108__1_n_0\
    );
\RAMB36E1_inst_i_109__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_109__2_n_0\
    );
\RAMB36E1_inst_i_110__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_110__1_n_0\
    );
\RAMB36E1_inst_i_111__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_111__2_n_0\
    );
\RAMB36E1_inst_i_112__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \RAMB36E1_inst_i_112__1_n_0\
    );
RAMB36E1_inst_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(31),
      I2 => \RAMB36E1_inst_i_97__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(31)
    );
RAMB36E1_inst_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(30),
      I2 => \RAMB36E1_inst_i_98__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(30)
    );
RAMB36E1_inst_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(29),
      I2 => \RAMB36E1_inst_i_99__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(29)
    );
RAMB36E1_inst_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(28),
      I2 => \RAMB36E1_inst_i_100__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(28)
    );
RAMB36E1_inst_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(27),
      I2 => \RAMB36E1_inst_i_101__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(27)
    );
RAMB36E1_inst_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(26),
      I2 => \RAMB36E1_inst_i_102__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(26)
    );
RAMB36E1_inst_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(25),
      I2 => \RAMB36E1_inst_i_103__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(25)
    );
RAMB36E1_inst_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(24),
      I2 => \RAMB36E1_inst_i_104__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(24)
    );
RAMB36E1_inst_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(23),
      I2 => \RAMB36E1_inst_i_105__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(23)
    );
RAMB36E1_inst_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(22),
      I2 => \RAMB36E1_inst_i_106__1_n_0\,
      I3 => \^q\(4),
      O => DIADI(22)
    );
RAMB36E1_inst_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(21),
      I2 => \RAMB36E1_inst_i_107__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(21)
    );
RAMB36E1_inst_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(20),
      I2 => \RAMB36E1_inst_i_108__1_n_0\,
      I3 => \^q\(4),
      O => DIADI(20)
    );
RAMB36E1_inst_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(19),
      I2 => \RAMB36E1_inst_i_109__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(19)
    );
RAMB36E1_inst_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(18),
      I2 => \RAMB36E1_inst_i_110__1_n_0\,
      I3 => \^q\(4),
      O => DIADI(18)
    );
RAMB36E1_inst_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(17),
      I2 => \RAMB36E1_inst_i_111__2_n_0\,
      I3 => \^q\(4),
      O => DIADI(17)
    );
RAMB36E1_inst_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(16),
      I2 => \RAMB36E1_inst_i_112__1_n_0\,
      I3 => \^q\(4),
      O => DIADI(16)
    );
RAMB36E1_inst_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(15),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_97__2_n_0\,
      O => DIADI(15)
    );
RAMB36E1_inst_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(14),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_98__2_n_0\,
      O => DIADI(14)
    );
RAMB36E1_inst_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(13),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_99__2_n_0\,
      O => DIADI(13)
    );
RAMB36E1_inst_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(12),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_100__2_n_0\,
      O => DIADI(12)
    );
RAMB36E1_inst_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(11),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_101__2_n_0\,
      O => DIADI(11)
    );
RAMB36E1_inst_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(10),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_102__2_n_0\,
      O => DIADI(10)
    );
RAMB36E1_inst_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(9),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_103__2_n_0\,
      O => DIADI(9)
    );
\RAMB36E1_inst_i_44__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(8),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_104__2_n_0\,
      O => DIADI(8)
    );
\RAMB36E1_inst_i_45__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(7),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_105__2_n_0\,
      O => DIADI(7)
    );
\RAMB36E1_inst_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(6),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_106__1_n_0\,
      O => DIADI(6)
    );
\RAMB36E1_inst_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(5),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_107__2_n_0\,
      O => DIADI(5)
    );
\RAMB36E1_inst_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(4),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_108__1_n_0\,
      O => DIADI(4)
    );
\RAMB36E1_inst_i_49__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(3),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_109__2_n_0\,
      O => DIADI(3)
    );
\RAMB36E1_inst_i_50__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(2),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_110__1_n_0\,
      O => DIADI(2)
    );
\RAMB36E1_inst_i_51__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(1),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_111__2_n_0\,
      O => DIADI(1)
    );
\RAMB36E1_inst_i_52__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888A"
    )
        port map (
      I0 => \REG[0].FF_0\,
      I1 => DOADO(0),
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_112__1_n_0\,
      O => DIADI(0)
    );
\RAMB36E1_inst_i_97__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_97__2_n_0\
    );
\RAMB36E1_inst_i_98__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_98__2_n_0\
    );
\RAMB36E1_inst_i_99__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \RAMB36E1_inst_i_99__2_n_0\
    );
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_0\,
      D => SK0_RAND(0),
      Q => \^q\(0),
      R => \REG[4].FF_0\
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_0\,
      D => SK0_RAND(1),
      Q => \^q\(1),
      R => \REG[4].FF_0\
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_0\,
      D => SK0_RAND(2),
      Q => \^q\(2),
      R => \REG[4].FF_0\
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_0\,
      D => SK0_RAND(3),
      Q => \^q\(3),
      R => \REG[4].FF_0\
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_0\,
      D => SK0_RAND(4),
      Q => \^q\(4),
      R => \REG[4].FF_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0_6\ is
  port (
    \SEL_ADDR_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SEL_ADDR_reg[1]_0\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_1\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_2\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_3\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_4\ : out STD_LOGIC;
    SQU_DOUT_OUT : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    SEL_ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAMB36E1_inst_0 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    RAMB36E1_inst_1 : in STD_LOGIC;
    \RAMB36E1_inst_i_63__0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_63__0_0\ : in STD_LOGIC;
    RESET : in STD_LOGIC;
    REG_EN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REG[31].FF_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0_6\ : entity is "RegisterFDRE";
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0_6\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal REG1_OUT : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
RAMB36E1_inst_i_134: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28082000"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => SEL_ADDR(1),
      I2 => SEL_ADDR(0),
      I3 => REG1_OUT(17),
      I4 => REG1_OUT(1),
      O => \SEL_ADDR_reg[1]_0\
    );
RAMB36E1_inst_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28082000"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => SEL_ADDR(1),
      I2 => SEL_ADDR(0),
      I3 => REG1_OUT(16),
      I4 => REG1_OUT(0),
      O => \SEL_ADDR_reg[1]\
    );
RAMB36E1_inst_i_205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(13),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(29),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(10)
    );
RAMB36E1_inst_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(11),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(27),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(9)
    );
RAMB36E1_inst_i_248: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(10),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(26),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(8)
    );
RAMB36E1_inst_i_262: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => \^q\(4),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(7)
    );
RAMB36E1_inst_i_275: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(8),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(24),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(6)
    );
RAMB36E1_inst_i_286: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(7),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(23),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(5)
    );
RAMB36E1_inst_i_296: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(6),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(22),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(4)
    );
RAMB36E1_inst_i_305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(5),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(21),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(3)
    );
RAMB36E1_inst_i_317: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(4),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(20),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(2)
    );
RAMB36E1_inst_i_325: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(3),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(19),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(1)
    );
RAMB36E1_inst_i_332: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG1_OUT(2),
      I1 => \RAMB36E1_inst_i_63__0\,
      I2 => REG1_OUT(18),
      I3 => \RAMB36E1_inst_i_63__0_0\,
      O => SQU_DOUT_OUT(0)
    );
RAMB36E1_inst_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001001000000"
    )
        port map (
      I0 => RAMB36E1_inst_0,
      I1 => p_1_in,
      I2 => SEL_ADDR(1),
      I3 => SEL_ADDR(0),
      I4 => REG1_OUT(17),
      I5 => REG1_OUT(1),
      O => \SEL_ADDR_reg[1]_2\
    );
\RAMB36E1_inst_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001001000000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => SEL_ADDR(1),
      I3 => SEL_ADDR(0),
      I4 => REG1_OUT(17),
      I5 => REG1_OUT(1),
      O => \SEL_ADDR_reg[1]_4\
    );
\RAMB36E1_inst_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001001000000"
    )
        port map (
      I0 => RAMB36E1_inst_0,
      I1 => p_1_in,
      I2 => SEL_ADDR(1),
      I3 => SEL_ADDR(0),
      I4 => REG1_OUT(16),
      I5 => REG1_OUT(0),
      O => \SEL_ADDR_reg[1]_1\
    );
\RAMB36E1_inst_i_90__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001001000000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => SEL_ADDR(1),
      I3 => SEL_ADDR(0),
      I4 => REG1_OUT(16),
      I5 => REG1_OUT(0),
      O => \SEL_ADDR_reg[1]_3\
    );
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(0),
      Q => REG1_OUT(0),
      R => RESET
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(10),
      Q => REG1_OUT(10),
      R => RESET
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(11),
      Q => REG1_OUT(11),
      R => RESET
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(12),
      Q => \^q\(1),
      R => RESET
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(13),
      Q => REG1_OUT(13),
      R => RESET
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(14),
      Q => \^q\(2),
      R => RESET
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(15),
      Q => \^q\(3),
      R => RESET
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(16),
      Q => REG1_OUT(16),
      R => RESET
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(17),
      Q => REG1_OUT(17),
      R => RESET
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(18),
      Q => REG1_OUT(18),
      R => RESET
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(19),
      Q => REG1_OUT(19),
      R => RESET
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(1),
      Q => REG1_OUT(1),
      R => RESET
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(20),
      Q => REG1_OUT(20),
      R => RESET
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(21),
      Q => REG1_OUT(21),
      R => RESET
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(22),
      Q => REG1_OUT(22),
      R => RESET
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(23),
      Q => REG1_OUT(23),
      R => RESET
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(24),
      Q => REG1_OUT(24),
      R => RESET
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(25),
      Q => \^q\(4),
      R => RESET
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(26),
      Q => REG1_OUT(26),
      R => RESET
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(27),
      Q => REG1_OUT(27),
      R => RESET
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(28),
      Q => \^q\(5),
      R => RESET
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(29),
      Q => REG1_OUT(29),
      R => RESET
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(2),
      Q => REG1_OUT(2),
      R => RESET
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(30),
      Q => \^q\(6),
      R => RESET
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(31),
      Q => \^q\(7),
      R => RESET
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(3),
      Q => REG1_OUT(3),
      R => RESET
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(4),
      Q => REG1_OUT(4),
      R => RESET
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(5),
      Q => REG1_OUT(5),
      R => RESET
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(6),
      Q => REG1_OUT(6),
      R => RESET
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(7),
      Q => REG1_OUT(7),
      R => RESET
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(8),
      Q => REG1_OUT(8),
      R => RESET
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(9),
      Q => \^q\(0),
      R => RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__10\ is
  port (
    \SEL_ADDR_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SEL_ADDR_reg[1]_0\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_1\ : out STD_LOGIC;
    SQU_DOUT_OUT : out STD_LOGIC_VECTOR ( 10 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    SEL_ADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RAMB36E1_inst_0 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    RAMB36E1_inst_1 : in STD_LOGIC;
    \RAMB36E1_inst_i_66__1\ : in STD_LOGIC;
    \RAMB36E1_inst_i_66__1_0\ : in STD_LOGIC;
    RESET : in STD_LOGIC;
    REG_EN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REG[31].FF_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__10\ : entity is "RegisterFDRE";
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__10\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal REG0_OUT : STD_LOGIC_VECTOR ( 29 downto 2 );
  attribute box_type : string;
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
RAMB36E1_inst_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28082000"
    )
        port map (
      I0 => RAMB36E1_inst,
      I1 => SEL_ADDR(1),
      I2 => SEL_ADDR(0),
      I3 => REG0_OUT(2),
      I4 => REG0_OUT(18),
      O => \SEL_ADDR_reg[1]\
    );
RAMB36E1_inst_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(29),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(13),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(10)
    );
RAMB36E1_inst_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(28),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(12),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(9)
    );
RAMB36E1_inst_i_256: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(27),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(11),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(8)
    );
RAMB36E1_inst_i_268: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(26),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(10),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(7)
    );
RAMB36E1_inst_i_281: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => \^q\(0),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(6)
    );
RAMB36E1_inst_i_291: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(24),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(8),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(5)
    );
RAMB36E1_inst_i_301: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(23),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(7),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(4)
    );
RAMB36E1_inst_i_310: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(22),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(6),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(3)
    );
RAMB36E1_inst_i_321: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(21),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(5),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(2)
    );
RAMB36E1_inst_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(20),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(4),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(1)
    );
RAMB36E1_inst_i_336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => REG0_OUT(19),
      I1 => \RAMB36E1_inst_i_66__1\,
      I2 => REG0_OUT(3),
      I3 => \RAMB36E1_inst_i_66__1_0\,
      O => SQU_DOUT_OUT(0)
    );
RAMB36E1_inst_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001001000000"
    )
        port map (
      I0 => RAMB36E1_inst_0,
      I1 => p_1_in,
      I2 => SEL_ADDR(1),
      I3 => SEL_ADDR(0),
      I4 => REG0_OUT(2),
      I5 => REG0_OUT(18),
      O => \SEL_ADDR_reg[1]_0\
    );
\RAMB36E1_inst_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001001000000"
    )
        port map (
      I0 => RAMB36E1_inst_1,
      I1 => p_1_in,
      I2 => SEL_ADDR(1),
      I3 => SEL_ADDR(0),
      I4 => REG0_OUT(2),
      I5 => REG0_OUT(18),
      O => \SEL_ADDR_reg[1]_1\
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(8),
      Q => REG0_OUT(10),
      R => RESET
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(9),
      Q => REG0_OUT(11),
      R => RESET
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(10),
      Q => REG0_OUT(12),
      R => RESET
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(11),
      Q => REG0_OUT(13),
      R => RESET
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(12),
      Q => \^q\(1),
      R => RESET
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(13),
      Q => \^q\(2),
      R => RESET
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(14),
      Q => \^q\(3),
      R => RESET
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(15),
      Q => \^q\(4),
      R => RESET
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(16),
      Q => REG0_OUT(18),
      R => RESET
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(17),
      Q => REG0_OUT(19),
      R => RESET
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(18),
      Q => REG0_OUT(20),
      R => RESET
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(19),
      Q => REG0_OUT(21),
      R => RESET
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(20),
      Q => REG0_OUT(22),
      R => RESET
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(21),
      Q => REG0_OUT(23),
      R => RESET
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(22),
      Q => REG0_OUT(24),
      R => RESET
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(23),
      Q => \^q\(5),
      R => RESET
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(24),
      Q => REG0_OUT(26),
      R => RESET
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(25),
      Q => REG0_OUT(27),
      R => RESET
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(26),
      Q => REG0_OUT(28),
      R => RESET
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(27),
      Q => REG0_OUT(29),
      R => RESET
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(0),
      Q => REG0_OUT(2),
      R => RESET
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(28),
      Q => \^q\(6),
      R => RESET
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(29),
      Q => \^q\(7),
      R => RESET
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(1),
      Q => REG0_OUT(3),
      R => RESET
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(2),
      Q => REG0_OUT(4),
      R => RESET
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(3),
      Q => REG0_OUT(5),
      R => RESET
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(4),
      Q => REG0_OUT(6),
      R => RESET
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(5),
      Q => REG0_OUT(7),
      R => RESET
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(6),
      Q => REG0_OUT(8),
      R => RESET
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => REG_EN(0),
      D => \REG[31].FF_0\(7),
      Q => \^q\(0),
      R => RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__3\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__3\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__3\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__3\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__3\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__4\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__4\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__4\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__4\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__4\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__5\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__5\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__5\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__5\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__5\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__6\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__6\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__6\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__6\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__6\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__7\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__7\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__7\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__7\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__7\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__8\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__8\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__8\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__8\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__8\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized0__9\ is
  port (
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__9\ : entity is "RegisterFDRE";
  attribute SIZE : integer;
  attribute SIZE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__9\ : entity is 32;
end \design_1_BIKE_0_0_RegisterFDRE__parameterized0__9\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized0__9\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[31].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(0),
      Q => Q(0),
      R => RST
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(10),
      Q => Q(10),
      R => RST
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(11),
      Q => Q(11),
      R => RST
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(12),
      Q => Q(12),
      R => RST
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(13),
      Q => Q(13),
      R => RST
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(14),
      Q => Q(14),
      R => RST
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(15),
      Q => Q(15),
      R => RST
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(16),
      Q => Q(16),
      R => RST
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(17),
      Q => Q(17),
      R => RST
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(18),
      Q => Q(18),
      R => RST
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(19),
      Q => Q(19),
      R => RST
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(1),
      Q => Q(1),
      R => RST
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(20),
      Q => Q(20),
      R => RST
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(21),
      Q => Q(21),
      R => RST
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(22),
      Q => Q(22),
      R => RST
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(23),
      Q => Q(23),
      R => RST
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(24),
      Q => Q(24),
      R => RST
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(25),
      Q => Q(25),
      R => RST
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(26),
      Q => Q(26),
      R => RST
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(27),
      Q => Q(27),
      R => RST
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(28),
      Q => Q(28),
      R => RST
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(29),
      Q => Q(29),
      R => RST
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(2),
      Q => Q(2),
      R => RST
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(30),
      Q => Q(30),
      R => RST
    );
\REG[31].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(31),
      Q => Q(31),
      R => RST
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(3),
      Q => Q(3),
      R => RST
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(4),
      Q => Q(4),
      R => RST
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(5),
      Q => Q(5),
      R => RST
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(6),
      Q => Q(6),
      R => RST
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(7),
      Q => Q(7),
      R => RST
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(8),
      Q => Q(8),
      R => RST
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      D => D(9),
      Q => Q(9),
      R => RST
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized1\ is
  port (
    MUL_MATRIX_DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \REG[26].FF_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    MUL_MATRIX_DIN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[0].FF_0\ : in STD_LOGIC;
    \REG[0].FF_1\ : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized1\ : entity is "RegisterFDRE";
end \design_1_BIKE_0_0_RegisterFDRE__parameterized1\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized1\ is
  signal K_KEY0_MSBS_D : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^reg[26].ff_0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_135 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_138 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_67__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_70__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_72__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_75__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_77__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_80__1\ : label is "soft_lutpair25";
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
  \REG[26].FF_0\(21 downto 0) <= \^reg[26].ff_0\(21 downto 0);
RAMB36E1_inst_i_135: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(2),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(2),
      O => MUL_MATRIX_DOUT(2)
    );
RAMB36E1_inst_i_138: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(1),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(1),
      O => MUL_MATRIX_DOUT(1)
    );
RAMB36E1_inst_i_141: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(0),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(0),
      O => MUL_MATRIX_DOUT(0)
    );
\RAMB36E1_inst_i_67__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(28),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(28),
      O => MUL_MATRIX_DOUT(8)
    );
\RAMB36E1_inst_i_70__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(27),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(27),
      O => MUL_MATRIX_DOUT(7)
    );
\RAMB36E1_inst_i_72__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg[26].ff_0\(15),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(18),
      O => MUL_MATRIX_DOUT(4)
    );
\RAMB36E1_inst_i_75__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^reg[26].ff_0\(12),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(15),
      O => MUL_MATRIX_DOUT(3)
    );
\RAMB36E1_inst_i_77__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(25),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(25),
      O => MUL_MATRIX_DOUT(6)
    );
\RAMB36E1_inst_i_80__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => K_KEY0_MSBS_D(24),
      I1 => RAMB36E1_inst,
      I2 => MUL_MATRIX_DIN(24),
      O => MUL_MATRIX_DOUT(5)
    );
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(3),
      Q => K_KEY0_MSBS_D(0),
      R => \REG[0].FF_0\
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(13),
      Q => \^reg[26].ff_0\(7),
      R => \REG[0].FF_0\
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(14),
      Q => \^reg[26].ff_0\(8),
      R => \REG[0].FF_0\
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(15),
      Q => \^reg[26].ff_0\(9),
      R => \REG[0].FF_0\
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(16),
      Q => \^reg[26].ff_0\(10),
      R => \REG[0].FF_0\
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(17),
      Q => \^reg[26].ff_0\(11),
      R => \REG[0].FF_0\
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(18),
      Q => \^reg[26].ff_0\(12),
      R => \REG[0].FF_0\
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(19),
      Q => \^reg[26].ff_0\(13),
      R => \REG[0].FF_0\
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(20),
      Q => \^reg[26].ff_0\(14),
      R => \REG[0].FF_0\
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(21),
      Q => \^reg[26].ff_0\(15),
      R => \REG[0].FF_0\
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(22),
      Q => \^reg[26].ff_0\(16),
      R => \REG[0].FF_0\
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(4),
      Q => K_KEY0_MSBS_D(1),
      R => \REG[0].FF_0\
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(23),
      Q => \^reg[26].ff_0\(17),
      R => \REG[0].FF_0\
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(24),
      Q => \^reg[26].ff_0\(18),
      R => \REG[0].FF_0\
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(25),
      Q => \^reg[26].ff_0\(19),
      R => \REG[0].FF_0\
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(26),
      Q => \^reg[26].ff_0\(20),
      R => \REG[0].FF_0\
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(27),
      Q => K_KEY0_MSBS_D(24),
      R => \REG[0].FF_0\
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(28),
      Q => K_KEY0_MSBS_D(25),
      R => \REG[0].FF_0\
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(29),
      Q => \^reg[26].ff_0\(21),
      R => \REG[0].FF_0\
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(30),
      Q => K_KEY0_MSBS_D(27),
      R => \REG[0].FF_0\
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(31),
      Q => K_KEY0_MSBS_D(28),
      R => \REG[0].FF_0\
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(5),
      Q => K_KEY0_MSBS_D(2),
      R => \REG[0].FF_0\
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(6),
      Q => \^reg[26].ff_0\(0),
      R => \REG[0].FF_0\
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(7),
      Q => \^reg[26].ff_0\(1),
      R => \REG[0].FF_0\
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(8),
      Q => \^reg[26].ff_0\(2),
      R => \REG[0].FF_0\
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(9),
      Q => \^reg[26].ff_0\(3),
      R => \REG[0].FF_0\
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(10),
      Q => \^reg[26].ff_0\(4),
      R => \REG[0].FF_0\
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(11),
      Q => \^reg[26].ff_0\(5),
      R => \REG[0].FF_0\
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => MUL_MATRIX_DIN(12),
      Q => \^reg[26].ff_0\(6),
      R => \REG[0].FF_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized2\ is
  port (
    \REG[0].FF_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \REG[0].FF_1\ : out STD_LOGIC;
    \REG[0].FF_2\ : out STD_LOGIC;
    \REG[0].FF_3\ : out STD_LOGIC;
    \REG[0].FF_4\ : out STD_LOGIC;
    \REG[0].FF_5\ : out STD_LOGIC;
    \REG[0].FF_6\ : out STD_LOGIC;
    \REG[0].FF_7\ : out STD_LOGIC;
    \REG[0].FF_8\ : out STD_LOGIC;
    \REG[0].FF_9\ : out STD_LOGIC;
    \REG[0].FF_10\ : out STD_LOGIC;
    \REG[0].FF_11\ : out STD_LOGIC;
    \REG[0].FF_12\ : out STD_LOGIC;
    MUL_VECTOR_DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REG[24].FF\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \REG[24].FF_0\ : in STD_LOGIC;
    \REG[23].FF\ : in STD_LOGIC;
    \REG[22].FF_i_4\ : in STD_LOGIC;
    \REG[21].FF_i_5\ : in STD_LOGIC;
    \REG[20].FF_i_4\ : in STD_LOGIC;
    \REG[19].FF_i_6\ : in STD_LOGIC;
    \REG[18].FF_i_4\ : in STD_LOGIC;
    \REG[17].FF_i_4\ : in STD_LOGIC;
    \REG[16].FF_i_4\ : in STD_LOGIC;
    \REG[15].FF_i_6\ : in STD_LOGIC;
    \REG[14].FF_i_4\ : in STD_LOGIC;
    \REG[9].FF_i_4\ : in STD_LOGIC;
    \REG[7].FF_i_4\ : in STD_LOGIC;
    \REG[1].FF_0\ : in STD_LOGIC;
    \REG[1].FF_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized2\ : entity is "RegisterFDRE";
end \design_1_BIKE_0_0_RegisterFDRE__parameterized2\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[1].FF_1\,
      D => D(0),
      Q => \^q\(0),
      R => \REG[1].FF_0\
    );
\REG[14].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8883000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \REG[24].FF\(2),
      I4 => \REG[14].FF_i_4\,
      O => \REG[0].FF_10\
    );
\REG[15].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(3),
      I3 => \^q\(1),
      I4 => \REG[15].FF_i_6\,
      O => \REG[0].FF_9\
    );
\REG[16].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(4),
      I3 => \^q\(1),
      I4 => \REG[16].FF_i_4\,
      O => \REG[0].FF_8\
    );
\REG[17].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(5),
      I3 => \^q\(1),
      I4 => \REG[17].FF_i_4\,
      O => \REG[0].FF_7\
    );
\REG[18].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(6),
      I3 => \^q\(1),
      I4 => \REG[18].FF_i_4\,
      O => \REG[0].FF_6\
    );
\REG[19].FF_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8883000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \REG[24].FF\(7),
      I4 => \REG[19].FF_i_6\,
      O => \REG[0].FF_5\
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[1].FF_1\,
      D => D(1),
      Q => \^q\(1),
      R => \REG[1].FF_0\
    );
\REG[20].FF_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8883000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \REG[24].FF\(8),
      I4 => \REG[20].FF_i_4\,
      O => \REG[0].FF_4\
    );
\REG[21].FF_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8883000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \REG[24].FF\(9),
      I4 => \REG[21].FF_i_5\,
      O => \REG[0].FF_3\
    );
\REG[22].FF_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8883000"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \REG[24].FF\(10),
      I4 => \REG[22].FF_i_4\,
      O => \REG[0].FF_2\
    );
\REG[23].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(11),
      I3 => \^q\(1),
      I4 => \REG[23].FF\,
      O => \REG[0].FF_1\
    );
\REG[24].FF_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(12),
      I3 => \^q\(1),
      I4 => \REG[24].FF_0\,
      O => \REG[0].FF_0\
    );
\REG[7].FF_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(0),
      I3 => \^q\(1),
      I4 => \REG[7].FF_i_4\,
      O => \REG[0].FF_12\
    );
\REG[9].FF_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4777CFFF"
    )
        port map (
      I0 => MUL_VECTOR_DIN(0),
      I1 => \^q\(0),
      I2 => \REG[24].FF\(1),
      I3 => \^q\(1),
      I4 => \REG[9].FF_i_4\,
      O => \REG[0].FF_11\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_BIKE_0_0_RegisterFDRE__parameterized3\ is
  port (
    \REG[30].FF_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \REG[0].FF_0\ : in STD_LOGIC;
    \REG[0].FF_1\ : in STD_LOGIC;
    \REG[30].FF_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_BIKE_0_0_RegisterFDRE__parameterized3\ : entity is "RegisterFDRE";
end \design_1_BIKE_0_0_RegisterFDRE__parameterized3\;

architecture STRUCTURE of \design_1_BIKE_0_0_RegisterFDRE__parameterized3\ is
  attribute box_type : string;
  attribute box_type of \REG[0].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[10].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[11].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[12].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[13].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[14].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[15].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[16].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[17].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[18].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[19].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[1].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[20].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[21].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[22].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[23].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[24].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[25].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[26].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[27].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[28].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[29].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[2].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[30].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[3].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[4].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[5].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[6].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[7].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[8].FF\ : label is "PRIMITIVE";
  attribute box_type of \REG[9].FF\ : label is "PRIMITIVE";
begin
\REG[0].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(0),
      Q => \REG[30].FF_0\(0),
      R => \REG[0].FF_0\
    );
\REG[10].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(10),
      Q => \REG[30].FF_0\(10),
      R => \REG[0].FF_0\
    );
\REG[11].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(11),
      Q => \REG[30].FF_0\(11),
      R => \REG[0].FF_0\
    );
\REG[12].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(12),
      Q => \REG[30].FF_0\(12),
      R => \REG[0].FF_0\
    );
\REG[13].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(13),
      Q => \REG[30].FF_0\(13),
      R => \REG[0].FF_0\
    );
\REG[14].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(14),
      Q => \REG[30].FF_0\(14),
      R => \REG[0].FF_0\
    );
\REG[15].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(15),
      Q => \REG[30].FF_0\(15),
      R => \REG[0].FF_0\
    );
\REG[16].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(16),
      Q => \REG[30].FF_0\(16),
      R => \REG[0].FF_0\
    );
\REG[17].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(17),
      Q => \REG[30].FF_0\(17),
      R => \REG[0].FF_0\
    );
\REG[18].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(18),
      Q => \REG[30].FF_0\(18),
      R => \REG[0].FF_0\
    );
\REG[19].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(19),
      Q => \REG[30].FF_0\(19),
      R => \REG[0].FF_0\
    );
\REG[1].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(1),
      Q => \REG[30].FF_0\(1),
      R => \REG[0].FF_0\
    );
\REG[20].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(20),
      Q => \REG[30].FF_0\(20),
      R => \REG[0].FF_0\
    );
\REG[21].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(21),
      Q => \REG[30].FF_0\(21),
      R => \REG[0].FF_0\
    );
\REG[22].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(22),
      Q => \REG[30].FF_0\(22),
      R => \REG[0].FF_0\
    );
\REG[23].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(23),
      Q => \REG[30].FF_0\(23),
      R => \REG[0].FF_0\
    );
\REG[24].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(24),
      Q => \REG[30].FF_0\(24),
      R => \REG[0].FF_0\
    );
\REG[25].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(25),
      Q => \REG[30].FF_0\(25),
      R => \REG[0].FF_0\
    );
\REG[26].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(26),
      Q => \REG[30].FF_0\(26),
      R => \REG[0].FF_0\
    );
\REG[27].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(27),
      Q => \REG[30].FF_0\(27),
      R => \REG[0].FF_0\
    );
\REG[28].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(28),
      Q => \REG[30].FF_0\(28),
      R => \REG[0].FF_0\
    );
\REG[29].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(29),
      Q => \REG[30].FF_0\(29),
      R => \REG[0].FF_0\
    );
\REG[2].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(2),
      Q => \REG[30].FF_0\(2),
      R => \REG[0].FF_0\
    );
\REG[30].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(30),
      Q => \REG[30].FF_0\(30),
      R => \REG[0].FF_0\
    );
\REG[3].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(3),
      Q => \REG[30].FF_0\(3),
      R => \REG[0].FF_0\
    );
\REG[4].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(4),
      Q => \REG[30].FF_0\(4),
      R => \REG[0].FF_0\
    );
\REG[5].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(5),
      Q => \REG[30].FF_0\(5),
      R => \REG[0].FF_0\
    );
\REG[6].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(6),
      Q => \REG[30].FF_0\(6),
      R => \REG[0].FF_0\
    );
\REG[7].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(7),
      Q => \REG[30].FF_0\(7),
      R => \REG[0].FF_0\
    );
\REG[8].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(8),
      Q => \REG[30].FF_0\(8),
      R => \REG[0].FF_0\
    );
\REG[9].FF\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => \REG[0].FF_1\,
      D => \REG[30].FF_1\(9),
      Q => \REG[30].FF_0\(9),
      R => \REG[0].FF_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_GENERIC_BRAM is
  port (
    DOUT_SAMP : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_GENERIC_BRAM : entity is "BIKE_GENERIC_BRAM";
end design_1_BIKE_0_0_BIKE_GENERIC_BRAM;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_GENERIC_BRAM is
begin
\BRAM_LOOP[0].BRAM\: entity work.design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLK => CLK,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOUT_SAMP(31 downto 0) => DOUT_SAMP(31 downto 0),
      RAMB36E1_inst_0 => RAMB36E1_inst,
      RDEN_BRAM => RDEN_BRAM,
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10 is
  port (
    DOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10 : entity is "BIKE_GENERIC_BRAM";
end design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10 is
begin
\BRAM_LOOP[0].BRAM\: entity work.design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_11
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLK => CLK,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOUT(31 downto 0) => DOUT(31 downto 0),
      RAMB36E1_inst_0 => RAMB36E1_inst,
      RDEN_BRAM => RDEN_BRAM,
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PK_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    PK_OUT_0_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUT_SAMP : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[31].FF\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[0].FF\ : in STD_LOGIC;
    FIRST_SQUARING_IN_CHAIN : in STD_LOGIC;
    \REG[0].FF_0\ : in STD_LOGIC;
    \REG[1].FF\ : in STD_LOGIC;
    \REG[2].FF\ : in STD_LOGIC;
    \REG[3].FF\ : in STD_LOGIC;
    \REG[4].FF\ : in STD_LOGIC;
    \REG[5].FF\ : in STD_LOGIC;
    \REG[6].FF\ : in STD_LOGIC;
    \REG[7].FF\ : in STD_LOGIC;
    \REG[8].FF\ : in STD_LOGIC;
    \REG[9].FF\ : in STD_LOGIC;
    \REG[10].FF\ : in STD_LOGIC;
    \REG[11].FF\ : in STD_LOGIC;
    \REG[12].FF\ : in STD_LOGIC;
    \REG[13].FF\ : in STD_LOGIC;
    \REG[14].FF\ : in STD_LOGIC;
    \REG[15].FF\ : in STD_LOGIC;
    \REG[16].FF\ : in STD_LOGIC;
    \REG[17].FF\ : in STD_LOGIC;
    \REG[18].FF\ : in STD_LOGIC;
    \REG[19].FF\ : in STD_LOGIC;
    \REG[20].FF\ : in STD_LOGIC;
    \REG[21].FF\ : in STD_LOGIC;
    \REG[22].FF\ : in STD_LOGIC;
    \REG[23].FF\ : in STD_LOGIC;
    \REG[24].FF\ : in STD_LOGIC;
    \REG[25].FF\ : in STD_LOGIC;
    \REG[26].FF\ : in STD_LOGIC;
    \REG[27].FF\ : in STD_LOGIC;
    \REG[28].FF\ : in STD_LOGIC;
    \REG[29].FF\ : in STD_LOGIC;
    \REG[30].FF\ : in STD_LOGIC;
    \REG[31].FF_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8 : entity is "BIKE_GENERIC_BRAM";
end design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8 is
  signal PK_OUT_0_sn_1 : STD_LOGIC;
begin
  PK_OUT_0_sn_1 <= PK_OUT_0_sp_1;
\BRAM_LOOP[0].BRAM\: entity work.design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_9
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLK => CLK,
      D(31 downto 0) => D(31 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOUT(31 downto 0) => DOUT(31 downto 0),
      DOUT_SAMP(31 downto 0) => DOUT_SAMP(31 downto 0),
      FIRST_SQUARING_IN_CHAIN => FIRST_SQUARING_IN_CHAIN,
      PK_OUT(31 downto 0) => PK_OUT(31 downto 0),
      PK_OUT_0_sp_1 => PK_OUT_0_sn_1,
      Q(3 downto 0) => Q(3 downto 0),
      RAMB36E1_inst_0 => RAMB36E1_inst,
      RDEN_BRAM => RDEN_BRAM,
      \REG[0].FF\ => \REG[0].FF\,
      \REG[0].FF_0\ => \REG[0].FF_0\,
      \REG[10].FF\ => \REG[10].FF\,
      \REG[11].FF\ => \REG[11].FF\,
      \REG[12].FF\ => \REG[12].FF\,
      \REG[13].FF\ => \REG[13].FF\,
      \REG[14].FF\ => \REG[14].FF\,
      \REG[15].FF\ => \REG[15].FF\,
      \REG[16].FF\ => \REG[16].FF\,
      \REG[17].FF\ => \REG[17].FF\,
      \REG[18].FF\ => \REG[18].FF\,
      \REG[19].FF\ => \REG[19].FF\,
      \REG[1].FF\ => \REG[1].FF\,
      \REG[20].FF\ => \REG[20].FF\,
      \REG[21].FF\ => \REG[21].FF\,
      \REG[22].FF\ => \REG[22].FF\,
      \REG[23].FF\ => \REG[23].FF\,
      \REG[24].FF\ => \REG[24].FF\,
      \REG[25].FF\ => \REG[25].FF\,
      \REG[26].FF\ => \REG[26].FF\,
      \REG[27].FF\ => \REG[27].FF\,
      \REG[28].FF\ => \REG[28].FF\,
      \REG[29].FF\ => \REG[29].FF\,
      \REG[2].FF\ => \REG[2].FF\,
      \REG[30].FF\ => \REG[30].FF\,
      \REG[31].FF\(31 downto 0) => \REG[31].FF\(31 downto 0),
      \REG[31].FF_0\ => \REG[31].FF_0\,
      \REG[3].FF\ => \REG[3].FF\,
      \REG[4].FF\ => \REG[4].FF\,
      \REG[5].FF\ => \REG[5].FF\,
      \REG[6].FF\ => \REG[6].FF\,
      \REG[7].FF\ => \REG[7].FF\,
      \REG[8].FF\ => \REG[8].FF\,
      \REG[9].FF\ => \REG[9].FF\,
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[3].FF\ : out STD_LOGIC;
    \REG[3].FF_0\ : out STD_LOGIC;
    \REG[3].FF_1\ : out STD_LOGIC;
    \REG[3].FF_2\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    REN_BRAM0 : in STD_LOGIC;
    REN_BRAM1 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \COUNT_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED : entity is "BIKE_GENERIC_BRAM_SHARED";
end design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED is
begin
BRAM: entity work.design_1_BIKE_0_0_BIKE_BRAM_DUAL_PORT_12
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      CLK => CLK,
      \COUNT_reg[0]\(3 downto 0) => \COUNT_reg[0]\(3 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \REG[3].FF\ => \REG[3].FF\,
      \REG[3].FF_0\ => \REG[3].FF_0\,
      \REG[3].FF_1\ => \REG[3].FF_1\,
      \REG[3].FF_2\ => \REG[3].FF_2\,
      REN_BRAM0 => REN_BRAM0,
      REN_BRAM1 => REN_BRAM1,
      RESET => RESET,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_MULTIPLIER is
  port (
    DONE : out STD_LOGIC;
    MUL_RESULT_RDEN : out STD_LOGIC;
    MUL_RESULT_WREN : out STD_LOGIC;
    MUL_VECTOR_RDEN : out STD_LOGIC;
    MUL_MATRIX_WREN : out STD_LOGIC;
    \WRITE_LAST__0\ : out STD_LOGIC;
    \REG[0].FF\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \REG[30].FF\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \REG[0].FF_0\ : out STD_LOGIC;
    \REG[0].FF_1\ : out STD_LOGIC;
    \REG[0].FF_2\ : out STD_LOGIC;
    \REG[0].FF_3\ : out STD_LOGIC;
    \REG[0].FF_4\ : out STD_LOGIC;
    \REG[0].FF_5\ : out STD_LOGIC;
    \REG[0].FF_6\ : out STD_LOGIC;
    \REG[0].FF_7\ : out STD_LOGIC;
    \REG[0].FF_8\ : out STD_LOGIC;
    \REG[0].FF_9\ : out STD_LOGIC;
    \REG[0].FF_10\ : out STD_LOGIC;
    \REG[0].FF_11\ : out STD_LOGIC;
    REN_BRAM1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[8]_0\ : out STD_LOGIC;
    \COUNT_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    MUL_MATRIX_ADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \COUNT_reg[7]\ : out STD_LOGIC;
    \COUNT_reg[6]\ : out STD_LOGIC;
    \COUNT_reg[5]\ : out STD_LOGIC;
    \COUNT_reg[4]\ : out STD_LOGIC;
    \COUNT_reg[3]\ : out STD_LOGIC;
    \COUNT_reg[2]\ : out STD_LOGIC;
    \COUNT_reg[1]\ : out STD_LOGIC;
    \COUNT_reg[0]\ : out STD_LOGIC;
    DONE_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    MUL_RESULT_DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_2\ : out STD_LOGIC;
    \COUNT_reg[7]_0\ : out STD_LOGIC;
    MUL_MATRIX_DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \REG[26].FF\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \COUNT_reg[1]_0\ : out STD_LOGIC;
    \REG[1].FF\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MUL_VECTOR_DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    \REG[24].FF\ : in STD_LOGIC;
    \REG[23].FF\ : in STD_LOGIC;
    \REG[22].FF_i_4\ : in STD_LOGIC;
    \REG[21].FF_i_5\ : in STD_LOGIC;
    \REG[20].FF_i_4\ : in STD_LOGIC;
    \REG[19].FF_i_6\ : in STD_LOGIC;
    \REG[18].FF_i_4\ : in STD_LOGIC;
    \REG[17].FF_i_4\ : in STD_LOGIC;
    \REG[16].FF_i_4\ : in STD_LOGIC;
    \REG[15].FF_i_6\ : in STD_LOGIC;
    \REG[14].FF_i_4\ : in STD_LOGIC;
    \REG[9].FF_i_4\ : in STD_LOGIC;
    \REG[7].FF_i_4\ : in STD_LOGIC;
    SK1_SAMPLE_RDEN : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \RAMB36E1_inst_i_46__0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_46__0_0\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_STATE_reg[3]_0\ : in STD_LOGIC;
    SQU_CHAIN_DONE : in STD_LOGIC;
    RAMB36E1_inst_1 : in STD_LOGIC;
    MUL_RESULT_DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    MUL_MATRIX_DIN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[1].FF_0\ : in STD_LOGIC;
    \REG[30].FF_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_MULTIPLIER : entity is "BIKE_MULTIPLIER";
end design_1_BIKE_0_0_BIKE_MULTIPLIER;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_MULTIPLIER is
  signal CNT_COL_EN : STD_LOGIC;
  signal CNT_COL_EN_reg_n_0 : STD_LOGIC;
  signal CNT_COL_RST_i_1_n_0 : STD_LOGIC;
  signal CNT_COL_RST_reg_n_0 : STD_LOGIC;
  signal CNT_ROW_EN : STD_LOGIC;
  signal CNT_ROW_EN_reg_n_0 : STD_LOGIC;
  signal CNT_ROW_RST : STD_LOGIC;
  signal CNT_ROW_RST_reg_n_0 : STD_LOGIC;
  signal CNT_SHIFT_EN : STD_LOGIC;
  signal CNT_SHIFT_EN_reg_n_0 : STD_LOGIC;
  signal \^count_reg[7]_0\ : STD_LOGIC;
  signal \^count_reg[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^done\ : STD_LOGIC;
  signal \DONE_i_1__0_n_0\ : STD_LOGIC;
  signal K_RDEN_i_1_n_0 : STD_LOGIC;
  signal K_WREN_i_1_n_0 : STD_LOGIC;
  signal \^mul_matrix_addr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mul_vector_rden\ : STD_LOGIC;
  signal \^reg[30].ff\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal RESULT_RDEN_i_1_n_0 : STD_LOGIC;
  signal RESULT_WREN_i_1_n_0 : STD_LOGIC;
  signal ROL_COUNTER_n_19 : STD_LOGIC;
  signal \SEL_LOW[0]_i_1_n_0\ : STD_LOGIC;
  signal \SEL_LOW[1]_i_1_n_0\ : STD_LOGIC;
  signal \SEL_LOW_reg_n_0_[0]\ : STD_LOGIC;
  signal \SEL_LOW_reg_n_0_[1]\ : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \STATE__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^write_last__0\ : STD_LOGIC;
  signal WRITE_LAST_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CNT_COL_EN_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of CNT_COL_RST_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of CNT_ROW_EN_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of CNT_ROW_RST_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of CNT_SHIFT_EN_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DONE_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_STATE[2]_i_1__0\ : label is "soft_lutpair53";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[0]\ : label is "s_read_last:010,s_first_column:011,s_done:110,s_reset:000,s_read_second_last:001,s_column:100,s_switch_column:111,s_write_last:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[1]\ : label is "s_read_last:010,s_first_column:011,s_done:110,s_reset:000,s_read_second_last:001,s_column:100,s_switch_column:111,s_write_last:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[2]\ : label is "s_read_last:010,s_first_column:011,s_done:110,s_reset:000,s_read_second_last:001,s_column:100,s_switch_column:111,s_write_last:101";
  attribute SOFT_HLUTNM of K_RDEN_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of K_WREN_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of RESULT_RDEN_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of RESULT_WREN_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SEL_LOW[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SEL_LOW[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of WRITE_LAST_i_1 : label is "soft_lutpair47";
begin
  \COUNT_reg[7]_0\ <= \^count_reg[7]_0\;
  \COUNT_reg[8]\(8 downto 0) <= \^count_reg[8]\(8 downto 0);
  DONE <= \^done\;
  MUL_MATRIX_ADDR(8 downto 0) <= \^mul_matrix_addr\(8 downto 0);
  MUL_VECTOR_RDEN <= \^mul_vector_rden\;
  \REG[30].FF\(30 downto 0) <= \^reg[30].ff\(30 downto 0);
  \WRITE_LAST__0\ <= \^write_last__0\;
CNT_COL_EN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => CNT_COL_EN
    );
CNT_COL_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_COL_EN,
      Q => CNT_COL_EN_reg_n_0,
      R => \REG[1].FF\
    );
CNT_COL_RST_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      O => CNT_COL_RST_i_1_n_0
    );
CNT_COL_RST_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_COL_RST_i_1_n_0,
      Q => CNT_COL_RST_reg_n_0,
      S => \REG[1].FF\
    );
CNT_ROW_EN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(0),
      O => CNT_ROW_EN
    );
CNT_ROW_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_ROW_EN,
      Q => CNT_ROW_EN_reg_n_0,
      R => \REG[1].FF\
    );
CNT_ROW_RST_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      O => CNT_ROW_RST
    );
CNT_ROW_RST_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_ROW_RST,
      Q => CNT_ROW_RST_reg_n_0,
      S => \REG[1].FF\
    );
CNT_SHIFT_EN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      I2 => STATE(0),
      O => CNT_SHIFT_EN
    );
CNT_SHIFT_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_SHIFT_EN,
      Q => CNT_SHIFT_EN_reg_n_0,
      R => \REG[1].FF\
    );
\DONE_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      O => \DONE_i_1__0_n_0\
    );
DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \DONE_i_1__0_n_0\,
      Q => \^done\,
      R => \REG[1].FF\
    );
\FSM_onehot_STATE[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => \^done\,
      I1 => \FSM_onehot_STATE_reg[3]\(3),
      I2 => \FSM_onehot_STATE_reg[3]_0\,
      I3 => SQU_CHAIN_DONE,
      I4 => \FSM_onehot_STATE_reg[3]\(2),
      O => DONE_reg_0
    );
\FSM_onehot_STATE[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^done\,
      I1 => \FSM_onehot_STATE_reg[3]\(0),
      I2 => \FSM_onehot_STATE_reg[3]\(1),
      O => D(0)
    );
\FSM_sequential_STATE[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => \STATE__0\(2)
    );
\FSM_sequential_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(0),
      Q => STATE(0),
      R => \REG[1].FF\
    );
\FSM_sequential_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(1),
      Q => STATE(1),
      R => \REG[1].FF\
    );
\FSM_sequential_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(2),
      Q => STATE(2),
      R => \REG[1].FF\
    );
INTERMEDIATE_REG_LO_0: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized3\
     port map (
      CLK => CLK,
      \REG[0].FF_0\ => \REG[1].FF\,
      \REG[0].FF_1\ => \REG[1].FF_0\,
      \REG[30].FF_0\(30 downto 0) => \^reg[30].ff\(30 downto 0),
      \REG[30].FF_1\(30 downto 0) => \REG[30].FF_0\(30 downto 0)
    );
K_RDEN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B6"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(1),
      O => K_RDEN_i_1_n_0
    );
K_RDEN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => K_RDEN_i_1_n_0,
      Q => \^mul_vector_rden\,
      R => \REG[1].FF\
    );
K_WREN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      O => K_WREN_i_1_n_0
    );
K_WREN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => K_WREN_i_1_n_0,
      Q => MUL_MATRIX_WREN,
      R => \REG[1].FF\
    );
RAMB36E1_inst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => SK1_SAMPLE_RDEN,
      I1 => RAMB36E1_inst,
      I2 => RAMB36E1_inst_0,
      I3 => \^mul_vector_rden\,
      O => REN_BRAM1
    );
REG_KEY0_MSBs: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized1\
     port map (
      CLK => CLK,
      MUL_MATRIX_DIN(31 downto 0) => MUL_MATRIX_DIN(31 downto 0),
      MUL_MATRIX_DOUT(8 downto 0) => MUL_MATRIX_DOUT(8 downto 0),
      RAMB36E1_inst => \^write_last__0\,
      \REG[0].FF_0\ => \REG[1].FF\,
      \REG[0].FF_1\ => \REG[1].FF_0\,
      \REG[26].FF_0\(21 downto 0) => \REG[26].FF\(21 downto 0)
    );
RESULT_RDEN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(1),
      O => RESULT_RDEN_i_1_n_0
    );
RESULT_RDEN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RESULT_RDEN_i_1_n_0,
      Q => MUL_RESULT_RDEN,
      R => \REG[1].FF\
    );
RESULT_WREN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(1),
      O => RESULT_WREN_i_1_n_0
    );
RESULT_WREN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RESULT_WREN_i_1_n_0,
      Q => MUL_RESULT_WREN,
      R => \REG[1].FF\
    );
ROL_COUNTER: entity work.design_1_BIKE_0_0_BIKE_COUNTER_INC
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      CLK => CLK,
      \COUNT_reg[0]_0\ => ROL_COUNTER_n_19,
      \COUNT_reg[0]_1\ => CNT_COL_RST_reg_n_0,
      \COUNT_reg[7]_0\ => \^count_reg[7]_0\,
      E(0) => CNT_COL_EN_reg_n_0,
      Q(8 downto 0) => \^count_reg[8]\(8 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RAMB36E1_inst_0 => RAMB36E1_inst_0,
      SK1_RAND(8 downto 0) => SK1_RAND(8 downto 0)
    );
ROW_COUNTER: entity work.design_1_BIKE_0_0_BIKE_COUNTER_INC_7
     port map (
      CLK => CLK,
      \COUNT_reg[0]_0\ => CNT_ROW_RST_reg_n_0,
      \COUNT_reg[1]_0\ => \COUNT_reg[1]_0\,
      \COUNT_reg[8]_0\ => \COUNT_reg[8]_2\,
      D(1 downto 0) => \STATE__0\(1 downto 0),
      E(0) => CNT_ROW_EN_reg_n_0,
      \FSM_sequential_STATE_reg[0]\ => \REG[1].FF_0\,
      \FSM_sequential_STATE_reg[1]\ => ROL_COUNTER_n_19,
      MUL_MATRIX_ADDR(8 downto 0) => \^mul_matrix_addr\(8 downto 0),
      MUL_RESULT_DIN(0) => MUL_RESULT_DIN(0),
      MUL_RESULT_DOUT(0) => MUL_RESULT_DOUT(0),
      Q(2 downto 0) => STATE(2 downto 0),
      RAMB36E1_inst(0) => \^reg[30].ff\(5),
      RAMB36E1_inst_0 => RAMB36E1_inst_1,
      RAMB36E1_inst_1 => \^count_reg[7]_0\,
      \RAMB36E1_inst_i_110__2\ => \^write_last__0\,
      \RAMB36E1_inst_i_112__2\ => \SEL_LOW_reg_n_0_[0]\,
      \RAMB36E1_inst_i_112__2_0\ => \SEL_LOW_reg_n_0_[1]\
    );
\SEL_LOW[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAF2"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => \SEL_LOW_reg_n_0_[0]\,
      O => \SEL_LOW[0]_i_1_n_0\
    );
\SEL_LOW[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE6"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => \SEL_LOW_reg_n_0_[1]\,
      O => \SEL_LOW[1]_i_1_n_0\
    );
\SEL_LOW_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \SEL_LOW[0]_i_1_n_0\,
      Q => \SEL_LOW_reg_n_0_[0]\,
      R => \REG[1].FF\
    );
\SEL_LOW_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \SEL_LOW[1]_i_1_n_0\,
      Q => \SEL_LOW_reg_n_0_[1]\,
      R => \REG[1].FF\
    );
SEL_REG: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized2\
     port map (
      CLK => CLK,
      D(1) => \SEL_LOW_reg_n_0_[1]\,
      D(0) => \SEL_LOW_reg_n_0_[0]\,
      MUL_VECTOR_DIN(0) => MUL_VECTOR_DIN(0),
      Q(1 downto 0) => Q(1 downto 0),
      \REG[0].FF_0\ => \REG[0].FF\,
      \REG[0].FF_1\ => \REG[0].FF_0\,
      \REG[0].FF_10\ => \REG[0].FF_9\,
      \REG[0].FF_11\ => \REG[0].FF_10\,
      \REG[0].FF_12\ => \REG[0].FF_11\,
      \REG[0].FF_2\ => \REG[0].FF_1\,
      \REG[0].FF_3\ => \REG[0].FF_2\,
      \REG[0].FF_4\ => \REG[0].FF_3\,
      \REG[0].FF_5\ => \REG[0].FF_4\,
      \REG[0].FF_6\ => \REG[0].FF_5\,
      \REG[0].FF_7\ => \REG[0].FF_6\,
      \REG[0].FF_8\ => \REG[0].FF_7\,
      \REG[0].FF_9\ => \REG[0].FF_8\,
      \REG[14].FF_i_4\ => \REG[14].FF_i_4\,
      \REG[15].FF_i_6\ => \REG[15].FF_i_6\,
      \REG[16].FF_i_4\ => \REG[16].FF_i_4\,
      \REG[17].FF_i_4\ => \REG[17].FF_i_4\,
      \REG[18].FF_i_4\ => \REG[18].FF_i_4\,
      \REG[19].FF_i_6\ => \REG[19].FF_i_6\,
      \REG[1].FF_0\ => \REG[1].FF\,
      \REG[1].FF_1\ => \REG[1].FF_0\,
      \REG[20].FF_i_4\ => \REG[20].FF_i_4\,
      \REG[21].FF_i_5\ => \REG[21].FF_i_5\,
      \REG[22].FF_i_4\ => \REG[22].FF_i_4\,
      \REG[23].FF\ => \REG[23].FF\,
      \REG[24].FF\(12 downto 2) => \^reg[30].ff\(24 downto 14),
      \REG[24].FF\(1) => \^reg[30].ff\(9),
      \REG[24].FF\(0) => \^reg[30].ff\(7),
      \REG[24].FF_0\ => \REG[24].FF\,
      \REG[7].FF_i_4\ => \REG[7].FF_i_4\,
      \REG[9].FF_i_4\ => \REG[9].FF_i_4\
    );
SHIFT_COUNTER: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC__parameterized0\
     port map (
      CLK => CLK,
      \COUNT_reg[0]_0\ => \COUNT_reg[0]\,
      \COUNT_reg[0]_1\ => CNT_COL_RST_reg_n_0,
      \COUNT_reg[1]_0\ => \COUNT_reg[1]\,
      \COUNT_reg[2]_0\ => \COUNT_reg[2]\,
      \COUNT_reg[3]_0\ => \COUNT_reg[3]\,
      \COUNT_reg[4]_0\ => \COUNT_reg[4]\,
      \COUNT_reg[5]_0\ => \COUNT_reg[5]\,
      \COUNT_reg[6]_0\ => \COUNT_reg[6]\,
      \COUNT_reg[7]_0\ => \COUNT_reg[7]\,
      \COUNT_reg[8]_0\ => \COUNT_reg[8]_0\,
      E(0) => CNT_SHIFT_EN_reg_n_0,
      MUL_MATRIX_ADDR(8 downto 0) => \^mul_matrix_addr\(8 downto 0),
      Q(8 downto 0) => \COUNT_reg[8]_1\(8 downto 0),
      \RAMB36E1_inst_i_46__0\ => \RAMB36E1_inst_i_46__0\,
      \RAMB36E1_inst_i_46__0_0\ => \RAMB36E1_inst_i_46__0_0\,
      \RAMB36E1_inst_i_46__0_1\(8 downto 0) => \^count_reg[8]\(8 downto 0)
    );
WRITE_LAST_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A0"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      I3 => \^write_last__0\,
      O => WRITE_LAST_i_1_n_0
    );
WRITE_LAST_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => WRITE_LAST_i_1_n_0,
      Q => \^write_last__0\,
      R => \REG[1].FF\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_SAMPLER is
  port (
    SK0_SAMPLE_DONE : out STD_LOGIC;
    SK0_SAMPLE_RDEN : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \REG[0].FF\ : in STD_LOGIC;
    \REG[4].FF\ : in STD_LOGIC;
    \COUNT_reg[0]\ : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_SAMPLER : entity is "BIKE_SAMPLER";
end design_1_BIKE_0_0_BIKE_SAMPLER;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_SAMPLER is
  signal BIT_POSITION_D : STD_LOGIC_VECTOR ( 4 to 4 );
  signal CNT_RESET : STD_LOGIC;
  signal CNT_RESET_0 : STD_LOGIC;
  signal CNT_VALID_reg_n_0 : STD_LOGIC;
  signal COUNTER_n_0 : STD_LOGIC;
  signal COUNTER_n_2 : STD_LOGIC;
  signal COUNTER_n_3 : STD_LOGIC;
  signal COUNTER_n_4 : STD_LOGIC;
  signal \^sk0_sample_rden\ : STD_LOGIC;
  signal SK0_SAMPLE_WREN : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \STATE__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[0]\ : label is "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[1]\ : label is "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00";
begin
  SK0_SAMPLE_RDEN <= \^sk0_sample_rden\;
CNT_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_RESET_0,
      Q => CNT_RESET,
      R => '0'
    );
CNT_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_0,
      Q => CNT_VALID_reg_n_0,
      R => '0'
    );
COUNTER: entity work.design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP_1
     port map (
      CLK => CLK,
      CNT_RESET_0 => CNT_RESET_0,
      \COUNT_reg[0]_0\ => \COUNT_reg[0]\,
      \COUNT_reg[0]_1\(0) => BIT_POSITION_D(4),
      \COUNT_reg[0]_2\ => \COUNT_reg[0]_0\,
      \COUNT_reg[0]_3\ => CNT_VALID_reg_n_0,
      D(0) => \STATE__0\(0),
      \FSM_sequential_STATE_reg[0]\ => COUNTER_n_2,
      \FSM_sequential_STATE_reg[1]\ => COUNTER_n_0,
      \FSM_sequential_STATE_reg[1]_0\ => COUNTER_n_3,
      \FSM_sequential_STATE_reg[1]_1\ => COUNTER_n_4,
      Q(1 downto 0) => STATE(1 downto 0),
      RDEN_reg => \REG[0].FF\,
      SK0_RAND(13 downto 0) => SK0_RAND(13 downto 0),
      SK0_SAMPLE_RDEN => \^sk0_sample_rden\,
      SK0_SAMPLE_WREN => SK0_SAMPLE_WREN,
      SR(0) => CNT_RESET
    );
DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_2,
      Q => SK0_SAMPLE_DONE,
      R => '0'
    );
\FSM_sequential_STATE[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => \REG[4].FF\,
      O => \STATE__0\(1)
    );
\FSM_sequential_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(0),
      Q => STATE(0),
      R => '0'
    );
\FSM_sequential_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(1),
      Q => STATE(1),
      R => '0'
    );
\RAMB36E1_inst_i_85__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SK0_SAMPLE_WREN,
      I1 => \REG[0].FF\,
      O => WEA(0)
    );
RDEN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_4,
      Q => \^sk0_sample_rden\,
      R => '0'
    );
REG_POS: entity work.design_1_BIKE_0_0_RegisterFDRE_2
     port map (
      CLK => CLK,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      Q(4) => BIT_POSITION_D(4),
      Q(3 downto 0) => Q(3 downto 0),
      \REG[0].FF_0\ => \REG[0].FF\,
      \REG[4].FF_0\ => \REG[4].FF\,
      SK0_RAND(4 downto 0) => SK0_RAND(4 downto 0)
    );
WREN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_3,
      Q => SK0_SAMPLE_WREN,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_SAMPLER_0 is
  port (
    SK1_SAMPLE_DONE : out STD_LOGIC;
    SK1_SAMPLE_RDEN : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \REG[4].FF\ : in STD_LOGIC;
    \COUNT_reg[0]\ : in STD_LOGIC;
    \COUNT_reg[0]_0\ : in STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \REG[0].FF\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_SAMPLER_0 : entity is "BIKE_SAMPLER";
end design_1_BIKE_0_0_BIKE_SAMPLER_0;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_SAMPLER_0 is
  signal BIT_POSITION_D : STD_LOGIC_VECTOR ( 4 to 4 );
  signal CNT_RESET : STD_LOGIC;
  signal CNT_RESET_reg_n_0 : STD_LOGIC;
  signal CNT_VALID : STD_LOGIC;
  signal CNT_VALID_reg_n_0 : STD_LOGIC;
  signal COUNTER_n_1 : STD_LOGIC;
  signal COUNTER_n_2 : STD_LOGIC;
  signal COUNTER_n_3 : STD_LOGIC;
  signal \^sk1_sample_rden\ : STD_LOGIC;
  signal SK1_SAMPLE_WREN : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \STATE__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[0]\ : label is "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[1]\ : label is "s_sample_read:01,s_sample_write:11,s_done:10,s_reset:00";
begin
  SK1_SAMPLE_RDEN <= \^sk1_sample_rden\;
CNT_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_RESET,
      Q => CNT_RESET_reg_n_0,
      R => '0'
    );
CNT_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_VALID,
      Q => CNT_VALID_reg_n_0,
      R => '0'
    );
COUNTER: entity work.design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP
     port map (
      CLK => CLK,
      CNT_RESET => CNT_RESET,
      CNT_VALID => CNT_VALID,
      \COUNT_reg[0]_0\ => \COUNT_reg[0]\,
      \COUNT_reg[0]_1\(0) => BIT_POSITION_D(4),
      \COUNT_reg[0]_2\ => \COUNT_reg[0]_0\,
      \COUNT_reg[0]_3\ => CNT_VALID_reg_n_0,
      D(0) => \STATE__0\(0),
      \FSM_sequential_STATE_reg[0]\ => COUNTER_n_2,
      \FSM_sequential_STATE_reg[0]_0\ => COUNTER_n_3,
      \FSM_sequential_STATE_reg[1]\ => COUNTER_n_1,
      Q(1 downto 0) => STATE(1 downto 0),
      RDEN_reg => \REG[4].FF\,
      SK1_RAND(13 downto 0) => SK1_RAND(13 downto 0),
      SK1_SAMPLE_RDEN => \^sk1_sample_rden\,
      SK1_SAMPLE_WREN => SK1_SAMPLE_WREN,
      SR(0) => CNT_RESET_reg_n_0
    );
DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_1,
      Q => SK1_SAMPLE_DONE,
      R => '0'
    );
\FSM_sequential_STATE[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => \REG[0].FF\,
      O => \STATE__0\(1)
    );
\FSM_sequential_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(0),
      Q => STATE(0),
      R => '0'
    );
\FSM_sequential_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(1),
      Q => STATE(1),
      R => '0'
    );
\RAMB36E1_inst_i_86__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \REG[4].FF\,
      I1 => SK1_SAMPLE_WREN,
      O => WEBWE(0)
    );
RDEN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_3,
      Q => \^sk1_sample_rden\,
      R => '0'
    );
REG_POS: entity work.design_1_BIKE_0_0_RegisterFDRE
     port map (
      CLK => CLK,
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(4) => BIT_POSITION_D(4),
      Q(3 downto 0) => Q(3 downto 0),
      \REG[0].FF_0\ => \REG[0].FF\,
      \REG[4].FF_0\ => \REG[4].FF\,
      SK1_RAND(4 downto 0) => SK1_RAND(4 downto 0)
    );
WREN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => COUNTER_n_2,
      Q => SK1_SAMPLE_WREN,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM is
  port (
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ENABLE : in STD_LOGIC;
    DONE : out STD_LOGIC;
    NEW_RAND : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RDEN : out STD_LOGIC;
    WREN : out STD_LOGIC;
    ADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM : entity is "BIKE_SAMPLER_UNIFORM";
  attribute SAMPLE_LENGTH : integer;
  attribute SAMPLE_LENGTH of design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM : entity is 256;
end design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM is
  signal CNT_ENABLE_i_1_n_0 : STD_LOGIC;
  signal CNT_ENABLE_reg_n_0 : STD_LOGIC;
  signal CNT_RESET : STD_LOGIC;
  signal CNT_RESET_reg_n_0 : STD_LOGIC;
  signal DONE_i_1_n_0 : STD_LOGIC;
  signal \^new_rand\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RDEN_i_1_n_0 : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \STATE__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wren\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CNT_ENABLE_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of CNT_RESET_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of DONE_i_1 : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[0]\ : label is "s_sample:01,s_sample_last:10,s_done:11,s_reset:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[1]\ : label is "s_sample:01,s_sample_last:10,s_done:11,s_reset:00";
  attribute SOFT_HLUTNM of RDEN_i_1 : label is "soft_lutpair2";
begin
  DOUT(31 downto 0) <= \^new_rand\(31 downto 0);
  RDEN <= \^wren\;
  WREN <= \^wren\;
  \^new_rand\(31 downto 0) <= NEW_RAND(31 downto 0);
CNT_ENABLE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => CNT_ENABLE_i_1_n_0
    );
CNT_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_ENABLE_i_1_n_0,
      Q => CNT_ENABLE_reg_n_0,
      R => '0'
    );
CNT_RESET_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      O => CNT_RESET
    );
CNT_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_RESET,
      Q => CNT_RESET_reg_n_0,
      R => '0'
    );
COUNTER: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized4\
     port map (
      CLK => CLK,
      \COUNT_reg[0]_0\ => ADDR(0),
      \COUNT_reg[1]_0\ => ADDR(1),
      \COUNT_reg[2]_0\ => ADDR(2),
      \COUNT_reg[2]_1\ => CNT_ENABLE_reg_n_0,
      \COUNT_reg[2]_2\ => CNT_RESET_reg_n_0,
      D(1 downto 0) => \STATE__0\(1 downto 0),
      ENABLE => ENABLE,
      Q(1 downto 0) => STATE(1 downto 0),
      RESET => RESET
    );
DONE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => DONE_i_1_n_0
    );
DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DONE_i_1_n_0,
      Q => DONE,
      R => '0'
    );
\FSM_sequential_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(0),
      Q => STATE(0),
      R => '0'
    );
\FSM_sequential_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(1),
      Q => STATE(1),
      R => '0'
    );
RDEN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => RDEN_i_1_n_0
    );
RDEN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => RDEN_i_1_n_0,
      Q => \^wren\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC is
  port (
    CNT_EN_OUT_reg_0 : out STD_LOGIC;
    WEN_OUT : out STD_LOGIC;
    SEL_ADDR_EN_reg_0 : out STD_LOGIC;
    REN_IN : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DONE : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SQU_ADDR_IN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    REN_BRAM0 : out STD_LOGIC;
    \COUNT_reg[8]\ : out STD_LOGIC;
    ADDR_OUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SEL_ADDR_reg[1]_0\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_1\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_2\ : out STD_LOGIC;
    \REG[28].FF\ : out STD_LOGIC;
    \REG[14].FF\ : out STD_LOGIC;
    \REG[15].FF\ : out STD_LOGIC;
    \REG[30].FF\ : out STD_LOGIC;
    \REG[31].FF\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_3\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_4\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_5\ : out STD_LOGIC;
    \REG[25].FF\ : out STD_LOGIC;
    \REG[28].FF_0\ : out STD_LOGIC;
    \REG[14].FF_0\ : out STD_LOGIC;
    \REG[15].FF_0\ : out STD_LOGIC;
    \REG[30].FF_0\ : out STD_LOGIC;
    \REG[31].FF_0\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_6\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_7\ : out STD_LOGIC;
    \SEL_ADDR_reg[1]_8\ : out STD_LOGIC;
    \REG[9].FF\ : out STD_LOGIC;
    \REG[25].FF_0\ : out STD_LOGIC;
    \REG[28].FF_1\ : out STD_LOGIC;
    \REG[14].FF_1\ : out STD_LOGIC;
    \REG[15].FF_1\ : out STD_LOGIC;
    \REG[30].FF_1\ : out STD_LOGIC;
    \REG[31].FF_1\ : out STD_LOGIC;
    SQU_ADDR0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SQU_ADDR1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SQU_ENABLE : out STD_LOGIC;
    SQU_RESET : out STD_LOGIC;
    \COUNT_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SQU_DOUT_OUT : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_STATE_reg[3]\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[3]_0\ : in STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    RAMB36E1_inst_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst_1 : in STD_LOGIC;
    SK0_SAMPLE_RDEN : in STD_LOGIC;
    MUL_VECTOR_DIN1 : in STD_LOGIC;
    MUL_VECTOR_RDEN : in STD_LOGIC;
    \RAMB36E1_inst_i_46__0\ : in STD_LOGIC;
    \RAMB36E1_inst_i_46__0_0\ : in STD_LOGIC;
    RAMB36E1_inst_2 : in STD_LOGIC;
    RAMB36E1_inst_3 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    RAMB36E1_inst_4 : in STD_LOGIC;
    SQU_CHAIN_DONE : in STD_LOGIC;
    SQU_RESET_reg : in STD_LOGIC;
    \FSM_onehot_STATE_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_STATE_reg[2]\ : in STD_LOGIC;
    RAMB36E1_inst_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    B0_ADDR_INT : in STD_LOGIC_VECTOR ( 0 to 0 );
    B0_ADDR1 : in STD_LOGIC;
    RAMB36E1_inst_6 : in STD_LOGIC;
    B1_ADDR_INT : in STD_LOGIC_VECTOR ( 0 to 0 );
    B1_ADDR1 : in STD_LOGIC;
    B2_ADDR_INT : in STD_LOGIC_VECTOR ( 0 to 0 );
    B2_ADDR1 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    \REG[31].FF_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    \FSM_sequential_STATE_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC : entity is "BIKE_SQUARING_K1_GENERIC";
end design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC is
  signal \^addr_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CNT_EN_INIT : STD_LOGIC;
  signal CNT_EN_INIT_reg_n_0 : STD_LOGIC;
  signal CNT_EN_OUT : STD_LOGIC;
  signal CNT_OUT_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal CNT_OUT_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CNT_OUT_n_1 : STD_LOGIC;
  signal CNT_OUT_n_2 : STD_LOGIC;
  signal CNT_OUT_n_42 : STD_LOGIC;
  signal CNT_RST_INIT : STD_LOGIC;
  signal CNT_RST_INIT_reg_n_0 : STD_LOGIC;
  signal CNT_RST_OUT : STD_LOGIC;
  signal \CNT_RST_OUT__0\ : STD_LOGIC;
  signal \^done\ : STD_LOGIC;
  signal DONE_i_1_n_0 : STD_LOGIC;
  signal \RAMB36E1_inst_i_88__1_n_0\ : STD_LOGIC;
  signal REG0_OUT : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal REG1_OUT : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal REG_EN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \REG_EN[0]_i_1_n_0\ : STD_LOGIC;
  signal \REG_EN[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ren_in\ : STD_LOGIC;
  signal SEL_ADDR : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SEL_ADDR[0]_i_1_n_0\ : STD_LOGIC;
  signal \SEL_ADDR[1]_i_1_n_0\ : STD_LOGIC;
  signal SEL_ADDR_EN : STD_LOGIC;
  signal SEL_REG_EN : STD_LOGIC;
  signal \SEL_REG_EN__0\ : STD_LOGIC;
  signal SQU_ADDR_OUT : STD_LOGIC_VECTOR ( 8 to 8 );
  signal SQU_RESET_i_3_n_0 : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \STATE__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wen_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CNT_EN_INIT_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of CNT_EN_OUT_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of CNT_RST_OUT_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of DONE_i_1 : label is "soft_lutpair165";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[0]\ : label is "s_reset:000,s_init0:001,s_init1:010,s_write:011,s_done:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[1]\ : label is "s_reset:000,s_init0:001,s_init1:010,s_write:011,s_done:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_STATE_reg[2]\ : label is "s_reset:000,s_init0:001,s_init1:010,s_write:011,s_done:100";
  attribute SOFT_HLUTNM of RAMB36E1_inst_i_344 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \RAMB36E1_inst_i_88__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SEL_ADDR[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SEL_ADDR[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of SEL_ADDR_EN_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of SEL_REG_EN_i_1 : label is "soft_lutpair167";
begin
  ADDR_OUT(7 downto 0) <= \^addr_out\(7 downto 0);
  DONE <= \^done\;
  REN_IN <= \^ren_in\;
  WEN_OUT <= \^wen_out\;
CNT0: entity work.design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(8),
      B0_ADDR1 => B0_ADDR1,
      B0_ADDR_INT(0) => B0_ADDR_INT(0),
      B1_ADDR1 => B1_ADDR1,
      B1_ADDR_INT(0) => B1_ADDR_INT(0),
      B2_ADDR1 => B2_ADDR1,
      B2_ADDR_INT(0) => B2_ADDR_INT(0),
      CLK => CLK,
      \COUNT_reg[0]_0\ => CNT_RST_INIT_reg_n_0,
      \COUNT_reg[8]_0\ => \COUNT_reg[8]\,
      \COUNT_reg[8]_1\(0) => \COUNT_reg[8]_0\(0),
      \COUNT_reg[8]_2\(0) => \COUNT_reg[8]_1\(0),
      \COUNT_reg[8]_3\(0) => \COUNT_reg[8]_2\(0),
      Q(8 downto 0) => CNT_OUT_0(8 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RAMB36E1_inst_0 => \RAMB36E1_inst_i_88__1_n_0\,
      RAMB36E1_inst_1(0) => RAMB36E1_inst_0(8),
      RAMB36E1_inst_2 => RAMB36E1_inst_1,
      RAMB36E1_inst_3(0) => RAMB36E1_inst_5(0),
      RAMB36E1_inst_4 => RAMB36E1_inst_6,
      \RAMB36E1_inst_i_46__0\ => \RAMB36E1_inst_i_46__0\,
      \RAMB36E1_inst_i_46__0_0\ => \RAMB36E1_inst_i_46__0_0\,
      \RAMB36E1_inst_i_96__2\(0) => SQU_ADDR_OUT(8),
      SEL_ADDR(1 downto 0) => SEL_ADDR(1 downto 0),
      SK0_RAND(0) => SK0_RAND(8),
      SQU_ADDR1(0) => SQU_ADDR1(8),
      \out\(0) => \out\(0)
    );
CNT1: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_INIT__parameterized0\
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      CLK => CLK,
      \COUNT_reg[0]_0\ => CNT_RST_INIT_reg_n_0,
      Q(7 downto 0) => CNT_OUT_1(7 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RAMB36E1_inst_0(7 downto 0) => RAMB36E1_inst_0(7 downto 0),
      RAMB36E1_inst_1 => RAMB36E1_inst_1,
      RAMB36E1_inst_2(7 downto 0) => CNT_OUT_0(7 downto 0),
      \RAMB36E1_inst_i_98__1\(7 downto 0) => \^addr_out\(7 downto 0),
      SEL_ADDR(1 downto 0) => SEL_ADDR(1 downto 0),
      SK0_RAND(7 downto 0) => SK0_RAND(7 downto 0),
      SQU_ADDR1(7 downto 0) => SQU_ADDR1(7 downto 0),
      SQU_ADDR_IN(7 downto 0) => SQU_ADDR_IN(7 downto 0),
      \out\(0) => \out\(0)
    );
CNT_EN_INIT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      I2 => STATE(2),
      O => CNT_EN_INIT
    );
CNT_EN_INIT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_EN_INIT,
      Q => CNT_EN_INIT_reg_n_0,
      R => '0'
    );
CNT_EN_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => STATE(2),
      I1 => STATE(1),
      I2 => STATE(0),
      O => CNT_EN_OUT
    );
CNT_EN_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_EN_OUT,
      Q => \^wen_out\,
      R => '0'
    );
CNT_INIT: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized3\
     port map (
      CLK => CLK,
      \COUNT_reg[0]_0\ => CNT_EN_INIT_reg_n_0,
      \COUNT_reg[0]_1\ => CNT_RST_INIT_reg_n_0,
      D(0) => \STATE__0\(0),
      \FSM_sequential_STATE_reg[0]\ => \FSM_sequential_STATE_reg[0]_0\,
      \FSM_sequential_STATE_reg[0]_0\ => CNT_OUT_n_42,
      Q(2 downto 0) => STATE(2 downto 0)
    );
CNT_OUT: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2_5\
     port map (
      CLK => CLK,
      \COUNT_reg[7]_0\ => CNT_OUT_n_42,
      \COUNT_reg[8]_0\(8) => SQU_ADDR_OUT(8),
      \COUNT_reg[8]_0\(7 downto 0) => \^addr_out\(7 downto 0),
      D(1 downto 0) => \STATE__0\(2 downto 1),
      \FSM_sequential_STATE_reg[1]\(2 downto 0) => STATE(2 downto 0),
      Q(7 downto 6) => REG1_OUT(31 downto 30),
      Q(5) => REG1_OUT(28),
      Q(4) => REG1_OUT(25),
      Q(3 downto 2) => REG1_OUT(15 downto 14),
      Q(1) => REG1_OUT(12),
      Q(0) => REG1_OUT(9),
      RAMB36E1_inst => RAMB36E1_inst_2,
      RAMB36E1_inst_0(7 downto 6) => REG0_OUT(31 downto 30),
      RAMB36E1_inst_0(5) => REG0_OUT(25),
      RAMB36E1_inst_0(4 downto 1) => REG0_OUT(17 downto 14),
      RAMB36E1_inst_0(0) => REG0_OUT(9),
      RAMB36E1_inst_1 => RAMB36E1_inst_3,
      RAMB36E1_inst_2 => RAMB36E1_inst_4,
      \RAMB36E1_inst_i_57__0\(1 downto 0) => \REG[31].FF_2\(1 downto 0),
      RAMB36E1_inst_i_95(8 downto 0) => CNT_OUT_0(8 downto 0),
      \RAMB36E1_inst_i_97__0\(7 downto 0) => CNT_OUT_1(7 downto 0),
      \REG[14].FF\ => \REG[14].FF\,
      \REG[14].FF_0\ => \REG[14].FF_0\,
      \REG[14].FF_1\ => \REG[14].FF_1\,
      \REG[15].FF\ => \REG[15].FF\,
      \REG[15].FF_0\ => \REG[15].FF_0\,
      \REG[15].FF_1\ => \REG[15].FF_1\,
      \REG[25].FF\ => \REG[25].FF\,
      \REG[25].FF_0\ => \REG[25].FF_0\,
      \REG[28].FF\ => \REG[28].FF\,
      \REG[28].FF_0\ => \REG[28].FF_0\,
      \REG[28].FF_1\ => \REG[28].FF_1\,
      \REG[30].FF\ => \REG[30].FF\,
      \REG[30].FF_0\ => \REG[30].FF_0\,
      \REG[30].FF_1\ => \REG[30].FF_1\,
      \REG[31].FF\ => \REG[31].FF\,
      \REG[31].FF_0\ => \REG[31].FF_0\,
      \REG[31].FF_1\ => \REG[31].FF_1\,
      \REG[9].FF\ => \REG[9].FF\,
      SEL_ADDR(1 downto 0) => SEL_ADDR(1 downto 0),
      \SEL_ADDR_reg[0]\ => CNT_OUT_n_2,
      \SEL_ADDR_reg[1]\ => CNT_OUT_n_1,
      SQU_ADDR0(8 downto 0) => SQU_ADDR0(8 downto 0),
      SQU_DOUT_OUT(1 downto 0) => SQU_DOUT_OUT(23 downto 22),
      SR(0) => \CNT_RST_OUT__0\,
      WEN_OUT => \^wen_out\,
      \out\(0) => \out\(0),
      p_1_in => p_1_in
    );
CNT_RST_INIT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(1),
      O => CNT_RST_INIT
    );
CNT_RST_INIT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_RST_INIT,
      Q => CNT_RST_INIT_reg_n_0,
      R => '0'
    );
CNT_RST_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => CNT_RST_OUT
    );
CNT_RST_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_RST_OUT,
      Q => \CNT_RST_OUT__0\,
      R => '0'
    );
DONE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(0),
      I2 => STATE(2),
      O => DONE_i_1_n_0
    );
DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DONE_i_1_n_0,
      Q => \^done\,
      R => '0'
    );
\FSM_onehot_STATE[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^done\,
      I1 => Q(8),
      I2 => \FSM_onehot_STATE_reg[2]\,
      I3 => Q(9),
      O => D(4)
    );
\FSM_onehot_STATE[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg[1]\,
      I1 => Q(0),
      I2 => \^done\,
      I3 => Q(1),
      O => D(0)
    );
\FSM_onehot_STATE[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^done\,
      I1 => Q(1),
      I2 => \FSM_onehot_STATE_reg[2]\,
      I3 => Q(2),
      O => D(1)
    );
\FSM_onehot_STATE[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF50DC50"
    )
        port map (
      I0 => \^done\,
      I1 => Q(7),
      I2 => Q(3),
      I3 => \FSM_onehot_STATE_reg[3]\,
      I4 => Q(2),
      I5 => \FSM_onehot_STATE_reg[3]_0\,
      O => D(2)
    );
\FSM_onehot_STATE[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => Q(3),
      I1 => \^done\,
      I2 => SQU_CHAIN_DONE,
      I3 => Q(6),
      O => D(3)
    );
\FSM_sequential_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(0),
      Q => STATE(0),
      R => '0'
    );
\FSM_sequential_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(1),
      Q => STATE(1),
      R => '0'
    );
\FSM_sequential_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \STATE__0\(2),
      Q => STATE(2),
      R => '0'
    );
\RAMB36E1_inst_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => SK0_SAMPLE_RDEN,
      I1 => RAMB36E1_inst,
      I2 => \^ren_in\,
      I3 => RAMB36E1_inst_1,
      I4 => MUL_VECTOR_DIN1,
      I5 => MUL_VECTOR_RDEN,
      O => REN_BRAM0
    );
RAMB36E1_inst_i_342: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wen_out\,
      I1 => \out\(0),
      O => CNT_EN_OUT_reg_0
    );
RAMB36E1_inst_i_344: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ren_in\,
      I1 => \out\(0),
      O => SEL_ADDR_EN_reg_0
    );
\RAMB36E1_inst_i_88__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => SEL_ADDR(0),
      I1 => SEL_ADDR(1),
      O => \RAMB36E1_inst_i_88__1_n_0\
    );
REG0: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__10\
     port map (
      CLK => CLK,
      Q(7 downto 6) => REG0_OUT(31 downto 30),
      Q(5) => REG0_OUT(25),
      Q(4 downto 1) => REG0_OUT(17 downto 14),
      Q(0) => REG0_OUT(9),
      RAMB36E1_inst => RAMB36E1_inst_2,
      RAMB36E1_inst_0 => RAMB36E1_inst_3,
      RAMB36E1_inst_1 => RAMB36E1_inst_4,
      \RAMB36E1_inst_i_66__1\ => CNT_OUT_n_2,
      \RAMB36E1_inst_i_66__1_0\ => CNT_OUT_n_1,
      \REG[31].FF_0\(29 downto 0) => \REG[31].FF_2\(31 downto 2),
      REG_EN(0) => REG_EN(0),
      RESET => RESET,
      SEL_ADDR(1 downto 0) => SEL_ADDR(1 downto 0),
      \SEL_ADDR_reg[1]\ => \SEL_ADDR_reg[1]_1\,
      \SEL_ADDR_reg[1]_0\ => \SEL_ADDR_reg[1]_4\,
      \SEL_ADDR_reg[1]_1\ => \SEL_ADDR_reg[1]_7\,
      SQU_DOUT_OUT(10) => SQU_DOUT_OUT(20),
      SQU_DOUT_OUT(9) => SQU_DOUT_OUT(18),
      SQU_DOUT_OUT(8) => SQU_DOUT_OUT(16),
      SQU_DOUT_OUT(7) => SQU_DOUT_OUT(14),
      SQU_DOUT_OUT(6) => SQU_DOUT_OUT(12),
      SQU_DOUT_OUT(5) => SQU_DOUT_OUT(10),
      SQU_DOUT_OUT(4) => SQU_DOUT_OUT(8),
      SQU_DOUT_OUT(3) => SQU_DOUT_OUT(6),
      SQU_DOUT_OUT(2) => SQU_DOUT_OUT(4),
      SQU_DOUT_OUT(1) => SQU_DOUT_OUT(2),
      SQU_DOUT_OUT(0) => SQU_DOUT_OUT(0),
      p_1_in => p_1_in
    );
REG1: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0_6\
     port map (
      CLK => CLK,
      Q(7 downto 6) => REG1_OUT(31 downto 30),
      Q(5) => REG1_OUT(28),
      Q(4) => REG1_OUT(25),
      Q(3 downto 2) => REG1_OUT(15 downto 14),
      Q(1) => REG1_OUT(12),
      Q(0) => REG1_OUT(9),
      RAMB36E1_inst => RAMB36E1_inst_2,
      RAMB36E1_inst_0 => RAMB36E1_inst_3,
      RAMB36E1_inst_1 => RAMB36E1_inst_4,
      \RAMB36E1_inst_i_63__0\ => CNT_OUT_n_2,
      \RAMB36E1_inst_i_63__0_0\ => CNT_OUT_n_1,
      \REG[31].FF_0\(31 downto 0) => \REG[31].FF_2\(31 downto 0),
      REG_EN(0) => REG_EN(1),
      RESET => RESET,
      SEL_ADDR(1 downto 0) => SEL_ADDR(1 downto 0),
      \SEL_ADDR_reg[1]\ => \SEL_ADDR_reg[1]_0\,
      \SEL_ADDR_reg[1]_0\ => \SEL_ADDR_reg[1]_2\,
      \SEL_ADDR_reg[1]_1\ => \SEL_ADDR_reg[1]_3\,
      \SEL_ADDR_reg[1]_2\ => \SEL_ADDR_reg[1]_5\,
      \SEL_ADDR_reg[1]_3\ => \SEL_ADDR_reg[1]_6\,
      \SEL_ADDR_reg[1]_4\ => \SEL_ADDR_reg[1]_8\,
      SQU_DOUT_OUT(10) => SQU_DOUT_OUT(21),
      SQU_DOUT_OUT(9) => SQU_DOUT_OUT(19),
      SQU_DOUT_OUT(8) => SQU_DOUT_OUT(17),
      SQU_DOUT_OUT(7) => SQU_DOUT_OUT(15),
      SQU_DOUT_OUT(6) => SQU_DOUT_OUT(13),
      SQU_DOUT_OUT(5) => SQU_DOUT_OUT(11),
      SQU_DOUT_OUT(4) => SQU_DOUT_OUT(9),
      SQU_DOUT_OUT(3) => SQU_DOUT_OUT(7),
      SQU_DOUT_OUT(2) => SQU_DOUT_OUT(5),
      SQU_DOUT_OUT(1) => SQU_DOUT_OUT(3),
      SQU_DOUT_OUT(0) => SQU_DOUT_OUT(1),
      p_1_in => p_1_in
    );
\REG_EN[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => REG_EN(1),
      I1 => \SEL_REG_EN__0\,
      I2 => REG_EN(0),
      O => \REG_EN[0]_i_1_n_0\
    );
\REG_EN[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => REG_EN(0),
      I1 => \SEL_REG_EN__0\,
      I2 => REG_EN(1),
      O => \REG_EN[1]_i_1_n_0\
    );
\REG_EN_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \REG_EN[0]_i_1_n_0\,
      Q => REG_EN(0),
      S => RESET
    );
\REG_EN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \REG_EN[1]_i_1_n_0\,
      Q => REG_EN(1),
      R => RESET
    );
\SEL_ADDR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SEL_ADDR(1),
      I1 => \^ren_in\,
      I2 => SEL_ADDR(0),
      O => \SEL_ADDR[0]_i_1_n_0\
    );
\SEL_ADDR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => SEL_ADDR(0),
      I1 => \^ren_in\,
      I2 => SEL_ADDR(1),
      O => \SEL_ADDR[1]_i_1_n_0\
    );
SEL_ADDR_EN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => STATE(0),
      I1 => STATE(2),
      I2 => STATE(1),
      O => SEL_ADDR_EN
    );
SEL_ADDR_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SEL_ADDR_EN,
      Q => \^ren_in\,
      R => '0'
    );
\SEL_ADDR_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => \SEL_ADDR[0]_i_1_n_0\,
      Q => SEL_ADDR(0),
      S => RESET
    );
\SEL_ADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \SEL_ADDR[1]_i_1_n_0\,
      Q => SEL_ADDR(1),
      R => RESET
    );
SEL_REG_EN_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => STATE(1),
      I1 => STATE(2),
      O => SEL_REG_EN
    );
SEL_REG_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SEL_REG_EN,
      Q => \SEL_REG_EN__0\,
      R => '0'
    );
SQU_ENABLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(8),
      I4 => \^done\,
      I5 => SQU_CHAIN_DONE,
      O => SQU_ENABLE
    );
SQU_RESET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => SQU_RESET_reg,
      I3 => SQU_RESET_i_3_n_0,
      O => SQU_RESET
    );
SQU_RESET_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^done\,
      I1 => SQU_CHAIN_DONE,
      I2 => Q(9),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(7),
      O => SQU_RESET_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[3].FF\ : out STD_LOGIC;
    \REG[3].FF_0\ : out STD_LOGIC;
    \REG[3].FF_1\ : out STD_LOGIC;
    \REG[3].FF_2\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    REN_BRAM0 : in STD_LOGIC;
    REN_BRAM1 : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \COUNT_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM : entity is "BIKE_BRAM";
end design_1_BIKE_0_0_BIKE_BRAM;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM is
begin
\I0_BRAM.BRAM_SK\: entity work.design_1_BIKE_0_0_BIKE_GENERIC_BRAM_SHARED
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      CLK => CLK,
      \COUNT_reg[0]\(3 downto 0) => \COUNT_reg[0]\(3 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => DIBDI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \REG[3].FF\ => \REG[3].FF\,
      \REG[3].FF_0\ => \REG[3].FF_0\,
      \REG[3].FF_1\ => \REG[3].FF_1\,
      \REG[3].FF_2\ => \REG[3].FF_2\,
      REN_BRAM0 => REN_BRAM0,
      REN_BRAM1 => REN_BRAM1,
      RESET => RESET,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_SP is
  port (
    DOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_SP : entity is "BIKE_BRAM_SP";
end design_1_BIKE_0_0_BIKE_BRAM_SP;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_SP is
begin
BRAM_INST: entity work.design_1_BIKE_0_0_BIKE_GENERIC_BRAM_10
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLK => CLK,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOUT(31 downto 0) => DOUT(31 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RDEN_BRAM => RDEN_BRAM,
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_SP_3 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PK_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    PK_OUT_0_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUT_SAMP : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[31].FF\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \REG[0].FF\ : in STD_LOGIC;
    FIRST_SQUARING_IN_CHAIN : in STD_LOGIC;
    \REG[0].FF_0\ : in STD_LOGIC;
    \REG[1].FF\ : in STD_LOGIC;
    \REG[2].FF\ : in STD_LOGIC;
    \REG[3].FF\ : in STD_LOGIC;
    \REG[4].FF\ : in STD_LOGIC;
    \REG[5].FF\ : in STD_LOGIC;
    \REG[6].FF\ : in STD_LOGIC;
    \REG[7].FF\ : in STD_LOGIC;
    \REG[8].FF\ : in STD_LOGIC;
    \REG[9].FF\ : in STD_LOGIC;
    \REG[10].FF\ : in STD_LOGIC;
    \REG[11].FF\ : in STD_LOGIC;
    \REG[12].FF\ : in STD_LOGIC;
    \REG[13].FF\ : in STD_LOGIC;
    \REG[14].FF\ : in STD_LOGIC;
    \REG[15].FF\ : in STD_LOGIC;
    \REG[16].FF\ : in STD_LOGIC;
    \REG[17].FF\ : in STD_LOGIC;
    \REG[18].FF\ : in STD_LOGIC;
    \REG[19].FF\ : in STD_LOGIC;
    \REG[20].FF\ : in STD_LOGIC;
    \REG[21].FF\ : in STD_LOGIC;
    \REG[22].FF\ : in STD_LOGIC;
    \REG[23].FF\ : in STD_LOGIC;
    \REG[24].FF\ : in STD_LOGIC;
    \REG[25].FF\ : in STD_LOGIC;
    \REG[26].FF\ : in STD_LOGIC;
    \REG[27].FF\ : in STD_LOGIC;
    \REG[28].FF\ : in STD_LOGIC;
    \REG[29].FF\ : in STD_LOGIC;
    \REG[30].FF\ : in STD_LOGIC;
    \REG[31].FF_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_SP_3 : entity is "BIKE_BRAM_SP";
end design_1_BIKE_0_0_BIKE_BRAM_SP_3;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_SP_3 is
  signal PK_OUT_0_sn_1 : STD_LOGIC;
begin
  PK_OUT_0_sn_1 <= PK_OUT_0_sp_1;
BRAM_INST: entity work.design_1_BIKE_0_0_BIKE_GENERIC_BRAM_8
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLK => CLK,
      D(31 downto 0) => D(31 downto 0),
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOUT(31 downto 0) => DOUT(31 downto 0),
      DOUT_SAMP(31 downto 0) => DOUT_SAMP(31 downto 0),
      FIRST_SQUARING_IN_CHAIN => FIRST_SQUARING_IN_CHAIN,
      PK_OUT(31 downto 0) => PK_OUT(31 downto 0),
      PK_OUT_0_sp_1 => PK_OUT_0_sn_1,
      Q(3 downto 0) => Q(3 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RDEN_BRAM => RDEN_BRAM,
      \REG[0].FF\ => \REG[0].FF\,
      \REG[0].FF_0\ => \REG[0].FF_0\,
      \REG[10].FF\ => \REG[10].FF\,
      \REG[11].FF\ => \REG[11].FF\,
      \REG[12].FF\ => \REG[12].FF\,
      \REG[13].FF\ => \REG[13].FF\,
      \REG[14].FF\ => \REG[14].FF\,
      \REG[15].FF\ => \REG[15].FF\,
      \REG[16].FF\ => \REG[16].FF\,
      \REG[17].FF\ => \REG[17].FF\,
      \REG[18].FF\ => \REG[18].FF\,
      \REG[19].FF\ => \REG[19].FF\,
      \REG[1].FF\ => \REG[1].FF\,
      \REG[20].FF\ => \REG[20].FF\,
      \REG[21].FF\ => \REG[21].FF\,
      \REG[22].FF\ => \REG[22].FF\,
      \REG[23].FF\ => \REG[23].FF\,
      \REG[24].FF\ => \REG[24].FF\,
      \REG[25].FF\ => \REG[25].FF\,
      \REG[26].FF\ => \REG[26].FF\,
      \REG[27].FF\ => \REG[27].FF\,
      \REG[28].FF\ => \REG[28].FF\,
      \REG[29].FF\ => \REG[29].FF\,
      \REG[2].FF\ => \REG[2].FF\,
      \REG[30].FF\ => \REG[30].FF\,
      \REG[31].FF\(31 downto 0) => \REG[31].FF\(31 downto 0),
      \REG[31].FF_0\ => \REG[31].FF_0\,
      \REG[3].FF\ => \REG[3].FF\,
      \REG[4].FF\ => \REG[4].FF\,
      \REG[5].FF\ => \REG[5].FF\,
      \REG[6].FF\ => \REG[6].FF\,
      \REG[7].FF\ => \REG[7].FF\,
      \REG[8].FF\ => \REG[8].FF\,
      \REG[9].FF\ => \REG[9].FF\,
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_BRAM_SP_4 is
  port (
    DOUT_SAMP : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CLK : in STD_LOGIC;
    RDEN_BRAM : in STD_LOGIC;
    RAMB36E1_inst : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_BRAM_SP_4 : entity is "BIKE_BRAM_SP";
end design_1_BIKE_0_0_BIKE_BRAM_SP_4;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_BRAM_SP_4 is
begin
BRAM_INST: entity work.design_1_BIKE_0_0_BIKE_GENERIC_BRAM
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      CLK => CLK,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DOUT_SAMP(31 downto 0) => DOUT_SAMP(31 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RDEN_BRAM => RDEN_BRAM,
      WEA(0) => WEA(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE_INVERSION is
  port (
    DONE_INT_reg_0 : out STD_LOGIC;
    KEYGEN_DONE : out STD_LOGIC;
    PK_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    REN_BRAM0 : out STD_LOGIC;
    REN_BRAM1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK : in STD_LOGIC;
    DONE_reg_0 : in STD_LOGIC;
    \FSM_onehot_STATE_reg[1]_0\ : in STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 8 downto 0 );
    RAMB36E1_inst : in STD_LOGIC;
    SK0_SAMPLE_RDEN : in STD_LOGIC;
    SK1_SAMPLE_RDEN : in STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \FSM_onehot_STATE_reg[5]_rep\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE_INVERSION : entity is "BIKE_INVERSION";
end design_1_BIKE_0_0_BIKE_INVERSION;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE_INVERSION is
  signal B0_ADDR1 : STD_LOGIC;
  signal B0_ADDR_INT : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B1_ADDR1 : STD_LOGIC;
  signal B1_ADDR_INT : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B2_ADDR1 : STD_LOGIC;
  signal B2_ADDR_INT : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BRAM_INST/ADDR_A\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BRAM_INST/ADDR_A_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BRAM_INST/ADDR_A_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \BRAM_INST/RDEN_BRAM\ : STD_LOGIC;
  signal \BRAM_INST/RDEN_BRAM_2\ : STD_LOGIC;
  signal \BRAM_INST/RDEN_BRAM_3\ : STD_LOGIC;
  signal CNT_OUTPUT_OUT : STD_LOGIC_VECTOR ( 8 to 8 );
  signal CNT_ROUND_EN : STD_LOGIC;
  signal CNT_ROUND_EN_reg_n_0 : STD_LOGIC;
  signal CNT_ROUND_RST : STD_LOGIC;
  signal CNT_ROUND_RST_reg_n_0 : STD_LOGIC;
  signal CNT_ROUND_n_0 : STD_LOGIC;
  signal CNT_ROUND_n_1 : STD_LOGIC;
  signal CNT_ROUND_n_2 : STD_LOGIC;
  signal CNT_ROUND_n_6 : STD_LOGIC;
  signal CNT_ROUND_n_9 : STD_LOGIC;
  signal CNT_SQU_EN : STD_LOGIC;
  signal CNT_SQU_EN_reg_n_0 : STD_LOGIC;
  signal CNT_SQU_OUT : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal CNT_SQU_RST : STD_LOGIC;
  signal CNT_SQU_RST_i_2_n_0 : STD_LOGIC;
  signal CNT_SQU_RST_reg_n_0 : STD_LOGIC;
  signal DONE_INT : STD_LOGIC;
  signal \^done_int_reg_0\ : STD_LOGIC;
  signal FIRST_SQUARING_IN_CHAIN : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[8]\ : STD_LOGIC;
  signal INT_OUT_0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal INV_DOUT_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INV_DOUT_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INV_DOUT_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal K_KEY0_MSBS_D : STD_LOGIC_VECTOR ( 26 downto 3 );
  signal LAST_MUL : STD_LOGIC;
  signal LAST_MUL_reg_n_0 : STD_LOGIC;
  signal LAST_STATE_SEL_BREM : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MUL_ADDITIONAL : STD_LOGIC;
  signal MUL_ADDITIONAL_reg_n_0 : STD_LOGIC;
  signal MUL_DONE : STD_LOGIC;
  signal MUL_ENABLE : STD_LOGIC;
  signal MUL_ENABLE_reg_n_0 : STD_LOGIC;
  signal MUL_MATRIX_ADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MUL_MATRIX_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MUL_MATRIX_DOUT : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal MUL_MATRIX_WREN : STD_LOGIC;
  signal MUL_RESET : STD_LOGIC;
  signal MUL_RESET_reg_n_0 : STD_LOGIC;
  signal MUL_RESULT_ADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MUL_RESULT_DIN : STD_LOGIC_VECTOR ( 5 to 5 );
  signal MUL_RESULT_DOUT : STD_LOGIC_VECTOR ( 5 to 5 );
  signal MUL_RESULT_RDEN : STD_LOGIC;
  signal MUL_RESULT_WREN : STD_LOGIC;
  signal MUL_VECTOR_ADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MUL_VECTOR_DIN : STD_LOGIC_VECTOR ( 31 to 31 );
  signal MUL_VECTOR_DIN1 : STD_LOGIC;
  signal MUL_VECTOR_RDEN : STD_LOGIC;
  signal MUL_n_101 : STD_LOGIC;
  signal MUL_n_102 : STD_LOGIC;
  signal MUL_n_134 : STD_LOGIC;
  signal MUL_n_40 : STD_LOGIC;
  signal MUL_n_41 : STD_LOGIC;
  signal MUL_n_42 : STD_LOGIC;
  signal MUL_n_43 : STD_LOGIC;
  signal MUL_n_44 : STD_LOGIC;
  signal MUL_n_45 : STD_LOGIC;
  signal MUL_n_46 : STD_LOGIC;
  signal MUL_n_47 : STD_LOGIC;
  signal MUL_n_48 : STD_LOGIC;
  signal MUL_n_49 : STD_LOGIC;
  signal MUL_n_50 : STD_LOGIC;
  signal MUL_n_51 : STD_LOGIC;
  signal MUL_n_6 : STD_LOGIC;
  signal MUL_n_71 : STD_LOGIC;
  signal MUL_n_90 : STD_LOGIC;
  signal MUL_n_91 : STD_LOGIC;
  signal MUL_n_92 : STD_LOGIC;
  signal MUL_n_93 : STD_LOGIC;
  signal MUL_n_94 : STD_LOGIC;
  signal MUL_n_95 : STD_LOGIC;
  signal MUL_n_96 : STD_LOGIC;
  signal MUL_n_97 : STD_LOGIC;
  signal MUL_n_98 : STD_LOGIC;
  signal MUL_n_99 : STD_LOGIC;
  signal RESULT_TRAPEZOIDAL_LOWER_ADDITION_0 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ROUND_INIT : STD_LOGIC;
  signal ROUND_INIT_reg_n_0 : STD_LOGIC;
  signal ROUND_MUL_INIT : STD_LOGIC;
  signal ROUND_MUL_INIT_reg_n_0 : STD_LOGIC;
  signal SEL_BRAM : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SEL_BRAM_FSM_n_10 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_11 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_12 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_13 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_133 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_134 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_135 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_136 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_137 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_14 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_15 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_156 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_157 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_16 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_167 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_169 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_17 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_171 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_172 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_173 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_174 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_175 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_176 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_177 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_178 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_179 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_18 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_180 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_181 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_182 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_183 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_184 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_185 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_186 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_187 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_188 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_189 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_19 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_190 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_191 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_192 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_193 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_194 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_195 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_196 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_197 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_198 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_199 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_20 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_200 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_201 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_203 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_21 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_22 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_23 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_234 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_235 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_236 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_237 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_238 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_239 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_24 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_240 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_241 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_242 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_243 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_244 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_245 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_246 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_247 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_25 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_26 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_27 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_28 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_29 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_30 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_31 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_32 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_33 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_34 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_35 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_36 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_37 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_38 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_39 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_4 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_40 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_41 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_42 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_43 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_44 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_45 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_46 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_47 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_48 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_49 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_5 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_50 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_51 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_52 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_53 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_54 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_55 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_56 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_57 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_58 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_59 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_6 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_60 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_61 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_62 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_63 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_64 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_65 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_66 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_67 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_68 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_69 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_7 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_70 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_71 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_72 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_73 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_74 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_75 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_76 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_77 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_78 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_79 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_8 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_80 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_81 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_82 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_83 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_84 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_85 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_86 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_87 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_88 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_89 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_9 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_90 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_91 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_92 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_93 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_94 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_95 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_96 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_97 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_98 : STD_LOGIC;
  signal SEL_BRAM_FSM_n_99 : STD_LOGIC;
  signal SEL_LOW_D : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal SQU_ADDITIONAL : STD_LOGIC;
  signal SQU_ADDITIONAL_reg_n_0 : STD_LOGIC;
  signal SQU_ADDR0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal SQU_ADDR1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal SQU_ADDR_IN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SQU_ADDR_OUT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SQU_CHAIN_DONE : STD_LOGIC;
  signal SQU_DIN_IN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SQU_DONE : STD_LOGIC;
  signal SQU_DOUT_OUT : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal SQU_ENABLE : STD_LOGIC;
  signal SQU_ENABLE_reg_n_0 : STD_LOGIC;
  signal SQU_RDEN1 : STD_LOGIC;
  signal SQU_REN_IN : STD_LOGIC;
  signal SQU_RESET : STD_LOGIC;
  signal SQU_RESET_i_2_n_0 : STD_LOGIC;
  signal SQU_RESET_reg_n_0 : STD_LOGIC;
  signal SQU_WEN_OUT : STD_LOGIC;
  signal SQU_n_0 : STD_LOGIC;
  signal SQU_n_2 : STD_LOGIC;
  signal SQU_n_28 : STD_LOGIC;
  signal SQU_n_37 : STD_LOGIC;
  signal SQU_n_38 : STD_LOGIC;
  signal SQU_n_39 : STD_LOGIC;
  signal SQU_n_4 : STD_LOGIC;
  signal SQU_n_40 : STD_LOGIC;
  signal SQU_n_41 : STD_LOGIC;
  signal SQU_n_42 : STD_LOGIC;
  signal SQU_n_43 : STD_LOGIC;
  signal SQU_n_44 : STD_LOGIC;
  signal SQU_n_45 : STD_LOGIC;
  signal SQU_n_46 : STD_LOGIC;
  signal SQU_n_47 : STD_LOGIC;
  signal SQU_n_48 : STD_LOGIC;
  signal SQU_n_49 : STD_LOGIC;
  signal SQU_n_5 : STD_LOGIC;
  signal SQU_n_50 : STD_LOGIC;
  signal SQU_n_51 : STD_LOGIC;
  signal SQU_n_52 : STD_LOGIC;
  signal SQU_n_53 : STD_LOGIC;
  signal SQU_n_54 : STD_LOGIC;
  signal SQU_n_55 : STD_LOGIC;
  signal SQU_n_56 : STD_LOGIC;
  signal SQU_n_57 : STD_LOGIC;
  signal SQU_n_58 : STD_LOGIC;
  signal SQU_n_59 : STD_LOGIC;
  signal SQU_n_6 : STD_LOGIC;
  signal SQU_n_60 : STD_LOGIC;
  signal SQU_n_61 : STD_LOGIC;
  signal SQU_n_62 : STD_LOGIC;
  signal SQU_n_63 : STD_LOGIC;
  signal SQU_n_7 : STD_LOGIC;
  signal SQU_n_8 : STD_LOGIC;
  signal STATE : STD_LOGIC_VECTOR ( 2 to 2 );
  signal STATE10_out : STD_LOGIC;
  signal \WRITE_LAST__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CNT_ROUND_RST_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of CNT_SQU_RST_i_2 : label is "soft_lutpair168";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[10]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[4]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[5]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[7]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[8]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[9]\ : label is "s_squaring0:00000001000,s_squaring1:00010000000,s_mul_init:00000000100,s_done:00001000000,s_squ_init:00000000010,s_reset:00000000001,s_output:00000100000,s_mul_add:10000000000,s_mul_last:00000010000,s_mul:00100000000,s_squaring_add:01000000000";
begin
  DONE_INT_reg_0 <= \^done_int_reg_0\;
BRAM_0: entity work.design_1_BIKE_0_0_BIKE_BRAM_SP
     port map (
      ADDRARDADDR(8 downto 0) => \BRAM_INST/ADDR_A_1\(8 downto 0),
      CLK => CLK,
      DIADI(31) => SEL_BRAM_FSM_n_4,
      DIADI(30) => SEL_BRAM_FSM_n_5,
      DIADI(29) => SEL_BRAM_FSM_n_6,
      DIADI(28) => SEL_BRAM_FSM_n_7,
      DIADI(27) => SEL_BRAM_FSM_n_8,
      DIADI(26) => SEL_BRAM_FSM_n_9,
      DIADI(25) => SEL_BRAM_FSM_n_10,
      DIADI(24) => SEL_BRAM_FSM_n_11,
      DIADI(23) => SEL_BRAM_FSM_n_12,
      DIADI(22) => SEL_BRAM_FSM_n_13,
      DIADI(21) => SEL_BRAM_FSM_n_14,
      DIADI(20) => SEL_BRAM_FSM_n_15,
      DIADI(19) => SEL_BRAM_FSM_n_16,
      DIADI(18) => SEL_BRAM_FSM_n_17,
      DIADI(17) => SEL_BRAM_FSM_n_18,
      DIADI(16) => SEL_BRAM_FSM_n_19,
      DIADI(15) => SEL_BRAM_FSM_n_20,
      DIADI(14) => SEL_BRAM_FSM_n_21,
      DIADI(13) => SEL_BRAM_FSM_n_22,
      DIADI(12) => SEL_BRAM_FSM_n_23,
      DIADI(11) => SEL_BRAM_FSM_n_24,
      DIADI(10) => SEL_BRAM_FSM_n_25,
      DIADI(9) => SEL_BRAM_FSM_n_26,
      DIADI(8) => SEL_BRAM_FSM_n_27,
      DIADI(7) => SEL_BRAM_FSM_n_28,
      DIADI(6) => SEL_BRAM_FSM_n_29,
      DIADI(5) => SEL_BRAM_FSM_n_30,
      DIADI(4) => SEL_BRAM_FSM_n_31,
      DIADI(3) => SEL_BRAM_FSM_n_32,
      DIADI(2) => SEL_BRAM_FSM_n_33,
      DIADI(1) => SEL_BRAM_FSM_n_34,
      DIADI(0) => SEL_BRAM_FSM_n_35,
      DOUT(31 downto 0) => INV_DOUT_0(31 downto 0),
      RAMB36E1_inst => \FSM_onehot_STATE_reg[5]_rep\,
      RDEN_BRAM => \BRAM_INST/RDEN_BRAM_3\,
      WEA(0) => SEL_BRAM_FSM_n_133
    );
BRAM_1: entity work.design_1_BIKE_0_0_BIKE_BRAM_SP_3
     port map (
      ADDRARDADDR(8 downto 0) => \BRAM_INST/ADDR_A_0\(8 downto 0),
      CLK => CLK,
      D(31 downto 0) => SQU_DIN_IN(31 downto 0),
      DIADI(31) => SEL_BRAM_FSM_n_36,
      DIADI(30) => SEL_BRAM_FSM_n_37,
      DIADI(29) => SEL_BRAM_FSM_n_38,
      DIADI(28) => SEL_BRAM_FSM_n_39,
      DIADI(27) => SEL_BRAM_FSM_n_40,
      DIADI(26) => SEL_BRAM_FSM_n_41,
      DIADI(25) => SEL_BRAM_FSM_n_42,
      DIADI(24) => SEL_BRAM_FSM_n_43,
      DIADI(23) => SEL_BRAM_FSM_n_44,
      DIADI(22) => SEL_BRAM_FSM_n_45,
      DIADI(21) => SEL_BRAM_FSM_n_46,
      DIADI(20) => SEL_BRAM_FSM_n_47,
      DIADI(19) => SEL_BRAM_FSM_n_48,
      DIADI(18) => SEL_BRAM_FSM_n_49,
      DIADI(17) => SEL_BRAM_FSM_n_50,
      DIADI(16) => SEL_BRAM_FSM_n_51,
      DIADI(15) => SEL_BRAM_FSM_n_52,
      DIADI(14) => SEL_BRAM_FSM_n_53,
      DIADI(13) => SEL_BRAM_FSM_n_54,
      DIADI(12) => SEL_BRAM_FSM_n_55,
      DIADI(11) => SEL_BRAM_FSM_n_56,
      DIADI(10) => SEL_BRAM_FSM_n_57,
      DIADI(9) => SEL_BRAM_FSM_n_58,
      DIADI(8) => SEL_BRAM_FSM_n_59,
      DIADI(7) => SEL_BRAM_FSM_n_60,
      DIADI(6) => SEL_BRAM_FSM_n_61,
      DIADI(5) => SEL_BRAM_FSM_n_62,
      DIADI(4) => SEL_BRAM_FSM_n_63,
      DIADI(3) => SEL_BRAM_FSM_n_64,
      DIADI(2) => SEL_BRAM_FSM_n_65,
      DIADI(1) => SEL_BRAM_FSM_n_66,
      DIADI(0) => SEL_BRAM_FSM_n_67,
      DOADO(31 downto 0) => INV_DOUT_1(31 downto 0),
      DOUT(31 downto 0) => INV_DOUT_0(31 downto 0),
      DOUT_SAMP(31 downto 0) => INV_DOUT_2(31 downto 0),
      FIRST_SQUARING_IN_CHAIN => FIRST_SQUARING_IN_CHAIN,
      PK_OUT(31 downto 0) => PK_OUT(31 downto 0),
      PK_OUT_0_sp_1 => \^done_int_reg_0\,
      Q(3 downto 0) => LAST_STATE_SEL_BREM(3 downto 0),
      RAMB36E1_inst => \FSM_onehot_STATE_reg[5]_rep\,
      RDEN_BRAM => \BRAM_INST/RDEN_BRAM_2\,
      \REG[0].FF\ => ROUND_INIT_reg_n_0,
      \REG[0].FF_0\ => SEL_BRAM_FSM_n_169,
      \REG[10].FF\ => SEL_BRAM_FSM_n_180,
      \REG[11].FF\ => SEL_BRAM_FSM_n_181,
      \REG[12].FF\ => SEL_BRAM_FSM_n_182,
      \REG[13].FF\ => SEL_BRAM_FSM_n_183,
      \REG[14].FF\ => SEL_BRAM_FSM_n_184,
      \REG[15].FF\ => SEL_BRAM_FSM_n_185,
      \REG[16].FF\ => SEL_BRAM_FSM_n_186,
      \REG[17].FF\ => SEL_BRAM_FSM_n_187,
      \REG[18].FF\ => SEL_BRAM_FSM_n_188,
      \REG[19].FF\ => SEL_BRAM_FSM_n_189,
      \REG[1].FF\ => SEL_BRAM_FSM_n_171,
      \REG[20].FF\ => SEL_BRAM_FSM_n_190,
      \REG[21].FF\ => SEL_BRAM_FSM_n_191,
      \REG[22].FF\ => SEL_BRAM_FSM_n_192,
      \REG[23].FF\ => SEL_BRAM_FSM_n_193,
      \REG[24].FF\ => SEL_BRAM_FSM_n_194,
      \REG[25].FF\ => SEL_BRAM_FSM_n_195,
      \REG[26].FF\ => SEL_BRAM_FSM_n_196,
      \REG[27].FF\ => SEL_BRAM_FSM_n_197,
      \REG[28].FF\ => SEL_BRAM_FSM_n_198,
      \REG[29].FF\ => SEL_BRAM_FSM_n_199,
      \REG[2].FF\ => SEL_BRAM_FSM_n_172,
      \REG[30].FF\ => SEL_BRAM_FSM_n_200,
      \REG[31].FF\(31 downto 0) => DOADO(31 downto 0),
      \REG[31].FF_0\ => SEL_BRAM_FSM_n_201,
      \REG[3].FF\ => SEL_BRAM_FSM_n_173,
      \REG[4].FF\ => SEL_BRAM_FSM_n_174,
      \REG[5].FF\ => SEL_BRAM_FSM_n_175,
      \REG[6].FF\ => SEL_BRAM_FSM_n_176,
      \REG[7].FF\ => SEL_BRAM_FSM_n_177,
      \REG[8].FF\ => SEL_BRAM_FSM_n_178,
      \REG[9].FF\ => SEL_BRAM_FSM_n_179,
      WEA(0) => SEL_BRAM_FSM_n_134
    );
BRAM_2: entity work.design_1_BIKE_0_0_BIKE_BRAM_SP_4
     port map (
      ADDRARDADDR(8 downto 0) => \BRAM_INST/ADDR_A\(8 downto 0),
      CLK => CLK,
      DIADI(31) => SEL_BRAM_FSM_n_68,
      DIADI(30) => SEL_BRAM_FSM_n_69,
      DIADI(29) => SEL_BRAM_FSM_n_70,
      DIADI(28) => SEL_BRAM_FSM_n_71,
      DIADI(27) => SEL_BRAM_FSM_n_72,
      DIADI(26) => SEL_BRAM_FSM_n_73,
      DIADI(25) => SEL_BRAM_FSM_n_74,
      DIADI(24) => SEL_BRAM_FSM_n_75,
      DIADI(23) => SEL_BRAM_FSM_n_76,
      DIADI(22) => SEL_BRAM_FSM_n_77,
      DIADI(21) => SEL_BRAM_FSM_n_78,
      DIADI(20) => SEL_BRAM_FSM_n_79,
      DIADI(19) => SEL_BRAM_FSM_n_80,
      DIADI(18) => SEL_BRAM_FSM_n_81,
      DIADI(17) => SEL_BRAM_FSM_n_82,
      DIADI(16) => SEL_BRAM_FSM_n_83,
      DIADI(15) => SEL_BRAM_FSM_n_84,
      DIADI(14) => SEL_BRAM_FSM_n_85,
      DIADI(13) => SEL_BRAM_FSM_n_86,
      DIADI(12) => SEL_BRAM_FSM_n_87,
      DIADI(11) => SEL_BRAM_FSM_n_88,
      DIADI(10) => SEL_BRAM_FSM_n_89,
      DIADI(9) => SEL_BRAM_FSM_n_90,
      DIADI(8) => SEL_BRAM_FSM_n_91,
      DIADI(7) => SEL_BRAM_FSM_n_92,
      DIADI(6) => SEL_BRAM_FSM_n_93,
      DIADI(5) => SEL_BRAM_FSM_n_94,
      DIADI(4) => SEL_BRAM_FSM_n_95,
      DIADI(3) => SEL_BRAM_FSM_n_96,
      DIADI(2) => SEL_BRAM_FSM_n_97,
      DIADI(1) => SEL_BRAM_FSM_n_98,
      DIADI(0) => SEL_BRAM_FSM_n_99,
      DOUT_SAMP(31 downto 0) => INV_DOUT_2(31 downto 0),
      RAMB36E1_inst => \FSM_onehot_STATE_reg[5]_rep\,
      RDEN_BRAM => \BRAM_INST/RDEN_BRAM\,
      WEA(0) => SEL_BRAM_FSM_n_135
    );
CNT_ROUND: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized1\
     port map (
      CLK => CLK,
      CNT_ROUND_EN => CNT_ROUND_EN,
      CNT_SQU_EN => CNT_SQU_EN,
      CNT_SQU_EN_reg => SQU_DONE,
      \COUNT_reg[0]_0\ => CNT_ROUND_EN_reg_n_0,
      D(2) => CNT_ROUND_n_0,
      D(1) => CNT_ROUND_n_1,
      D(0) => CNT_ROUND_n_2,
      DONE => MUL_DONE,
      DONE_reg => CNT_ROUND_n_6,
      \FSM_onehot_STATE_reg[5]\ => SQU_ADDITIONAL_reg_n_0,
      \FSM_onehot_STATE_reg[5]_0\ => ROUND_INIT_reg_n_0,
      \FSM_onehot_STATE_reg[8]\ => MUL_ADDITIONAL_reg_n_0,
      \FSM_onehot_STATE_reg[8]_0\ => ROUND_MUL_INIT_reg_n_0,
      MUL_VECTOR_DIN1 => MUL_VECTOR_DIN1,
      Q(6) => MUL_ADDITIONAL,
      Q(5) => SQU_ADDITIONAL,
      Q(4) => \FSM_onehot_STATE_reg_n_0_[8]\,
      Q(3) => \FSM_onehot_STATE_reg_n_0_[7]\,
      Q(2) => LAST_MUL,
      Q(1) => \FSM_onehot_STATE_reg_n_0_[3]\,
      Q(0) => ROUND_MUL_INIT,
      SQU_ADDITIONAL_reg => CNT_ROUND_n_9,
      SQU_CHAIN_DONE => SQU_CHAIN_DONE,
      SR(0) => CNT_ROUND_RST_reg_n_0,
      STATE(0) => STATE(2),
      STATE10_out => STATE10_out,
      \out\(12 downto 0) => CNT_SQU_OUT(12 downto 0)
    );
CNT_ROUND_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_ROUND_EN,
      Q => CNT_ROUND_EN_reg_n_0,
      R => '0'
    );
CNT_ROUND_RST_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => DONE_INT,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => LAST_MUL,
      O => CNT_ROUND_RST
    );
CNT_ROUND_RST_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_ROUND_RST,
      Q => CNT_ROUND_RST_reg_n_0,
      R => '0'
    );
CNT_SQU: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized0\
     port map (
      B0_ADDR1 => B0_ADDR1,
      B1_ADDR1 => B1_ADDR1,
      B2_ADDR1 => B2_ADDR1,
      CLK => CLK,
      \COUNT_reg[0]_0\ => CNT_SQU_EN_reg_n_0,
      FIRST_SQUARING_IN_CHAIN => FIRST_SQUARING_IN_CHAIN,
      Q(3 downto 0) => LAST_STATE_SEL_BREM(3 downto 0),
      RAMB36E1_inst => SQU_ADDITIONAL_reg_n_0,
      RAMB36E1_inst_0 => SQU_ENABLE_reg_n_0,
      RAMB36E1_inst_1 => ROUND_INIT_reg_n_0,
      REN_IN => SQU_REN_IN,
      SQU_RDEN1 => SQU_RDEN1,
      clear => CNT_SQU_RST_reg_n_0,
      \out\(12 downto 0) => CNT_SQU_OUT(12 downto 0)
    );
CNT_SQU_EN_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_SQU_EN,
      Q => CNT_SQU_EN_reg_n_0,
      R => '0'
    );
CNT_SQU_RST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => SQU_ADDITIONAL,
      I1 => CNT_SQU_RST_i_2_n_0,
      I2 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I3 => MUL_ADDITIONAL,
      I4 => DONE_INT,
      O => CNT_SQU_RST
    );
CNT_SQU_RST_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ROUND_MUL_INIT,
      I1 => LAST_MUL,
      I2 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I3 => ROUND_INIT,
      O => CNT_SQU_RST_i_2_n_0
    );
CNT_SQU_RST_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => CNT_SQU_RST,
      Q => CNT_SQU_RST_reg_n_0,
      R => '0'
    );
DONE_INT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DONE_INT,
      Q => \^done_int_reg_0\,
      R => '0'
    );
DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DONE_reg_0,
      Q => KEYGEN_DONE,
      R => '0'
    );
\FSM_onehot_STATE[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I1 => \FSM_onehot_STATE_reg[1]_0\,
      O => \FSM_onehot_STATE[0]_i_1__0_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__0_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SQU_n_4,
      Q => MUL_ADDITIONAL,
      R => '0'
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SQU_n_8,
      Q => ROUND_INIT,
      R => '0'
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SQU_n_7,
      Q => ROUND_MUL_INIT,
      R => '0'
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SQU_n_6,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => CNT_ROUND_n_2,
      Q => LAST_MUL,
      R => '0'
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => MUL_n_99,
      Q => DONE_INT,
      R => '0'
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SQU_n_5,
      Q => \FSM_onehot_STATE_reg_n_0_[7]\,
      R => '0'
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => CNT_ROUND_n_1,
      Q => \FSM_onehot_STATE_reg_n_0_[8]\,
      R => '0'
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => CNT_ROUND_n_0,
      Q => SQU_ADDITIONAL,
      R => '0'
    );
LAST_MUL_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => LAST_MUL,
      Q => LAST_MUL_reg_n_0,
      R => '0'
    );
\LAST_STATE_SEL_BREM_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MUL_DONE,
      D => SEL_BRAM(0),
      Q => LAST_STATE_SEL_BREM(0),
      R => '0'
    );
\LAST_STATE_SEL_BREM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MUL_DONE,
      D => SEL_BRAM(1),
      Q => LAST_STATE_SEL_BREM(1),
      R => '0'
    );
\LAST_STATE_SEL_BREM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MUL_DONE,
      D => SEL_BRAM(2),
      Q => LAST_STATE_SEL_BREM(2),
      R => '0'
    );
\LAST_STATE_SEL_BREM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MUL_DONE,
      D => SEL_BRAM(3),
      Q => LAST_STATE_SEL_BREM(3),
      R => '0'
    );
MUL: entity work.design_1_BIKE_0_0_BIKE_MULTIPLIER
     port map (
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      CLK => CLK,
      \COUNT_reg[0]\ => MUL_n_97,
      \COUNT_reg[1]\ => MUL_n_96,
      \COUNT_reg[1]_0\ => MUL_n_134,
      \COUNT_reg[2]\ => MUL_n_95,
      \COUNT_reg[3]\ => MUL_n_94,
      \COUNT_reg[4]\ => MUL_n_93,
      \COUNT_reg[5]\ => MUL_n_92,
      \COUNT_reg[6]\ => MUL_n_91,
      \COUNT_reg[7]\ => MUL_n_90,
      \COUNT_reg[7]_0\ => MUL_n_102,
      \COUNT_reg[8]\(8 downto 0) => MUL_VECTOR_ADDR(8 downto 0),
      \COUNT_reg[8]_0\ => MUL_n_71,
      \COUNT_reg[8]_1\(8 downto 0) => MUL_RESULT_ADDR(8 downto 0),
      \COUNT_reg[8]_2\ => MUL_n_101,
      D(0) => MUL_n_99,
      DONE => MUL_DONE,
      DONE_reg_0 => MUL_n_98,
      \FSM_onehot_STATE_reg[3]\(3) => MUL_ADDITIONAL,
      \FSM_onehot_STATE_reg[3]\(2) => \FSM_onehot_STATE_reg_n_0_[7]\,
      \FSM_onehot_STATE_reg[3]\(1) => DONE_INT,
      \FSM_onehot_STATE_reg[3]\(0) => LAST_MUL,
      \FSM_onehot_STATE_reg[3]_0\ => SQU_DONE,
      MUL_MATRIX_ADDR(8 downto 0) => MUL_MATRIX_ADDR(8 downto 0),
      MUL_MATRIX_DIN(31 downto 0) => MUL_MATRIX_DIN(31 downto 0),
      MUL_MATRIX_DOUT(8 downto 7) => MUL_MATRIX_DOUT(28 downto 27),
      MUL_MATRIX_DOUT(6 downto 5) => MUL_MATRIX_DOUT(25 downto 24),
      MUL_MATRIX_DOUT(4) => MUL_MATRIX_DOUT(18),
      MUL_MATRIX_DOUT(3) => MUL_MATRIX_DOUT(15),
      MUL_MATRIX_DOUT(2 downto 0) => MUL_MATRIX_DOUT(2 downto 0),
      MUL_MATRIX_WREN => MUL_MATRIX_WREN,
      MUL_RESULT_DIN(0) => MUL_RESULT_DIN(5),
      MUL_RESULT_DOUT(0) => MUL_RESULT_DOUT(5),
      MUL_RESULT_RDEN => MUL_RESULT_RDEN,
      MUL_RESULT_WREN => MUL_RESULT_WREN,
      MUL_VECTOR_DIN(0) => MUL_VECTOR_DIN(31),
      MUL_VECTOR_RDEN => MUL_VECTOR_RDEN,
      Q(1 downto 0) => SEL_LOW_D(1 downto 0),
      RAMB36E1_inst => RAMB36E1_inst,
      RAMB36E1_inst_0 => LAST_MUL_reg_n_0,
      RAMB36E1_inst_1 => SEL_BRAM_FSM_n_247,
      \RAMB36E1_inst_i_46__0\ => SEL_BRAM_FSM_n_157,
      \RAMB36E1_inst_i_46__0_0\ => SEL_BRAM_FSM_n_156,
      \REG[0].FF\ => MUL_n_6,
      \REG[0].FF_0\ => MUL_n_40,
      \REG[0].FF_1\ => MUL_n_41,
      \REG[0].FF_10\ => MUL_n_50,
      \REG[0].FF_11\ => MUL_n_51,
      \REG[0].FF_2\ => MUL_n_42,
      \REG[0].FF_3\ => MUL_n_43,
      \REG[0].FF_4\ => MUL_n_44,
      \REG[0].FF_5\ => MUL_n_45,
      \REG[0].FF_6\ => MUL_n_46,
      \REG[0].FF_7\ => MUL_n_47,
      \REG[0].FF_8\ => MUL_n_48,
      \REG[0].FF_9\ => MUL_n_49,
      \REG[14].FF_i_4\ => SEL_BRAM_FSM_n_244,
      \REG[15].FF_i_6\ => SEL_BRAM_FSM_n_234,
      \REG[16].FF_i_4\ => SEL_BRAM_FSM_n_243,
      \REG[17].FF_i_4\ => SEL_BRAM_FSM_n_242,
      \REG[18].FF_i_4\ => SEL_BRAM_FSM_n_241,
      \REG[19].FF_i_6\ => SEL_BRAM_FSM_n_240,
      \REG[1].FF\ => MUL_RESET_reg_n_0,
      \REG[1].FF_0\ => MUL_ENABLE_reg_n_0,
      \REG[20].FF_i_4\ => SEL_BRAM_FSM_n_239,
      \REG[21].FF_i_5\ => SEL_BRAM_FSM_n_235,
      \REG[22].FF_i_4\ => SEL_BRAM_FSM_n_236,
      \REG[23].FF\ => SEL_BRAM_FSM_n_237,
      \REG[24].FF\ => SEL_BRAM_FSM_n_238,
      \REG[26].FF\(21) => K_KEY0_MSBS_D(26),
      \REG[26].FF\(20 downto 0) => K_KEY0_MSBS_D(23 downto 3),
      \REG[30].FF\(30 downto 0) => INT_OUT_0(30 downto 0),
      \REG[30].FF_0\(30) => SEL_BRAM_FSM_n_203,
      \REG[30].FF_0\(29 downto 0) => RESULT_TRAPEZOIDAL_LOWER_ADDITION_0(29 downto 0),
      \REG[7].FF_i_4\ => SEL_BRAM_FSM_n_246,
      \REG[9].FF_i_4\ => SEL_BRAM_FSM_n_245,
      REN_BRAM1 => REN_BRAM1,
      SK1_RAND(8 downto 0) => SK1_RAND(8 downto 0),
      SK1_SAMPLE_RDEN => SK1_SAMPLE_RDEN,
      SQU_CHAIN_DONE => SQU_CHAIN_DONE,
      \WRITE_LAST__0\ => \WRITE_LAST__0\
    );
MUL_ADDITIONAL_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => MUL_ADDITIONAL,
      Q => MUL_ADDITIONAL_reg_n_0,
      R => '0'
    );
MUL_ENABLE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => MUL_ADDITIONAL,
      I1 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I2 => ROUND_MUL_INIT,
      I3 => LAST_MUL,
      O => MUL_ENABLE
    );
MUL_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => MUL_ENABLE,
      Q => MUL_ENABLE_reg_n_0,
      R => '0'
    );
MUL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => SQU_ADDITIONAL,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => ROUND_INIT,
      I3 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I4 => DONE_INT,
      I5 => \FSM_onehot_STATE_reg_n_0_[3]\,
      O => MUL_RESET
    );
MUL_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => MUL_RESET,
      Q => MUL_RESET_reg_n_0,
      R => '0'
    );
OUTPUT_COUNTER: entity work.\design_1_BIKE_0_0_BIKE_COUNTER_INC_STOP__parameterized2\
     port map (
      ADDRARDADDR(7 downto 0) => \BRAM_INST/ADDR_A_1\(7 downto 0),
      B0_ADDR1 => B0_ADDR1,
      B0_ADDR_INT(7 downto 0) => B0_ADDR_INT(7 downto 0),
      B1_ADDR1 => B1_ADDR1,
      B1_ADDR_INT(7 downto 0) => B1_ADDR_INT(7 downto 0),
      B2_ADDR1 => B2_ADDR1,
      B2_ADDR_INT(7 downto 0) => B2_ADDR_INT(7 downto 0),
      CLK => CLK,
      \COUNT_reg[0]_0\ => \^done_int_reg_0\,
      \COUNT_reg[0]_1\ => \FSM_onehot_STATE_reg[5]_rep\,
      \COUNT_reg[7]_0\(7 downto 0) => \BRAM_INST/ADDR_A_0\(7 downto 0),
      \COUNT_reg[7]_1\(7 downto 0) => \BRAM_INST/ADDR_A\(7 downto 0),
      Q(0) => CNT_OUTPUT_OUT(8),
      SQU_ADDR_IN(7 downto 0) => SQU_ADDR_IN(7 downto 0)
    );
ROUND_INIT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ROUND_INIT,
      Q => ROUND_INIT_reg_n_0,
      R => '0'
    );
ROUND_MUL_INIT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ROUND_MUL_INIT,
      Q => ROUND_MUL_INIT_reg_n_0,
      R => '0'
    );
SEL_BRAM_FSM: entity work.design_1_BIKE_0_0_BIKE_INVERSION_FSM_BRAM
     port map (
      ADDR_OUT(7 downto 0) => SQU_ADDR_OUT(7 downto 0),
      B0_ADDR_INT(8 downto 0) => B0_ADDR_INT(8 downto 0),
      B1_ADDR_INT(8 downto 0) => B1_ADDR_INT(8 downto 0),
      B2_ADDR_INT(8 downto 0) => B2_ADDR_INT(8 downto 0),
      CLK => CLK,
      \COUNT_reg[0]\ => SEL_BRAM_FSM_n_169,
      \COUNT_reg[0]_0\ => SEL_BRAM_FSM_n_171,
      \COUNT_reg[0]_1\ => SEL_BRAM_FSM_n_172,
      \COUNT_reg[0]_10\ => SEL_BRAM_FSM_n_181,
      \COUNT_reg[0]_11\ => SEL_BRAM_FSM_n_182,
      \COUNT_reg[0]_12\ => SEL_BRAM_FSM_n_183,
      \COUNT_reg[0]_13\ => SEL_BRAM_FSM_n_184,
      \COUNT_reg[0]_14\ => SEL_BRAM_FSM_n_185,
      \COUNT_reg[0]_15\ => SEL_BRAM_FSM_n_186,
      \COUNT_reg[0]_16\ => SEL_BRAM_FSM_n_187,
      \COUNT_reg[0]_17\ => SEL_BRAM_FSM_n_188,
      \COUNT_reg[0]_18\ => SEL_BRAM_FSM_n_189,
      \COUNT_reg[0]_19\ => SEL_BRAM_FSM_n_190,
      \COUNT_reg[0]_2\ => SEL_BRAM_FSM_n_173,
      \COUNT_reg[0]_20\ => SEL_BRAM_FSM_n_191,
      \COUNT_reg[0]_21\ => SEL_BRAM_FSM_n_192,
      \COUNT_reg[0]_22\ => SEL_BRAM_FSM_n_193,
      \COUNT_reg[0]_23\ => SEL_BRAM_FSM_n_194,
      \COUNT_reg[0]_24\ => SEL_BRAM_FSM_n_195,
      \COUNT_reg[0]_25\ => SEL_BRAM_FSM_n_196,
      \COUNT_reg[0]_26\ => SEL_BRAM_FSM_n_197,
      \COUNT_reg[0]_27\ => SEL_BRAM_FSM_n_198,
      \COUNT_reg[0]_28\ => SEL_BRAM_FSM_n_199,
      \COUNT_reg[0]_29\ => SEL_BRAM_FSM_n_200,
      \COUNT_reg[0]_3\ => SEL_BRAM_FSM_n_174,
      \COUNT_reg[0]_30\ => SEL_BRAM_FSM_n_201,
      \COUNT_reg[0]_4\ => SEL_BRAM_FSM_n_175,
      \COUNT_reg[0]_5\ => SEL_BRAM_FSM_n_176,
      \COUNT_reg[0]_6\ => SEL_BRAM_FSM_n_177,
      \COUNT_reg[0]_7\ => SEL_BRAM_FSM_n_178,
      \COUNT_reg[0]_8\ => SEL_BRAM_FSM_n_179,
      \COUNT_reg[0]_9\ => SEL_BRAM_FSM_n_180,
      DIADI(31) => SEL_BRAM_FSM_n_4,
      DIADI(30) => SEL_BRAM_FSM_n_5,
      DIADI(29) => SEL_BRAM_FSM_n_6,
      DIADI(28) => SEL_BRAM_FSM_n_7,
      DIADI(27) => SEL_BRAM_FSM_n_8,
      DIADI(26) => SEL_BRAM_FSM_n_9,
      DIADI(25) => SEL_BRAM_FSM_n_10,
      DIADI(24) => SEL_BRAM_FSM_n_11,
      DIADI(23) => SEL_BRAM_FSM_n_12,
      DIADI(22) => SEL_BRAM_FSM_n_13,
      DIADI(21) => SEL_BRAM_FSM_n_14,
      DIADI(20) => SEL_BRAM_FSM_n_15,
      DIADI(19) => SEL_BRAM_FSM_n_16,
      DIADI(18) => SEL_BRAM_FSM_n_17,
      DIADI(17) => SEL_BRAM_FSM_n_18,
      DIADI(16) => SEL_BRAM_FSM_n_19,
      DIADI(15) => SEL_BRAM_FSM_n_20,
      DIADI(14) => SEL_BRAM_FSM_n_21,
      DIADI(13) => SEL_BRAM_FSM_n_22,
      DIADI(12) => SEL_BRAM_FSM_n_23,
      DIADI(11) => SEL_BRAM_FSM_n_24,
      DIADI(10) => SEL_BRAM_FSM_n_25,
      DIADI(9) => SEL_BRAM_FSM_n_26,
      DIADI(8) => SEL_BRAM_FSM_n_27,
      DIADI(7) => SEL_BRAM_FSM_n_28,
      DIADI(6) => SEL_BRAM_FSM_n_29,
      DIADI(5) => SEL_BRAM_FSM_n_30,
      DIADI(4) => SEL_BRAM_FSM_n_31,
      DIADI(3) => SEL_BRAM_FSM_n_32,
      DIADI(2) => SEL_BRAM_FSM_n_33,
      DIADI(1) => SEL_BRAM_FSM_n_34,
      DIADI(0) => SEL_BRAM_FSM_n_35,
      DOADO(31 downto 0) => INV_DOUT_1(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DONE => MUL_DONE,
      DONE_INT_reg(31) => SEL_BRAM_FSM_n_36,
      DONE_INT_reg(30) => SEL_BRAM_FSM_n_37,
      DONE_INT_reg(29) => SEL_BRAM_FSM_n_38,
      DONE_INT_reg(28) => SEL_BRAM_FSM_n_39,
      DONE_INT_reg(27) => SEL_BRAM_FSM_n_40,
      DONE_INT_reg(26) => SEL_BRAM_FSM_n_41,
      DONE_INT_reg(25) => SEL_BRAM_FSM_n_42,
      DONE_INT_reg(24) => SEL_BRAM_FSM_n_43,
      DONE_INT_reg(23) => SEL_BRAM_FSM_n_44,
      DONE_INT_reg(22) => SEL_BRAM_FSM_n_45,
      DONE_INT_reg(21) => SEL_BRAM_FSM_n_46,
      DONE_INT_reg(20) => SEL_BRAM_FSM_n_47,
      DONE_INT_reg(19) => SEL_BRAM_FSM_n_48,
      DONE_INT_reg(18) => SEL_BRAM_FSM_n_49,
      DONE_INT_reg(17) => SEL_BRAM_FSM_n_50,
      DONE_INT_reg(16) => SEL_BRAM_FSM_n_51,
      DONE_INT_reg(15) => SEL_BRAM_FSM_n_52,
      DONE_INT_reg(14) => SEL_BRAM_FSM_n_53,
      DONE_INT_reg(13) => SEL_BRAM_FSM_n_54,
      DONE_INT_reg(12) => SEL_BRAM_FSM_n_55,
      DONE_INT_reg(11) => SEL_BRAM_FSM_n_56,
      DONE_INT_reg(10) => SEL_BRAM_FSM_n_57,
      DONE_INT_reg(9) => SEL_BRAM_FSM_n_58,
      DONE_INT_reg(8) => SEL_BRAM_FSM_n_59,
      DONE_INT_reg(7) => SEL_BRAM_FSM_n_60,
      DONE_INT_reg(6) => SEL_BRAM_FSM_n_61,
      DONE_INT_reg(5) => SEL_BRAM_FSM_n_62,
      DONE_INT_reg(4) => SEL_BRAM_FSM_n_63,
      DONE_INT_reg(3) => SEL_BRAM_FSM_n_64,
      DONE_INT_reg(2) => SEL_BRAM_FSM_n_65,
      DONE_INT_reg(1) => SEL_BRAM_FSM_n_66,
      DONE_INT_reg(0) => SEL_BRAM_FSM_n_67,
      DONE_INT_reg_0(31) => SEL_BRAM_FSM_n_68,
      DONE_INT_reg_0(30) => SEL_BRAM_FSM_n_69,
      DONE_INT_reg_0(29) => SEL_BRAM_FSM_n_70,
      DONE_INT_reg_0(28) => SEL_BRAM_FSM_n_71,
      DONE_INT_reg_0(27) => SEL_BRAM_FSM_n_72,
      DONE_INT_reg_0(26) => SEL_BRAM_FSM_n_73,
      DONE_INT_reg_0(25) => SEL_BRAM_FSM_n_74,
      DONE_INT_reg_0(24) => SEL_BRAM_FSM_n_75,
      DONE_INT_reg_0(23) => SEL_BRAM_FSM_n_76,
      DONE_INT_reg_0(22) => SEL_BRAM_FSM_n_77,
      DONE_INT_reg_0(21) => SEL_BRAM_FSM_n_78,
      DONE_INT_reg_0(20) => SEL_BRAM_FSM_n_79,
      DONE_INT_reg_0(19) => SEL_BRAM_FSM_n_80,
      DONE_INT_reg_0(18) => SEL_BRAM_FSM_n_81,
      DONE_INT_reg_0(17) => SEL_BRAM_FSM_n_82,
      DONE_INT_reg_0(16) => SEL_BRAM_FSM_n_83,
      DONE_INT_reg_0(15) => SEL_BRAM_FSM_n_84,
      DONE_INT_reg_0(14) => SEL_BRAM_FSM_n_85,
      DONE_INT_reg_0(13) => SEL_BRAM_FSM_n_86,
      DONE_INT_reg_0(12) => SEL_BRAM_FSM_n_87,
      DONE_INT_reg_0(11) => SEL_BRAM_FSM_n_88,
      DONE_INT_reg_0(10) => SEL_BRAM_FSM_n_89,
      DONE_INT_reg_0(9) => SEL_BRAM_FSM_n_90,
      DONE_INT_reg_0(8) => SEL_BRAM_FSM_n_91,
      DONE_INT_reg_0(7) => SEL_BRAM_FSM_n_92,
      DONE_INT_reg_0(6) => SEL_BRAM_FSM_n_93,
      DONE_INT_reg_0(5) => SEL_BRAM_FSM_n_94,
      DONE_INT_reg_0(4) => SEL_BRAM_FSM_n_95,
      DONE_INT_reg_0(3) => SEL_BRAM_FSM_n_96,
      DONE_INT_reg_0(2) => SEL_BRAM_FSM_n_97,
      DONE_INT_reg_0(1) => SEL_BRAM_FSM_n_98,
      DONE_INT_reg_0(0) => SEL_BRAM_FSM_n_99,
      DONE_INT_reg_1(0) => SEL_BRAM_FSM_n_134,
      DONE_INT_reg_2(0) => SEL_BRAM_FSM_n_135,
      DOUT(31 downto 0) => INV_DOUT_0(31 downto 0),
      DOUT_SAMP(31 downto 0) => INV_DOUT_2(31 downto 0),
      FIRST_SQUARING_IN_CHAIN => FIRST_SQUARING_IN_CHAIN,
      \FSM_onehot_STATE_reg[0]_0\ => CNT_ROUND_n_9,
      \FSM_onehot_STATE_reg[4]_0\ => SEL_BRAM_FSM_n_137,
      \FSM_onehot_STATE_reg[4]_1\(0) => MUL_RESULT_DIN(5),
      \FSM_onehot_STATE_reg[5]_0\ => SEL_BRAM_FSM_n_156,
      \FSM_onehot_STATE_reg[5]_1\ => SEL_BRAM_FSM_n_157,
      \FSM_onehot_STATE_reg[5]_rep_0\ => SEL_BRAM_FSM_n_167,
      \FSM_onehot_STATE_reg[5]_rep_1\ => \FSM_onehot_STATE_reg[5]_rep\,
      \FSM_onehot_STATE_reg[7]_0\ => SEL_BRAM_FSM_n_136,
      MUL_MATRIX_ADDR(8 downto 0) => MUL_MATRIX_ADDR(8 downto 0),
      MUL_MATRIX_DIN(31 downto 0) => MUL_MATRIX_DIN(31 downto 0),
      MUL_MATRIX_WREN => MUL_MATRIX_WREN,
      MUL_RESULT_RDEN => MUL_RESULT_RDEN,
      MUL_RESULT_WREN => MUL_RESULT_WREN,
      MUL_VECTOR_DIN1 => MUL_VECTOR_DIN1,
      MUL_VECTOR_RDEN => MUL_VECTOR_RDEN,
      Q(1 downto 0) => SEL_LOW_D(1 downto 0),
      RAMB36E1_inst(0) => MUL_VECTOR_DIN(31),
      RAMB36E1_inst_0 => SEL_BRAM_FSM_n_247,
      RAMB36E1_inst_1(0) => MUL_RESULT_DOUT(5),
      RAMB36E1_inst_10 => SQU_n_42,
      RAMB36E1_inst_11 => SQU_n_51,
      RAMB36E1_inst_12 => SQU_n_61,
      RAMB36E1_inst_13 => MUL_n_134,
      RAMB36E1_inst_14 => SQU_n_41,
      RAMB36E1_inst_15 => SQU_n_50,
      RAMB36E1_inst_16 => SQU_n_60,
      RAMB36E1_inst_17 => SQU_n_40,
      RAMB36E1_inst_18 => SQU_n_49,
      RAMB36E1_inst_19 => SQU_n_59,
      RAMB36E1_inst_2 => \^done_int_reg_0\,
      RAMB36E1_inst_20 => MUL_n_101,
      RAMB36E1_inst_21 => SQU_n_48,
      RAMB36E1_inst_22 => SQU_n_58,
      RAMB36E1_inst_23 => SQU_n_57,
      RAMB36E1_inst_24 => SQU_n_39,
      RAMB36E1_inst_25 => SQU_n_47,
      RAMB36E1_inst_26 => SQU_n_56,
      RAMB36E1_inst_27 => SQU_n_38,
      RAMB36E1_inst_28 => SQU_n_46,
      RAMB36E1_inst_29 => SQU_n_55,
      RAMB36E1_inst_3 => SQU_n_44,
      RAMB36E1_inst_30 => SQU_n_37,
      RAMB36E1_inst_31 => SQU_n_45,
      RAMB36E1_inst_32 => SQU_n_54,
      RAMB36E1_inst_33 => MUL_n_102,
      RAMB36E1_inst_34 => SQU_n_28,
      RAMB36E1_inst_35 => MUL_n_71,
      RAMB36E1_inst_36 => MUL_n_90,
      RAMB36E1_inst_37 => MUL_n_91,
      RAMB36E1_inst_38 => MUL_n_92,
      RAMB36E1_inst_39 => MUL_n_93,
      RAMB36E1_inst_4(8 downto 7) => MUL_MATRIX_DOUT(28 downto 27),
      RAMB36E1_inst_4(6 downto 5) => MUL_MATRIX_DOUT(25 downto 24),
      RAMB36E1_inst_4(4) => MUL_MATRIX_DOUT(18),
      RAMB36E1_inst_4(3) => MUL_MATRIX_DOUT(15),
      RAMB36E1_inst_4(2 downto 0) => MUL_MATRIX_DOUT(2 downto 0),
      RAMB36E1_inst_40 => MUL_n_94,
      RAMB36E1_inst_41 => MUL_n_95,
      RAMB36E1_inst_42 => MUL_n_96,
      RAMB36E1_inst_43 => MUL_n_97,
      RAMB36E1_inst_44(21) => K_KEY0_MSBS_D(26),
      RAMB36E1_inst_44(20 downto 0) => K_KEY0_MSBS_D(23 downto 3),
      RAMB36E1_inst_5 => SQU_n_53,
      RAMB36E1_inst_6 => SQU_n_63,
      RAMB36E1_inst_7 => SQU_n_43,
      RAMB36E1_inst_8 => SQU_n_52,
      RAMB36E1_inst_9 => SQU_n_62,
      \RAMB36E1_inst_i_44__1_0\ => SQU_n_0,
      \RAMB36E1_inst_i_45__1_0\ => SQU_n_2,
      \RAMB36E1_inst_i_46__1_0\(8 downto 0) => MUL_RESULT_ADDR(8 downto 0),
      \RAMB36E1_inst_i_46__1_1\(8 downto 0) => MUL_VECTOR_ADDR(8 downto 0),
      \RAMB36E1_inst_i_59__1_0\(30 downto 0) => INT_OUT_0(30 downto 0),
      RDEN_BRAM => \BRAM_INST/RDEN_BRAM_3\,
      RDEN_BRAM_0 => \BRAM_INST/RDEN_BRAM_2\,
      RDEN_BRAM_1 => \BRAM_INST/RDEN_BRAM\,
      \REG[14].FF\ => MUL_n_49,
      \REG[15].FF\ => MUL_n_48,
      \REG[16].FF\ => MUL_n_47,
      \REG[17].FF\ => MUL_n_46,
      \REG[18].FF\ => MUL_n_45,
      \REG[19].FF\ => MUL_n_44,
      \REG[1].FF\(30) => SEL_BRAM_FSM_n_203,
      \REG[1].FF\(29 downto 0) => RESULT_TRAPEZOIDAL_LOWER_ADDITION_0(29 downto 0),
      \REG[1].FF_0\ => SEL_BRAM_FSM_n_234,
      \REG[1].FF_1\ => SEL_BRAM_FSM_n_235,
      \REG[1].FF_10\ => SEL_BRAM_FSM_n_244,
      \REG[1].FF_11\ => SEL_BRAM_FSM_n_245,
      \REG[1].FF_12\ => SEL_BRAM_FSM_n_246,
      \REG[1].FF_2\ => SEL_BRAM_FSM_n_236,
      \REG[1].FF_3\ => SEL_BRAM_FSM_n_237,
      \REG[1].FF_4\ => SEL_BRAM_FSM_n_238,
      \REG[1].FF_5\ => SEL_BRAM_FSM_n_239,
      \REG[1].FF_6\ => SEL_BRAM_FSM_n_240,
      \REG[1].FF_7\ => SEL_BRAM_FSM_n_241,
      \REG[1].FF_8\ => SEL_BRAM_FSM_n_242,
      \REG[1].FF_9\ => SEL_BRAM_FSM_n_243,
      \REG[20].FF\ => MUL_n_43,
      \REG[21].FF\ => MUL_n_42,
      \REG[22].FF\ => MUL_n_41,
      \REG[23].FF\ => MUL_n_40,
      \REG[24].FF\ => MUL_n_6,
      \REG[30].FF\(31 downto 0) => DOADO(31 downto 0),
      \REG[30].FF_0\ => ROUND_MUL_INIT_reg_n_0,
      \REG[30].FF_1\ => MUL_ADDITIONAL_reg_n_0,
      \REG[30].FF_2\ => LAST_MUL_reg_n_0,
      \REG[7].FF\ => MUL_n_51,
      \REG[9].FF\ => MUL_n_50,
      REN_IN => SQU_REN_IN,
      SEL_BRAM(3 downto 0) => SEL_BRAM(3 downto 0),
      SQU_ADDR0(8 downto 0) => SQU_ADDR0(8 downto 0),
      SQU_ADDR1(8 downto 0) => SQU_ADDR1(8 downto 0),
      SQU_ADDR_IN(7 downto 0) => SQU_ADDR_IN(7 downto 0),
      SQU_DOUT_OUT(23) => SQU_DOUT_OUT(31),
      SQU_DOUT_OUT(22) => SQU_DOUT_OUT(29),
      SQU_DOUT_OUT(21) => SQU_DOUT_OUT(26),
      SQU_DOUT_OUT(20 downto 0) => SQU_DOUT_OUT(23 downto 3),
      SQU_RDEN1 => SQU_RDEN1,
      STATE(0) => STATE(2),
      STATE10_out => STATE10_out,
      WEA(0) => SEL_BRAM_FSM_n_133,
      WEN_OUT => SQU_WEN_OUT,
      \WRITE_LAST__0\ => \WRITE_LAST__0\,
      \out\(0) => CNT_SQU_OUT(0),
      p_1_in => p_1_in
    );
SQU: entity work.design_1_BIKE_0_0_BIKE_SQUARING_K1_GENERIC
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDR_OUT(7 downto 0) => SQU_ADDR_OUT(7 downto 0),
      B0_ADDR1 => B0_ADDR1,
      B0_ADDR_INT(0) => B0_ADDR_INT(8),
      B1_ADDR1 => B1_ADDR1,
      B1_ADDR_INT(0) => B1_ADDR_INT(8),
      B2_ADDR1 => B2_ADDR1,
      B2_ADDR_INT(0) => B2_ADDR_INT(8),
      CLK => CLK,
      CNT_EN_OUT_reg_0 => SQU_n_0,
      \COUNT_reg[8]\ => SQU_n_28,
      \COUNT_reg[8]_0\(0) => \BRAM_INST/ADDR_A_1\(8),
      \COUNT_reg[8]_1\(0) => \BRAM_INST/ADDR_A_0\(8),
      \COUNT_reg[8]_2\(0) => \BRAM_INST/ADDR_A\(8),
      D(4) => SQU_n_4,
      D(3) => SQU_n_5,
      D(2) => SQU_n_6,
      D(1) => SQU_n_7,
      D(0) => SQU_n_8,
      DONE => SQU_DONE,
      \FSM_onehot_STATE_reg[1]\ => \FSM_onehot_STATE_reg[1]_0\,
      \FSM_onehot_STATE_reg[2]\ => MUL_DONE,
      \FSM_onehot_STATE_reg[3]\ => CNT_ROUND_n_6,
      \FSM_onehot_STATE_reg[3]_0\ => MUL_n_98,
      \FSM_sequential_STATE_reg[0]_0\ => SQU_ENABLE_reg_n_0,
      MUL_VECTOR_DIN1 => MUL_VECTOR_DIN1,
      MUL_VECTOR_RDEN => MUL_VECTOR_RDEN,
      Q(9) => MUL_ADDITIONAL,
      Q(8) => SQU_ADDITIONAL,
      Q(7) => \FSM_onehot_STATE_reg_n_0_[8]\,
      Q(6) => \FSM_onehot_STATE_reg_n_0_[7]\,
      Q(5) => DONE_INT,
      Q(4) => LAST_MUL,
      Q(3) => \FSM_onehot_STATE_reg_n_0_[3]\,
      Q(2) => ROUND_MUL_INIT,
      Q(1) => ROUND_INIT,
      Q(0) => \FSM_onehot_STATE_reg_n_0_[0]\,
      RAMB36E1_inst => RAMB36E1_inst,
      RAMB36E1_inst_0(8 downto 0) => MUL_VECTOR_ADDR(8 downto 0),
      RAMB36E1_inst_1 => ROUND_INIT_reg_n_0,
      RAMB36E1_inst_2 => SEL_BRAM_FSM_n_167,
      RAMB36E1_inst_3 => SEL_BRAM_FSM_n_137,
      RAMB36E1_inst_4 => SEL_BRAM_FSM_n_136,
      RAMB36E1_inst_5(0) => CNT_OUTPUT_OUT(8),
      RAMB36E1_inst_6 => \^done_int_reg_0\,
      \RAMB36E1_inst_i_46__0\ => SEL_BRAM_FSM_n_156,
      \RAMB36E1_inst_i_46__0_0\ => SEL_BRAM_FSM_n_157,
      \REG[14].FF\ => SQU_n_41,
      \REG[14].FF_0\ => SQU_n_50,
      \REG[14].FF_1\ => SQU_n_60,
      \REG[15].FF\ => SQU_n_42,
      \REG[15].FF_0\ => SQU_n_51,
      \REG[15].FF_1\ => SQU_n_61,
      \REG[25].FF\ => SQU_n_48,
      \REG[25].FF_0\ => SQU_n_58,
      \REG[28].FF\ => SQU_n_40,
      \REG[28].FF_0\ => SQU_n_49,
      \REG[28].FF_1\ => SQU_n_59,
      \REG[30].FF\ => SQU_n_43,
      \REG[30].FF_0\ => SQU_n_52,
      \REG[30].FF_1\ => SQU_n_62,
      \REG[31].FF\ => SQU_n_44,
      \REG[31].FF_0\ => SQU_n_53,
      \REG[31].FF_1\ => SQU_n_63,
      \REG[31].FF_2\(31 downto 0) => SQU_DIN_IN(31 downto 0),
      \REG[9].FF\ => SQU_n_57,
      REN_BRAM0 => REN_BRAM0,
      REN_IN => SQU_REN_IN,
      RESET => SQU_RESET_reg_n_0,
      SEL_ADDR_EN_reg_0 => SQU_n_2,
      \SEL_ADDR_reg[1]_0\ => SQU_n_37,
      \SEL_ADDR_reg[1]_1\ => SQU_n_38,
      \SEL_ADDR_reg[1]_2\ => SQU_n_39,
      \SEL_ADDR_reg[1]_3\ => SQU_n_45,
      \SEL_ADDR_reg[1]_4\ => SQU_n_46,
      \SEL_ADDR_reg[1]_5\ => SQU_n_47,
      \SEL_ADDR_reg[1]_6\ => SQU_n_54,
      \SEL_ADDR_reg[1]_7\ => SQU_n_55,
      \SEL_ADDR_reg[1]_8\ => SQU_n_56,
      SK0_RAND(8 downto 0) => SK0_RAND(8 downto 0),
      SK0_SAMPLE_RDEN => SK0_SAMPLE_RDEN,
      SQU_ADDR0(8 downto 0) => SQU_ADDR0(8 downto 0),
      SQU_ADDR1(8 downto 0) => SQU_ADDR1(8 downto 0),
      SQU_ADDR_IN(7 downto 0) => SQU_ADDR_IN(7 downto 0),
      SQU_CHAIN_DONE => SQU_CHAIN_DONE,
      SQU_DOUT_OUT(23) => SQU_DOUT_OUT(31),
      SQU_DOUT_OUT(22) => SQU_DOUT_OUT(29),
      SQU_DOUT_OUT(21) => SQU_DOUT_OUT(26),
      SQU_DOUT_OUT(20 downto 0) => SQU_DOUT_OUT(23 downto 3),
      SQU_ENABLE => SQU_ENABLE,
      SQU_RESET => SQU_RESET,
      SQU_RESET_reg => SQU_RESET_i_2_n_0,
      WEN_OUT => SQU_WEN_OUT,
      \out\(0) => CNT_SQU_OUT(0),
      p_1_in => p_1_in
    );
SQU_ADDITIONAL_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SQU_ADDITIONAL,
      Q => SQU_ADDITIONAL_reg_n_0,
      R => '0'
    );
SQU_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SQU_ENABLE,
      Q => SQU_ENABLE_reg_n_0,
      R => '0'
    );
SQU_RESET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => MUL_ADDITIONAL,
      I1 => \FSM_onehot_STATE_reg_n_0_[7]\,
      I2 => \FSM_onehot_STATE_reg_n_0_[8]\,
      I3 => LAST_MUL,
      I4 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I5 => DONE_INT,
      O => SQU_RESET_i_2_n_0
    );
SQU_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SQU_RESET,
      Q => SQU_RESET_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0_BIKE is
  port (
    PK_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    KEYGEN_DONE : out STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CLK : in STD_LOGIC;
    SK1_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    RESET : in STD_LOGIC;
    SIGMA_RAND : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ENABLE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_BIKE_0_0_BIKE : entity is "BIKE";
end design_1_BIKE_0_0_BIKE;

architecture STRUCTURE of design_1_BIKE_0_0_BIKE is
  signal BIT_POSITION_D : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BIT_POSITION_D_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal BRAM_SK_n_64 : STD_LOGIC;
  signal BRAM_SK_n_65 : STD_LOGIC;
  signal BRAM_SK_n_66 : STD_LOGIC;
  signal BRAM_SK_n_67 : STD_LOGIC;
  signal \DONE_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \I0_BRAM.BRAM_SK/ADDR_A\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \I0_BRAM.BRAM_SK/ADDR_B\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \I0_BRAM.BRAM_SK/DIN_A\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \I0_BRAM.BRAM_SK/DIN_B\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \I0_BRAM.BRAM_SK/REN_BRAM0\ : STD_LOGIC;
  signal \I0_BRAM.BRAM_SK/REN_BRAM1\ : STD_LOGIC;
  signal \I0_BRAM.BRAM_SK/WREN_A\ : STD_LOGIC;
  signal \I0_BRAM.BRAM_SK/WREN_B\ : STD_LOGIC;
  signal INV_ENABLE : STD_LOGIC;
  signal INV_ENABLE_reg_n_0 : STD_LOGIC;
  signal INV_RESET : STD_LOGIC;
  signal INV_RESET_reg_n_0 : STD_LOGIC;
  signal INV_n_0 : STD_LOGIC;
  signal \^keygen_done\ : STD_LOGIC;
  signal KEYGEN_SAMPLE_ENABLE : STD_LOGIC;
  signal KEYGEN_SAMPLE_ENABLE_reg_n_0 : STD_LOGIC;
  signal SAMPLE_RESET : STD_LOGIC;
  signal SAMPLE_RESET_reg_n_0 : STD_LOGIC;
  signal \SIGMA_REG_EN__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SIGMA_SAMPLE_ADDR : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal SIGMA_SAMPLE_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SIGMA_SAMPLE_ENABLE : STD_LOGIC;
  signal SIGMA_SAMPLE_ENABLE_reg_n_0 : STD_LOGIC;
  signal SIGMA_SAMPLE_RESET : STD_LOGIC;
  signal SIGMA_SAMPLE_RESET_reg_n_0 : STD_LOGIC;
  signal SIGMA_SAMPLE_WREN : STD_LOGIC;
  signal SK0_INV_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SK0_SAMPLE_DONE : STD_LOGIC;
  signal SK0_SAMPLE_RDEN : STD_LOGIC;
  signal SK1_INV_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SK1_SAMPLE_DONE : STD_LOGIC;
  signal SK1_SAMPLE_RDEN : STD_LOGIC;
  signal \NLW_REG_SIGMA[0].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[1].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[2].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[3].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[4].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[5].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[6].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_REG_SIGMA[7].REG_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SAMPLE_SIGMA_DONE_UNCONNECTED : STD_LOGIC;
  signal NLW_SAMPLE_SIGMA_RDEN_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[0]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[1]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_1__1\ : label is "soft_lutpair199";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[0]\ : label is "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[1]\ : label is "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[2]\ : label is "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_STATE_reg[3]\ : label is "s_keygen_sample:00010,s_keygen_pk:00100,s_output:01000,s_done:10000,s_reset:00001";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \REG_SIGMA[0].REG\ : label is std.standard.true;
  attribute SIZE : integer;
  attribute SIZE of \REG_SIGMA[0].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[1].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[1].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[2].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[2].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[3].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[3].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[4].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[4].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[5].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[5].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[6].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[6].REG\ : label is 32;
  attribute DONT_TOUCH of \REG_SIGMA[7].REG\ : label is std.standard.true;
  attribute SIZE of \REG_SIGMA[7].REG\ : label is 32;
  attribute DONT_TOUCH of SAMPLE_SIGMA : label is std.standard.true;
  attribute SAMPLE_LENGTH : integer;
  attribute SAMPLE_LENGTH of SAMPLE_SIGMA : label is 256;
  attribute SOFT_HLUTNM of SIGMA_REG_EN : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__0/i_\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__1/i_\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__2/i_\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__3/i_\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__4/i_\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__5/i_\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \SIGMA_REG_EN_inferred__6/i_\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of SIGMA_SAMPLE_ENABLE_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of SIGMA_SAMPLE_RESET_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \__2/i_\ : label is "soft_lutpair204";
begin
  KEYGEN_DONE <= \^keygen_done\;
BRAM_SK: entity work.design_1_BIKE_0_0_BIKE_BRAM
     port map (
      ADDRARDADDR(8 downto 0) => \I0_BRAM.BRAM_SK/ADDR_A\(8 downto 0),
      ADDRBWRADDR(8 downto 0) => \I0_BRAM.BRAM_SK/ADDR_B\(8 downto 0),
      CLK => CLK,
      \COUNT_reg[0]\(3 downto 0) => BIT_POSITION_D_0(3 downto 0),
      DIADI(31 downto 0) => \I0_BRAM.BRAM_SK/DIN_A\(31 downto 0),
      DIBDI(31 downto 0) => \I0_BRAM.BRAM_SK/DIN_B\(31 downto 0),
      DOADO(31 downto 0) => SK0_INV_DOUT(31 downto 0),
      DOBDO(31 downto 0) => SK1_INV_DOUT(31 downto 0),
      Q(3 downto 0) => BIT_POSITION_D(3 downto 0),
      \REG[3].FF\ => BRAM_SK_n_64,
      \REG[3].FF_0\ => BRAM_SK_n_65,
      \REG[3].FF_1\ => BRAM_SK_n_66,
      \REG[3].FF_2\ => BRAM_SK_n_67,
      REN_BRAM0 => \I0_BRAM.BRAM_SK/REN_BRAM0\,
      REN_BRAM1 => \I0_BRAM.BRAM_SK/REN_BRAM1\,
      RESET => RESET,
      WEA(0) => \I0_BRAM.BRAM_SK/WREN_A\,
      WEBWE(0) => \I0_BRAM.BRAM_SK/WREN_B\
    );
\DONE_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => INV_n_0,
      I1 => INV_RESET_reg_n_0,
      O => \DONE_i_1__3_n_0\
    );
\FSM_onehot_STATE[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I1 => ENABLE,
      O => \FSM_onehot_STATE[0]_i_1__1_n_0\
    );
\FSM_onehot_STATE[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => ENABLE,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => SK0_SAMPLE_DONE,
      I3 => SK1_SAMPLE_DONE,
      I4 => KEYGEN_SAMPLE_ENABLE,
      O => \FSM_onehot_STATE[1]_i_1__1_n_0\
    );
\FSM_onehot_STATE[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => SK0_SAMPLE_DONE,
      I1 => SK1_SAMPLE_DONE,
      I2 => KEYGEN_SAMPLE_ENABLE,
      I3 => \^keygen_done\,
      I4 => INV_ENABLE,
      O => \FSM_onehot_STATE[2]_i_1__1_n_0\
    );
\FSM_onehot_STATE[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^keygen_done\,
      I1 => INV_ENABLE,
      I2 => \FSM_onehot_STATE_reg_n_0_[3]\,
      O => \FSM_onehot_STATE[3]_i_1__1_n_0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_STATE[0]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_STATE[1]_i_1__1_n_0\,
      Q => KEYGEN_SAMPLE_ENABLE,
      R => '0'
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_STATE[2]_i_1__1_n_0\,
      Q => INV_ENABLE,
      R => '0'
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \FSM_onehot_STATE[3]_i_1__1_n_0\,
      Q => \FSM_onehot_STATE_reg_n_0_[3]\,
      R => '0'
    );
INV: entity work.design_1_BIKE_0_0_BIKE_INVERSION
     port map (
      ADDRARDADDR(8 downto 0) => \I0_BRAM.BRAM_SK/ADDR_A\(8 downto 0),
      ADDRBWRADDR(8 downto 0) => \I0_BRAM.BRAM_SK/ADDR_B\(8 downto 0),
      CLK => CLK,
      DOADO(31 downto 0) => SK0_INV_DOUT(31 downto 0),
      DOBDO(31 downto 0) => SK1_INV_DOUT(31 downto 0),
      DONE_INT_reg_0 => INV_n_0,
      DONE_reg_0 => \DONE_i_1__3_n_0\,
      \FSM_onehot_STATE_reg[1]_0\ => INV_ENABLE_reg_n_0,
      \FSM_onehot_STATE_reg[5]_rep\ => INV_RESET_reg_n_0,
      KEYGEN_DONE => \^keygen_done\,
      PK_OUT(31 downto 0) => PK_OUT(31 downto 0),
      RAMB36E1_inst => KEYGEN_SAMPLE_ENABLE_reg_n_0,
      REN_BRAM0 => \I0_BRAM.BRAM_SK/REN_BRAM0\,
      REN_BRAM1 => \I0_BRAM.BRAM_SK/REN_BRAM1\,
      SK0_RAND(8 downto 0) => SK0_RAND(13 downto 5),
      SK0_SAMPLE_RDEN => SK0_SAMPLE_RDEN,
      SK1_RAND(8 downto 0) => SK1_RAND(13 downto 5),
      SK1_SAMPLE_RDEN => SK1_SAMPLE_RDEN
    );
INV_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => INV_ENABLE,
      Q => INV_ENABLE_reg_n_0,
      R => '0'
    );
INV_RESET_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => KEYGEN_SAMPLE_ENABLE,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      O => INV_RESET
    );
INV_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => INV_RESET,
      Q => INV_RESET_reg_n_0,
      R => '0'
    );
KEYGEN_SAMPLE_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => KEYGEN_SAMPLE_ENABLE,
      Q => KEYGEN_SAMPLE_ENABLE_reg_n_0,
      R => '0'
    );
\REG_SIGMA[0].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__3\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(0),
      Q(31 downto 0) => \NLW_REG_SIGMA[0].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[1].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__4\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(1),
      Q(31 downto 0) => \NLW_REG_SIGMA[1].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[2].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__5\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(2),
      Q(31 downto 0) => \NLW_REG_SIGMA[2].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[3].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__6\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(3),
      Q(31 downto 0) => \NLW_REG_SIGMA[3].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[4].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__7\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(4),
      Q(31 downto 0) => \NLW_REG_SIGMA[4].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[5].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__8\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(5),
      Q(31 downto 0) => \NLW_REG_SIGMA[5].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[6].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0__9\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(6),
      Q(31 downto 0) => \NLW_REG_SIGMA[6].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
\REG_SIGMA[7].REG\: entity work.\design_1_BIKE_0_0_RegisterFDRE__parameterized0\
     port map (
      CLK => CLK,
      D(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      EN => \SIGMA_REG_EN__0\(7),
      Q(31 downto 0) => \NLW_REG_SIGMA[7].REG_Q_UNCONNECTED\(31 downto 0),
      RST => RESET
    );
SAMPLE_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SAMPLE_RESET,
      Q => SAMPLE_RESET_reg_n_0,
      R => '0'
    );
SAMPLE_SIGMA: entity work.design_1_BIKE_0_0_BIKE_SAMPLER_UNIFORM
     port map (
      ADDR(2 downto 0) => SIGMA_SAMPLE_ADDR(2 downto 0),
      CLK => CLK,
      DONE => NLW_SAMPLE_SIGMA_DONE_UNCONNECTED,
      DOUT(31 downto 0) => SIGMA_SAMPLE_DOUT(31 downto 0),
      ENABLE => SIGMA_SAMPLE_ENABLE_reg_n_0,
      NEW_RAND(31 downto 0) => SIGMA_RAND(31 downto 0),
      RDEN => NLW_SAMPLE_SIGMA_RDEN_UNCONNECTED,
      RESET => SIGMA_SAMPLE_RESET_reg_n_0,
      WREN => SIGMA_SAMPLE_WREN
    );
SAMPLE_SK0: entity work.design_1_BIKE_0_0_BIKE_SAMPLER
     port map (
      CLK => CLK,
      \COUNT_reg[0]\ => BRAM_SK_n_64,
      \COUNT_reg[0]_0\ => BRAM_SK_n_65,
      DIADI(31 downto 0) => \I0_BRAM.BRAM_SK/DIN_A\(31 downto 0),
      DOADO(31 downto 0) => SK0_INV_DOUT(31 downto 0),
      Q(3 downto 0) => BIT_POSITION_D(3 downto 0),
      \REG[0].FF\ => KEYGEN_SAMPLE_ENABLE_reg_n_0,
      \REG[4].FF\ => SAMPLE_RESET_reg_n_0,
      SK0_RAND(13 downto 0) => SK0_RAND(13 downto 0),
      SK0_SAMPLE_DONE => SK0_SAMPLE_DONE,
      SK0_SAMPLE_RDEN => SK0_SAMPLE_RDEN,
      WEA(0) => \I0_BRAM.BRAM_SK/WREN_A\
    );
SAMPLE_SK1: entity work.design_1_BIKE_0_0_BIKE_SAMPLER_0
     port map (
      CLK => CLK,
      \COUNT_reg[0]\ => BRAM_SK_n_66,
      \COUNT_reg[0]_0\ => BRAM_SK_n_67,
      DIBDI(31 downto 0) => \I0_BRAM.BRAM_SK/DIN_B\(31 downto 0),
      DOBDO(31 downto 0) => SK1_INV_DOUT(31 downto 0),
      Q(3 downto 0) => BIT_POSITION_D_0(3 downto 0),
      \REG[0].FF\ => SAMPLE_RESET_reg_n_0,
      \REG[4].FF\ => KEYGEN_SAMPLE_ENABLE_reg_n_0,
      SK1_RAND(13 downto 0) => SK1_RAND(13 downto 0),
      SK1_SAMPLE_DONE => SK1_SAMPLE_DONE,
      SK1_SAMPLE_RDEN => SK1_SAMPLE_RDEN,
      WEBWE(0) => \I0_BRAM.BRAM_SK/WREN_B\
    );
SIGMA_REG_EN: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => SIGMA_SAMPLE_ADDR(0),
      I1 => SIGMA_SAMPLE_ADDR(2),
      I2 => SIGMA_SAMPLE_WREN,
      I3 => SIGMA_SAMPLE_ADDR(1),
      O => \SIGMA_REG_EN__0\(0)
    );
\SIGMA_REG_EN_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => SIGMA_SAMPLE_ADDR(1),
      I1 => SIGMA_SAMPLE_ADDR(2),
      I2 => SIGMA_SAMPLE_ADDR(0),
      I3 => SIGMA_SAMPLE_WREN,
      O => \SIGMA_REG_EN__0\(1)
    );
\SIGMA_REG_EN_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => SIGMA_SAMPLE_ADDR(0),
      I1 => SIGMA_SAMPLE_ADDR(2),
      I2 => SIGMA_SAMPLE_ADDR(1),
      I3 => SIGMA_SAMPLE_WREN,
      O => \SIGMA_REG_EN__0\(2)
    );
\SIGMA_REG_EN_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => SIGMA_SAMPLE_WREN,
      I1 => SIGMA_SAMPLE_ADDR(2),
      I2 => SIGMA_SAMPLE_ADDR(0),
      I3 => SIGMA_SAMPLE_ADDR(1),
      O => \SIGMA_REG_EN__0\(3)
    );
\SIGMA_REG_EN_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => SIGMA_SAMPLE_ADDR(0),
      I1 => SIGMA_SAMPLE_ADDR(1),
      I2 => SIGMA_SAMPLE_WREN,
      I3 => SIGMA_SAMPLE_ADDR(2),
      O => \SIGMA_REG_EN__0\(4)
    );
\SIGMA_REG_EN_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => SIGMA_SAMPLE_ADDR(2),
      I1 => SIGMA_SAMPLE_ADDR(1),
      I2 => SIGMA_SAMPLE_ADDR(0),
      I3 => SIGMA_SAMPLE_WREN,
      O => \SIGMA_REG_EN__0\(5)
    );
\SIGMA_REG_EN_inferred__5/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => SIGMA_SAMPLE_ADDR(2),
      I1 => SIGMA_SAMPLE_ADDR(0),
      I2 => SIGMA_SAMPLE_WREN,
      I3 => SIGMA_SAMPLE_ADDR(1),
      O => \SIGMA_REG_EN__0\(6)
    );
\SIGMA_REG_EN_inferred__6/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => SIGMA_SAMPLE_WREN,
      I1 => SIGMA_SAMPLE_ADDR(2),
      I2 => SIGMA_SAMPLE_ADDR(0),
      I3 => SIGMA_SAMPLE_ADDR(1),
      O => \SIGMA_REG_EN__0\(7)
    );
SIGMA_SAMPLE_ENABLE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => KEYGEN_SAMPLE_ENABLE,
      I1 => INV_ENABLE,
      O => SIGMA_SAMPLE_ENABLE
    );
SIGMA_SAMPLE_ENABLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SIGMA_SAMPLE_ENABLE,
      Q => SIGMA_SAMPLE_ENABLE_reg_n_0,
      R => '0'
    );
SIGMA_SAMPLE_RESET_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      O => SIGMA_SAMPLE_RESET
    );
SIGMA_SAMPLE_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SIGMA_SAMPLE_RESET,
      Q => SIGMA_SAMPLE_RESET_reg_n_0,
      R => '0'
    );
\__2/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_STATE_reg_n_0_[3]\,
      I1 => \FSM_onehot_STATE_reg_n_0_[0]\,
      I2 => INV_ENABLE,
      O => SAMPLE_RESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_BIKE_0_0 is
  port (
    CLK : in STD_LOGIC;
    RESET : in STD_LOGIC;
    ENABLE : in STD_LOGIC;
    KEYGEN_DONE : out STD_LOGIC;
    SK0_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SK1_RAND : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SIGMA_RAND : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PK_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_BIKE_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_BIKE_0_0 : entity is "design_1_BIKE_0_0,BIKE,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_BIKE_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_BIKE_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_BIKE_0_0 : entity is "BIKE,Vivado 2024.2";
end design_1_BIKE_0_0;

architecture STRUCTURE of design_1_BIKE_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CLK : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of CLK : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CLK : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_RESET RESET, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of RESET : signal is "xilinx.com:signal:reset:1.0 RESET RST";
  attribute X_INTERFACE_MODE of RESET : signal is "slave";
  attribute X_INTERFACE_PARAMETER of RESET : signal is "XIL_INTERFACENAME RESET, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.design_1_BIKE_0_0_BIKE
     port map (
      CLK => CLK,
      ENABLE => ENABLE,
      KEYGEN_DONE => KEYGEN_DONE,
      PK_OUT(31 downto 0) => PK_OUT(31 downto 0),
      RESET => RESET,
      SIGMA_RAND(31 downto 0) => SIGMA_RAND(31 downto 0),
      SK0_RAND(13 downto 0) => SK0_RAND(13 downto 0),
      SK1_RAND(13 downto 0) => SK1_RAND(13 downto 0)
    );
end STRUCTURE;
