INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/demux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/demux2_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux2_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/freq_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/osccon_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module osccon_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/prescaler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/ram_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_6/ex_6.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
