# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx --top-module uart_rx --vpi --public-flat-rw --prefix Vtop -o uart_rx -LDFLAGS -Wl,-rpath,/Users/alanma/Library/Python/3.9/lib/python/site-packages/cocotb/libs -L/Users/alanma/Library/Python/3.9/lib/python/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL /Users/alanma/Library/Python/3.9/lib/python/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_rx.sv"
S      3832 22722809  1767145962           0  1767145962           0 "Z244np1ohlOZtri89cUsrGsH9QYUJEAXyhFH09UZ" "/Users/alanma/Downloads/tinytinyTPU-co/rtl/uart_rx.sv"
T      5142 22735290  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop.cpp"
T      3663 22735289  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop.h"
T      2316 22735300  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop.mk"
T       669 22735288  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Dpi.cpp"
T       520 22735287  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Dpi.h"
T      4268 22735285  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Syms.cpp"
T      1293 22735286  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Syms.h"
T       290 22735297  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__TraceDecls__0__Slow.cpp"
T      2664 22735298  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Trace__0.cpp"
T      8325 22735296  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__Trace__0__Slow.cpp"
T      2030 22735292  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root.h"
T     14830 22735295  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root__0.cpp"
T      9253 22735294  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root__0__Slow.cpp"
T       877 22735293  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop___024root__Slow.cpp"
T       773 22735291  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__pch.h"
T      1653 22735301  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__ver.d"
T         0        0  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop__verFiles.dat"
T      1753 22735299  1767147303           0  1767147303           0 "unhashed" "/Users/alanma/Downloads/tinytinyTPU-co/sim/sim_build/uart_rx/Vtop_classes.mk"
S  11685136 19831263  1766044957           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 19831382  1766044957           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 19831383  1766044957           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
