<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Contact | Dhanasankar K</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css" />
</head>
<body>
  <!-- Navigation -->
  <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <li><a href="about.html">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html" class="active">Contact</a></li>
    </ul>
  </nav>

  <!-- Main Content -->
  <main>
    <h2>Contact Me</h2>
    <div class="contact-container">
      <div class="contact-photo">
        <img src="your-photo.jpg" alt="Dhanasankar Photo">
      </div>
      <div class="contact-details">
        <p><i class="fas fa-phone-alt"></i> +91 9384320190</p>
        <p><i class="fas fa-envelope"></i> <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a></p>
        <p><i class="fab fa-linkedin"></i> <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank">LinkedIn Profile</a></p>
        <p><i class="fab fa-github"></i> <a href="https://github.com/" target="_blank">GitHub Profile</a></p>
      </div>
    </div>

    <!-- Additional Contact Info -->
    <section>
      <h3>Availability</h3>
      <p>Actively seeking:</p>
      <ul>
        <li>Internship or entry-level roles in <strong>VLSI</strong>, <strong>FPGA Design</strong>, or <strong>Digital Design</strong></li>
        <li>Open to freelance or collaboration projects in <strong>RTL design</strong>, <strong>Verilog</strong>, and <strong>FPGA-based systems</strong></li>
      </ul>

      <h3>Resume Access</h3>
      <a class="resume-button" href="resume.pdf" download>Download Resume</a>
      <p>Request a tailored version for specific job roles via email or LinkedIn.</p>


      <h3>Communication Channels</h3>
      <p><strong>Preferable contact time:</strong> 9 AM ‚Äì 9 PM IST</p>
      <p>Available on <strong>WhatsApp</strong>, <strong>Email</strong>, and <strong>LinkedIn DM</strong></p>

      <h3>Message for Collaboration</h3>
      <blockquote>
        üí¨ "If you're working on something exciting in the VLSI or FPGA space ‚Äî whether it's an academic project, startup idea, or industry-grade IP ‚Äî I'm always open to connect and contribute."
      </blockquote>

      <h3>Portfolio Updates</h3>
      <p>üåê This site is regularly updated with new projects and experiences. Check back often or connect on <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank">LinkedIn</a> for updates.</p>
    </section>
  </main>

  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>

  <script src="script.js"></script>
</body>
</html>
