/* WARNING. THIS FILE IS AUTO-GENERATED. DO NOT MODIFY! */
/**************************************************
 * Generated include file for brcm,bcm5820x
 *               DO NOT MODIFY
 */

#ifndef _DEVICE_TREE_BOARD_H
#define _DEVICE_TREE_BOARD_H

/* flash */
#define CONFIG_FLASH_BASE_ADDRESS_0	0x63000000
#define CONFIG_FLASH_LOAD_OFFSET	0x400
#define CONFIG_FLASH_LOAD_SIZE		0
#define CONFIG_FLASH_SIZE_0		8192
#define CONFIG_FLASH_BASE_ADDRESS	CONFIG_FLASH_BASE_ADDRESS_0
#define CONFIG_FLASH_SIZE		CONFIG_FLASH_SIZE_0

/* bbl@0 */
#define BRCM_CIT_BBL_0_IRQ_0		33
#define BRCM_CIT_BBL_0_IRQ_0_TYPE	1
#define BRCM_CIT_BBL_0_IRQ_1		26
#define BRCM_CIT_BBL_0_IRQ_1_TYPE	1

/* clock@56010000 */
#define BRCM_CIT_ARMPLL_56010000_BASE_ADDRESS_0		0x56010000
#define BRCM_CIT_ARMPLL_56010000_SIZE_0			3584
#define BRCM_CIT_ARMPLL_56010000_BASE_ADDRESS		BRCM_CIT_ARMPLL_56010000_BASE_ADDRESS_0
#define BRCM_CIT_ARMPLL_56010000_SIZE			BRCM_CIT_ARMPLL_56010000_SIZE_0

/* dma@51000000 */
#define ARM_PL080_51000000_BASE_ADDRESS_0	0x51000000
#define ARM_PL080_51000000_DMA_CHANNELS		8
#define ARM_PL080_51000000_IRQ_0		14
#define ARM_PL080_51000000_IRQ_0_TYPE		1
#define ARM_PL080_51000000_IRQ_1		15
#define ARM_PL080_51000000_IRQ_1_TYPE		1
#define ARM_PL080_51000000_SIZE_0		4096
#define ARM_PL080_51000000_BASE_ADDRESS		ARM_PL080_51000000_BASE_ADDRESS_0
#define ARM_PL080_51000000_SIZE			ARM_PL080_51000000_SIZE_0

/* dmu@30024000 */
#define BRCM_CIT_DMU_30024000_BASE_ADDRESS_0	0x30024000
#define BRCM_CIT_DMU_30024000_SIZE_0		2048
#define BRCM_CIT_DMU_30024000_BASE_ADDRESS	BRCM_CIT_DMU_30024000_BASE_ADDRESS_0
#define BRCM_CIT_DMU_30024000_SIZE		BRCM_CIT_DMU_30024000_SIZE_0

/* dpa@50020830 */
#define BRCM_CIT_DPA_50020830_BASE_ADDRESS_0	0x50020830
#define BRCM_CIT_DPA_50020830_SIZE_0		256
#define BRCM_CIT_DPA_50020830_BASE_ADDRESS	BRCM_CIT_DPA_50020830_BASE_ADDRESS_0
#define BRCM_CIT_DPA_50020830_SIZE		BRCM_CIT_DPA_50020830_SIZE_0

/* dru@3001c000 */
#define BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS_0	0x3001c000
#define BRCM_CIT_CRMU_DRU_3001C000_SIZE_0		4096
#define BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS		BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS_0
#define BRCM_CIT_CRMU_DRU_3001C000_SIZE			BRCM_CIT_CRMU_DRU_3001C000_SIZE_0

/* dru@3001d000 */
#define BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS_0	0x3001d000
#define BRCM_CIT_CHIP_DRU_3001D000_SIZE_0		3072
#define BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS		BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS_0
#define BRCM_CIT_CHIP_DRU_3001D000_SIZE			BRCM_CIT_CHIP_DRU_3001D000_SIZE_0

/* flash0_read */
#define BRCM_CIT_QSPI_SOC_FLASH0_READ_BASE_ADDRESS_0	0x63000000
#define BRCM_CIT_QSPI_SOC_FLASH0_READ_SIZE_0		33554432
#define BRCM_CIT_QSPI_SOC_FLASH0_READ_BASE_ADDRESS	BRCM_CIT_QSPI_SOC_FLASH0_READ_BASE_ADDRESS_0
#define BRCM_CIT_QSPI_SOC_FLASH0_READ_SIZE		BRCM_CIT_QSPI_SOC_FLASH0_READ_SIZE_0

/* flash0_write */
#define BRCM_CIT_QSPI_SOC_FLASH0_WRITE_BASE_ADDRESS_0	0x67000000
#define BRCM_CIT_QSPI_SOC_FLASH0_WRITE_SIZE_0		33554432
#define BRCM_CIT_QSPI_SOC_FLASH0_WRITE_BASE_ADDRESS	BRCM_CIT_QSPI_SOC_FLASH0_WRITE_BASE_ADDRESS_0
#define BRCM_CIT_QSPI_SOC_FLASH0_WRITE_SIZE		BRCM_CIT_QSPI_SOC_FLASH0_WRITE_SIZE_0

/* flash1_read */
#define BRCM_CIT_QSPI_SOC_FLASH1_READ_BASE_ADDRESS_0	0x65000000
#define BRCM_CIT_QSPI_SOC_FLASH1_READ_SIZE_0		33554432
#define BRCM_CIT_QSPI_SOC_FLASH1_READ_BASE_ADDRESS	BRCM_CIT_QSPI_SOC_FLASH1_READ_BASE_ADDRESS_0
#define BRCM_CIT_QSPI_SOC_FLASH1_READ_SIZE		BRCM_CIT_QSPI_SOC_FLASH1_READ_SIZE_0

/* flash1_write */
#define BRCM_CIT_QSPI_SOC_FLASH1_WRITE_BASE_ADDRESS_0	0x69000000
#define BRCM_CIT_QSPI_SOC_FLASH1_WRITE_SIZE_0		33554432
#define BRCM_CIT_QSPI_SOC_FLASH1_WRITE_BASE_ADDRESS	BRCM_CIT_QSPI_SOC_FLASH1_WRITE_BASE_ADDRESS_0
#define BRCM_CIT_QSPI_SOC_FLASH1_WRITE_SIZE		BRCM_CIT_QSPI_SOC_FLASH1_WRITE_SIZE_0

/* gpio@30024800 */
#define BRCM_CIT_AON_GPIO_30024800_BASE_ADDRESS_0	0x30024800
#define BRCM_CIT_AON_GPIO_30024800_SIZE_0		1024
#define BRCM_CIT_AON_GPIO_30024800_BASE_ADDRESS		BRCM_CIT_AON_GPIO_30024800_BASE_ADDRESS_0
#define BRCM_CIT_AON_GPIO_30024800_SIZE			BRCM_CIT_AON_GPIO_30024800_SIZE_0

/* gpio@44098000 */
#define BRCM_CIT_IOSYS_GPIO_44098000_BASE_ADDRESS_0	0x44098000
#define BRCM_CIT_IOSYS_GPIO_44098000_SIZE_0		20
#define BRCM_CIT_IOSYS_GPIO_44098000_BASE_ADDRESS	BRCM_CIT_IOSYS_GPIO_44098000_BASE_ADDRESS_0
#define BRCM_CIT_IOSYS_GPIO_44098000_SIZE		BRCM_CIT_IOSYS_GPIO_44098000_SIZE_0

/* gpio@45030000 */
#define BRCM_CIT_GPIO_45030000_BASE_ADDRESS_0	0x45030000
#define BRCM_CIT_GPIO_45030000_IRQ_0		54
#define BRCM_CIT_GPIO_45030000_IRQ_0_TYPE	1
#define BRCM_CIT_GPIO_45030000_SIZE_0		1104
#define BRCM_CIT_GPIO_45030000_BASE_ADDRESS	BRCM_CIT_GPIO_45030000_BASE_ADDRESS_0
#define BRCM_CIT_GPIO_45030000_SIZE		BRCM_CIT_GPIO_45030000_SIZE_0

/* i2c@30020000 */
#define BRCM_CIT_I2C_30020000_BASE_ADDRESS_0	0x30020000
#define BRCM_CIT_I2C_30020000_SIZE_0		256
#define BRCM_CIT_I2C_30020000_BASE_ADDRESS	BRCM_CIT_I2C_30020000_BASE_ADDRESS_0
#define BRCM_CIT_I2C_30020000_SIZE		BRCM_CIT_I2C_30020000_SIZE_0

/* i2c@30020100 */
#define BRCM_CIT_I2C_30020100_BASE_ADDRESS_0	0x30020100
#define BRCM_CIT_I2C_30020100_SIZE_0		256
#define BRCM_CIT_I2C_30020100_BASE_ADDRESS	BRCM_CIT_I2C_30020100_BASE_ADDRESS_0
#define BRCM_CIT_I2C_30020100_SIZE		BRCM_CIT_I2C_30020100_SIZE_0

/* i2c@30020200 */
#define BRCM_CIT_I2C_30020200_BASE_ADDRESS_0	0x30020200
#define BRCM_CIT_I2C_30020200_SIZE_0		256
#define BRCM_CIT_I2C_30020200_BASE_ADDRESS	BRCM_CIT_I2C_30020200_BASE_ADDRESS_0
#define BRCM_CIT_I2C_30020200_SIZE		BRCM_CIT_I2C_30020200_SIZE_0

/* interrupt-controller@62001000 */
#define ARM_GIC_62001000_ARM_NUM_IRQS		160
#define ARM_GIC_62001000_BASE_ADDRESS_0		0x62001000
#define ARM_GIC_62001000_BASE_ADDRESS_1		0x62002000
#define ARM_GIC_62001000_SIZE_0			4096
#define ARM_GIC_62001000_SIZE_1			8192
#define ARM_GIC_62001000_BASE_ADDRESS		ARM_GIC_62001000_BASE_ADDRESS_0
#define ARM_GIC_62001000_SIZE			ARM_GIC_62001000_SIZE_0

/* memory */
#define CONFIG_SRAM_BASE_ADDRESS_0	0x24000000
#define CONFIG_SRAM_SIZE_0		1024
#define CONFIG_SRAM_BASE_ADDRESS	CONFIG_SRAM_BASE_ADDRESS_0
#define CONFIG_SRAM_SIZE		CONFIG_SRAM_SIZE_0

/* otpc@3001C800 */
#define BRCM_CIT_OTPC_3001C800_BASE_ADDRESS_0	0x3001c800
#define BRCM_CIT_OTPC_3001C800_SIZE_0		256
#define BRCM_CIT_OTPC_3001C800_BASE_ADDRESS	BRCM_CIT_OTPC_3001C800_BASE_ADDRESS_0
#define BRCM_CIT_OTPC_3001C800_SIZE		BRCM_CIT_OTPC_3001C800_SIZE_0

/* pka@E0042000 */
#define BRCM_CIT_PKA_E0042000_BASE_ADDRESS_0	0xe0042000
#define BRCM_CIT_PKA_E0042000_SIZE_0		256
#define BRCM_CIT_PKA_E0042000_BASE_ADDRESS	BRCM_CIT_PKA_E0042000_BASE_ADDRESS_0
#define BRCM_CIT_PKA_E0042000_SIZE		BRCM_CIT_PKA_E0042000_SIZE_0

/* rng@45220000 */
#define BRCM_CIT_RNG_45220000_BASE_ADDRESS_0	0x45220000
#define BRCM_CIT_RNG_45220000_SIZE_0		256
#define BRCM_CIT_RNG_45220000_BASE_ADDRESS	BRCM_CIT_RNG_45220000_BASE_ADDRESS_0
#define BRCM_CIT_RNG_45220000_SIZE		BRCM_CIT_RNG_45220000_SIZE_0

/* scc@45130000 */
#define BRCM_CIT_SCC_45130000_BASE_ADDRESS_0	0x45130000
#define BRCM_CIT_SCC_45130000_SIZE_0		4096
#define BRCM_CIT_SCC_45130000_BASE_ADDRESS	BRCM_CIT_SCC_45130000_BASE_ADDRESS_0
#define BRCM_CIT_SCC_45130000_SIZE		BRCM_CIT_SCC_45130000_SIZE_0

/* sdio@48000000 */
#define BRCM_CIT_SDIO_48000000_BASE_ADDRESS_0	0x48000000
#define BRCM_CIT_SDIO_48000000_IRQ_0		76
#define BRCM_CIT_SDIO_48000000_IRQ_0_TYPE	1
#define BRCM_CIT_SDIO_48000000_SIZE_0		256
#define BRCM_CIT_SDIO_48000000_BASE_ADDRESS	BRCM_CIT_SDIO_48000000_BASE_ADDRESS_0
#define BRCM_CIT_SDIO_48000000_SIZE		BRCM_CIT_SDIO_48000000_SIZE_0

/* smau@50020400 */
#define BRCM_CIT_SMAU_50020400_BASE_ADDRESS_0	0x50020400
#define BRCM_CIT_SMAU_50020400_SIZE_0		256
#define BRCM_CIT_SMAU_50020400_BASE_ADDRESS	BRCM_CIT_SMAU_50020400_BASE_ADDRESS_0
#define BRCM_CIT_SMAU_50020400_SIZE		BRCM_CIT_SMAU_50020400_SIZE_0

/* sotp@30027000 */
#define BRCM_CIT_SOTP_30027000_BASE_ADDRESS_0	0x30027000
#define BRCM_CIT_SOTP_30027000_SIZE_0		256
#define BRCM_CIT_SOTP_30027000_BASE_ADDRESS	BRCM_CIT_SOTP_30027000_BASE_ADDRESS_0
#define BRCM_CIT_SOTP_30027000_SIZE		BRCM_CIT_SOTP_30027000_SIZE_0

/* spi@44040000 */
#define BRCM_CIT_SPI_44040000_BASE_ADDRESS_0	0x44040000
#define BRCM_CIT_SPI_44040000_IRQ_0		53
#define BRCM_CIT_SPI_44040000_IRQ_0_TYPE	1
#define BRCM_CIT_SPI_44040000_SIZE_0		4096
#define BRCM_CIT_SPI_44040000_BASE_ADDRESS	BRCM_CIT_SPI_44040000_BASE_ADDRESS_0
#define BRCM_CIT_SPI_44040000_SIZE		BRCM_CIT_SPI_44040000_SIZE_0

/* spi@44050000 */
#define BRCM_CIT_SPI_44050000_BASE_ADDRESS_0	0x44050000
#define BRCM_CIT_SPI_44050000_IRQ_0		52
#define BRCM_CIT_SPI_44050000_IRQ_0_TYPE	1
#define BRCM_CIT_SPI_44050000_SIZE_0		4096
#define BRCM_CIT_SPI_44050000_BASE_ADDRESS	BRCM_CIT_SPI_44050000_BASE_ADDRESS_0
#define BRCM_CIT_SPI_44050000_SIZE		BRCM_CIT_SPI_44050000_SIZE_0

/* spi@44060000 */
#define BRCM_CIT_SPI_44060000_BASE_ADDRESS_0	0x44060000
#define BRCM_CIT_SPI_44060000_IRQ_0		51
#define BRCM_CIT_SPI_44060000_IRQ_0_TYPE	1
#define BRCM_CIT_SPI_44060000_SIZE_0		4096
#define BRCM_CIT_SPI_44060000_BASE_ADDRESS	BRCM_CIT_SPI_44060000_BASE_ADDRESS_0
#define BRCM_CIT_SPI_44060000_SIZE		BRCM_CIT_SPI_44060000_SIZE_0

/* spi@44070000 */
#define BRCM_CIT_SPI_44070000_BASE_ADDRESS_0	0x44070000
#define BRCM_CIT_SPI_44070000_IRQ_0		50
#define BRCM_CIT_SPI_44070000_IRQ_0_TYPE	1
#define BRCM_CIT_SPI_44070000_SIZE_0		4096
#define BRCM_CIT_SPI_44070000_BASE_ADDRESS	BRCM_CIT_SPI_44070000_BASE_ADDRESS_0
#define BRCM_CIT_SPI_44070000_SIZE		BRCM_CIT_SPI_44070000_SIZE_0

/* spi@44080000 */
#define BRCM_CIT_SPI_44080000_BASE_ADDRESS_0	0x44080000
#define BRCM_CIT_SPI_44080000_IRQ_0		49
#define BRCM_CIT_SPI_44080000_IRQ_0_TYPE	1
#define BRCM_CIT_SPI_44080000_SIZE_0		4096
#define BRCM_CIT_SPI_44080000_BASE_ADDRESS	BRCM_CIT_SPI_44080000_BASE_ADDRESS_0
#define BRCM_CIT_SPI_44080000_SIZE		BRCM_CIT_SPI_44080000_SIZE_0

/* spru@30026000 */
#define BRCM_CIT_SPRU_30026000_BASE_ADDRESS_0	0x30026000
#define BRCM_CIT_SPRU_30026000_SIZE_0		16
#define BRCM_CIT_SPRU_30026000_BASE_ADDRESS	BRCM_CIT_SPRU_30026000_BASE_ADDRESS_0
#define BRCM_CIT_SPRU_30026000_SIZE		BRCM_CIT_SPRU_30026000_SIZE_0

/* timer */
#define ARM_CORTEXA_TIMER_SOC_TIMER_IRQ_0		29
#define ARM_CORTEXA_TIMER_SOC_TIMER_IRQ_0_TYPE		0

/* timer@45040000 */
#define ARM_SP804_TIMER_45040000_BASE_ADDRESS_0		0x45040000
#define ARM_SP804_TIMER_45040000_IRQ_0			56
#define ARM_SP804_TIMER_45040000_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45040000_SIZE_0			32
#define ARM_SP804_TIMER_45040000_BASE_ADDRESS		ARM_SP804_TIMER_45040000_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45040000_SIZE			ARM_SP804_TIMER_45040000_SIZE_0

/* timer@45040020 */
#define ARM_SP804_TIMER_45040020_BASE_ADDRESS_0		0x45040020
#define ARM_SP804_TIMER_45040020_IRQ_0			57
#define ARM_SP804_TIMER_45040020_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45040020_SIZE_0			32
#define ARM_SP804_TIMER_45040020_BASE_ADDRESS		ARM_SP804_TIMER_45040020_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45040020_SIZE			ARM_SP804_TIMER_45040020_SIZE_0

/* timer@45050000 */
#define ARM_SP804_TIMER_45050000_BASE_ADDRESS_0		0x45050000
#define ARM_SP804_TIMER_45050000_IRQ_0			58
#define ARM_SP804_TIMER_45050000_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45050000_SIZE_0			32
#define ARM_SP804_TIMER_45050000_BASE_ADDRESS		ARM_SP804_TIMER_45050000_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45050000_SIZE			ARM_SP804_TIMER_45050000_SIZE_0

/* timer@45050020 */
#define ARM_SP804_TIMER_45050020_BASE_ADDRESS_0		0x45050020
#define ARM_SP804_TIMER_45050020_IRQ_0			59
#define ARM_SP804_TIMER_45050020_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45050020_SIZE_0			32
#define ARM_SP804_TIMER_45050020_BASE_ADDRESS		ARM_SP804_TIMER_45050020_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45050020_SIZE			ARM_SP804_TIMER_45050020_SIZE_0

/* timer@45140000 */
#define ARM_SP804_TIMER_45140000_BASE_ADDRESS_0		0x45140000
#define ARM_SP804_TIMER_45140000_IRQ_0			71
#define ARM_SP804_TIMER_45140000_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45140000_SIZE_0			32
#define ARM_SP804_TIMER_45140000_BASE_ADDRESS		ARM_SP804_TIMER_45140000_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45140000_SIZE			ARM_SP804_TIMER_45140000_SIZE_0

/* timer@45140020 */
#define ARM_SP804_TIMER_45140020_BASE_ADDRESS_0		0x45140020
#define ARM_SP804_TIMER_45140020_IRQ_0			72
#define ARM_SP804_TIMER_45140020_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45140020_SIZE_0			32
#define ARM_SP804_TIMER_45140020_BASE_ADDRESS		ARM_SP804_TIMER_45140020_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45140020_SIZE			ARM_SP804_TIMER_45140020_SIZE_0

/* timer@45150000 */
#define ARM_SP804_TIMER_45150000_BASE_ADDRESS_0		0x45150000
#define ARM_SP804_TIMER_45150000_IRQ_0			73
#define ARM_SP804_TIMER_45150000_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45150000_SIZE_0			32
#define ARM_SP804_TIMER_45150000_BASE_ADDRESS		ARM_SP804_TIMER_45150000_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45150000_SIZE			ARM_SP804_TIMER_45150000_SIZE_0

/* timer@45150020 */
#define ARM_SP804_TIMER_45150020_BASE_ADDRESS_0		0x45150020
#define ARM_SP804_TIMER_45150020_IRQ_0			74
#define ARM_SP804_TIMER_45150020_IRQ_0_TYPE		1
#define ARM_SP804_TIMER_45150020_SIZE_0			32
#define ARM_SP804_TIMER_45150020_BASE_ADDRESS		ARM_SP804_TIMER_45150020_BASE_ADDRESS_0
#define ARM_SP804_TIMER_45150020_SIZE			ARM_SP804_TIMER_45150020_SIZE_0

/* uart@44000000 */
#define NS_16550_UART_44000000_BASE_ADDRESS_0		0x44000000
#define NS_16550_UART_44000000_CLOCK_FREQUENCY		66000000
#define NS_16550_UART_44000000_CURRENT_SPEED		9600
#define NS_16550_UART_44000000_IRQ_0			48
#define NS_16550_UART_44000000_IRQ_0_TYPE		1
#define NS_16550_UART_44000000_LABEL			"UART_3"
#define NS_16550_UART_44000000_SIZE_0			256
#define NS_16550_UART_44000000_BASE_ADDRESS		NS_16550_UART_44000000_BASE_ADDRESS_0
#define NS_16550_UART_44000000_SIZE			NS_16550_UART_44000000_SIZE_0

/* uart@44010000 */
#define NS_16550_UART_44010000_BASE_ADDRESS_0		0x44010000
#define NS_16550_UART_44010000_CLOCK_FREQUENCY		66000000
#define NS_16550_UART_44010000_CURRENT_SPEED		9600
#define NS_16550_UART_44010000_IRQ_0			47
#define NS_16550_UART_44010000_IRQ_0_TYPE		1
#define NS_16550_UART_44010000_LABEL			"UART_2"
#define NS_16550_UART_44010000_SIZE_0			256
#define NS_16550_UART_44010000_BASE_ADDRESS		NS_16550_UART_44010000_BASE_ADDRESS_0
#define NS_16550_UART_44010000_SIZE			NS_16550_UART_44010000_SIZE_0

/* uart@44020000 */
#define NS_16550_UART_44020000_BASE_ADDRESS_0		0x44020000
#define NS_16550_UART_44020000_CLOCK_FREQUENCY		66000000
#define NS_16550_UART_44020000_CURRENT_SPEED		9600
#define NS_16550_UART_44020000_IRQ_0			46
#define NS_16550_UART_44020000_IRQ_0_TYPE		1
#define NS_16550_UART_44020000_LABEL			"UART_1"
#define NS_16550_UART_44020000_SIZE_0			256
#define NS_16550_UART_44020000_BASE_ADDRESS		NS_16550_UART_44020000_BASE_ADDRESS_0
#define NS_16550_UART_44020000_SIZE			NS_16550_UART_44020000_SIZE_0

/* uart@44030000 */
#define CONFIG_UART_CONSOLE_ON_DEV_NAME			"UART_0"
#define NS_16550_UART_44030000_BASE_ADDRESS_0		0x44030000
#define NS_16550_UART_44030000_CLOCK_FREQUENCY		66000000
#define NS_16550_UART_44030000_CURRENT_SPEED		9600
#define NS_16550_UART_44030000_IRQ_0			45
#define NS_16550_UART_44030000_IRQ_0_TYPE		1
#define NS_16550_UART_44030000_LABEL			"UART_0"
#define NS_16550_UART_44030000_SIZE_0			256
#define NS_16550_UART_44030000_BASE_ADDRESS		NS_16550_UART_44030000_BASE_ADDRESS_0
#define NS_16550_UART_44030000_SIZE			NS_16550_UART_44030000_SIZE_0

/* unicam@56001000 */
#define BRCM_CIT_UNICAM_56001000_BASE_ADDRESS_0		0x56001000
#define BRCM_CIT_UNICAM_56001000_IRQ_0			75
#define BRCM_CIT_UNICAM_56001000_IRQ_0_TYPE		1
#define BRCM_CIT_UNICAM_56001000_SIZE_0			5416
#define BRCM_CIT_UNICAM_56001000_BASE_ADDRESS		BRCM_CIT_UNICAM_56001000_BASE_ADDRESS_0
#define BRCM_CIT_UNICAM_56001000_SIZE			BRCM_CIT_UNICAM_56001000_SIZE_0

/* usb2h@46000000 */
#define BRCM_CIT_USB2H_46000000_BASE_ADDRESS_0		0x46000000
#define BRCM_CIT_USB2H_46000000_IRQ_0			44
#define BRCM_CIT_USB2H_46000000_IRQ_0_TYPE		1
#define BRCM_CIT_USB2H_46000000_SIZE_0			4096
#define BRCM_CIT_USB2H_46000000_BASE_ADDRESS		BRCM_CIT_USB2H_46000000_BASE_ADDRESS_0
#define BRCM_CIT_USB2H_46000000_SIZE			BRCM_CIT_USB2H_46000000_SIZE_0

/* usbd@47000000 */
#define BRCM_CIT_USBD_47000000_BASE_ADDRESS_0	0x47000000
#define BRCM_CIT_USBD_47000000_IRQ_0		70
#define BRCM_CIT_USBD_47000000_IRQ_0_TYPE	1
#define BRCM_CIT_USBD_47000000_SIZE_0		1536
#define BRCM_CIT_USBD_47000000_BASE_ADDRESS	BRCM_CIT_USBD_47000000_BASE_ADDRESS_0
#define BRCM_CIT_USBD_47000000_SIZE		BRCM_CIT_USBD_47000000_SIZE_0

/* wdt@44090000 */
#define ARM_SP805_44090000_BASE_ADDRESS_0	0x44090000
#define ARM_SP805_44090000_IRQ_0		38
#define ARM_SP805_44090000_IRQ_0_TYPE		1
#define ARM_SP805_44090000_SIZE_0		4096
#define ARM_SP805_44090000_BASE_ADDRESS		ARM_SP805_44090000_BASE_ADDRESS_0
#define ARM_SP805_44090000_SIZE			ARM_SP805_44090000_SIZE_0


/* Following definitions fixup the generated include */
/* This file is a temporary workaround for mapping of the generated information
 * to the current driver definitions.  This will be removed when the drivers
 * are modified to handle the generated information, or the mapping of
 * generated data matches the driver definitions.
 */

#define IRQ_NUM(TYPE, NUM)	(TYPE == 0) ? PPI_IRQ(NUM) : SPI_IRQ(NUM)

#define UART_NS16550_PORT_0_CLK_FREQ	NS_16550_UART_44030000_CLOCK_FREQUENCY
#define UART_NS16550_PORT_0_BASE_ADDR	NS_16550_UART_44030000_BASE_ADDRESS_0
#define UART_NS16550_PORT_0_IRQ		\
	IRQ_NUM(NS_16550_UART_44030000_IRQ_0_TYPE, NS_16550_UART_44030000_IRQ_0)

#define UART_NS16550_PORT_1_CLK_FREQ	NS_16550_UART_44020000_CLOCK_FREQUENCY
#define UART_NS16550_PORT_1_BASE_ADDR	NS_16550_UART_44020000_BASE_ADDRESS_0
#define UART_NS16550_PORT_1_IRQ		\
	IRQ_NUM(NS_16550_UART_44020000_IRQ_0_TYPE, NS_16550_UART_44020000_IRQ_0)

#define UART_NS16550_PORT_2_CLK_FREQ	NS_16550_UART_44010000_CLOCK_FREQUENCY
#define UART_NS16550_PORT_2_BASE_ADDR	NS_16550_UART_44010000_BASE_ADDRESS_0
#define UART_NS16550_PORT_2_IRQ		\
	IRQ_NUM(NS_16550_UART_44010000_IRQ_0_TYPE, NS_16550_UART_44010000_IRQ_0)

#define UART_NS16550_PORT_3_CLK_FREQ	NS_16550_UART_44000000_CLOCK_FREQUENCY
#define UART_NS16550_PORT_3_BASE_ADDR	NS_16550_UART_44000000_BASE_ADDRESS_0
#define UART_NS16550_PORT_3_IRQ		\
	IRQ_NUM(NS_16550_UART_44000000_IRQ_0_TYPE, NS_16550_UART_44000000_IRQ_0)

/* GIC Interrupt controller driver params */
#define GIC_GICD_BASE_ADDR		ARM_GIC_62001000_BASE_ADDRESS_0
#define GIC_GICC_BASE_ADDR		ARM_GIC_62001000_BASE_ADDRESS_1

#define ARM_TIMER_PPI_IRQ		\
	IRQ_NUM(ARM_CORTEXA_TIMER_SOC_TIMER_IRQ_0_TYPE, ARM_CORTEXA_TIMER_SOC_TIMER_IRQ_0)

#define CONFIG_NUM_IRQS			ARM_GIC_62001000_ARM_NUM_IRQS

#define TIMER0_NAME			"timer0"
#define TIMER1_NAME			"timer1"
#define TIMER2_NAME			"timer2"
#define TIMER3_NAME			"timer3"
#define TIMER4_NAME			"timer4"
#define TIMER5_NAME			"timer5"
#define TIMER6_NAME			"timer6"
#define TIMER7_NAME			"timer7"

#define CLOCK_CONTROL_NAME		"bcm58202_clocks"
#define A7_CLOCK_CONTROL_NAME		"bcm58202_a7_clock"

#define CONFIG_PINMUX_CITADEL_0_NAME	"citadel_iomux"
#define CITADEL_PINMUX_0_BASE_ADDR	(BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS + 0xd4)
#define CITADEL_PINMUX_71_BASE_ADDR	(BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS + 0x244)

/* SPI controller base addresses */
#define SPI1_BASE			BRCM_CIT_SPI_44080000_BASE_ADDRESS
#define SPI2_BASE			BRCM_CIT_SPI_44070000_BASE_ADDRESS
#define SPI3_BASE			BRCM_CIT_SPI_44060000_BASE_ADDRESS
#define SPI4_BASE			BRCM_CIT_SPI_44050000_BASE_ADDRESS
#define SPI5_BASE			BRCM_CIT_SPI_44040000_BASE_ADDRESS

#define SPI1_IRQ			BRCM_CIT_SPI_44080000_IRQ_0
#define SPI2_IRQ			BRCM_CIT_SPI_44070000_IRQ_0
#define SPI3_IRQ			BRCM_CIT_SPI_44060000_IRQ_0
#define SPI4_IRQ			BRCM_CIT_SPI_44050000_IRQ_0
#define SPI5_IRQ			BRCM_CIT_SPI_44040000_IRQ_0

#define CONFIG_SPI1_DEV_NAME		"spi1"
#define CONFIG_SPI2_DEV_NAME		"spi2"
#define CONFIG_SPI3_DEV_NAME		"spi3"
#define CONFIG_SPI4_DEV_NAME		"spi4"
#define CONFIG_SPI5_DEV_NAME		"spi5"

/* QSPI controller configs and memory maps */
#define CONFIG_PRIMARY_FLASH_DEV_NAME	"qspi_primary_flash"
#define CONFIG_SECONDARY_FLASH_DEV_NAME	"qspi_secondary_flash"

#define BCM58202_BSPI_CS0_START		BRCM_CIT_QSPI_SOC_FLASH0_READ_BASE_ADDRESS
#define BCM58202_BSPI_CS0_SIZE		BRCM_CIT_QSPI_SOC_FLASH0_READ_SIZE
#define BCM58202_BSPI_CS1_START		BRCM_CIT_QSPI_SOC_FLASH1_READ_BASE_ADDRESS
#define BCM58202_BSPI_CS1_SIZE		BRCM_CIT_QSPI_SOC_FLASH1_READ_SIZE
#define BCM58202_WSPI_CS0_START		BRCM_CIT_QSPI_SOC_FLASH0_WRITE_BASE_ADDRESS
#define BCM58202_WSPI_CS0_SIZE		BRCM_CIT_QSPI_SOC_FLASH0_WRITE_SIZE
#define BCM58202_WSPI_CS1_START		BRCM_CIT_QSPI_SOC_FLASH1_WRITE_BASE_ADDRESS
#define BCM58202_WSPI_CS1_SIZE		BRCM_CIT_QSPI_SOC_FLASH1_WRITE_SIZE

#define CONFIG_DMU_DRU_DEV_NAME		"dru"
#define CONFIG_DMU_CDRU_DEV_NAME	"cdru"
#define CONFIG_DMU_DEV_NAME		"dmu"
#define CRMU_DRU_BASE_ADDR		BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS
#define CDRU_BASE_ADDR			BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS
#define DMU_COMMON_SPACE_BASE_ADDR	BRCM_CIT_DMU_30024000_BASE_ADDRESS

#define CONFIG_GPIO_DEV_NAME_0		"gpio_0"
#define CONFIG_GPIO_DEV_NAME_1		"gpio_1"
#define CONFIG_GPIO_DEV_NAME_2		"gpio_2"
#define GPIO_0_31_BASE_ADDR		BRCM_CIT_GPIO_45030000_BASE_ADDRESS
#define GPIO_32_63_BASE_ADDR		(BRCM_CIT_GPIO_45030000_BASE_ADDRESS + 0x200)
#define GPIO_64_68_BASE_ADDR		(BRCM_CIT_GPIO_45030000_BASE_ADDRESS + 0x400)
#define GPIO_IRQ			BRCM_CIT_GPIO_45030000_IRQ_0

#define CONFIG_GPIO_AON_DEV_NAME        "aon_gpio"
#define GPIO_AON_BASE_ADDR		BRCM_CIT_AON_GPIO_30024800_BASE_ADDRESS
#define GPIO_AON_PIN_CTRL_BASE_ADDR	(BRCM_CIT_DMU_30024000_BASE_ADDRESS + 0x8)

#define CONFIG_GPIO_IOSYS_DEV_NAME	"iosys_gpio"
#define GPIO_IOSYS_BASE_ADDR		BRCM_CIT_IOSYS_GPIO_44098000_BASE_ADDRESS

#define MFIO_PIN_CTRL_BASE_ADDR_0	(BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS + 0x0d4)
#define MFIO_PIN_CTRL_BASE_ADDR_32	(BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS + 0x154)
#define MFIO_PIN_CTRL_BASE_ADDR_37	(BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS + 0x168)

#define I2C0_BASE_ADDR			BRCM_CIT_I2C_30020000_BASE_ADDRESS
#define I2C1_BASE_ADDR			BRCM_CIT_I2C_30020100_BASE_ADDRESS
#define I2C2_BASE_ADDR			BRCM_CIT_I2C_30020200_BASE_ADDRESS

#define CONFIG_I2C0_NAME		"i2c0"
#define CONFIG_I2C1_NAME		"i2c1"
#define CONFIG_I2C2_NAME		"i2c2"

#define CONFIG_DMA_PL080_NAME		"dma_pl080"
#define CONFIG_DMA_DEV_NAME		CONFIG_DMA_PL080_NAME
#define DMA_BASE_ADDR			ARM_PL080_51000000_BASE_ADDRESS
#define DMA_TC0_IRQ			ARM_PL080_51000000_IRQ_0
#define DMA_ERR0_IRQ			ARM_PL080_51000000_IRQ_1
#define DMA_MAX_NUM_CHAN		ARM_PL080_51000000_DMA_CHANNELS

#define CONFIG_PWM_BCM58202_DEV_NAME	"pwm"
#define CONFIG_PWM_ONE_PULSE_BCM58202_DEV_NAME	"pulse_pwm"
#define PWM_BASE_ADDR			BRCM_CIT_PWM_440A0500_BASE_ADDRESS

#define CONFIG_KEYPAD_DEV_NAME		"keypad"
#define CONFIG_KEYPAD_GPIO_DEV_NAME	CONFIG_GPIO_DEV_NAME_0

#define PKA_BASE_ADDR			BRCM_CIT_PKA_E0042000_BASE_ADDRESS
#define RNG_BASE_ADDR			BRCM_CIT_RNG_45220000_BASE_ADDRESS
#define SMAU_BASE_ADDR			BRCM_CIT_SMAU_50020400_BASE_ADDRESS
#define CONFIG_SMAU_NAME		"bcm5820x_smau"
#define CONFIG_SMAU_DEV_NAME		CONFIG_SMAU_NAME
#define DPA_BASE_ADDR			BRCM_CIT_DPA_50020830_BASE_ADDRESS

#define SOTP_BASE_ADDR			BRCM_CIT_SOTP_30027000_BASE_ADDRESS
#define OTP_BASE_ADDR			BRCM_CIT_OTPC_3001C800_BASE_ADDRESS

#define CONFIG_SC_BCM58202_DEV_NAME	"smart_card"
#define SCA_SC_BASE_ADDR		BRCM_CIT_SCC_45130000_BASE_ADDRESS

#define CONFIG_UART_CONSOLE_PORT_ADDR          UART_NS16550_PORT_0_BASE_ADDR

#define CONFIG_PM_NAME	"pm"

#define CONFIG_RTC_DEV_NAME			"rtc"
#define CONFIG_BBL_DEV_NAME			"bbl"

#define SPRU_BASE_ADDRESS			BRCM_CIT_SPRU_30026000_BASE_ADDRESS

#define RTC_PERIODIC_INTERRUPT			BRCM_CIT_BBL_0_IRQ_0
#define SPRU_ALARM_EVENT_INTERRUPT		BRCM_CIT_BBL_0_IRQ_1
#define BBL_TAMPER_EVENT_INTR			SPRU_ALARM_EVENT_INTERRUPT

#define BRCM_CIT_GENPLL_3001D000_BASE_ADDRESS_0 BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS
#define BRCM_CIT_AONPLL_3001C020_BASE_ADDRESS_0 (BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS + 0x20)

/* SDIO */
#define SDIO_BASE_ADDR	BRCM_CIT_SDIO_48000000_BASE_ADDRESS
#define SDIO_IRQ	\
	IRQ_NUM(BRCM_CIT_SDIO_48000000_IRQ_0_TYPE, BRCM_CIT_SDIO_48000000_IRQ_0)
#define CONFIG_SDIO_DEV_NAME	"sdio"

/* FIXME - use a standard init priority from a Kconfig or create one */
#define CONFIG_CLOCK_CONTROL_INIT_PRIORITY	0
#define CONFIG_IOMUX_INIT_PRIORITY		1
#define CONFIG_SOC_CONFIG_PRIORITY		2
#define CONFIG_A7_CLOCK_CONTROL_INIT_PRIORITY	6
#define CONFIG_RTC_INIT_PRIORITY		7
#define CONFIG_BBL_INIT_PRIORITY		8
#define CONFIG_PM_INIT_PRIORITY			9

#define CONFIG_TIMER_INIT_PRIORITY		1
#define CONFIG_DMU_INIT_PRIORITY                2
#define CONFIG_DMA_INIT_PRIORITY		3
#define CONFIG_SMAU_DRIVER_INIT_PRIORITY	4
#define CONFIG_QSPI_DRIVER_INIT_PRIORITY	5
#define CONFIG_GPIO_DRIVER_INIT_PRIORITY        6
#define CONFIG_KEYPAD_DRIVER_INIT_PRIORITY	7

#define CONFIG_PWM_DRIVER_INIT_PRIORITY		0
#define CONFIG_SC_INIT_PRIORITY			1
#define CONFIG_SPI_DRIVER_INIT_PRIORITY		2
#define CONFIG_I2C_DRIVER_INIT_PRIORITY         3
#define CONFIG_SDIO_DRIVER_INIT_PRIORITY	11

#endif
