$date
	Wed Jul 09 15:57:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_syn_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 3 % delay [3:1] $end
$var reg 1 & rst $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
b10 %
0$
0#
x"
x!
$end
#500
1!
0"
1#
#1000
0#
#1500
1#
#2000
0#
b1 %
b1 '
1$
#2500
1#
#3000
0#
b10 '
0$
#3500
1#
#4000
0#
b11 '
1$
#4500
1#
#5000
0#
b10 %
1&
b0 '
0$
#5500
1#
#6000
0#
#6500
1#
#7000
0#
b11 %
b1 '
1$
#7500
0!
1"
1#
#8000
0#
#8500
1#
#9000
0#
#9500
1#
#10000
0#
b1 %
b10 '
0$
#10500
1!
0"
1#
#11000
0#
b11 '
1$
#11500
0!
1"
1#
#12000
0#
b100 '
1$
#12500
1#
#13000
0#
#13500
1#
#14000
0#
0&
#14500
1!
0"
1#
#15000
0#
#15500
1#
#16000
0#
#16500
1#
#17000
0#
#17500
1#
#18000
0#
#18500
1#
#19000
0#
#19500
1#
#20000
0#
#20500
1#
#21000
0#
#21500
1#
#22000
0#
#22500
1#
#23000
0#
#23500
1#
#24000
0#
#24500
1#
#25000
0#
#25500
1#
#26000
0#
#26500
1#
#27000
0#
#27500
1#
#28000
0#
#28500
1#
#29000
0#
#29500
1#
#30000
0#
#30500
1#
#31000
0#
#31500
1#
#32000
0#
#32500
1#
#33000
0#
#33500
1#
#34000
0#
#34500
1#
#35000
0#
#35500
1#
#36000
0#
#36500
1#
#37000
0#
#37500
1#
#38000
0#
#38500
1#
#39000
0#
#39500
1#
#40000
0#
#40500
1#
#41000
0#
#41500
1#
#42000
0#
#42500
1#
#43000
0#
#43500
1#
#44000
0#
#44500
1#
#45000
0#
#45500
1#
#46000
0#
#46500
1#
#47000
0#
#47500
1#
#48000
0#
#48500
1#
#49000
0#
#49500
1#
#50000
0#
