
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401958 <.init>:
  401958:	stp	x29, x30, [sp, #-16]!
  40195c:	mov	x29, sp
  401960:	bl	401ef0 <tigetstr@plt+0x60>
  401964:	ldp	x29, x30, [sp], #16
  401968:	ret

Disassembly of section .plt:

0000000000401970 <mbrtowc@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 417000 <tigetstr@plt+0x15170>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <mbrtowc@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memcpy@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <memmove@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <_exit@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <strlen@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <fputs@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <exit@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <dup@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <setupterm@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <sigprocmask@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <__sigsetjmp@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <putp@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <sprintf@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <__cxa_atexit@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <fputc@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <kill@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <fork@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <tcgetattr@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <fileno@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <signal@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <fopen@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <malloc@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <wcwidth@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <open@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <tparm@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <sigemptyset@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <bindtextdomain@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <__libc_start_main@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <tigetflag@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <sleep@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <realloc@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <getc@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <strdup@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <close@plt>:
  401bb0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <strrchr@plt>:
  401bc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <__gmon_start__@plt>:
  401bd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <fseek@plt>:
  401be0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <abort@plt>:
  401bf0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <feof@plt>:
  401c00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <puts@plt>:
  401c10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <textdomain@plt>:
  401c20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <execvp@plt>:
  401c30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <strcmp@plt>:
  401c40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <warn@plt>:
  401c50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <__ctype_b_loc@plt>:
  401c60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <fread@plt>:
  401c70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <free@plt>:
  401c80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <ungetc@plt>:
  401c90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <__ctype_get_mb_cur_max@plt>:
  401ca0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <siglongjmp@plt>:
  401cb0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <fwrite@plt>:
  401cc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <fcntl@plt>:
  401cd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <wait@plt>:
  401ce0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <dcngettext@plt>:
  401cf0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <fflush@plt>:
  401d00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <strcpy@plt>:
  401d10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <warnx@plt>:
  401d20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <read@plt>:
  401d30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <tcsetattr@plt>:
  401d40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <isatty@plt>:
  401d50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <dcgettext@plt>:
  401d60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <regexec@plt>:
  401d70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <regfree@plt>:
  401d80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <regcomp@plt>:
  401d90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <strncpy@plt>:
  401da0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <sigaddset@plt>:
  401db0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <printf@plt>:
  401dc0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <__assert_fail@plt>:
  401dd0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <__errno_location@plt>:
  401de0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <regerror@plt>:
  401df0:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <getenv@plt>:
  401e00:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <putchar@plt>:
  401e10:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <__xstat@plt>:
  401e20:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <tigetnum@plt>:
  401e30:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e44:	ldr	x17, [x16, #600]
  401e48:	add	x16, x16, #0x258
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e54:	ldr	x17, [x16, #608]
  401e58:	add	x16, x16, #0x260
  401e5c:	br	x17

0000000000401e60 <ioctl@plt>:
  401e60:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e64:	ldr	x17, [x16, #616]
  401e68:	add	x16, x16, #0x268
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e74:	ldr	x17, [x16, #624]
  401e78:	add	x16, x16, #0x270
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e84:	ldr	x17, [x16, #632]
  401e88:	add	x16, x16, #0x278
  401e8c:	br	x17

0000000000401e90 <tigetstr@plt>:
  401e90:	adrp	x16, 418000 <tigetstr@plt+0x16170>
  401e94:	ldr	x17, [x16, #640]
  401e98:	add	x16, x16, #0x280
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x1ff0
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x5e78
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x5ef8
  401ee8:	bl	401b50 <__libc_start_main@plt>
  401eec:	bl	401bf0 <abort@plt>
  401ef0:	adrp	x0, 417000 <tigetstr@plt+0x15170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <tigetstr@plt+0x70>
  401efc:	b	401bd0 <__gmon_start__@plt>
  401f00:	ret
  401f04:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f08:	add	x0, x0, #0x2a0
  401f0c:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  401f10:	add	x1, x1, #0x2a0
  401f14:	cmp	x0, x1
  401f18:	b.eq	401f4c <tigetstr@plt+0xbc>  // b.none
  401f1c:	stp	x29, x30, [sp, #-32]!
  401f20:	mov	x29, sp
  401f24:	adrp	x0, 405000 <tigetstr@plt+0x3170>
  401f28:	ldr	x0, [x0, #3896]
  401f2c:	str	x0, [sp, #24]
  401f30:	mov	x1, x0
  401f34:	cbz	x1, 401f44 <tigetstr@plt+0xb4>
  401f38:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f3c:	add	x0, x0, #0x2a0
  401f40:	blr	x1
  401f44:	ldp	x29, x30, [sp], #32
  401f48:	ret
  401f4c:	ret
  401f50:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f54:	add	x0, x0, #0x2a0
  401f58:	adrp	x1, 418000 <tigetstr@plt+0x16170>
  401f5c:	add	x1, x1, #0x2a0
  401f60:	sub	x0, x0, x1
  401f64:	lsr	x1, x0, #63
  401f68:	add	x0, x1, x0, asr #3
  401f6c:	cmp	xzr, x0, asr #1
  401f70:	b.eq	401fa8 <tigetstr@plt+0x118>  // b.none
  401f74:	stp	x29, x30, [sp, #-32]!
  401f78:	mov	x29, sp
  401f7c:	asr	x1, x0, #1
  401f80:	adrp	x0, 405000 <tigetstr@plt+0x3170>
  401f84:	ldr	x0, [x0, #3904]
  401f88:	str	x0, [sp, #24]
  401f8c:	mov	x2, x0
  401f90:	cbz	x2, 401fa0 <tigetstr@plt+0x110>
  401f94:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401f98:	add	x0, x0, #0x2a0
  401f9c:	blr	x2
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	ret
  401fac:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401fb0:	ldrb	w0, [x0, #704]
  401fb4:	cbnz	w0, 401fd8 <tigetstr@plt+0x148>
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	bl	401f04 <tigetstr@plt+0x74>
  401fc4:	adrp	x0, 418000 <tigetstr@plt+0x16170>
  401fc8:	mov	w1, #0x1                   	// #1
  401fcc:	strb	w1, [x0, #704]
  401fd0:	ldp	x29, x30, [sp], #16
  401fd4:	ret
  401fd8:	ret
  401fdc:	stp	x29, x30, [sp, #-16]!
  401fe0:	mov	x29, sp
  401fe4:	bl	401f50 <tigetstr@plt+0xc0>
  401fe8:	ldp	x29, x30, [sp], #16
  401fec:	ret
  401ff0:	stp	x29, x30, [sp, #-96]!
  401ff4:	stp	x28, x27, [sp, #16]
  401ff8:	stp	x26, x25, [sp, #32]
  401ffc:	stp	x24, x23, [sp, #48]
  402000:	stp	x22, x21, [sp, #64]
  402004:	stp	x20, x19, [sp, #80]
  402008:	mov	x29, sp
  40200c:	sub	sp, sp, #0x6d0
  402010:	mov	x19, x1
  402014:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402018:	mov	w20, w0
  40201c:	add	x1, x1, #0xd0
  402020:	add	x0, sp, #0x8
  402024:	mov	w2, #0x6b8                 	// #1720
  402028:	stur	wzr, [x29, #-12]
  40202c:	add	x21, sp, #0x8
  402030:	bl	4019a0 <memcpy@plt>
  402034:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  402038:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40203c:	add	x1, x1, #0x325
  402040:	mov	w0, #0x6                   	// #6
  402044:	str	x21, [x8, #712]
  402048:	bl	401e70 <setlocale@plt>
  40204c:	adrp	x21, 406000 <tigetstr@plt+0x4170>
  402050:	add	x21, x21, #0x788
  402054:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402058:	add	x1, x1, #0x793
  40205c:	mov	x0, x21
  402060:	bl	401b40 <bindtextdomain@plt>
  402064:	mov	x0, x21
  402068:	bl	401c20 <textdomain@plt>
  40206c:	bl	4026ec <tigetstr@plt+0x85c>
  402070:	cmp	w20, #0x2
  402074:	b.lt	4020d8 <tigetstr@plt+0x248>  // b.tstop
  402078:	ldr	x21, [x19, #8]
  40207c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402080:	add	x1, x1, #0x7a5
  402084:	mov	x0, x21
  402088:	bl	401c40 <strcmp@plt>
  40208c:	cbnz	w0, 402094 <tigetstr@plt+0x204>
  402090:	bl	402708 <tigetstr@plt+0x878>
  402094:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402098:	add	x1, x1, #0x7ac
  40209c:	mov	x0, x21
  4020a0:	bl	401c40 <strcmp@plt>
  4020a4:	cbnz	w0, 4020d8 <tigetstr@plt+0x248>
  4020a8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4020ac:	add	x1, x1, #0x7b6
  4020b0:	mov	w2, #0x5                   	// #5
  4020b4:	mov	x0, xzr
  4020b8:	bl	401d60 <dcgettext@plt>
  4020bc:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4020c0:	ldr	x1, [x8, #696]
  4020c4:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  4020c8:	add	x2, x2, #0x7c2
  4020cc:	bl	401dc0 <printf@plt>
  4020d0:	mov	w0, wzr
  4020d4:	bl	4019f0 <exit@plt>
  4020d8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4020dc:	add	x1, x1, #0x325
  4020e0:	mov	w0, #0x6                   	// #6
  4020e4:	str	w20, [sp, #176]
  4020e8:	str	x19, [sp, #168]
  4020ec:	bl	401e70 <setlocale@plt>
  4020f0:	add	x0, sp, #0x8
  4020f4:	bl	402938 <tigetstr@plt+0xaa8>
  4020f8:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  4020fc:	ldr	x0, [x21, #696]
  402100:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402104:	add	x1, x1, #0xc8a
  402108:	bl	401c40 <strcmp@plt>
  40210c:	cbnz	w0, 40211c <tigetstr@plt+0x28c>
  402110:	ldr	w8, [sp, #1724]
  402114:	eor	w8, w8, #0x4000
  402118:	str	w8, [sp, #1724]
  40211c:	add	x0, sp, #0x8
  402120:	bl	402d14 <tigetstr@plt+0xe84>
  402124:	ldr	w8, [sp, #528]
  402128:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  40212c:	add	x0, x0, #0x7d4
  402130:	cmp	w8, #0x0
  402134:	cinc	w9, w8, lt  // lt = tstop
  402138:	asr	w9, w9, #1
  40213c:	sub	w9, w9, #0x1
  402140:	cmp	w8, #0x4
  402144:	csinc	w8, w9, wzr, ge  // ge = tcont
  402148:	str	w8, [sp, #152]
  40214c:	bl	401e00 <getenv@plt>
  402150:	cbz	x0, 402160 <tigetstr@plt+0x2d0>
  402154:	mov	x1, x0
  402158:	add	x0, sp, #0x8
  40215c:	bl	402d64 <tigetstr@plt+0xed4>
  402160:	ldr	w8, [sp, #176]
  402164:	sub	w9, w8, #0x1
  402168:	cmp	w8, #0x2
  40216c:	str	w9, [sp, #176]
  402170:	b.lt	40223c <tigetstr@plt+0x3ac>  // b.tstop
  402174:	mov	x19, xzr
  402178:	mov	w20, wzr
  40217c:	mov	w27, wzr
  402180:	mov	w26, wzr
  402184:	mov	w22, #0xa                   	// #10
  402188:	ldr	x10, [sp, #168]
  40218c:	add	x11, x10, #0x8
  402190:	str	x11, [sp, #168]
  402194:	ldr	x23, [x10, #8]
  402198:	ldrb	w10, [x23]
  40219c:	cmp	w10, #0x2b
  4021a0:	b.eq	4021bc <tigetstr@plt+0x32c>  // b.none
  4021a4:	cmp	w10, #0x2d
  4021a8:	b.ne	40224c <tigetstr@plt+0x3bc>  // b.any
  4021ac:	add	x1, x23, #0x1
  4021b0:	add	x0, sp, #0x8
  4021b4:	bl	402d64 <tigetstr@plt+0xed4>
  4021b8:	b	402228 <tigetstr@plt+0x398>
  4021bc:	ldrb	w8, [x23, #1]
  4021c0:	cmp	w8, #0x2f
  4021c4:	b.ne	4021dc <tigetstr@plt+0x34c>  // b.any
  4021c8:	add	x0, x23, #0x2
  4021cc:	add	w27, w27, #0x1
  4021d0:	bl	402ec8 <tigetstr@plt+0x1038>
  4021d4:	mov	x19, x0
  4021d8:	b	402228 <tigetstr@plt+0x398>
  4021dc:	ldrb	w20, [x23, #1]
  4021e0:	add	w26, w26, #0x1
  4021e4:	cbnz	w20, 4021f0 <tigetstr@plt+0x360>
  4021e8:	mov	w8, wzr
  4021ec:	b	402224 <tigetstr@plt+0x394>
  4021f0:	bl	401c60 <__ctype_b_loc@plt>
  4021f4:	ldr	x9, [x0]
  4021f8:	mov	w8, wzr
  4021fc:	add	x10, x23, #0x2
  402200:	sxtb	x11, w20
  402204:	ldrh	w11, [x9, x11, lsl #1]
  402208:	mul	w12, w8, w22
  40220c:	add	w12, w12, w20, sxtb
  402210:	ldrb	w20, [x10], #1
  402214:	sub	w12, w12, #0x30
  402218:	tst	w11, #0x800
  40221c:	csel	w8, w8, w12, eq  // eq = none
  402220:	cbnz	w20, 402200 <tigetstr@plt+0x370>
  402224:	sub	w20, w8, #0x1
  402228:	ldr	w8, [sp, #176]
  40222c:	subs	w9, w8, #0x1
  402230:	str	w9, [sp, #176]
  402234:	b.gt	402188 <tigetstr@plt+0x2f8>
  402238:	b	40224c <tigetstr@plt+0x3bc>
  40223c:	mov	w26, wzr
  402240:	mov	w27, wzr
  402244:	mov	w20, wzr
  402248:	mov	x19, xzr
  40224c:	ldr	w10, [sp, #1724]
  402250:	tbz	w10, #2, 40228c <tigetstr@plt+0x3fc>
  402254:	ldr	x11, [sp, #600]
  402258:	cbz	x11, 402284 <tigetstr@plt+0x3f4>
  40225c:	ldrb	w11, [x11]
  402260:	cbz	w11, 402284 <tigetstr@plt+0x3f4>
  402264:	ldr	x11, [sp, #544]
  402268:	cbz	x11, 402284 <tigetstr@plt+0x3f4>
  40226c:	ldrb	w11, [x11]
  402270:	cbz	w11, 402284 <tigetstr@plt+0x3f4>
  402274:	ldr	x11, [sp, #656]
  402278:	cbz	x11, 402284 <tigetstr@plt+0x3f4>
  40227c:	ldrb	w11, [x11]
  402280:	cbnz	w11, 4026e4 <tigetstr@plt+0x854>
  402284:	and	w10, w10, #0xfffffffb
  402288:	str	w10, [sp, #1724]
  40228c:	ldr	w10, [sp, #148]
  402290:	cbnz	w10, 4022a0 <tigetstr@plt+0x410>
  402294:	ldr	w10, [sp, #528]
  402298:	sub	w10, w10, #0x1
  40229c:	str	w10, [sp, #148]
  4022a0:	ldr	w10, [sp, #1724]
  4022a4:	cmp	w8, #0x2
  4022a8:	cset	w28, gt
  4022ac:	and	w8, w10, #0x8000
  4022b0:	orr	w8, w8, w9
  4022b4:	cbnz	w8, 402304 <tigetstr@plt+0x474>
  4022b8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4022bc:	add	x1, x1, #0x7d9
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	mov	x0, xzr
  4022c8:	bl	401d60 <dcgettext@plt>
  4022cc:	bl	401d20 <warnx@plt>
  4022d0:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4022d4:	ldr	x19, [x8, #672]
  4022d8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4022dc:	add	x1, x1, #0x7e3
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, xzr
  4022e8:	bl	401d60 <dcgettext@plt>
  4022ec:	ldr	x2, [x21, #696]
  4022f0:	mov	x1, x0
  4022f4:	mov	x0, x19
  4022f8:	bl	401e40 <fprintf@plt>
  4022fc:	mov	w0, #0x1                   	// #1
  402300:	bl	4019f0 <exit@plt>
  402304:	adrp	x24, 418000 <tigetstr@plt+0x16170>
  402308:	ldr	w21, [sp, #148]
  40230c:	ldr	x22, [x24, #688]
  402310:	tbnz	w10, #16, 402380 <tigetstr@plt+0x4f0>
  402314:	adrp	x1, 402000 <tigetstr@plt+0x170>
  402318:	add	x1, x1, #0xf14
  40231c:	mov	w0, #0x3                   	// #3
  402320:	bl	401ac0 <signal@plt>
  402324:	adrp	x1, 402000 <tigetstr@plt+0x170>
  402328:	add	x1, x1, #0xff4
  40232c:	mov	w0, #0x2                   	// #2
  402330:	bl	401ac0 <signal@plt>
  402334:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402338:	add	x1, x1, #0x88
  40233c:	mov	w0, #0x1c                  	// #28
  402340:	bl	401ac0 <signal@plt>
  402344:	mov	w0, #0x14                  	// #20
  402348:	mov	w1, #0x1                   	// #1
  40234c:	bl	401ac0 <signal@plt>
  402350:	cbnz	x0, 402370 <tigetstr@plt+0x4e0>
  402354:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402358:	add	x1, x1, #0x110
  40235c:	mov	w0, #0x14                  	// #20
  402360:	bl	401ac0 <signal@plt>
  402364:	ldr	w8, [sp, #1724]
  402368:	eor	w8, w8, #0x2
  40236c:	str	w8, [sp, #1724]
  402370:	add	x2, sp, #0x8
  402374:	mov	w0, #0x2                   	// #2
  402378:	mov	w1, wzr
  40237c:	bl	401d40 <tcsetattr@plt>
  402380:	ldr	w8, [sp, #1724]
  402384:	tbz	w8, #15, 402450 <tigetstr@plt+0x5c0>
  402388:	tbnz	w8, #16, 4023c0 <tigetstr@plt+0x530>
  40238c:	mov	x0, x22
  402390:	bl	401b90 <getc@plt>
  402394:	cmp	w0, #0xc
  402398:	b.ne	4023cc <tigetstr@plt+0x53c>  // b.any
  40239c:	add	x0, sp, #0x8
  4023a0:	bl	403250 <tigetstr@plt+0x13c0>
  4023a4:	cbnz	w27, 4023f8 <tigetstr@plt+0x568>
  4023a8:	cbz	w26, 40242c <tigetstr@plt+0x59c>
  4023ac:	ldr	x2, [x24, #688]
  4023b0:	add	x0, sp, #0x8
  4023b4:	mov	w1, w20
  4023b8:	bl	4034ec <tigetstr@plt+0x165c>
  4023bc:	b	40242c <tigetstr@plt+0x59c>
  4023c0:	ldr	x0, [x24, #688]
  4023c4:	bl	4031d8 <tigetstr@plt+0x1348>
  4023c8:	b	40243c <tigetstr@plt+0x5ac>
  4023cc:	mov	x1, x22
  4023d0:	mov	w23, w0
  4023d4:	bl	401c90 <ungetc@plt>
  4023d8:	cmn	w23, #0x1
  4023dc:	b.eq	4023a4 <tigetstr@plt+0x514>  // b.none
  4023e0:	ldr	w8, [sp, #1724]
  4023e4:	tbz	w8, #14, 4023a4 <tigetstr@plt+0x514>
  4023e8:	tbz	w8, #2, 40239c <tigetstr@plt+0x50c>
  4023ec:	ldr	x0, [sp, #600]
  4023f0:	bl	401a40 <putp@plt>
  4023f4:	b	4023a4 <tigetstr@plt+0x514>
  4023f8:	ldr	x0, [sp, #672]
  4023fc:	bl	401c80 <free@plt>
  402400:	mov	x0, x19
  402404:	bl	402ec8 <tigetstr@plt+0x1038>
  402408:	ldr	x2, [x24, #688]
  40240c:	str	x0, [sp, #672]
  402410:	add	x0, sp, #0x8
  402414:	mov	w3, #0x1                   	// #1
  402418:	mov	x1, x19
  40241c:	bl	40328c <tigetstr@plt+0x13fc>
  402420:	ldr	w8, [sp, #1724]
  402424:	lsl	w8, w8, #17
  402428:	add	w21, w21, w8, asr #31
  40242c:	ldr	x1, [x24, #688]
  402430:	add	x0, sp, #0x8
  402434:	mov	w2, w21
  402438:	bl	403550 <tigetstr@plt+0x16c0>
  40243c:	ldr	w8, [sp, #1724]
  402440:	mov	w9, #0xffff7eff            	// #-33025
  402444:	mov	w28, #0x1                   	// #1
  402448:	and	w8, w8, w9
  40244c:	str	w8, [sp, #1724]
  402450:	ldr	w8, [sp, #144]
  402454:	ldr	w9, [sp, #176]
  402458:	cmp	w8, w9
  40245c:	b.ge	4026c0 <tigetstr@plt+0x830>  // b.tcont
  402460:	add	x9, sp, #0x8
  402464:	adrp	x22, 418000 <tigetstr@plt+0x16170>
  402468:	add	x23, x9, #0x2a0
  40246c:	add	x24, x9, #0xc0
  402470:	ldr	x9, [sp, #168]
  402474:	add	x0, sp, #0x8
  402478:	sub	x2, x29, #0xc
  40247c:	ldr	x1, [x9, w8, sxtw #3]
  402480:	bl	403798 <tigetstr@plt+0x1908>
  402484:	cbz	x0, 40269c <tigetstr@plt+0x80c>
  402488:	str	wzr, [sp, #160]
  40248c:	stp	xzr, xzr, [x23]
  402490:	ldrb	w8, [sp, #1725]
  402494:	mov	x25, x0
  402498:	tbz	w8, #0, 4024a8 <tigetstr@plt+0x618>
  40249c:	mov	w1, #0x1                   	// #1
  4024a0:	mov	x0, x24
  4024a4:	bl	401a30 <__sigsetjmp@plt>
  4024a8:	ldr	w8, [sp, #1724]
  4024ac:	tbnz	w8, #8, 4024f0 <tigetstr@plt+0x660>
  4024b0:	tbnz	w8, #16, 402548 <tigetstr@plt+0x6b8>
  4024b4:	ldr	w8, [sp, #144]
  4024b8:	ldr	w9, [sp, #176]
  4024bc:	cmp	w8, w9
  4024c0:	b.ge	402548 <tigetstr@plt+0x6b8>  // b.tcont
  4024c4:	mov	w1, #0x1                   	// #1
  4024c8:	mov	x0, x24
  4024cc:	bl	401a30 <__sigsetjmp@plt>
  4024d0:	ldr	x8, [sp, #168]
  4024d4:	ldrsw	x9, [sp, #144]
  4024d8:	add	x0, sp, #0x8
  4024dc:	mov	x2, x25
  4024e0:	ldr	x1, [x8, x9, lsl #3]
  4024e4:	bl	403914 <tigetstr@plt+0x1a84>
  4024e8:	mov	w21, w0
  4024ec:	b	402548 <tigetstr@plt+0x6b8>
  4024f0:	and	w8, w8, #0xfffffeff
  4024f4:	str	w8, [sp, #1724]
  4024f8:	cbnz	w27, 402514 <tigetstr@plt+0x684>
  4024fc:	cbz	w26, 402548 <tigetstr@plt+0x6b8>
  402500:	add	x0, sp, #0x8
  402504:	mov	w1, w20
  402508:	mov	x2, x25
  40250c:	bl	4034ec <tigetstr@plt+0x165c>
  402510:	b	402548 <tigetstr@plt+0x6b8>
  402514:	ldr	x0, [sp, #672]
  402518:	bl	401c80 <free@plt>
  40251c:	mov	x0, x19
  402520:	bl	402ec8 <tigetstr@plt+0x1038>
  402524:	str	x0, [sp, #672]
  402528:	add	x0, sp, #0x8
  40252c:	mov	w3, #0x1                   	// #1
  402530:	mov	x1, x19
  402534:	mov	x2, x25
  402538:	bl	40328c <tigetstr@plt+0x13fc>
  40253c:	ldr	w8, [sp, #1724]
  402540:	lsl	w8, w8, #17
  402544:	add	w21, w21, w8, asr #31
  402548:	cbz	w21, 402678 <tigetstr@plt+0x7e8>
  40254c:	ldr	w8, [sp, #1724]
  402550:	ldur	w9, [x29, #-12]
  402554:	and	w10, w8, #0x4000
  402558:	orr	w9, w10, w9
  40255c:	cbz	w9, 402588 <tigetstr@plt+0x6f8>
  402560:	ldr	x9, [sp, #136]
  402564:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  402568:	cmp	x9, x10
  40256c:	b.eq	402588 <tigetstr@plt+0x6f8>  // b.none
  402570:	tbnz	w8, #2, 402580 <tigetstr@plt+0x6f0>
  402574:	add	x0, sp, #0x8
  402578:	bl	403250 <tigetstr@plt+0x13c0>
  40257c:	b	402588 <tigetstr@plt+0x6f8>
  402580:	ldr	x0, [sp, #600]
  402584:	bl	401a40 <putp@plt>
  402588:	cbz	w28, 402640 <tigetstr@plt+0x7b0>
  40258c:	ldrb	w8, [sp, #1724]
  402590:	tbz	w8, #0, 4025a0 <tigetstr@plt+0x710>
  402594:	add	x0, sp, #0x8
  402598:	mov	w1, wzr
  40259c:	bl	4040c8 <tigetstr@plt+0x2238>
  4025a0:	ldrb	w8, [sp, #1724]
  4025a4:	tbz	w8, #2, 4025b0 <tigetstr@plt+0x720>
  4025a8:	ldr	x0, [sp, #544]
  4025ac:	bl	401a40 <putp@plt>
  4025b0:	ldr	x3, [x22, #680]
  4025b4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4025b8:	mov	w1, #0xe                   	// #14
  4025bc:	mov	w2, #0x1                   	// #1
  4025c0:	add	x0, x0, #0x80a
  4025c4:	bl	401cc0 <fwrite@plt>
  4025c8:	ldr	w8, [sp, #156]
  4025cc:	cmp	w8, #0xf
  4025d0:	b.lt	4025e0 <tigetstr@plt+0x750>  // b.tstop
  4025d4:	add	x0, sp, #0x8
  4025d8:	mov	w1, #0xe                   	// #14
  4025dc:	bl	4040c8 <tigetstr@plt+0x2238>
  4025e0:	mov	w0, #0xa                   	// #10
  4025e4:	bl	401e10 <putchar@plt>
  4025e8:	ldrb	w8, [sp, #1724]
  4025ec:	tbz	w8, #2, 4025f8 <tigetstr@plt+0x768>
  4025f0:	ldr	x0, [sp, #544]
  4025f4:	bl	401a40 <putp@plt>
  4025f8:	ldr	x8, [sp, #168]
  4025fc:	ldrsw	x9, [sp, #144]
  402600:	ldr	x0, [x8, x9, lsl #3]
  402604:	bl	401c10 <puts@plt>
  402608:	ldrb	w8, [sp, #1724]
  40260c:	tbz	w8, #2, 402618 <tigetstr@plt+0x788>
  402610:	ldr	x0, [sp, #544]
  402614:	bl	401a40 <putp@plt>
  402618:	ldr	x3, [x22, #680]
  40261c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402620:	mov	w1, #0xf                   	// #15
  402624:	mov	w2, #0x1                   	// #1
  402628:	add	x0, x0, #0x819
  40262c:	bl	401cc0 <fwrite@plt>
  402630:	ldr	w8, [sp, #528]
  402634:	sub	w8, w8, #0x4
  402638:	cmp	w21, w8
  40263c:	csel	w21, w8, w21, gt
  402640:	ldr	w8, [sp, #1724]
  402644:	tbnz	w8, #16, 402670 <tigetstr@plt+0x7e0>
  402648:	orr	w8, w8, #0x8000000
  40264c:	add	x0, sp, #0x8
  402650:	mov	x1, x25
  402654:	mov	w2, w21
  402658:	str	w8, [sp, #1724]
  40265c:	bl	403550 <tigetstr@plt+0x16c0>
  402660:	ldr	w8, [sp, #1724]
  402664:	and	w8, w8, #0xf7ffffff
  402668:	str	w8, [sp, #1724]
  40266c:	b	402678 <tigetstr@plt+0x7e8>
  402670:	mov	x0, x25
  402674:	bl	4031d8 <tigetstr@plt+0x1348>
  402678:	mov	w1, #0x1                   	// #1
  40267c:	mov	x0, x24
  402680:	bl	401a30 <__sigsetjmp@plt>
  402684:	ldr	x0, [x22, #680]
  402688:	bl	401d00 <fflush@plt>
  40268c:	mov	x0, x25
  402690:	bl	401ad0 <fclose@plt>
  402694:	movi	v0.2d, #0x0
  402698:	stp	q0, q0, [x23]
  40269c:	ldr	w8, [sp, #144]
  4026a0:	ldr	w9, [sp, #1724]
  4026a4:	ldr	w10, [sp, #176]
  4026a8:	add	w8, w8, #0x1
  4026ac:	and	w9, w9, #0xfffffeff
  4026b0:	cmp	w8, w10
  4026b4:	str	w8, [sp, #144]
  4026b8:	str	w9, [sp, #1724]
  4026bc:	b.lt	402470 <tigetstr@plt+0x5e0>  // b.tstop
  4026c0:	ldr	x0, [sp, #672]
  4026c4:	bl	401c80 <free@plt>
  4026c8:	mov	x0, x19
  4026cc:	bl	401c80 <free@plt>
  4026d0:	ldr	x0, [sp, #512]
  4026d4:	bl	401c80 <free@plt>
  4026d8:	bl	404154 <tigetstr@plt+0x22c4>
  4026dc:	mov	w0, wzr
  4026e0:	bl	4019f0 <exit@plt>
  4026e4:	orr	w10, w10, #0x4000
  4026e8:	b	402288 <tigetstr@plt+0x3f8>
  4026ec:	stp	x29, x30, [sp, #-16]!
  4026f0:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  4026f4:	add	x0, x0, #0x1d0
  4026f8:	mov	x29, sp
  4026fc:	bl	405f00 <tigetstr@plt+0x4070>
  402700:	ldp	x29, x30, [sp], #16
  402704:	ret
  402708:	stp	x29, x30, [sp, #-32]!
  40270c:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  402710:	str	x19, [sp, #16]
  402714:	ldr	x19, [x8, #680]
  402718:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40271c:	add	x1, x1, #0x835
  402720:	mov	w2, #0x5                   	// #5
  402724:	mov	x0, xzr
  402728:	mov	x29, sp
  40272c:	bl	401d60 <dcgettext@plt>
  402730:	mov	x1, x19
  402734:	bl	4019e0 <fputs@plt>
  402738:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40273c:	add	x1, x1, #0x83e
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401d60 <dcgettext@plt>
  40274c:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  402750:	ldr	x2, [x8, #696]
  402754:	mov	x1, x0
  402758:	mov	x0, x19
  40275c:	bl	401e40 <fprintf@plt>
  402760:	mov	w0, #0xa                   	// #10
  402764:	mov	x1, x19
  402768:	bl	401a70 <fputc@plt>
  40276c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402770:	add	x1, x1, #0x857
  402774:	mov	w2, #0x5                   	// #5
  402778:	mov	x0, xzr
  40277c:	bl	401d60 <dcgettext@plt>
  402780:	mov	x1, x19
  402784:	bl	4019e0 <fputs@plt>
  402788:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40278c:	add	x1, x1, #0x87f
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	401d60 <dcgettext@plt>
  40279c:	mov	x1, x19
  4027a0:	bl	4019e0 <fputs@plt>
  4027a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4027a8:	add	x1, x1, #0x88a
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401d60 <dcgettext@plt>
  4027b8:	mov	x1, x19
  4027bc:	bl	4019e0 <fputs@plt>
  4027c0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4027c4:	add	x1, x1, #0x8bd
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	401d60 <dcgettext@plt>
  4027d4:	mov	x1, x19
  4027d8:	bl	4019e0 <fputs@plt>
  4027dc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4027e0:	add	x1, x1, #0x8f2
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	mov	x0, xzr
  4027ec:	bl	401d60 <dcgettext@plt>
  4027f0:	mov	x1, x19
  4027f4:	bl	4019e0 <fputs@plt>
  4027f8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4027fc:	add	x1, x1, #0x91f
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	bl	401d60 <dcgettext@plt>
  40280c:	mov	x1, x19
  402810:	bl	4019e0 <fputs@plt>
  402814:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402818:	add	x1, x1, #0x95d
  40281c:	mov	w2, #0x5                   	// #5
  402820:	mov	x0, xzr
  402824:	bl	401d60 <dcgettext@plt>
  402828:	mov	x1, x19
  40282c:	bl	4019e0 <fputs@plt>
  402830:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402834:	add	x1, x1, #0x998
  402838:	mov	w2, #0x5                   	// #5
  40283c:	mov	x0, xzr
  402840:	bl	401d60 <dcgettext@plt>
  402844:	mov	x1, x19
  402848:	bl	4019e0 <fputs@plt>
  40284c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402850:	add	x1, x1, #0x9cc
  402854:	mov	w2, #0x5                   	// #5
  402858:	mov	x0, xzr
  40285c:	bl	401d60 <dcgettext@plt>
  402860:	mov	x1, x19
  402864:	bl	4019e0 <fputs@plt>
  402868:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40286c:	add	x1, x1, #0x9ef
  402870:	mov	w2, #0x5                   	// #5
  402874:	mov	x0, xzr
  402878:	bl	401d60 <dcgettext@plt>
  40287c:	mov	x1, x19
  402880:	bl	4019e0 <fputs@plt>
  402884:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402888:	add	x1, x1, #0xa1f
  40288c:	mov	w2, #0x5                   	// #5
  402890:	mov	x0, xzr
  402894:	bl	401d60 <dcgettext@plt>
  402898:	mov	x1, x19
  40289c:	bl	4019e0 <fputs@plt>
  4028a0:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4028a4:	add	x1, x1, #0xa55
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	mov	x0, xzr
  4028b0:	bl	401d60 <dcgettext@plt>
  4028b4:	mov	x1, x19
  4028b8:	bl	4019e0 <fputs@plt>
  4028bc:	mov	w0, #0xa                   	// #10
  4028c0:	mov	x1, x19
  4028c4:	bl	401a70 <fputc@plt>
  4028c8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4028cc:	add	x1, x1, #0xaa7
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	mov	x0, xzr
  4028d8:	bl	401d60 <dcgettext@plt>
  4028dc:	mov	x1, x0
  4028e0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4028e4:	add	x0, x0, #0xa93
  4028e8:	bl	401dc0 <printf@plt>
  4028ec:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4028f0:	add	x1, x1, #0xacd
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	mov	x0, xzr
  4028fc:	bl	401d60 <dcgettext@plt>
  402900:	mov	x1, x0
  402904:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402908:	add	x0, x0, #0xab9
  40290c:	bl	401dc0 <printf@plt>
  402910:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402914:	add	x1, x1, #0xadd
  402918:	mov	w2, #0x5                   	// #5
  40291c:	mov	x0, xzr
  402920:	bl	401d60 <dcgettext@plt>
  402924:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402928:	add	x1, x1, #0xaf8
  40292c:	bl	401dc0 <printf@plt>
  402930:	mov	w0, wzr
  402934:	bl	4019f0 <exit@plt>
  402938:	sub	sp, sp, #0x30
  40293c:	stp	x20, x19, [sp, #32]
  402940:	mov	x19, x0
  402944:	mov	w0, #0x1                   	// #1
  402948:	mov	x1, x19
  40294c:	stp	x29, x30, [sp, #16]
  402950:	add	x29, sp, #0x10
  402954:	bl	401aa0 <tcgetattr@plt>
  402958:	ldr	w8, [x19, #1716]
  40295c:	bfi	w8, w0, #16, #1
  402960:	str	w8, [x19, #1716]
  402964:	tbnz	w0, #0, 402c54 <tigetstr@plt+0xdc4>
  402968:	ldrb	w9, [x19, #19]
  40296c:	ldrb	w10, [x19, #20]
  402970:	and	w20, w8, #0xffffff3f
  402974:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402978:	cmp	w9, #0xff
  40297c:	cset	w8, ne  // ne = any
  402980:	cmp	w10, #0xff
  402984:	bfi	w20, w8, #7, #1
  402988:	cset	w8, ne  // ne = any
  40298c:	bfi	w20, w8, #6, #1
  402990:	add	x0, x0, #0xb00
  402994:	str	w20, [x19, #1716]
  402998:	bl	401e00 <getenv@plt>
  40299c:	cbnz	x0, 4029ac <tigetstr@plt+0xb1c>
  4029a0:	and	w8, w20, #0xffffffdf
  4029a4:	orr	w8, w8, #0x8
  4029a8:	str	w8, [x19, #1716]
  4029ac:	sub	x2, x29, #0x4
  4029b0:	mov	w1, #0x1                   	// #1
  4029b4:	bl	401a10 <setupterm@plt>
  4029b8:	ldur	w8, [x29, #-4]
  4029bc:	cmp	w8, #0x0
  4029c0:	b.le	402a04 <tigetstr@plt+0xb74>
  4029c4:	mov	x2, sp
  4029c8:	mov	w0, #0x1                   	// #1
  4029cc:	mov	w1, #0x5413                	// #21523
  4029d0:	bl	401e60 <ioctl@plt>
  4029d4:	tbnz	w0, #31, 402a18 <tigetstr@plt+0xb88>
  4029d8:	ldrh	w8, [sp]
  4029dc:	str	w8, [x19, #520]
  4029e0:	cbnz	w8, 4029f4 <tigetstr@plt+0xb64>
  4029e4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  4029e8:	add	x0, x0, #0xcc3
  4029ec:	bl	401e30 <tigetnum@plt>
  4029f0:	str	w0, [x19, #520]
  4029f4:	ldrh	w8, [sp, #2]
  4029f8:	str	w8, [x19, #656]
  4029fc:	cbnz	w8, 402a38 <tigetstr@plt+0xba8>
  402a00:	b	402a28 <tigetstr@plt+0xb98>
  402a04:	ldr	w8, [x19, #1716]
  402a08:	and	w8, w8, #0xffffffdf
  402a0c:	orr	w8, w8, #0x8
  402a10:	str	w8, [x19, #1716]
  402a14:	b	402c34 <tigetstr@plt+0xda4>
  402a18:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a1c:	add	x0, x0, #0xcc3
  402a20:	bl	401e30 <tigetnum@plt>
  402a24:	str	w0, [x19, #520]
  402a28:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a2c:	add	x0, x0, #0xb05
  402a30:	bl	401e30 <tigetnum@plt>
  402a34:	str	w0, [x19, #656]
  402a38:	ldr	w8, [x19, #520]
  402a3c:	cmp	w8, #0x1
  402a40:	b.lt	402a54 <tigetstr@plt+0xbc4>  // b.tstop
  402a44:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a48:	add	x0, x0, #0xb0a
  402a4c:	bl	401b60 <tigetflag@plt>
  402a50:	cbz	w0, 402a68 <tigetstr@plt+0xbd8>
  402a54:	ldr	w8, [x19, #1716]
  402a58:	mov	w9, #0x18                  	// #24
  402a5c:	str	w9, [x19, #520]
  402a60:	orr	w8, w8, #0x800
  402a64:	str	w8, [x19, #1716]
  402a68:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a6c:	add	x0, x0, #0xb0d
  402a70:	bl	401b60 <tigetflag@plt>
  402a74:	cbz	w0, 402a84 <tigetstr@plt+0xbf4>
  402a78:	ldr	w8, [x19, #1716]
  402a7c:	eor	w8, w8, #0x10
  402a80:	str	w8, [x19, #1716]
  402a84:	ldr	w8, [x19, #656]
  402a88:	cmp	w8, #0x0
  402a8c:	b.gt	402a98 <tigetstr@plt+0xc08>
  402a90:	mov	w8, #0x50                  	// #80
  402a94:	str	w8, [x19, #656]
  402a98:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402a9c:	add	x0, x0, #0xb12
  402aa0:	bl	401b60 <tigetflag@plt>
  402aa4:	ldr	w8, [x19, #1716]
  402aa8:	bfi	w8, w0, #28, #1
  402aac:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402ab0:	add	x0, x0, #0xb15
  402ab4:	str	w8, [x19, #1716]
  402ab8:	bl	401b60 <tigetflag@plt>
  402abc:	ldr	w8, [x19, #1716]
  402ac0:	bfxil	w8, w0, #0, #1
  402ac4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402ac8:	add	x0, x0, #0xb19
  402acc:	str	w8, [x19, #1716]
  402ad0:	bl	401e90 <tigetstr@plt>
  402ad4:	str	x0, [x19, #536]
  402ad8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402adc:	add	x0, x0, #0xb1c
  402ae0:	bl	401e90 <tigetstr@plt>
  402ae4:	str	x0, [x19, #528]
  402ae8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402aec:	add	x0, x0, #0xb22
  402af0:	bl	401e90 <tigetstr@plt>
  402af4:	str	x0, [x19, #544]
  402af8:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402afc:	add	x0, x0, #0xb27
  402b00:	bl	401e90 <tigetstr@plt>
  402b04:	str	x0, [x19, #552]
  402b08:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402b0c:	add	x0, x0, #0xb2c
  402b10:	bl	401e30 <tigetnum@plt>
  402b14:	cmp	w0, #0x1
  402b18:	b.lt	402b28 <tigetstr@plt+0xc98>  // b.tstop
  402b1c:	ldr	w8, [x19, #1716]
  402b20:	orr	w8, w8, #0x200000
  402b24:	str	w8, [x19, #1716]
  402b28:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402b2c:	add	x0, x0, #0xb3d
  402b30:	bl	401b60 <tigetflag@plt>
  402b34:	cbnz	w0, 402b48 <tigetstr@plt+0xcb8>
  402b38:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402b3c:	add	x0, x0, #0xb30
  402b40:	bl	401b60 <tigetflag@plt>
  402b44:	cbz	w0, 402b54 <tigetstr@plt+0xcc4>
  402b48:	ldr	w8, [x19, #1716]
  402b4c:	and	w8, w8, #0xffffffdf
  402b50:	str	w8, [x19, #1716]
  402b54:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402b58:	add	x0, x0, #0xb33
  402b5c:	bl	401e90 <tigetstr@plt>
  402b60:	adrp	x20, 407000 <tigetstr@plt+0x5170>
  402b64:	add	x20, x20, #0x325
  402b68:	cmp	x0, #0x0
  402b6c:	csel	x8, x20, x0, eq  // eq = none
  402b70:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402b74:	add	x0, x0, #0xb36
  402b78:	str	x8, [x19, #576]
  402b7c:	bl	401e90 <tigetstr@plt>
  402b80:	str	x0, [x19, #560]
  402b84:	cbz	x0, 402b9c <tigetstr@plt+0xd0c>
  402b88:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402b8c:	add	x0, x0, #0xb3b
  402b90:	bl	401e90 <tigetstr@plt>
  402b94:	str	x0, [x19, #568]
  402b98:	cbnz	x0, 402ba8 <tigetstr@plt+0xd18>
  402b9c:	ldr	x8, [x19, #576]
  402ba0:	ldrb	w8, [x8]
  402ba4:	cbz	w8, 402ce0 <tigetstr@plt+0xe50>
  402ba8:	ldr	w8, [x19, #1716]
  402bac:	and	w8, w8, #0xfeffffff
  402bb0:	str	w8, [x19, #1716]
  402bb4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402bb8:	add	x0, x0, #0xb40
  402bbc:	bl	401e90 <tigetstr@plt>
  402bc0:	str	x0, [x19, #592]
  402bc4:	cbz	x0, 402bd0 <tigetstr@plt+0xd40>
  402bc8:	ldrb	w8, [x0]
  402bcc:	cbnz	w8, 402c04 <tigetstr@plt+0xd74>
  402bd0:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402bd4:	add	x0, x0, #0xb45
  402bd8:	bl	401e90 <tigetstr@plt>
  402bdc:	str	x0, [x19, #600]
  402be0:	cbz	x0, 402c04 <tigetstr@plt+0xd74>
  402be4:	mov	w1, wzr
  402be8:	mov	w2, wzr
  402bec:	bl	401b20 <tparm@plt>
  402bf0:	add	x20, x19, #0x260
  402bf4:	mov	x1, x0
  402bf8:	mov	x0, x20
  402bfc:	bl	4042b8 <tigetstr@plt+0x2428>
  402c00:	str	x20, [x19, #592]
  402c04:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402c08:	add	x0, x0, #0xc2b
  402c0c:	bl	401e90 <tigetstr@plt>
  402c10:	str	x0, [x19, #648]
  402c14:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402c18:	add	x0, x0, #0xb49
  402c1c:	bl	401e90 <tigetstr@plt>
  402c20:	adrp	x8, 407000 <tigetstr@plt+0x5170>
  402c24:	add	x8, x8, #0x324
  402c28:	cmp	x0, #0x0
  402c2c:	csel	x8, x8, x0, eq  // eq = none
  402c30:	str	x8, [x19, #584]
  402c34:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402c38:	add	x0, x0, #0xb4e
  402c3c:	bl	401e00 <getenv@plt>
  402c40:	adrp	x8, 406000 <tigetstr@plt+0x4170>
  402c44:	add	x8, x8, #0xb54
  402c48:	cmp	x0, #0x0
  402c4c:	csel	x8, x8, x0, eq  // eq = none
  402c50:	str	x8, [x19, #176]
  402c54:	mov	w0, wzr
  402c58:	mov	x1, x19
  402c5c:	bl	401aa0 <tcgetattr@plt>
  402c60:	ldr	w8, [x19, #1716]
  402c64:	mov	x1, x19
  402c68:	bfi	w8, w0, #15, #1
  402c6c:	mov	w0, #0x2                   	// #2
  402c70:	str	w8, [x19, #1716]
  402c74:	bl	401aa0 <tcgetattr@plt>
  402c78:	ldp	q0, q1, [x19]
  402c7c:	ldr	w8, [x19, #4]
  402c80:	ldr	w9, [x19, #1716]
  402c84:	ldr	q2, [x19, #32]
  402c88:	stur	q0, [x19, #60]
  402c8c:	ldur	q0, [x19, #44]
  402c90:	mov	w10, #0x1800                	// #6144
  402c94:	bics	wzr, w10, w8
  402c98:	cset	w8, ne  // ne = any
  402c9c:	mov	w10, w9
  402ca0:	bfi	w10, w8, #10, #1
  402ca4:	stur	q1, [x19, #76]
  402ca8:	stur	q2, [x19, #92]
  402cac:	stur	q0, [x19, #104]
  402cb0:	str	w10, [x19, #1716]
  402cb4:	tbnz	w9, #16, 402cd0 <tigetstr@plt+0xe40>
  402cb8:	ldr	w8, [x19, #12]
  402cbc:	mov	w9, #0xfffffff5            	// #-11
  402cc0:	mov	w10, #0x100                 	// #256
  402cc4:	strh	w10, [x19, #22]
  402cc8:	and	w8, w8, w9
  402ccc:	str	w8, [x19, #12]
  402cd0:	ldp	x20, x19, [sp, #32]
  402cd4:	ldp	x29, x30, [sp, #16]
  402cd8:	add	sp, sp, #0x30
  402cdc:	ret
  402ce0:	ldr	x8, [x19, #544]
  402ce4:	str	x8, [x19, #560]
  402ce8:	cbz	x8, 402d08 <tigetstr@plt+0xe78>
  402cec:	ldr	x8, [x19, #552]
  402cf0:	str	x8, [x19, #568]
  402cf4:	cbz	x8, 402d08 <tigetstr@plt+0xe78>
  402cf8:	ldr	w8, [x19, #1716]
  402cfc:	lsr	w9, w8, #21
  402d00:	bfi	w8, w9, #24, #1
  402d04:	b	402bb0 <tigetstr@plt+0xd20>
  402d08:	str	x20, [x19, #560]
  402d0c:	str	x20, [x19, #568]
  402d10:	b	402bb4 <tigetstr@plt+0xd24>
  402d14:	stp	x29, x30, [sp, #-32]!
  402d18:	stp	x20, x19, [sp, #16]
  402d1c:	ldrsw	x8, [x0, #656]
  402d20:	ldr	x9, [x0, #512]
  402d24:	mov	x29, sp
  402d28:	lsl	x8, x8, #2
  402d2c:	cmp	x9, x8
  402d30:	b.cs	402d58 <tigetstr@plt+0xec8>  // b.hs, b.nlast
  402d34:	mov	x19, x0
  402d38:	cmp	w8, #0x100
  402d3c:	mov	w9, #0x100                 	// #256
  402d40:	ldr	x0, [x0, #504]
  402d44:	csel	w8, w8, w9, hi  // hi = pmore
  402d48:	sxtw	x20, w8
  402d4c:	orr	x1, x20, #0x2
  402d50:	bl	4042d4 <tigetstr@plt+0x2444>
  402d54:	stp	x0, x20, [x19, #504]
  402d58:	ldp	x20, x19, [sp, #16]
  402d5c:	ldp	x29, x30, [sp], #32
  402d60:	ret
  402d64:	stp	x29, x30, [sp, #-32]!
  402d68:	ldrb	w11, [x1]
  402d6c:	str	x19, [sp, #16]
  402d70:	mov	x29, sp
  402d74:	cbz	w11, 402e30 <tigetstr@plt+0xfa0>
  402d78:	adrp	x9, 405000 <tigetstr@plt+0x3170>
  402d7c:	mov	w8, wzr
  402d80:	add	x9, x9, #0xf48
  402d84:	mov	w10, #0xa                   	// #10
  402d88:	b	402da8 <tigetstr@plt+0xf18>
  402d8c:	ldr	w11, [x0, #140]
  402d90:	ldrsb	w12, [x1]
  402d94:	madd	w11, w11, w10, w12
  402d98:	sub	w11, w11, #0x30
  402d9c:	str	w11, [x0, #140]
  402da0:	ldrb	w11, [x1, #1]!
  402da4:	cbz	w11, 402e30 <tigetstr@plt+0xfa0>
  402da8:	sxtb	w11, w11
  402dac:	sub	w11, w11, #0x9
  402db0:	cmp	w11, #0x6c
  402db4:	b.hi	402e3c <tigetstr@plt+0xfac>  // b.pmore
  402db8:	adr	x12, 402da0 <tigetstr@plt+0xf10>
  402dbc:	ldrb	w13, [x9, x11]
  402dc0:	add	x12, x12, x13, lsl #2
  402dc4:	br	x12
  402dc8:	cbnz	w8, 402d8c <tigetstr@plt+0xefc>
  402dcc:	mov	w8, #0x1                   	// #1
  402dd0:	str	wzr, [x0, #140]
  402dd4:	b	402d8c <tigetstr@plt+0xefc>
  402dd8:	ldr	w11, [x0, #1716]
  402ddc:	orr	w11, w11, #0x4000
  402de0:	b	402e28 <tigetstr@plt+0xf98>
  402de4:	ldr	w11, [x0, #1716]
  402de8:	orr	w11, w11, #0x80000
  402dec:	b	402e28 <tigetstr@plt+0xf98>
  402df0:	ldr	w11, [x0, #1716]
  402df4:	orr	w11, w11, #0x800000
  402df8:	b	402e28 <tigetstr@plt+0xf98>
  402dfc:	ldr	w11, [x0, #1716]
  402e00:	and	w11, w11, #0xffbfffff
  402e04:	b	402e28 <tigetstr@plt+0xf98>
  402e08:	ldr	w11, [x0, #1716]
  402e0c:	and	w11, w11, #0xffffffdf
  402e10:	b	402e28 <tigetstr@plt+0xf98>
  402e14:	ldr	w11, [x0, #1716]
  402e18:	orr	w11, w11, #0x4
  402e1c:	b	402e28 <tigetstr@plt+0xf98>
  402e20:	ldr	w11, [x0, #1716]
  402e24:	and	w11, w11, #0xfffffdff
  402e28:	str	w11, [x0, #1716]
  402e2c:	b	402da0 <tigetstr@plt+0xf10>
  402e30:	ldr	x19, [sp, #16]
  402e34:	ldp	x29, x30, [sp], #32
  402e38:	ret
  402e3c:	adrp	x8, 406000 <tigetstr@plt+0x4170>
  402e40:	add	x8, x8, #0xb76
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	mov	x0, xzr
  402e4c:	mov	x19, x1
  402e50:	mov	x1, x8
  402e54:	bl	401d60 <dcgettext@plt>
  402e58:	mov	x1, x19
  402e5c:	bl	401d20 <warnx@plt>
  402e60:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  402e64:	ldr	x19, [x8, #672]
  402e68:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402e6c:	add	x1, x1, #0x7e3
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	mov	x0, xzr
  402e78:	bl	401d60 <dcgettext@plt>
  402e7c:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  402e80:	ldr	x2, [x8, #696]
  402e84:	mov	x1, x0
  402e88:	mov	x0, x19
  402e8c:	bl	401e40 <fprintf@plt>
  402e90:	mov	w0, #0x1                   	// #1
  402e94:	bl	4019f0 <exit@plt>
  402e98:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402e9c:	add	x1, x1, #0x7b6
  402ea0:	mov	w2, #0x5                   	// #5
  402ea4:	mov	x0, xzr
  402ea8:	bl	401d60 <dcgettext@plt>
  402eac:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  402eb0:	ldr	x1, [x8, #696]
  402eb4:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  402eb8:	add	x2, x2, #0x7c2
  402ebc:	bl	401dc0 <printf@plt>
  402ec0:	mov	w0, wzr
  402ec4:	bl	4019f0 <exit@plt>
  402ec8:	stp	x29, x30, [sp, #-16]!
  402ecc:	mov	x29, sp
  402ed0:	cbz	x0, 402ee4 <tigetstr@plt+0x1054>
  402ed4:	bl	401ba0 <strdup@plt>
  402ed8:	cbz	x0, 402f04 <tigetstr@plt+0x1074>
  402edc:	ldp	x29, x30, [sp], #16
  402ee0:	ret
  402ee4:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  402ee8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402eec:	adrp	x3, 406000 <tigetstr@plt+0x4170>
  402ef0:	add	x0, x0, #0xb89
  402ef4:	add	x1, x1, #0xb8d
  402ef8:	add	x3, x3, #0xba0
  402efc:	mov	w2, #0x4a                  	// #74
  402f00:	bl	401dd0 <__assert_fail@plt>
  402f04:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402f08:	add	x1, x1, #0xbbc
  402f0c:	mov	w0, #0x1                   	// #1
  402f10:	bl	401e50 <err@plt>
  402f14:	stp	x29, x30, [sp, #-32]!
  402f18:	mov	w0, #0x3                   	// #3
  402f1c:	mov	w1, #0x1                   	// #1
  402f20:	stp	x20, x19, [sp, #16]
  402f24:	mov	x29, sp
  402f28:	bl	401ac0 <signal@plt>
  402f2c:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  402f30:	ldr	x8, [x20, #712]
  402f34:	ldr	w8, [x8, #1716]
  402f38:	tbnz	w8, #26, 402f5c <tigetstr@plt+0x10cc>
  402f3c:	mov	w0, #0xa                   	// #10
  402f40:	bl	401e10 <putchar@plt>
  402f44:	ldr	x8, [x20, #712]
  402f48:	ldr	w9, [x8, #1716]
  402f4c:	tbz	w9, #20, 402fd4 <tigetstr@plt+0x1144>
  402f50:	orr	w9, w9, #0x1000
  402f54:	str	w9, [x8, #1716]
  402f58:	b	402f70 <tigetstr@plt+0x10e0>
  402f5c:	mov	w9, #0x2000                	// #8192
  402f60:	movk	w9, #0x80, lsl #16
  402f64:	and	w8, w8, w9
  402f68:	cmp	w8, #0x2, lsl #12
  402f6c:	b.eq	402f8c <tigetstr@plt+0x10fc>  // b.none
  402f70:	adrp	x1, 402000 <tigetstr@plt+0x170>
  402f74:	add	x1, x1, #0xf14
  402f78:	mov	w0, #0x3                   	// #3
  402f7c:	bl	401ac0 <signal@plt>
  402f80:	ldp	x20, x19, [sp, #16]
  402f84:	ldp	x29, x30, [sp], #32
  402f88:	ret
  402f8c:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  402f90:	ldr	x19, [x8, #672]
  402f94:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  402f98:	add	x1, x1, #0xbd4
  402f9c:	mov	w2, #0x5                   	// #5
  402fa0:	mov	x0, xzr
  402fa4:	bl	401d60 <dcgettext@plt>
  402fa8:	mov	x1, x0
  402fac:	mov	x0, x19
  402fb0:	bl	401e40 <fprintf@plt>
  402fb4:	ldr	x8, [x20, #712]
  402fb8:	ldr	w9, [x8, #148]
  402fbc:	ldr	w10, [x8, #1716]
  402fc0:	add	w9, w9, w0
  402fc4:	and	w10, w10, #0xffffdfff
  402fc8:	str	w9, [x8, #148]
  402fcc:	str	w10, [x8, #1716]
  402fd0:	b	402f70 <tigetstr@plt+0x10e0>
  402fd4:	adrp	x1, 402000 <tigetstr@plt+0x170>
  402fd8:	add	x1, x1, #0xf14
  402fdc:	mov	w0, #0x3                   	// #3
  402fe0:	bl	401ac0 <signal@plt>
  402fe4:	ldr	x8, [x20, #712]
  402fe8:	mov	w1, #0x1                   	// #1
  402fec:	add	x0, x8, #0xc0
  402ff0:	bl	401cb0 <siglongjmp@plt>
  402ff4:	stp	x29, x30, [sp, #-32]!
  402ff8:	mov	w0, #0x2                   	// #2
  402ffc:	mov	w1, #0x1                   	// #1
  403000:	str	x19, [sp, #16]
  403004:	mov	x29, sp
  403008:	bl	401ac0 <signal@plt>
  40300c:	bl	404154 <tigetstr@plt+0x22c4>
  403010:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  403014:	ldr	x0, [x19, #712]
  403018:	ldrb	w8, [x0, #1716]
  40301c:	tbnz	w8, #2, 403034 <tigetstr@plt+0x11a4>
  403020:	ldr	w8, [x0, #148]
  403024:	cmp	w8, #0x1
  403028:	b.lt	403058 <tigetstr@plt+0x11c8>  // b.tstop
  40302c:	bl	404310 <tigetstr@plt+0x2480>
  403030:	b	403048 <tigetstr@plt+0x11b8>
  403034:	mov	w0, #0xd                   	// #13
  403038:	bl	401e10 <putchar@plt>
  40303c:	ldr	x8, [x19, #712]
  403040:	ldr	x0, [x8, #536]
  403044:	bl	401a40 <putp@plt>
  403048:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40304c:	ldr	x0, [x8, #680]
  403050:	bl	401d00 <fflush@plt>
  403054:	b	403068 <tigetstr@plt+0x11d8>
  403058:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40305c:	ldr	x1, [x8, #672]
  403060:	mov	w0, #0xa                   	// #10
  403064:	bl	401a70 <fputc@plt>
  403068:	ldr	x8, [x19, #712]
  40306c:	ldr	x0, [x8, #664]
  403070:	bl	401c80 <free@plt>
  403074:	ldr	x8, [x19, #712]
  403078:	ldr	x0, [x8, #504]
  40307c:	bl	401c80 <free@plt>
  403080:	mov	w0, wzr
  403084:	bl	4019c0 <_exit@plt>
  403088:	sub	sp, sp, #0x20
  40308c:	mov	w0, #0x1c                  	// #28
  403090:	mov	w1, #0x1                   	// #1
  403094:	stp	x29, x30, [sp, #16]
  403098:	add	x29, sp, #0x10
  40309c:	bl	401ac0 <signal@plt>
  4030a0:	add	x2, sp, #0x8
  4030a4:	mov	w0, #0x1                   	// #1
  4030a8:	mov	w1, #0x5413                	// #21523
  4030ac:	bl	401e60 <ioctl@plt>
  4030b0:	cmn	w0, #0x1
  4030b4:	b.eq	4030f4 <tigetstr@plt+0x1264>  // b.none
  4030b8:	ldrh	w9, [sp, #8]
  4030bc:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4030c0:	cbz	w9, 4030e4 <tigetstr@plt+0x1254>
  4030c4:	ldr	x10, [x8, #712]
  4030c8:	lsr	w11, w9, #1
  4030cc:	cmp	w9, #0x4
  4030d0:	sub	w11, w11, #0x1
  4030d4:	sub	w12, w9, #0x1
  4030d8:	csinc	w11, w11, wzr, cs  // cs = hs, nlast
  4030dc:	str	w9, [x10, #520]
  4030e0:	stp	w12, w11, [x10, #140]
  4030e4:	ldrh	w9, [sp, #10]
  4030e8:	cbz	w9, 4030f4 <tigetstr@plt+0x1264>
  4030ec:	ldr	x8, [x8, #712]
  4030f0:	str	w9, [x8, #656]
  4030f4:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  4030f8:	add	x1, x1, #0x88
  4030fc:	mov	w0, #0x1c                  	// #28
  403100:	bl	401ac0 <signal@plt>
  403104:	ldp	x29, x30, [sp, #16]
  403108:	add	sp, sp, #0x20
  40310c:	ret
  403110:	sub	sp, sp, #0x120
  403114:	mov	w0, #0x16                  	// #22
  403118:	mov	w1, #0x1                   	// #1
  40311c:	stp	x29, x30, [sp, #256]
  403120:	stp	x28, x19, [sp, #272]
  403124:	add	x29, sp, #0x100
  403128:	bl	401ac0 <signal@plt>
  40312c:	bl	404154 <tigetstr@plt+0x22c4>
  403130:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  403134:	ldr	x0, [x8, #680]
  403138:	bl	401d00 <fflush@plt>
  40313c:	mov	w0, #0x16                  	// #22
  403140:	mov	x1, xzr
  403144:	bl	401ac0 <signal@plt>
  403148:	mov	w0, #0x14                  	// #20
  40314c:	mov	x1, xzr
  403150:	bl	401ac0 <signal@plt>
  403154:	add	x0, sp, #0x80
  403158:	bl	401b30 <sigemptyset@plt>
  40315c:	add	x0, sp, #0x80
  403160:	mov	w1, #0x14                  	// #20
  403164:	bl	401db0 <sigaddset@plt>
  403168:	add	x1, sp, #0x80
  40316c:	mov	x2, sp
  403170:	mov	w0, #0x1                   	// #1
  403174:	bl	401a20 <sigprocmask@plt>
  403178:	mov	w1, #0x14                  	// #20
  40317c:	mov	w0, wzr
  403180:	bl	401a80 <kill@plt>
  403184:	mov	x1, sp
  403188:	mov	w0, #0x2                   	// #2
  40318c:	mov	x2, xzr
  403190:	bl	401a20 <sigprocmask@plt>
  403194:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  403198:	add	x1, x1, #0x110
  40319c:	mov	w0, #0x14                  	// #20
  4031a0:	bl	401ac0 <signal@plt>
  4031a4:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  4031a8:	ldr	x0, [x19, #712]
  4031ac:	bl	40434c <tigetstr@plt+0x24bc>
  4031b0:	ldr	x8, [x19, #712]
  4031b4:	ldrb	w9, [x8, #1719]
  4031b8:	tbnz	w9, #2, 4031cc <tigetstr@plt+0x133c>
  4031bc:	ldp	x28, x19, [sp, #272]
  4031c0:	ldp	x29, x30, [sp, #256]
  4031c4:	add	sp, sp, #0x120
  4031c8:	ret
  4031cc:	add	x0, x8, #0xc0
  4031d0:	mov	w1, #0x1                   	// #1
  4031d4:	bl	401cb0 <siglongjmp@plt>
  4031d8:	stp	x29, x30, [sp, #-48]!
  4031dc:	str	x28, [sp, #16]
  4031e0:	stp	x20, x19, [sp, #32]
  4031e4:	mov	x29, sp
  4031e8:	sub	sp, sp, #0x2, lsl #12
  4031ec:	mov	x19, x0
  4031f0:	mov	x0, sp
  4031f4:	mov	w1, #0x1                   	// #1
  4031f8:	mov	w2, #0x2000                	// #8192
  4031fc:	mov	x3, x19
  403200:	bl	401c70 <fread@plt>
  403204:	cbz	x0, 40323c <tigetstr@plt+0x13ac>
  403208:	mov	x2, x0
  40320c:	adrp	x20, 418000 <tigetstr@plt+0x16170>
  403210:	ldr	x3, [x20, #680]
  403214:	mov	x0, sp
  403218:	mov	w1, #0x1                   	// #1
  40321c:	bl	401cc0 <fwrite@plt>
  403220:	mov	x0, sp
  403224:	mov	w1, #0x1                   	// #1
  403228:	mov	w2, #0x2000                	// #8192
  40322c:	mov	x3, x19
  403230:	bl	401c70 <fread@plt>
  403234:	mov	x2, x0
  403238:	cbnz	x0, 403210 <tigetstr@plt+0x1380>
  40323c:	add	sp, sp, #0x2, lsl #12
  403240:	ldp	x20, x19, [sp, #32]
  403244:	ldr	x28, [sp, #16]
  403248:	ldp	x29, x30, [sp], #48
  40324c:	ret
  403250:	stp	x29, x30, [sp, #-32]!
  403254:	str	x19, [sp, #16]
  403258:	mov	x19, x0
  40325c:	ldr	x0, [x0, #528]
  403260:	mov	x29, sp
  403264:	cbz	x0, 403280 <tigetstr@plt+0x13f0>
  403268:	ldrb	w8, [x19, #1717]
  40326c:	tbnz	w8, #3, 403280 <tigetstr@plt+0x13f0>
  403270:	bl	401a40 <putp@plt>
  403274:	mov	w0, #0xd                   	// #13
  403278:	bl	401e10 <putchar@plt>
  40327c:	str	wzr, [x19, #148]
  403280:	ldr	x19, [sp, #16]
  403284:	ldp	x29, x30, [sp], #32
  403288:	ret
  40328c:	sub	sp, sp, #0xf0
  403290:	stp	x29, x30, [sp, #144]
  403294:	stp	x26, x25, [sp, #176]
  403298:	stp	x24, x23, [sp, #192]
  40329c:	stp	x22, x21, [sp, #208]
  4032a0:	stp	x20, x19, [sp, #224]
  4032a4:	ldrsw	x24, [x0, #152]
  4032a8:	ldr	x21, [x0, #120]
  4032ac:	mov	x19, x0
  4032b0:	str	x27, [sp, #160]
  4032b4:	add	x29, sp, #0x90
  4032b8:	str	x24, [x0, #680]
  4032bc:	str	x21, [x0, #672]
  4032c0:	cbz	x1, 4034a4 <tigetstr@plt+0x1614>
  4032c4:	mov	x20, x2
  4032c8:	sub	x0, x29, #0x40
  4032cc:	mov	w2, #0x8                   	// #8
  4032d0:	mov	w23, w3
  4032d4:	bl	401d90 <regcomp@plt>
  4032d8:	cbnz	w0, 403460 <tigetstr@plt+0x15d0>
  4032dc:	mov	x0, x20
  4032e0:	bl	401c00 <feof@plt>
  4032e4:	cbz	w0, 40331c <tigetstr@plt+0x148c>
  4032e8:	sub	x0, x29, #0x40
  4032ec:	bl	401d80 <regfree@plt>
  4032f0:	mov	x0, x20
  4032f4:	bl	401c00 <feof@plt>
  4032f8:	cbnz	w0, 40347c <tigetstr@plt+0x15ec>
  4032fc:	ldp	x20, x19, [sp, #224]
  403300:	ldp	x22, x21, [sp, #208]
  403304:	ldp	x24, x23, [sp, #192]
  403308:	ldp	x26, x25, [sp, #176]
  40330c:	ldr	x27, [sp, #160]
  403310:	ldp	x29, x30, [sp, #144]
  403314:	add	sp, sp, #0xf0
  403318:	ret
  40331c:	mov	w25, wzr
  403320:	mov	x26, x21
  403324:	mov	x22, x21
  403328:	b	403340 <tigetstr@plt+0x14b0>
  40332c:	mov	x0, x20
  403330:	add	w25, w25, #0x1
  403334:	bl	401c00 <feof@plt>
  403338:	mov	x22, x27
  40333c:	cbnz	w0, 4032e8 <tigetstr@plt+0x1458>
  403340:	mov	x27, x26
  403344:	ldr	x26, [x19, #120]
  403348:	mov	x0, x19
  40334c:	mov	x1, x20
  403350:	bl	40442c <tigetstr@plt+0x259c>
  403354:	ldr	x1, [x19, #504]
  403358:	sub	x0, x29, #0x40
  40335c:	mov	x2, xzr
  403360:	mov	x3, xzr
  403364:	mov	w4, wzr
  403368:	bl	401d70 <regexec@plt>
  40336c:	cbnz	w0, 40332c <tigetstr@plt+0x149c>
  403370:	subs	w23, w23, #0x1
  403374:	b.ne	40332c <tigetstr@plt+0x149c>  // b.any
  403378:	cmp	w25, #0x2
  40337c:	b.hi	40338c <tigetstr@plt+0x14fc>  // b.pmore
  403380:	cbz	w25, 4033c4 <tigetstr@plt+0x1534>
  403384:	ldrb	w8, [x19, #1717]
  403388:	tbz	w8, #7, 4033c4 <tigetstr@plt+0x1534>
  40338c:	mov	w0, #0xa                   	// #10
  403390:	bl	401e10 <putchar@plt>
  403394:	ldrb	w8, [x19, #1716]
  403398:	tbz	w8, #2, 4033a4 <tigetstr@plt+0x1514>
  40339c:	ldr	x0, [x19, #536]
  4033a0:	bl	401a40 <putp@plt>
  4033a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4033a8:	add	x1, x1, #0xbe9
  4033ac:	mov	w2, #0x5                   	// #5
  4033b0:	mov	x0, xzr
  4033b4:	bl	401d60 <dcgettext@plt>
  4033b8:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4033bc:	ldr	x1, [x8, #680]
  4033c0:	bl	4019e0 <fputs@plt>
  4033c4:	ldrb	w8, [x19, #1717]
  4033c8:	tbnz	w8, #7, 403410 <tigetstr@plt+0x1580>
  4033cc:	ldr	w9, [x19, #152]
  4033d0:	add	w8, w25, #0x1
  4033d4:	cmp	w25, #0x1
  4033d8:	mov	w10, #0x3                   	// #3
  4033dc:	csel	w8, w10, w8, hi  // hi = pmore
  4033e0:	sub	w8, w9, w8
  4033e4:	mov	x0, x19
  4033e8:	mov	x1, x20
  4033ec:	mov	x2, x22
  4033f0:	str	w8, [x19, #152]
  4033f4:	bl	4044ac <tigetstr@plt+0x261c>
  4033f8:	ldr	w8, [x19, #1716]
  4033fc:	tbz	w8, #14, 4032e8 <tigetstr@plt+0x1458>
  403400:	tbnz	w8, #2, 403430 <tigetstr@plt+0x15a0>
  403404:	mov	x0, x19
  403408:	bl	403250 <tigetstr@plt+0x13c0>
  40340c:	b	4032e8 <tigetstr@plt+0x1458>
  403410:	mov	x0, x19
  403414:	bl	404310 <tigetstr@plt+0x2480>
  403418:	ldr	w8, [x19, #1716]
  40341c:	tbz	w8, #14, 403454 <tigetstr@plt+0x15c4>
  403420:	tbnz	w8, #2, 403444 <tigetstr@plt+0x15b4>
  403424:	mov	x0, x19
  403428:	bl	403250 <tigetstr@plt+0x13c0>
  40342c:	b	403454 <tigetstr@plt+0x15c4>
  403430:	ldr	x0, [x19, #592]
  403434:	bl	401a40 <putp@plt>
  403438:	ldr	x0, [x19, #536]
  40343c:	bl	401a40 <putp@plt>
  403440:	b	4032e8 <tigetstr@plt+0x1458>
  403444:	ldr	x0, [x19, #592]
  403448:	bl	401a40 <putp@plt>
  40344c:	ldr	x0, [x19, #536]
  403450:	bl	401a40 <putp@plt>
  403454:	ldr	x0, [x19, #504]
  403458:	bl	401c10 <puts@plt>
  40345c:	b	4032e8 <tigetstr@plt+0x1458>
  403460:	sub	x1, x29, #0x40
  403464:	mov	x2, sp
  403468:	mov	w3, #0x50                  	// #80
  40346c:	bl	401df0 <regerror@plt>
  403470:	mov	x1, sp
  403474:	mov	x0, x19
  403478:	bl	404384 <tigetstr@plt+0x24f4>
  40347c:	ldrb	w8, [x19, #1717]
  403480:	tbnz	w8, #7, 4034c4 <tigetstr@plt+0x1634>
  403484:	mov	x0, x19
  403488:	mov	x1, x20
  40348c:	mov	x2, x21
  403490:	str	w24, [x19, #152]
  403494:	bl	4044ac <tigetstr@plt+0x261c>
  403498:	ldr	x0, [x19, #664]
  40349c:	bl	401c80 <free@plt>
  4034a0:	str	xzr, [x19, #664]
  4034a4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4034a8:	add	x1, x1, #0xc0a
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	bl	401d60 <dcgettext@plt>
  4034b8:	mov	x1, x0
  4034bc:	mov	x0, x19
  4034c0:	bl	404384 <tigetstr@plt+0x24f4>
  4034c4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4034c8:	add	x1, x1, #0xbf6
  4034cc:	mov	w2, #0x5                   	// #5
  4034d0:	mov	x0, xzr
  4034d4:	bl	401d60 <dcgettext@plt>
  4034d8:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4034dc:	ldr	x1, [x8, #680]
  4034e0:	bl	4019e0 <fputs@plt>
  4034e4:	mov	w0, wzr
  4034e8:	bl	402ff4 <tigetstr@plt+0x1164>
  4034ec:	stp	x29, x30, [sp, #-48]!
  4034f0:	cmp	w1, #0x1
  4034f4:	str	x21, [sp, #16]
  4034f8:	stp	x20, x19, [sp, #32]
  4034fc:	mov	x29, sp
  403500:	b.lt	403540 <tigetstr@plt+0x16b0>  // b.tstop
  403504:	mov	x19, x2
  403508:	mov	w20, w1
  40350c:	mov	x21, x0
  403510:	mov	x0, x21
  403514:	mov	x1, x19
  403518:	bl	4044d0 <tigetstr@plt+0x2640>
  40351c:	cmn	w0, #0x1
  403520:	b.eq	403540 <tigetstr@plt+0x16b0>  // b.none
  403524:	cmp	w0, #0xa
  403528:	b.ne	403510 <tigetstr@plt+0x1680>  // b.any
  40352c:	ldr	w8, [x21, #152]
  403530:	subs	w20, w20, #0x1
  403534:	add	w8, w8, #0x1
  403538:	str	w8, [x21, #152]
  40353c:	b.gt	403510 <tigetstr@plt+0x1680>
  403540:	ldp	x20, x19, [sp, #32]
  403544:	ldr	x21, [sp, #16]
  403548:	ldp	x29, x30, [sp], #48
  40354c:	ret
  403550:	sub	sp, sp, #0x70
  403554:	stp	x22, x21, [sp, #80]
  403558:	mov	w22, #0xefff                	// #61439
  40355c:	stp	x28, x27, [sp, #32]
  403560:	stp	x26, x25, [sp, #48]
  403564:	stp	x24, x23, [sp, #64]
  403568:	stp	x20, x19, [sp, #96]
  40356c:	mov	w23, w2
  403570:	mov	x20, x1
  403574:	mov	x19, x0
  403578:	add	x21, x0, #0xc0
  40357c:	adrp	x26, 418000 <tigetstr@plt+0x16170>
  403580:	adrp	x27, 418000 <tigetstr@plt+0x16170>
  403584:	mov	w28, #0x1004                	// #4100
  403588:	movk	w22, #0xffef, lsl #16
  40358c:	stp	x29, x30, [sp, #16]
  403590:	add	x29, sp, #0x10
  403594:	b	4035b0 <tigetstr@plt+0x1720>
  403598:	mov	x0, x19
  40359c:	bl	403250 <tigetstr@plt+0x13c0>
  4035a0:	ldrsw	x8, [x19, #152]
  4035a4:	ldr	x9, [x19, #120]
  4035a8:	str	x8, [x19, #696]
  4035ac:	str	x9, [x19, #688]
  4035b0:	cmp	w23, #0x1
  4035b4:	b.lt	403698 <tigetstr@plt+0x1808>  // b.tstop
  4035b8:	ldrb	w8, [x19, #1717]
  4035bc:	tbnz	w8, #4, 403698 <tigetstr@plt+0x1808>
  4035c0:	sub	x2, x29, #0x4
  4035c4:	mov	x0, x19
  4035c8:	mov	x1, x20
  4035cc:	bl	4044f4 <tigetstr@plt+0x2664>
  4035d0:	ldr	w8, [x19, #1716]
  4035d4:	cmn	w0, #0x1
  4035d8:	b.eq	40376c <tigetstr@plt+0x18dc>  // b.none
  4035dc:	ldur	w25, [x29, #-4]
  4035e0:	mov	w24, w0
  4035e4:	tbz	w8, #19, 4035f4 <tigetstr@plt+0x1764>
  4035e8:	ldr	w9, [x26, #664]
  4035ec:	orr	w9, w9, w25
  4035f0:	cbz	w9, 4035b8 <tigetstr@plt+0x1728>
  4035f4:	str	w25, [x26, #664]
  4035f8:	tbnz	w8, #0, 40361c <tigetstr@plt+0x178c>
  4035fc:	ldr	x8, [x19, #544]
  403600:	cbz	x8, 403628 <tigetstr@plt+0x1798>
  403604:	ldrb	w8, [x8]
  403608:	cmp	w8, #0x20
  40360c:	b.ne	403628 <tigetstr@plt+0x1798>  // b.any
  403610:	ldr	w8, [x19, #148]
  403614:	cmp	w8, #0x1
  403618:	b.lt	403628 <tigetstr@plt+0x1798>  // b.tstop
  40361c:	mov	x0, x19
  403620:	mov	w1, wzr
  403624:	bl	4040c8 <tigetstr@plt+0x2238>
  403628:	ldrb	w8, [x19, #1716]
  40362c:	tbz	w8, #2, 403638 <tigetstr@plt+0x17a8>
  403630:	ldr	x0, [x19, #536]
  403634:	bl	401a40 <putp@plt>
  403638:	ldr	x1, [x19, #504]
  40363c:	mov	x0, x19
  403640:	mov	w2, w25
  403644:	bl	404b50 <tigetstr@plt+0x2cc0>
  403648:	ldr	w8, [x19, #148]
  40364c:	cmp	w24, w8
  403650:	b.ge	403664 <tigetstr@plt+0x17d4>  // b.tcont
  403654:	mov	x0, x19
  403658:	mov	w1, w24
  40365c:	bl	4040c8 <tigetstr@plt+0x2238>
  403660:	b	403668 <tigetstr@plt+0x17d8>
  403664:	str	wzr, [x19, #148]
  403668:	ldr	w8, [x19, #656]
  40366c:	cmp	w24, w8
  403670:	b.lt	40367c <tigetstr@plt+0x17ec>  // b.tstop
  403674:	ldrb	w8, [x19, #1717]
  403678:	tbnz	w8, #1, 403690 <tigetstr@plt+0x1800>
  40367c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403680:	mov	w2, #0x1                   	// #1
  403684:	mov	x0, x19
  403688:	add	x1, x1, #0xc45
  40368c:	bl	404b50 <tigetstr@plt+0x2cc0>
  403690:	subs	w23, w23, #0x1
  403694:	b.gt	4035b8 <tigetstr@plt+0x1728>
  403698:	ldrb	w8, [x19, #1719]
  40369c:	tbz	w8, #1, 4036b4 <tigetstr@plt+0x1824>
  4036a0:	ldr	x0, [x19, #568]
  4036a4:	bl	401a40 <putp@plt>
  4036a8:	ldr	w8, [x19, #1716]
  4036ac:	and	w8, w8, #0xfdffffff
  4036b0:	str	w8, [x19, #1716]
  4036b4:	ldr	x0, [x27, #680]
  4036b8:	bl	401d00 <fflush@plt>
  4036bc:	mov	x0, x19
  4036c0:	mov	x1, x20
  4036c4:	bl	4044d0 <tigetstr@plt+0x2640>
  4036c8:	ldr	w8, [x19, #1716]
  4036cc:	cmn	w0, #0x1
  4036d0:	b.eq	40376c <tigetstr@plt+0x18dc>  // b.none
  4036d4:	mov	w23, w0
  4036d8:	bics	wzr, w28, w8
  4036dc:	b.ne	4036e8 <tigetstr@plt+0x1858>  // b.any
  4036e0:	ldr	x0, [x19, #648]
  4036e4:	bl	401a40 <putp@plt>
  4036e8:	mov	x0, x19
  4036ec:	mov	w1, w23
  4036f0:	mov	x2, x20
  4036f4:	bl	404d28 <tigetstr@plt+0x2e98>
  4036f8:	mov	w1, #0x1                   	// #1
  4036fc:	mov	x0, x21
  403700:	bl	401a30 <__sigsetjmp@plt>
  403704:	ldr	w8, [x19, #1716]
  403708:	mov	x0, x19
  40370c:	mov	x1, xzr
  403710:	mov	x2, x20
  403714:	and	w8, w8, w22
  403718:	str	w8, [x19, #1716]
  40371c:	bl	403914 <tigetstr@plt+0x1a84>
  403720:	cbz	w0, 403778 <tigetstr@plt+0x18e8>
  403724:	ldrb	w8, [x19, #1717]
  403728:	mov	w23, w0
  40372c:	tbz	w8, #3, 403748 <tigetstr@plt+0x18b8>
  403730:	ldr	w8, [x19, #148]
  403734:	cmp	w8, #0x1
  403738:	b.lt	403748 <tigetstr@plt+0x18b8>  // b.tstop
  40373c:	mov	x0, x19
  403740:	mov	w1, wzr
  403744:	bl	4040c8 <tigetstr@plt+0x2238>
  403748:	ldr	w8, [x19, #1716]
  40374c:	tbz	w8, #14, 4035a0 <tigetstr@plt+0x1710>
  403750:	ldr	w9, [x19, #140]
  403754:	cmp	w23, w9
  403758:	b.lt	4035a0 <tigetstr@plt+0x1710>  // b.tstop
  40375c:	tbz	w8, #2, 403598 <tigetstr@plt+0x1708>
  403760:	ldr	x0, [x19, #592]
  403764:	bl	401a40 <putp@plt>
  403768:	b	4035a0 <tigetstr@plt+0x1710>
  40376c:	tbz	w8, #2, 403778 <tigetstr@plt+0x18e8>
  403770:	ldr	x0, [x19, #648]
  403774:	bl	401a40 <putp@plt>
  403778:	ldp	x20, x19, [sp, #96]
  40377c:	ldp	x22, x21, [sp, #80]
  403780:	ldp	x24, x23, [sp, #64]
  403784:	ldp	x26, x25, [sp, #48]
  403788:	ldp	x28, x27, [sp, #32]
  40378c:	ldp	x29, x30, [sp, #16]
  403790:	add	sp, sp, #0x70
  403794:	ret
  403798:	sub	sp, sp, #0xb0
  40379c:	stp	x20, x19, [sp, #160]
  4037a0:	mov	x19, x1
  4037a4:	mov	x20, x0
  4037a8:	mov	x1, sp
  4037ac:	mov	x0, x19
  4037b0:	stp	x29, x30, [sp, #128]
  4037b4:	stp	x22, x21, [sp, #144]
  4037b8:	add	x29, sp, #0x80
  4037bc:	mov	x21, x2
  4037c0:	bl	405f10 <tigetstr@plt+0x4080>
  4037c4:	cmn	w0, #0x1
  4037c8:	b.eq	403800 <tigetstr@plt+0x1970>  // b.none
  4037cc:	ldr	w8, [sp, #16]
  4037d0:	and	w8, w8, #0xf000
  4037d4:	cmp	w8, #0x4, lsl #12
  4037d8:	b.ne	403840 <tigetstr@plt+0x19b0>  // b.any
  4037dc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4037e0:	add	x1, x1, #0xc2e
  4037e4:	mov	w2, #0x5                   	// #5
  4037e8:	mov	x0, xzr
  4037ec:	bl	401d60 <dcgettext@plt>
  4037f0:	mov	x1, x19
  4037f4:	bl	401dc0 <printf@plt>
  4037f8:	mov	x22, xzr
  4037fc:	b	4038fc <tigetstr@plt+0x1a6c>
  403800:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  403804:	ldr	x0, [x8, #680]
  403808:	bl	401d00 <fflush@plt>
  40380c:	ldrb	w8, [x20, #1716]
  403810:	tbz	w8, #2, 40381c <tigetstr@plt+0x198c>
  403814:	ldr	x0, [x20, #536]
  403818:	bl	401a40 <putp@plt>
  40381c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403820:	add	x1, x1, #0xc1c
  403824:	mov	w2, #0x5                   	// #5
  403828:	mov	x0, xzr
  40382c:	bl	401d60 <dcgettext@plt>
  403830:	mov	x1, x19
  403834:	bl	401c50 <warn@plt>
  403838:	mov	x22, xzr
  40383c:	b	4038fc <tigetstr@plt+0x1a6c>
  403840:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403844:	add	x1, x1, #0xb20
  403848:	mov	x0, x19
  40384c:	str	wzr, [x20, #152]
  403850:	str	xzr, [x20, #120]
  403854:	bl	401ae0 <fopen@plt>
  403858:	mov	x22, x0
  40385c:	cbz	x0, 403880 <tigetstr@plt+0x19f0>
  403860:	mov	x0, x22
  403864:	mov	x1, x19
  403868:	bl	404dbc <tigetstr@plt+0x2f2c>
  40386c:	cbz	w0, 4038ac <tigetstr@plt+0x1a1c>
  403870:	mov	x0, x22
  403874:	bl	401ad0 <fclose@plt>
  403878:	mov	x22, xzr
  40387c:	b	4038fc <tigetstr@plt+0x1a6c>
  403880:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  403884:	ldr	x0, [x8, #680]
  403888:	bl	401d00 <fflush@plt>
  40388c:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403890:	add	x1, x1, #0xc47
  403894:	mov	w2, #0x5                   	// #5
  403898:	mov	x0, xzr
  40389c:	bl	401d60 <dcgettext@plt>
  4038a0:	mov	x1, x19
  4038a4:	bl	401c50 <warn@plt>
  4038a8:	b	4038fc <tigetstr@plt+0x1a6c>
  4038ac:	mov	x0, x22
  4038b0:	bl	401ab0 <fileno@plt>
  4038b4:	mov	w1, #0x2                   	// #2
  4038b8:	mov	w2, #0x1                   	// #1
  4038bc:	bl	401cd0 <fcntl@plt>
  4038c0:	mov	x0, x20
  4038c4:	mov	x1, x22
  4038c8:	bl	4044d0 <tigetstr@plt+0x2640>
  4038cc:	cmp	w0, #0xc
  4038d0:	mov	w1, w0
  4038d4:	cset	w8, eq  // eq = none
  4038d8:	mov	x0, x20
  4038dc:	mov	x2, x22
  4038e0:	str	w8, [x21]
  4038e4:	bl	404d28 <tigetstr@plt+0x2e98>
  4038e8:	ldr	x8, [sp, #48]
  4038ec:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4038f0:	cmp	x8, #0x0
  4038f4:	csel	x8, x9, x8, eq  // eq = none
  4038f8:	str	x8, [x20, #128]
  4038fc:	mov	x0, x22
  403900:	ldp	x20, x19, [sp, #160]
  403904:	ldp	x22, x21, [sp, #144]
  403908:	ldp	x29, x30, [sp, #128]
  40390c:	add	sp, sp, #0xb0
  403910:	ret
  403914:	sub	sp, sp, #0xc0
  403918:	stp	x29, x30, [sp, #96]
  40391c:	stp	x28, x27, [sp, #112]
  403920:	stp	x26, x25, [sp, #128]
  403924:	stp	x24, x23, [sp, #144]
  403928:	stp	x22, x21, [sp, #160]
  40392c:	stp	x20, x19, [sp, #176]
  403930:	ldr	w8, [x0, #1716]
  403934:	mov	x20, x2
  403938:	mov	x19, x0
  40393c:	mov	x21, x1
  403940:	add	x29, sp, #0x60
  403944:	tbnz	w8, #17, 403958 <tigetstr@plt+0x1ac8>
  403948:	mov	x0, x19
  40394c:	mov	x1, x21
  403950:	bl	404e94 <tigetstr@plt+0x3004>
  403954:	b	403960 <tigetstr@plt+0x1ad0>
  403958:	and	w8, w8, #0xfffdffff
  40395c:	str	w8, [x19, #1716]
  403960:	add	x8, sp, #0xc
  403964:	adrp	x27, 407000 <tigetstr@plt+0x5170>
  403968:	adrp	x23, 405000 <tigetstr@plt+0x3170>
  40396c:	adrp	x28, 406000 <tigetstr@plt+0x4170>
  403970:	mov	w24, wzr
  403974:	adrp	x25, 418000 <tigetstr@plt+0x16170>
  403978:	add	x27, x27, #0x25d
  40397c:	adrp	x26, 418000 <tigetstr@plt+0x16170>
  403980:	add	x23, x23, #0xfb6
  403984:	add	x28, x28, #0xc7f
  403988:	orr	x8, x8, #0x3
  40398c:	str	x8, [sp]
  403990:	b	4039cc <tigetstr@plt+0x1b3c>
  403994:	mov	w3, w0
  403998:	mov	w8, wzr
  40399c:	ldurb	w10, [x29, #-4]
  4039a0:	ldrb	w11, [x19, #19]
  4039a4:	str	w3, [x19, #708]
  4039a8:	sxtb	w9, w10
  4039ac:	cmp	w10, w11
  4039b0:	str	w9, [x19, #704]
  4039b4:	b.ne	403a14 <tigetstr@plt+0x1b84>  // b.any
  4039b8:	mov	x0, x19
  4039bc:	bl	404310 <tigetstr@plt+0x2480>
  4039c0:	mov	x0, x19
  4039c4:	mov	x1, x21
  4039c8:	bl	404e94 <tigetstr@plt+0x3004>
  4039cc:	sub	x1, x29, #0x4
  4039d0:	mov	x0, x19
  4039d4:	bl	40502c <tigetstr@plt+0x319c>
  4039d8:	ldr	w8, [x19, #1716]
  4039dc:	and	w9, w8, #0xfffbffff
  4039e0:	str	w9, [x19, #1716]
  4039e4:	ldurb	w9, [x29, #-4]
  4039e8:	cmp	w9, #0x2e
  4039ec:	b.ne	403994 <tigetstr@plt+0x1b04>  // b.any
  4039f0:	ldr	w9, [x19, #704]
  4039f4:	orr	w8, w8, #0x40000
  4039f8:	str	w8, [x19, #1716]
  4039fc:	sturb	w9, [x29, #-4]
  403a00:	ldr	w3, [x19, #708]
  403a04:	cmp	w9, #0x3a
  403a08:	b.ne	403998 <tigetstr@plt+0x1b08>  // b.any
  403a0c:	ldr	w8, [x19, #712]
  403a10:	b	40399c <tigetstr@plt+0x1b0c>
  403a14:	sub	w10, w9, #0x2
  403a18:	cmp	w10, #0x78
  403a1c:	b.hi	403d78 <tigetstr@plt+0x1ee8>  // b.pmore
  403a20:	adr	x11, 403a30 <tigetstr@plt+0x1ba0>
  403a24:	ldrh	w12, [x23, x10, lsl #1]
  403a28:	add	x11, x11, x12, lsl #2
  403a2c:	br	x11
  403a30:	cmp	w3, #0x0
  403a34:	csinc	w24, w3, wzr, ne  // ne = any
  403a38:	cmp	w9, #0x66
  403a3c:	b.ne	403a48 <tigetstr@plt+0x1bb8>  // b.any
  403a40:	ldr	w8, [x19, #140]
  403a44:	mul	w24, w8, w24
  403a48:	mov	w0, #0xd                   	// #13
  403a4c:	bl	401e10 <putchar@plt>
  403a50:	mov	x0, x19
  403a54:	mov	w1, wzr
  403a58:	bl	4040c8 <tigetstr@plt+0x2238>
  403a5c:	mov	w0, #0xa                   	// #10
  403a60:	bl	401e10 <putchar@plt>
  403a64:	ldrb	w8, [x19, #1716]
  403a68:	tbz	w8, #2, 403a74 <tigetstr@plt+0x1be4>
  403a6c:	ldr	x0, [x19, #536]
  403a70:	bl	401a40 <putp@plt>
  403a74:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403a78:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  403a7c:	sxtw	x3, w24
  403a80:	mov	w4, #0x5                   	// #5
  403a84:	mov	x0, xzr
  403a88:	add	x1, x1, #0xca0
  403a8c:	add	x2, x2, #0xcb4
  403a90:	bl	401cf0 <dcngettext@plt>
  403a94:	mov	w1, w24
  403a98:	bl	401dc0 <printf@plt>
  403a9c:	ldrb	w8, [x19, #1716]
  403aa0:	tbz	w8, #2, 403aac <tigetstr@plt+0x1c1c>
  403aa4:	ldr	x0, [x19, #536]
  403aa8:	bl	401a40 <putp@plt>
  403aac:	mov	w0, #0xa                   	// #10
  403ab0:	bl	401e10 <putchar@plt>
  403ab4:	cmp	w24, #0x1
  403ab8:	b.lt	403c64 <tigetstr@plt+0x1dd4>  // b.tstop
  403abc:	mov	x0, x19
  403ac0:	mov	x1, x20
  403ac4:	bl	4044d0 <tigetstr@plt+0x2640>
  403ac8:	cmn	w0, #0x1
  403acc:	b.eq	40405c <tigetstr@plt+0x21cc>  // b.none
  403ad0:	cmp	w0, #0xa
  403ad4:	b.ne	403abc <tigetstr@plt+0x1c2c>  // b.any
  403ad8:	ldr	w8, [x19, #152]
  403adc:	subs	w24, w24, #0x1
  403ae0:	add	w8, w8, #0x1
  403ae4:	str	w8, [x19, #152]
  403ae8:	b.gt	403abc <tigetstr@plt+0x1c2c>
  403aec:	b	403c64 <tigetstr@plt+0x1dd4>
  403af0:	cbz	w3, 403af8 <tigetstr@plt+0x1c68>
  403af4:	str	w3, [x19, #144]
  403af8:	ldr	w24, [x19, #144]
  403afc:	mov	w8, #0x1                   	// #1
  403b00:	b	403ea8 <tigetstr@plt+0x2018>
  403b04:	ldrb	w8, [x19, #1717]
  403b08:	tbnz	w8, #7, 404040 <tigetstr@plt+0x21b0>
  403b0c:	cmp	w3, #0x0
  403b10:	mov	w0, #0xd                   	// #13
  403b14:	csinc	w22, w3, wzr, ne  // ne = any
  403b18:	bl	401e10 <putchar@plt>
  403b1c:	mov	x0, x19
  403b20:	mov	w1, wzr
  403b24:	bl	4040c8 <tigetstr@plt+0x2238>
  403b28:	mov	w0, #0xa                   	// #10
  403b2c:	bl	401e10 <putchar@plt>
  403b30:	ldrb	w8, [x19, #1716]
  403b34:	tbz	w8, #2, 403b40 <tigetstr@plt+0x1cb0>
  403b38:	ldr	x0, [x19, #536]
  403b3c:	bl	401a40 <putp@plt>
  403b40:	adrp	x2, 406000 <tigetstr@plt+0x4170>
  403b44:	sxtw	x3, w22
  403b48:	mov	w4, #0x5                   	// #5
  403b4c:	mov	x0, xzr
  403b50:	mov	x1, x28
  403b54:	add	x2, x2, #0xc8f
  403b58:	bl	401cf0 <dcngettext@plt>
  403b5c:	mov	w1, w22
  403b60:	bl	401dc0 <printf@plt>
  403b64:	ldrb	w8, [x19, #1716]
  403b68:	tbz	w8, #2, 403b74 <tigetstr@plt+0x1ce4>
  403b6c:	ldr	x0, [x19, #536]
  403b70:	bl	401a40 <putp@plt>
  403b74:	mov	w0, #0xa                   	// #10
  403b78:	bl	401e10 <putchar@plt>
  403b7c:	ldr	w8, [x19, #140]
  403b80:	ldr	w9, [x19, #1716]
  403b84:	ldr	w10, [x19, #152]
  403b88:	add	w11, w22, #0x1
  403b8c:	mul	w8, w8, w11
  403b90:	mvn	w8, w8
  403b94:	ubfx	w9, w9, #14, #1
  403b98:	add	w8, w10, w8
  403b9c:	add	w8, w8, w9
  403ba0:	mov	x0, x19
  403ba4:	mov	x1, x20
  403ba8:	mov	x2, xzr
  403bac:	bic	w22, w8, w8, asr #31
  403bb0:	bl	4044ac <tigetstr@plt+0x261c>
  403bb4:	mov	x0, x19
  403bb8:	mov	w1, w22
  403bbc:	mov	x2, x20
  403bc0:	str	wzr, [x19, #152]
  403bc4:	bl	4034ec <tigetstr@plt+0x165c>
  403bc8:	ldr	w9, [x19, #1716]
  403bcc:	ldr	w10, [x19, #140]
  403bd0:	mov	w8, #0x1                   	// #1
  403bd4:	bic	w9, w8, w9, lsr #14
  403bd8:	add	w24, w9, w10
  403bdc:	tbnz	w8, #0, 403ea8 <tigetstr@plt+0x2018>
  403be0:	b	404054 <tigetstr@plt+0x21c4>
  403be4:	cbz	w3, 403c64 <tigetstr@plt+0x1dd4>
  403be8:	cmp	w9, #0x7a
  403bec:	b.eq	403e38 <tigetstr@plt+0x1fa8>  // b.none
  403bf0:	b	403e3c <tigetstr@plt+0x1fac>
  403bf4:	ldrb	w8, [x19, #1717]
  403bf8:	tbz	w8, #6, 403c04 <tigetstr@plt+0x1d74>
  403bfc:	mov	x0, x19
  403c00:	bl	403250 <tigetstr@plt+0x13c0>
  403c04:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	mov	x0, xzr
  403c10:	add	x1, x1, #0xcf6
  403c14:	bl	401d60 <dcgettext@plt>
  403c18:	ldr	x1, [x26, #680]
  403c1c:	bl	4019e0 <fputs@plt>
  403c20:	adrp	x22, 406000 <tigetstr@plt+0x4170>
  403c24:	add	x22, x22, #0xd79
  403c28:	mov	x0, x22
  403c2c:	bl	401c10 <puts@plt>
  403c30:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403c34:	mov	w2, #0x5                   	// #5
  403c38:	mov	x0, xzr
  403c3c:	add	x1, x1, #0xdc9
  403c40:	bl	401d60 <dcgettext@plt>
  403c44:	ldr	x1, [x26, #680]
  403c48:	bl	4019e0 <fputs@plt>
  403c4c:	mov	x0, x22
  403c50:	bl	401c10 <puts@plt>
  403c54:	mov	x0, x19
  403c58:	mov	x1, x21
  403c5c:	bl	404e94 <tigetstr@plt+0x3004>
  403c60:	b	403ea4 <tigetstr@plt+0x2014>
  403c64:	ldr	w24, [x19, #140]
  403c68:	mov	w8, #0x1                   	// #1
  403c6c:	b	403ea8 <tigetstr@plt+0x2018>
  403c70:	ldr	x8, [x19, #664]
  403c74:	cbz	x8, 4040a8 <tigetstr@plt+0x2218>
  403c78:	ldr	w8, [x19, #1716]
  403c7c:	eor	w8, w8, #0x40000
  403c80:	str	w8, [x19, #1716]
  403c84:	cmp	w3, #0x0
  403c88:	mov	x0, x19
  403c8c:	csinc	w22, w3, wzr, ne  // ne = any
  403c90:	bl	404310 <tigetstr@plt+0x2480>
  403c94:	mov	w0, #0x2f                  	// #47
  403c98:	bl	401e10 <putchar@plt>
  403c9c:	mov	w8, #0x1                   	// #1
  403ca0:	str	w8, [x19, #148]
  403ca4:	ldr	x0, [x26, #680]
  403ca8:	bl	401d00 <fflush@plt>
  403cac:	ldrb	w8, [x19, #1718]
  403cb0:	tbnz	w8, #2, 403cf0 <tigetstr@plt+0x1e60>
  403cb4:	add	x1, sp, #0xc
  403cb8:	mov	w2, #0x4e                  	// #78
  403cbc:	mov	w3, #0x2f                  	// #47
  403cc0:	mov	x0, x19
  403cc4:	bl	405228 <tigetstr@plt+0x3398>
  403cc8:	ldr	x1, [x25, #672]
  403ccc:	mov	w0, #0xd                   	// #13
  403cd0:	bl	401a70 <fputc@plt>
  403cd4:	ldr	x0, [x19, #664]
  403cd8:	bl	401c80 <free@plt>
  403cdc:	add	x0, sp, #0xc
  403ce0:	bl	402ec8 <tigetstr@plt+0x1038>
  403ce4:	add	x1, sp, #0xc
  403ce8:	str	x0, [x19, #664]
  403cec:	b	403d00 <tigetstr@plt+0x1e70>
  403cf0:	ldr	x1, [x25, #672]
  403cf4:	mov	w0, #0xd                   	// #13
  403cf8:	bl	401a70 <fputc@plt>
  403cfc:	ldr	x1, [x19, #664]
  403d00:	mov	x0, x19
  403d04:	mov	x2, x20
  403d08:	mov	w3, w22
  403d0c:	bl	40328c <tigetstr@plt+0x13fc>
  403d10:	ldr	w8, [x19, #140]
  403d14:	sub	w24, w8, #0x1
  403d18:	mov	w8, #0x1                   	// #1
  403d1c:	b	403ea8 <tigetstr@plt+0x2018>
  403d20:	ldrb	w8, [x19, #1717]
  403d24:	tbnz	w8, #7, 404030 <tigetstr@plt+0x21a0>
  403d28:	mov	x0, x19
  403d2c:	bl	403250 <tigetstr@plt+0x13c0>
  403d30:	ldr	x2, [x19, #688]
  403d34:	mov	x0, x19
  403d38:	mov	x1, x20
  403d3c:	bl	4044ac <tigetstr@plt+0x261c>
  403d40:	ldr	x8, [x19, #696]
  403d44:	b	403e14 <tigetstr@plt+0x1f84>
  403d48:	ldrb	w8, [x19, #1717]
  403d4c:	tbnz	w8, #7, 403d78 <tigetstr@plt+0x1ee8>
  403d50:	ldr	w8, [x19, #152]
  403d54:	ldr	w9, [x19, #140]
  403d58:	cmp	w8, w9
  403d5c:	b.le	403ebc <tigetstr@plt+0x202c>
  403d60:	add	w10, w9, #0x1
  403d64:	add	w11, w9, #0x2
  403d68:	cmp	w10, #0x0
  403d6c:	csinc	w9, w11, w9, lt  // lt = tstop
  403d70:	sub	w22, w8, w9, asr #1
  403d74:	b	403ec0 <tigetstr@plt+0x2030>
  403d78:	ldrb	w8, [x19, #1718]
  403d7c:	tbz	w8, #7, 404030 <tigetstr@plt+0x21a0>
  403d80:	mov	x0, x19
  403d84:	bl	404310 <tigetstr@plt+0x2480>
  403d88:	ldr	x0, [x19, #544]
  403d8c:	cbz	x0, 403e84 <tigetstr@plt+0x1ff4>
  403d90:	ldr	x8, [x19, #552]
  403d94:	cbz	x8, 403e84 <tigetstr@plt+0x1ff4>
  403d98:	bl	401a40 <putp@plt>
  403d9c:	mov	w2, #0x5                   	// #5
  403da0:	mov	x0, xzr
  403da4:	mov	x1, x27
  403da8:	bl	401d60 <dcgettext@plt>
  403dac:	bl	401dc0 <printf@plt>
  403db0:	ldr	w8, [x19, #1716]
  403db4:	lsr	w9, w8, #20
  403db8:	ldr	x8, [x19, #552]
  403dbc:	and	w9, w9, #0x2
  403dc0:	add	w9, w9, w0
  403dc4:	str	w9, [x19, #148]
  403dc8:	mov	x0, x8
  403dcc:	bl	401a40 <putp@plt>
  403dd0:	b	403e9c <tigetstr@plt+0x200c>
  403dd4:	ldrb	w8, [x19, #1717]
  403dd8:	tbnz	w8, #7, 404030 <tigetstr@plt+0x21a0>
  403ddc:	mov	x0, x19
  403de0:	bl	404310 <tigetstr@plt+0x2480>
  403de4:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  403de8:	mov	w2, #0x5                   	// #5
  403dec:	mov	x0, xzr
  403df0:	add	x1, x1, #0xcc9
  403df4:	bl	401d60 <dcgettext@plt>
  403df8:	ldr	x1, [x26, #680]
  403dfc:	bl	4019e0 <fputs@plt>
  403e00:	ldr	x2, [x19, #672]
  403e04:	mov	x0, x19
  403e08:	mov	x1, x20
  403e0c:	bl	4044ac <tigetstr@plt+0x261c>
  403e10:	ldr	x8, [x19, #680]
  403e14:	ldr	w24, [x19, #140]
  403e18:	str	w8, [x19, #152]
  403e1c:	mov	w8, #0x1                   	// #1
  403e20:	b	403ea8 <tigetstr@plt+0x2018>
  403e24:	mov	x0, x19
  403e28:	mov	x1, x21
  403e2c:	bl	4055d8 <tigetstr@plt+0x3748>
  403e30:	b	403ea4 <tigetstr@plt+0x2014>
  403e34:	cbz	w3, 403eb0 <tigetstr@plt+0x2020>
  403e38:	str	w3, [x19, #140]
  403e3c:	mov	w8, #0x1                   	// #1
  403e40:	mov	w24, w3
  403e44:	b	403ea8 <tigetstr@plt+0x2018>
  403e48:	sxtb	w2, w8
  403e4c:	mov	x0, x19
  403e50:	mov	x1, x21
  403e54:	bl	4050ac <tigetstr@plt+0x321c>
  403e58:	mvn	w8, w0
  403e5c:	mov	w24, w0
  403e60:	lsr	w8, w8, #31
  403e64:	b	403ea8 <tigetstr@plt+0x2018>
  403e68:	mov	x0, x19
  403e6c:	bl	404310 <tigetstr@plt+0x2480>
  403e70:	ldr	w1, [x19, #152]
  403e74:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403e78:	add	x0, x0, #0x24d
  403e7c:	bl	401dc0 <printf@plt>
  403e80:	b	403e98 <tigetstr@plt+0x2008>
  403e84:	mov	w2, #0x5                   	// #5
  403e88:	mov	x0, xzr
  403e8c:	mov	x1, x27
  403e90:	bl	401d60 <dcgettext@plt>
  403e94:	bl	401dc0 <printf@plt>
  403e98:	str	w0, [x19, #148]
  403e9c:	ldr	x0, [x26, #680]
  403ea0:	bl	401d00 <fflush@plt>
  403ea4:	mov	w8, wzr
  403ea8:	cbz	w8, 4039cc <tigetstr@plt+0x1b3c>
  403eac:	b	404064 <tigetstr@plt+0x21d4>
  403eb0:	mov	w24, #0x1                   	// #1
  403eb4:	mov	w8, #0x1                   	// #1
  403eb8:	b	403ea8 <tigetstr@plt+0x2018>
  403ebc:	mov	w22, #0x1                   	// #1
  403ec0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403ec4:	add	x0, x0, #0x236
  403ec8:	bl	401e00 <getenv@plt>
  403ecc:	cbz	x0, 403edc <tigetstr@plt+0x204c>
  403ed0:	ldrb	w8, [x0]
  403ed4:	mov	x27, x0
  403ed8:	cbnz	w8, 403eec <tigetstr@plt+0x205c>
  403edc:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403ee0:	add	x0, x0, #0x23d
  403ee4:	bl	401e00 <getenv@plt>
  403ee8:	mov	x27, x0
  403eec:	mov	x28, x25
  403ef0:	cbz	x27, 403efc <tigetstr@plt+0x206c>
  403ef4:	ldrb	w8, [x27]
  403ef8:	cbnz	w8, 403f04 <tigetstr@plt+0x2074>
  403efc:	adrp	x27, 407000 <tigetstr@plt+0x5170>
  403f00:	add	x27, x27, #0x244
  403f04:	mov	w1, #0x2f                  	// #47
  403f08:	mov	x0, x27
  403f0c:	bl	401bc0 <strrchr@plt>
  403f10:	cmp	x0, #0x0
  403f14:	csinc	x25, x27, x0, eq  // eq = none
  403f18:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403f1c:	mov	x0, x25
  403f20:	add	x1, x1, #0x244
  403f24:	bl	401c40 <strcmp@plt>
  403f28:	cbz	w0, 403fa8 <tigetstr@plt+0x2118>
  403f2c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403f30:	mov	x0, x25
  403f34:	add	x1, x1, #0x247
  403f38:	bl	401c40 <strcmp@plt>
  403f3c:	cbz	w0, 403fa8 <tigetstr@plt+0x2118>
  403f40:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403f44:	add	x0, sp, #0xc
  403f48:	add	x1, x1, #0x250
  403f4c:	mov	w2, w22
  403f50:	bl	401a50 <sprintf@plt>
  403f54:	mov	x0, x19
  403f58:	bl	404310 <tigetstr@plt+0x2480>
  403f5c:	ldr	x8, [x19, #160]
  403f60:	ldrsw	x9, [x19, #136]
  403f64:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403f68:	add	x2, sp, #0xc
  403f6c:	add	x0, x0, #0x254
  403f70:	ldr	x3, [x8, x9, lsl #3]
  403f74:	mov	x1, x27
  403f78:	bl	401dc0 <printf@plt>
  403f7c:	ldr	x8, [x19, #160]
  403f80:	ldrsw	x9, [x19, #136]
  403f84:	add	x4, sp, #0xc
  403f88:	mov	x0, x19
  403f8c:	mov	x1, x21
  403f90:	ldr	x5, [x8, x9, lsl #3]
  403f94:	mov	x2, x27
  403f98:	mov	x3, x27
  403f9c:	mov	x6, xzr
  403fa0:	bl	405744 <tigetstr@plt+0x38b4>
  403fa4:	b	404014 <tigetstr@plt+0x2184>
  403fa8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  403fac:	add	x0, sp, #0xc
  403fb0:	add	x1, x1, #0x24a
  403fb4:	mov	w2, w22
  403fb8:	bl	401a50 <sprintf@plt>
  403fbc:	mov	x0, x19
  403fc0:	bl	404310 <tigetstr@plt+0x2480>
  403fc4:	ldr	x8, [x19, #160]
  403fc8:	ldrsw	x9, [x19, #136]
  403fcc:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  403fd0:	add	x2, sp, #0xc
  403fd4:	add	x0, x0, #0x254
  403fd8:	ldr	x3, [x8, x9, lsl #3]
  403fdc:	mov	x1, x27
  403fe0:	bl	401dc0 <printf@plt>
  403fe4:	strb	wzr, [sp, #14]
  403fe8:	ldr	x8, [x19, #160]
  403fec:	ldrsw	x9, [x19, #136]
  403ff0:	ldr	x5, [sp]
  403ff4:	add	x4, sp, #0xc
  403ff8:	mov	x0, x19
  403ffc:	ldr	x6, [x8, x9, lsl #3]
  404000:	mov	x1, x21
  404004:	mov	x2, x27
  404008:	mov	x3, x27
  40400c:	mov	x7, xzr
  404010:	bl	405744 <tigetstr@plt+0x38b4>
  404014:	mov	x25, x28
  404018:	adrp	x27, 407000 <tigetstr@plt+0x5170>
  40401c:	adrp	x28, 406000 <tigetstr@plt+0x4170>
  404020:	mov	w8, wzr
  404024:	add	x27, x27, #0x25d
  404028:	add	x28, x28, #0xc7f
  40402c:	b	403ea8 <tigetstr@plt+0x2018>
  404030:	ldr	x1, [x25, #672]
  404034:	mov	w0, #0x7                   	// #7
  404038:	bl	401a70 <fputc@plt>
  40403c:	b	403ea4 <tigetstr@plt+0x2014>
  404040:	ldr	x1, [x25, #672]
  404044:	mov	w0, #0x7                   	// #7
  404048:	bl	401a70 <fputc@plt>
  40404c:	mov	w8, wzr
  404050:	tbnz	w8, #0, 403ea8 <tigetstr@plt+0x2018>
  404054:	mov	w24, #0xffffffff            	// #-1
  404058:	b	40407c <tigetstr@plt+0x21ec>
  40405c:	mov	w24, wzr
  404060:	b	40406c <tigetstr@plt+0x21dc>
  404064:	mov	w0, #0xd                   	// #13
  404068:	bl	401e10 <putchar@plt>
  40406c:	ldr	w8, [x19, #1716]
  404070:	and	w8, w8, #0xfbffffff
  404074:	orr	w8, w8, #0x2000
  404078:	str	w8, [x19, #1716]
  40407c:	mov	w0, w24
  404080:	ldp	x20, x19, [sp, #176]
  404084:	ldp	x22, x21, [sp, #160]
  404088:	ldp	x24, x23, [sp, #144]
  40408c:	ldp	x26, x25, [sp, #128]
  404090:	ldp	x28, x27, [sp, #112]
  404094:	ldp	x29, x30, [sp, #96]
  404098:	add	sp, sp, #0xc0
  40409c:	ret
  4040a0:	mov	w0, wzr
  4040a4:	bl	402ff4 <tigetstr@plt+0x1164>
  4040a8:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  4040ac:	add	x1, x1, #0xcd7
  4040b0:	mov	w2, #0x5                   	// #5
  4040b4:	mov	x0, xzr
  4040b8:	bl	401d60 <dcgettext@plt>
  4040bc:	mov	x1, x0
  4040c0:	mov	x0, x19
  4040c4:	bl	404384 <tigetstr@plt+0x24f4>
  4040c8:	stp	x29, x30, [sp, #-32]!
  4040cc:	stp	x20, x19, [sp, #16]
  4040d0:	ldr	w8, [x0, #148]
  4040d4:	mov	x29, sp
  4040d8:	cbz	w8, 404148 <tigetstr@plt+0x22b8>
  4040dc:	ldrb	w8, [x0, #1717]
  4040e0:	mov	x19, x0
  4040e4:	tbnz	w8, #3, 4040fc <tigetstr@plt+0x226c>
  4040e8:	mov	w20, w1
  4040ec:	cbz	w1, 404108 <tigetstr@plt+0x2278>
  4040f0:	ldrb	w8, [x19, #1716]
  4040f4:	tbz	w8, #3, 404118 <tigetstr@plt+0x2288>
  4040f8:	b	404128 <tigetstr@plt+0x2298>
  4040fc:	mov	w0, #0xa                   	// #10
  404100:	bl	401e10 <putchar@plt>
  404104:	b	404144 <tigetstr@plt+0x22b4>
  404108:	mov	w0, #0xd                   	// #13
  40410c:	bl	401e10 <putchar@plt>
  404110:	ldrb	w8, [x19, #1716]
  404114:	tbnz	w8, #3, 404128 <tigetstr@plt+0x2298>
  404118:	ldr	x0, [x19, #536]
  40411c:	cbz	x0, 404128 <tigetstr@plt+0x2298>
  404120:	bl	401a40 <putp@plt>
  404124:	b	404144 <tigetstr@plt+0x22b4>
  404128:	ldr	w8, [x19, #148]
  40412c:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  404130:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  404134:	add	x0, x0, #0x38f
  404138:	sub	w1, w8, w20
  40413c:	add	x2, x2, #0x325
  404140:	bl	401dc0 <printf@plt>
  404144:	str	wzr, [x19, #148]
  404148:	ldp	x20, x19, [sp, #16]
  40414c:	ldp	x29, x30, [sp], #32
  404150:	ret
  404154:	stp	x29, x30, [sp, #-32]!
  404158:	str	x19, [sp, #16]
  40415c:	adrp	x19, 418000 <tigetstr@plt+0x16170>
  404160:	ldr	x8, [x19, #712]
  404164:	mov	x29, sp
  404168:	ldr	w9, [x8, #1716]
  40416c:	tbnz	w9, #16, 4041c4 <tigetstr@plt+0x2334>
  404170:	tbz	w9, #25, 404198 <tigetstr@plt+0x2308>
  404174:	ldr	x0, [x8, #568]
  404178:	bl	401a40 <putp@plt>
  40417c:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  404180:	ldr	x0, [x8, #680]
  404184:	bl	401d00 <fflush@plt>
  404188:	ldr	x8, [x19, #712]
  40418c:	ldr	w9, [x8, #1716]
  404190:	and	w9, w9, #0xfdffffff
  404194:	str	w9, [x8, #1716]
  404198:	ldr	x8, [x19, #712]
  40419c:	mov	w10, #0xa                   	// #10
  4041a0:	mov	w0, #0x2                   	// #2
  4041a4:	mov	w1, wzr
  4041a8:	ldr	w9, [x8, #12]
  4041ac:	ldrh	w11, [x8, #82]
  4041b0:	add	x2, x8, #0x3c
  4041b4:	orr	w9, w9, w10
  4041b8:	str	w9, [x8, #12]
  4041bc:	strh	w11, [x8, #22]
  4041c0:	bl	401d40 <tcsetattr@plt>
  4041c4:	ldr	x19, [sp, #16]
  4041c8:	ldp	x29, x30, [sp], #32
  4041cc:	ret
  4041d0:	stp	x29, x30, [sp, #-32]!
  4041d4:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4041d8:	ldr	x0, [x8, #680]
  4041dc:	str	x19, [sp, #16]
  4041e0:	mov	x29, sp
  4041e4:	bl	40424c <tigetstr@plt+0x23bc>
  4041e8:	cbz	w0, 4041fc <tigetstr@plt+0x236c>
  4041ec:	bl	401de0 <__errno_location@plt>
  4041f0:	ldr	w8, [x0]
  4041f4:	cmp	w8, #0x20
  4041f8:	b.ne	404218 <tigetstr@plt+0x2388>  // b.any
  4041fc:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  404200:	ldr	x0, [x8, #672]
  404204:	bl	40424c <tigetstr@plt+0x23bc>
  404208:	cbnz	w0, 404238 <tigetstr@plt+0x23a8>
  40420c:	ldr	x19, [sp, #16]
  404210:	ldp	x29, x30, [sp], #32
  404214:	ret
  404218:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  40421c:	add	x1, x1, #0x829
  404220:	mov	w2, #0x5                   	// #5
  404224:	mov	x0, xzr
  404228:	mov	w19, w8
  40422c:	bl	401d60 <dcgettext@plt>
  404230:	cbnz	w19, 404240 <tigetstr@plt+0x23b0>
  404234:	bl	401d20 <warnx@plt>
  404238:	mov	w0, #0x1                   	// #1
  40423c:	bl	4019c0 <_exit@plt>
  404240:	bl	401c50 <warn@plt>
  404244:	mov	w0, #0x1                   	// #1
  404248:	bl	4019c0 <_exit@plt>
  40424c:	stp	x29, x30, [sp, #-32]!
  404250:	stp	x20, x19, [sp, #16]
  404254:	mov	x29, sp
  404258:	mov	x20, x0
  40425c:	bl	401de0 <__errno_location@plt>
  404260:	mov	x19, x0
  404264:	str	wzr, [x0]
  404268:	mov	x0, x20
  40426c:	bl	401e80 <ferror@plt>
  404270:	cbnz	w0, 404280 <tigetstr@plt+0x23f0>
  404274:	mov	x0, x20
  404278:	bl	401d00 <fflush@plt>
  40427c:	cbz	w0, 404298 <tigetstr@plt+0x2408>
  404280:	ldr	w8, [x19]
  404284:	cmp	w8, #0x9
  404288:	csetm	w0, ne  // ne = any
  40428c:	ldp	x20, x19, [sp, #16]
  404290:	ldp	x29, x30, [sp], #32
  404294:	ret
  404298:	mov	x0, x20
  40429c:	bl	401ab0 <fileno@plt>
  4042a0:	tbnz	w0, #31, 404280 <tigetstr@plt+0x23f0>
  4042a4:	bl	401a00 <dup@plt>
  4042a8:	tbnz	w0, #31, 404280 <tigetstr@plt+0x23f0>
  4042ac:	bl	401bb0 <close@plt>
  4042b0:	cbnz	w0, 404280 <tigetstr@plt+0x23f0>
  4042b4:	b	40428c <tigetstr@plt+0x23fc>
  4042b8:	stp	x29, x30, [sp, #-16]!
  4042bc:	mov	w2, #0x27                  	// #39
  4042c0:	mov	x29, sp
  4042c4:	bl	401da0 <strncpy@plt>
  4042c8:	strb	wzr, [x0, #39]
  4042cc:	ldp	x29, x30, [sp], #16
  4042d0:	ret
  4042d4:	stp	x29, x30, [sp, #-32]!
  4042d8:	str	x19, [sp, #16]
  4042dc:	mov	x29, sp
  4042e0:	mov	x19, x1
  4042e4:	bl	401b80 <realloc@plt>
  4042e8:	cbz	x19, 4042f0 <tigetstr@plt+0x2460>
  4042ec:	cbz	x0, 4042fc <tigetstr@plt+0x246c>
  4042f0:	ldr	x19, [sp, #16]
  4042f4:	ldp	x29, x30, [sp], #32
  4042f8:	ret
  4042fc:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404300:	add	x1, x1, #0xb5c
  404304:	mov	w0, #0x1                   	// #1
  404308:	mov	x2, x19
  40430c:	bl	401e50 <err@plt>
  404310:	stp	x29, x30, [sp, #-32]!
  404314:	mov	w1, wzr
  404318:	str	x19, [sp, #16]
  40431c:	mov	x29, sp
  404320:	mov	x19, x0
  404324:	bl	4040c8 <tigetstr@plt+0x2238>
  404328:	ldr	x8, [x19, #536]
  40432c:	cbz	x8, 404338 <tigetstr@plt+0x24a8>
  404330:	ldrb	w8, [x19, #1716]
  404334:	tbz	w8, #3, 404340 <tigetstr@plt+0x24b0>
  404338:	mov	w0, #0xd                   	// #13
  40433c:	bl	401e10 <putchar@plt>
  404340:	ldr	x19, [sp, #16]
  404344:	ldp	x29, x30, [sp], #32
  404348:	ret
  40434c:	stp	x29, x30, [sp, #-16]!
  404350:	ldr	w8, [x0, #12]
  404354:	mov	w9, #0xfffffff5            	// #-11
  404358:	mov	w10, #0x100                 	// #256
  40435c:	mov	x2, x0
  404360:	and	w8, w8, w9
  404364:	str	w8, [x0, #12]
  404368:	strh	w10, [x0, #22]
  40436c:	mov	w0, #0x2                   	// #2
  404370:	mov	w1, wzr
  404374:	mov	x29, sp
  404378:	bl	401d40 <tcsetattr@plt>
  40437c:	ldp	x29, x30, [sp], #16
  404380:	ret
  404384:	stp	x29, x30, [sp, #-48]!
  404388:	stp	x20, x19, [sp, #32]
  40438c:	ldrb	w8, [x0, #1716]
  404390:	mov	x19, x0
  404394:	mov	x20, x1
  404398:	str	x21, [sp, #16]
  40439c:	mov	x29, sp
  4043a0:	tbnz	w8, #2, 4043b0 <tigetstr@plt+0x2520>
  4043a4:	mov	x0, x19
  4043a8:	bl	404310 <tigetstr@plt+0x2480>
  4043ac:	b	4043b8 <tigetstr@plt+0x2528>
  4043b0:	ldr	x0, [x19, #536]
  4043b4:	bl	401a40 <putp@plt>
  4043b8:	mov	x0, x20
  4043bc:	bl	4019d0 <strlen@plt>
  4043c0:	ldr	w9, [x19, #148]
  4043c4:	mov	x8, x0
  4043c8:	ldr	x0, [x19, #544]
  4043cc:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  4043d0:	add	w8, w9, w8
  4043d4:	str	w8, [x19, #148]
  4043d8:	cbz	x0, 4043e4 <tigetstr@plt+0x2554>
  4043dc:	ldr	x8, [x19, #552]
  4043e0:	cbnz	x8, 4043f4 <tigetstr@plt+0x2564>
  4043e4:	ldr	x1, [x21, #680]
  4043e8:	mov	x0, x20
  4043ec:	bl	4019e0 <fputs@plt>
  4043f0:	b	40440c <tigetstr@plt+0x257c>
  4043f4:	bl	401a40 <putp@plt>
  4043f8:	ldr	x1, [x21, #680]
  4043fc:	mov	x0, x20
  404400:	bl	4019e0 <fputs@plt>
  404404:	ldr	x0, [x19, #552]
  404408:	bl	401a40 <putp@plt>
  40440c:	ldr	x0, [x21, #680]
  404410:	bl	401d00 <fflush@plt>
  404414:	ldr	w8, [x19, #1716]
  404418:	add	x0, x19, #0xc0
  40441c:	mov	w1, #0x1                   	// #1
  404420:	eor	w8, w8, #0x20000
  404424:	str	w8, [x19, #1716]
  404428:	bl	401cb0 <siglongjmp@plt>
  40442c:	stp	x29, x30, [sp, #-48]!
  404430:	str	x21, [sp, #16]
  404434:	stp	x20, x19, [sp, #32]
  404438:	mov	x29, sp
  40443c:	mov	x20, x1
  404440:	mov	x19, x0
  404444:	bl	402d14 <tigetstr@plt+0xe84>
  404448:	ldr	x21, [x19, #504]
  40444c:	mov	x0, x19
  404450:	mov	x1, x20
  404454:	bl	4044d0 <tigetstr@plt+0x2640>
  404458:	cmn	w0, #0x1
  40445c:	b.eq	404498 <tigetstr@plt+0x2608>  // b.none
  404460:	cmp	w0, #0xa
  404464:	b.eq	40448c <tigetstr@plt+0x25fc>  // b.none
  404468:	ldp	x8, x9, [x19, #504]
  40446c:	sub	x8, x21, x8
  404470:	sub	x9, x9, #0x1
  404474:	cmp	x8, x9
  404478:	b.cs	404484 <tigetstr@plt+0x25f4>  // b.hs, b.nlast
  40447c:	strb	w0, [x21], #1
  404480:	b	40444c <tigetstr@plt+0x25bc>
  404484:	cmp	w0, #0xa
  404488:	b.ne	404498 <tigetstr@plt+0x2608>  // b.any
  40448c:	ldr	w8, [x19, #152]
  404490:	add	w8, w8, #0x1
  404494:	str	w8, [x19, #152]
  404498:	strb	wzr, [x21]
  40449c:	ldp	x20, x19, [sp, #32]
  4044a0:	ldr	x21, [sp, #16]
  4044a4:	ldp	x29, x30, [sp], #48
  4044a8:	ret
  4044ac:	stp	x29, x30, [sp, #-16]!
  4044b0:	str	x2, [x0, #120]
  4044b4:	mov	x0, x1
  4044b8:	mov	x1, x2
  4044bc:	mov	w2, wzr
  4044c0:	mov	x29, sp
  4044c4:	bl	401be0 <fseek@plt>
  4044c8:	ldp	x29, x30, [sp], #16
  4044cc:	ret
  4044d0:	stp	x29, x30, [sp, #-16]!
  4044d4:	ldr	x8, [x0, #120]
  4044d8:	mov	x29, sp
  4044dc:	add	x8, x8, #0x1
  4044e0:	str	x8, [x0, #120]
  4044e4:	mov	x0, x1
  4044e8:	bl	401b90 <getc@plt>
  4044ec:	ldp	x29, x30, [sp], #16
  4044f0:	ret
  4044f4:	sub	sp, sp, #0xb0
  4044f8:	stp	x29, x30, [sp, #80]
  4044fc:	stp	x28, x27, [sp, #96]
  404500:	stp	x26, x25, [sp, #112]
  404504:	stp	x24, x23, [sp, #128]
  404508:	stp	x22, x21, [sp, #144]
  40450c:	stp	x20, x19, [sp, #160]
  404510:	ldr	x22, [x0, #120]
  404514:	add	x29, sp, #0x50
  404518:	mov	x19, x2
  40451c:	mov	x24, x1
  404520:	mov	x20, x0
  404524:	stur	xzr, [x29, #-16]
  404528:	bl	402d14 <tigetstr@plt+0xe84>
  40452c:	ldr	x21, [x20, #504]
  404530:	mov	x0, x20
  404534:	mov	x1, x24
  404538:	bl	4044d0 <tigetstr@plt+0x2640>
  40453c:	mov	w25, w0
  404540:	cmp	w0, #0xa
  404544:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  404548:	b.ne	404570 <tigetstr@plt+0x26e0>  // b.any
  40454c:	ldr	w8, [x8, #720]
  404550:	cbz	w8, 404570 <tigetstr@plt+0x26e0>
  404554:	ldr	w8, [x20, #152]
  404558:	mov	x0, x20
  40455c:	mov	x1, x24
  404560:	add	w8, w8, #0x1
  404564:	str	w8, [x20, #152]
  404568:	bl	4044d0 <tigetstr@plt+0x2640>
  40456c:	mov	w25, w0
  404570:	ldp	x8, x9, [x20, #504]
  404574:	str	x19, [sp, #24]
  404578:	add	x8, x9, x8
  40457c:	sub	x8, x8, #0x1
  404580:	cmp	x21, x8
  404584:	b.cs	404a50 <tigetstr@plt+0x2bc0>  // b.hs, b.nlast
  404588:	sub	x8, x29, #0x20
  40458c:	str	x22, [sp, #32]
  404590:	mov	w27, wzr
  404594:	mov	x26, xzr
  404598:	mov	w22, wzr
  40459c:	mov	w28, #0x20                  	// #32
  4045a0:	orr	x8, x8, #0x1
  4045a4:	mov	x19, x21
  4045a8:	str	x8, [sp, #40]
  4045ac:	str	x24, [sp, #16]
  4045b0:	b	4045e4 <tigetstr@plt+0x2754>
  4045b4:	cbz	w27, 404748 <tigetstr@plt+0x28b8>
  4045b8:	mov	x0, x20
  4045bc:	mov	x1, x24
  4045c0:	bl	4044d0 <tigetstr@plt+0x2640>
  4045c4:	ldp	x8, x9, [x20, #504]
  4045c8:	mov	w25, w0
  4045cc:	mov	w22, w23
  4045d0:	mov	x19, x21
  4045d4:	add	x8, x9, x8
  4045d8:	sub	x8, x8, #0x1
  4045dc:	cmp	x21, x8
  4045e0:	b.cs	404a54 <tigetstr@plt+0x2bc4>  // b.hs, b.nlast
  4045e4:	cbz	w27, 40469c <tigetstr@plt+0x280c>
  4045e8:	ldr	w8, [x20, #1716]
  4045ec:	tbz	w8, #9, 40469c <tigetstr@plt+0x280c>
  4045f0:	bl	401ca0 <__ctype_get_mb_cur_max@plt>
  4045f4:	cmp	x0, #0x2
  4045f8:	b.cc	40469c <tigetstr@plt+0x280c>  // b.lo, b.ul, b.last
  4045fc:	sub	x8, x29, #0x20
  404600:	add	x24, x8, x26
  404604:	add	w8, w22, w26
  404608:	add	w8, w8, #0x1
  40460c:	str	x8, [sp, #8]
  404610:	ldr	x8, [sp, #32]
  404614:	ldur	x21, [x29, #-16]
  404618:	mov	x23, xzr
  40461c:	mov	x28, xzr
  404620:	add	x8, x8, x26
  404624:	add	x8, x8, #0x1
  404628:	mov	w27, w22
  40462c:	strb	w25, [x24]
  404630:	str	x8, [sp]
  404634:	add	x8, x26, x28
  404638:	add	x2, x8, #0x1
  40463c:	sub	x0, x29, #0x4
  404640:	sub	x1, x29, #0x20
  404644:	sub	x3, x29, #0x10
  404648:	bl	401990 <mbrtowc@plt>
  40464c:	cmn	x0, #0x1
  404650:	b.ne	4047bc <tigetstr@plt+0x292c>  // b.any
  404654:	ldurb	w8, [x29, #-32]
  404658:	add	w9, w27, w23
  40465c:	add	w9, w9, #0x1
  404660:	strb	w8, [x19, x23]
  404664:	stur	x21, [x29, #-16]
  404668:	ldr	w8, [x20, #656]
  40466c:	cmp	w9, w8
  404670:	b.ge	4047f4 <tigetstr@plt+0x2964>  // b.tcont
  404674:	ldr	x1, [sp, #40]
  404678:	add	x25, x26, x28
  40467c:	sub	x0, x29, #0x20
  404680:	mov	x2, x25
  404684:	bl	4019b0 <memmove@plt>
  404688:	cbz	x25, 404838 <tigetstr@plt+0x29a8>
  40468c:	strb	wzr, [x24, x28]
  404690:	sub	x28, x28, #0x1
  404694:	add	x23, x23, #0x1
  404698:	b	404634 <tigetstr@plt+0x27a4>
  40469c:	cmp	w25, #0xa
  4046a0:	b.eq	404afc <tigetstr@plt+0x2c6c>  // b.none
  4046a4:	cmn	w25, #0x1
  4046a8:	b.eq	404b14 <tigetstr@plt+0x2c84>  // b.none
  4046ac:	mov	x21, x19
  4046b0:	cmp	w25, #0x9
  4046b4:	strb	w25, [x21], #1
  4046b8:	b.ne	4046f8 <tigetstr@plt+0x2868>  // b.any
  4046bc:	ldr	w8, [x20, #1716]
  4046c0:	tbnz	w8, #10, 404760 <tigetstr@plt+0x28d0>
  4046c4:	orr	w8, w22, #0xfffffff8
  4046c8:	sub	w23, w22, w8
  4046cc:	ldp	x8, x9, [x20, #504]
  4046d0:	add	x8, x9, x8
  4046d4:	sub	x8, x8, #0x1
  4046d8:	cmp	x19, x8
  4046dc:	b.cs	404794 <tigetstr@plt+0x2904>  // b.hs, b.nlast
  4046e0:	add	w22, w22, #0x1
  4046e4:	tst	w22, #0x7
  4046e8:	strb	w28, [x19], #1
  4046ec:	b.ne	4046cc <tigetstr@plt+0x283c>  // b.any
  4046f0:	mov	x21, x19
  4046f4:	b	40479c <tigetstr@plt+0x290c>
  4046f8:	cmp	w25, #0x8
  4046fc:	b.ne	404708 <tigetstr@plt+0x2878>  // b.any
  404700:	subs	w23, w22, #0x1
  404704:	b.ge	404978 <tigetstr@plt+0x2ae8>  // b.tcont
  404708:	cmp	w25, #0xc
  40470c:	b.eq	404860 <tigetstr@plt+0x29d0>  // b.none
  404710:	cmp	w25, #0xd
  404714:	b.ne	404868 <tigetstr@plt+0x29d8>  // b.any
  404718:	mov	x0, x20
  40471c:	mov	x1, x24
  404720:	bl	4044d0 <tigetstr@plt+0x2640>
  404724:	cmp	w0, #0xa
  404728:	b.ne	40493c <tigetstr@plt+0x2aac>  // b.any
  40472c:	ldr	w8, [x20, #152]
  404730:	mov	x21, x19
  404734:	mov	w23, w22
  404738:	add	w8, w8, #0x1
  40473c:	str	w8, [x20, #152]
  404740:	tbnz	wzr, #0, 404978 <tigetstr@plt+0x2ae8>
  404744:	b	404a54 <tigetstr@plt+0x2bc4>
  404748:	ldp	x8, x9, [x20, #504]
  40474c:	add	x8, x9, x8
  404750:	sub	x8, x8, #0x5
  404754:	cmp	x21, x8
  404758:	b.cc	4045b8 <tigetstr@plt+0x2728>  // b.lo, b.ul, b.last
  40475c:	b	404a54 <tigetstr@plt+0x2bc4>
  404760:	tbnz	w8, #11, 4047b0 <tigetstr@plt+0x2920>
  404764:	ldr	w9, [x20, #148]
  404768:	cmp	w22, w9
  40476c:	b.ge	4047b0 <tigetstr@plt+0x2920>  // b.tcont
  404770:	tbz	w8, #10, 4046c4 <tigetstr@plt+0x2834>
  404774:	tbnz	w8, #3, 4046c4 <tigetstr@plt+0x2834>
  404778:	ldr	x0, [x20, #536]
  40477c:	cbz	x0, 4046c4 <tigetstr@plt+0x2834>
  404780:	orr	w8, w22, #0x7
  404784:	add	w23, w8, #0x1
  404788:	bl	401a40 <putp@plt>
  40478c:	str	wzr, [x20, #148]
  404790:	b	404978 <tigetstr@plt+0x2ae8>
  404794:	mov	x21, x19
  404798:	mov	w23, w22
  40479c:	ldr	w8, [x20, #148]
  4047a0:	cmp	w23, w8
  4047a4:	b.lt	404978 <tigetstr@plt+0x2ae8>  // b.tstop
  4047a8:	str	wzr, [x20, #148]
  4047ac:	b	404978 <tigetstr@plt+0x2ae8>
  4047b0:	orr	w8, w22, #0x7
  4047b4:	add	w23, w8, #0x1
  4047b8:	b	404978 <tigetstr@plt+0x2ae8>
  4047bc:	cmn	x0, #0x2
  4047c0:	b.ne	4048e8 <tigetstr@plt+0x2a58>  // b.any
  4047c4:	ldr	x10, [sp, #32]
  4047c8:	ldr	x24, [sp, #16]
  4047cc:	add	x9, x26, x28
  4047d0:	mov	w8, wzr
  4047d4:	sub	x10, x10, x28
  4047d8:	stur	x21, [x29, #-16]
  4047dc:	sub	x21, x19, x28
  4047e0:	sub	w23, w22, w28
  4047e4:	str	x10, [sp, #32]
  4047e8:	add	x26, x9, #0x1
  4047ec:	mov	w27, #0x1                   	// #1
  4047f0:	b	404a38 <tigetstr@plt+0x2ba8>
  4047f4:	ldr	x8, [sp, #32]
  4047f8:	ldr	x24, [sp, #16]
  4047fc:	mov	x0, x20
  404800:	sub	x8, x8, x28
  404804:	add	x2, x8, #0x1
  404808:	mov	x1, x24
  40480c:	str	x2, [sp, #32]
  404810:	bl	4044ac <tigetstr@plt+0x261c>
  404814:	sub	x9, x19, x28
  404818:	add	w10, w22, w23
  40481c:	add	x11, x26, x28
  404820:	mov	w27, wzr
  404824:	mov	w8, wzr
  404828:	add	x21, x9, #0x1
  40482c:	add	w23, w10, #0x1
  404830:	add	x26, x11, #0x1
  404834:	b	404a38 <tigetstr@plt+0x2ba8>
  404838:	sub	x9, x19, x28
  40483c:	add	x21, x9, #0x1
  404840:	ldp	x9, x23, [sp]
  404844:	ldr	x24, [sp, #16]
  404848:	mov	x26, xzr
  40484c:	mov	w27, wzr
  404850:	mov	w8, wzr
  404854:	mov	w28, #0x20                  	// #32
  404858:	str	x9, [sp, #32]
  40485c:	b	404a3c <tigetstr@plt+0x2bac>
  404860:	ldrb	w8, [x20, #1718]
  404864:	tbnz	w8, #6, 40495c <tigetstr@plt+0x2acc>
  404868:	ldrb	w8, [x20, #1717]
  40486c:	tbz	w8, #1, 4048d0 <tigetstr@plt+0x2a40>
  404870:	bl	401ca0 <__ctype_get_mb_cur_max@plt>
  404874:	cmp	x0, #0x2
  404878:	b.cc	4048d0 <tigetstr@plt+0x2a40>  // b.lo, b.ul, b.last
  40487c:	ldur	x23, [x29, #-16]
  404880:	sub	x0, x29, #0x4
  404884:	sub	x1, x29, #0x20
  404888:	sub	x3, x29, #0x10
  40488c:	mov	w2, #0x1                   	// #1
  404890:	stp	xzr, xzr, [x29, #-32]
  404894:	sturb	w25, [x29, #-32]
  404898:	bl	401990 <mbrtowc@plt>
  40489c:	cmn	x0, #0x1
  4048a0:	b.eq	4049f8 <tigetstr@plt+0x2b68>  // b.none
  4048a4:	cmn	x0, #0x2
  4048a8:	b.ne	404a08 <tigetstr@plt+0x2b78>  // b.any
  4048ac:	ldr	x8, [x20, #120]
  4048b0:	stur	x23, [x29, #-16]
  4048b4:	mov	w26, #0x1                   	// #1
  4048b8:	mov	x21, x19
  4048bc:	sub	x8, x8, #0x1
  4048c0:	mov	w23, w22
  4048c4:	str	x8, [sp, #32]
  4048c8:	mov	w27, #0x1                   	// #1
  4048cc:	b	404978 <tigetstr@plt+0x2ae8>
  4048d0:	bl	401c60 <__ctype_b_loc@plt>
  4048d4:	ldr	x8, [x0]
  4048d8:	ldrh	w8, [x8, w25, sxtw #1]
  4048dc:	ubfx	w8, w8, #14, #1
  4048e0:	add	w23, w22, w8
  4048e4:	b	404978 <tigetstr@plt+0x2ae8>
  4048e8:	ldur	w0, [x29, #-4]
  4048ec:	bl	401b00 <wcwidth@plt>
  4048f0:	ldr	w9, [x20, #656]
  4048f4:	ldr	x2, [sp, #32]
  4048f8:	add	w8, w0, w22
  4048fc:	sub	w8, w8, w28
  404900:	add	x10, x26, x28
  404904:	sub	x21, x19, x28
  404908:	add	x26, x10, #0x1
  40490c:	cmp	w8, w9
  404910:	sub	x2, x2, x28
  404914:	str	x2, [sp, #32]
  404918:	b.le	404990 <tigetstr@plt+0x2b00>
  40491c:	ldr	x24, [sp, #16]
  404920:	mov	x0, x20
  404924:	sub	x23, x27, x28
  404928:	mov	x1, x24
  40492c:	bl	4044ac <tigetstr@plt+0x261c>
  404930:	mov	w27, wzr
  404934:	mov	w8, #0x1                   	// #1
  404938:	b	404a38 <tigetstr@plt+0x2ba8>
  40493c:	mov	w1, #0xd                   	// #13
  404940:	mov	x0, x20
  404944:	mov	x2, x24
  404948:	bl	404d28 <tigetstr@plt+0x2e98>
  40494c:	mov	w23, wzr
  404950:	mov	w8, #0x1                   	// #1
  404954:	tbnz	w8, #0, 404978 <tigetstr@plt+0x2ae8>
  404958:	b	404a54 <tigetstr@plt+0x2bc4>
  40495c:	mov	w8, #0x4c5e                	// #19550
  404960:	strh	w8, [x19], #2
  404964:	ldr	w8, [x20, #1716]
  404968:	add	w23, w22, #0x2
  40496c:	mov	x21, x19
  404970:	orr	w8, w8, #0x1000
  404974:	str	w8, [x20, #1716]
  404978:	ldr	w8, [x20, #656]
  40497c:	cmp	w23, w8
  404980:	b.lt	4045b4 <tigetstr@plt+0x2724>  // b.tstop
  404984:	ldrb	w8, [x20, #1717]
  404988:	tbz	w8, #1, 4045b4 <tigetstr@plt+0x2724>
  40498c:	b	404a54 <tigetstr@plt+0x2bc4>
  404990:	cbz	x26, 404a20 <tigetstr@plt+0x2b90>
  404994:	ldp	x8, x9, [x20, #504]
  404998:	ldr	x24, [sp, #16]
  40499c:	add	x8, x9, x8
  4049a0:	sub	x8, x8, #0x1
  4049a4:	cmp	x21, x8
  4049a8:	b.cs	404a24 <tigetstr@plt+0x2b94>  // b.hs, b.nlast
  4049ac:	mov	x9, xzr
  4049b0:	add	x8, x19, x23
  4049b4:	sub	x13, x29, #0x20
  4049b8:	ldrb	w11, [x13, x9]
  4049bc:	add	x10, x9, #0x1
  4049c0:	cmp	x10, x26
  4049c4:	strb	w11, [x8, x9]
  4049c8:	b.cs	4049ec <tigetstr@plt+0x2b5c>  // b.hs, b.nlast
  4049cc:	ldp	x11, x12, [x20, #504]
  4049d0:	add	x9, x8, x9
  4049d4:	add	x9, x9, #0x1
  4049d8:	add	x11, x12, x11
  4049dc:	sub	x11, x11, #0x1
  4049e0:	cmp	x9, x11
  4049e4:	mov	x9, x10
  4049e8:	b.cc	4049b8 <tigetstr@plt+0x2b28>  // b.lo, b.ul, b.last
  4049ec:	add	x8, x19, x23
  4049f0:	add	x21, x8, x10
  4049f4:	b	404a24 <tigetstr@plt+0x2b94>
  4049f8:	stur	x23, [x29, #-16]
  4049fc:	add	w23, w22, #0x1
  404a00:	mov	w26, #0x1                   	// #1
  404a04:	b	404978 <tigetstr@plt+0x2ae8>
  404a08:	ldur	w0, [x29, #-4]
  404a0c:	bl	401b00 <wcwidth@plt>
  404a10:	bic	w8, w0, w0, asr #31
  404a14:	add	w23, w8, w22
  404a18:	mov	w26, #0x1                   	// #1
  404a1c:	b	404978 <tigetstr@plt+0x2ae8>
  404a20:	ldr	x24, [sp, #16]
  404a24:	bic	w9, w0, w0, asr #31
  404a28:	add	w9, w9, w22
  404a2c:	mov	w27, wzr
  404a30:	mov	w8, wzr
  404a34:	sub	w23, w9, w28
  404a38:	mov	w28, #0x20                  	// #32
  404a3c:	tbnz	w8, #0, 404a54 <tigetstr@plt+0x2bc4>
  404a40:	ldr	w8, [x20, #656]
  404a44:	cmp	w23, w8
  404a48:	b.lt	4045b8 <tigetstr@plt+0x2728>  // b.tstop
  404a4c:	b	404a54 <tigetstr@plt+0x2bc4>
  404a50:	mov	w23, wzr
  404a54:	ldr	w8, [x20, #656]
  404a58:	cmp	w23, w8
  404a5c:	b.lt	404a80 <tigetstr@plt+0x2bf0>  // b.tstop
  404a60:	ldr	x10, [sp, #24]
  404a64:	cmp	w8, #0x1
  404a68:	b.lt	404a84 <tigetstr@plt+0x2bf4>  // b.tstop
  404a6c:	ldrb	w8, [x20, #1719]
  404a70:	tbnz	w8, #4, 404a84 <tigetstr@plt+0x2bf4>
  404a74:	mov	w8, #0xa                   	// #10
  404a78:	strb	w8, [x21], #1
  404a7c:	b	404a84 <tigetstr@plt+0x2bf4>
  404a80:	ldr	x10, [sp, #24]
  404a84:	ldr	w8, [x20, #656]
  404a88:	cmp	w23, w8
  404a8c:	b.ne	404a9c <tigetstr@plt+0x2c0c>  // b.any
  404a90:	ldrb	w8, [x20, #1717]
  404a94:	ubfx	w8, w8, #1, #1
  404a98:	b	404aa0 <tigetstr@plt+0x2c10>
  404a9c:	mov	w8, wzr
  404aa0:	adrp	x9, 418000 <tigetstr@plt+0x16170>
  404aa4:	str	w8, [x9, #720]
  404aa8:	cbz	w8, 404ac8 <tigetstr@plt+0x2c38>
  404aac:	ldr	w8, [x20, #1716]
  404ab0:	mov	w9, #0x10                  	// #16
  404ab4:	movk	w9, #0x1000, lsl #16
  404ab8:	bics	wzr, w9, w8
  404abc:	b.ne	404ac8 <tigetstr@plt+0x2c38>  // b.any
  404ac0:	mov	w8, #0xa                   	// #10
  404ac4:	strb	w8, [x21], #1
  404ac8:	ldr	w8, [x20, #504]
  404acc:	sub	w8, w21, w8
  404ad0:	str	w8, [x10]
  404ad4:	strb	wzr, [x21]
  404ad8:	mov	w0, w23
  404adc:	ldp	x20, x19, [sp, #160]
  404ae0:	ldp	x22, x21, [sp, #144]
  404ae4:	ldp	x24, x23, [sp, #128]
  404ae8:	ldp	x26, x25, [sp, #112]
  404aec:	ldp	x28, x27, [sp, #96]
  404af0:	ldp	x29, x30, [sp, #80]
  404af4:	add	sp, sp, #0xb0
  404af8:	ret
  404afc:	ldr	w8, [x20, #152]
  404b00:	mov	x21, x19
  404b04:	mov	w23, w22
  404b08:	add	w8, w8, #0x1
  404b0c:	str	w8, [x20, #152]
  404b10:	b	404a54 <tigetstr@plt+0x2bc4>
  404b14:	ldr	x8, [x20, #504]
  404b18:	cmp	x19, x8
  404b1c:	b.ls	404b3c <tigetstr@plt+0x2cac>  // b.plast
  404b20:	strb	wzr, [x19]
  404b24:	ldr	w8, [x20, #504]
  404b28:	ldr	x9, [sp, #24]
  404b2c:	mov	w23, w22
  404b30:	sub	w8, w19, w8
  404b34:	str	w8, [x9]
  404b38:	b	404ad8 <tigetstr@plt+0x2c48>
  404b3c:	ldr	x9, [sp, #24]
  404b40:	sub	w8, w19, w8
  404b44:	mov	w23, #0xffffffff            	// #-1
  404b48:	str	w8, [x9]
  404b4c:	b	404ad8 <tigetstr@plt+0x2c48>
  404b50:	sub	sp, sp, #0x70
  404b54:	cmp	w2, #0x1
  404b58:	stp	x29, x30, [sp, #16]
  404b5c:	stp	x28, x27, [sp, #32]
  404b60:	stp	x26, x25, [sp, #48]
  404b64:	stp	x24, x23, [sp, #64]
  404b68:	stp	x22, x21, [sp, #80]
  404b6c:	stp	x20, x19, [sp, #96]
  404b70:	add	x29, sp, #0x10
  404b74:	b.lt	404d08 <tigetstr@plt+0x2e78>  // b.tstop
  404b78:	mov	w24, w2
  404b7c:	mov	x23, x1
  404b80:	mov	x19, x0
  404b84:	mov	w25, #0x1000000             	// #16777216
  404b88:	adrp	x27, 418000 <tigetstr@plt+0x16170>
  404b8c:	b	404bac <tigetstr@plt+0x2d1c>
  404b90:	ldrsb	w0, [x23], #1
  404b94:	bl	401e10 <putchar@plt>
  404b98:	mov	x22, x23
  404b9c:	cmp	w21, #0x0
  404ba0:	mov	w24, w21
  404ba4:	mov	x23, x22
  404ba8:	b.le	404d08 <tigetstr@plt+0x2e78>
  404bac:	ldr	w26, [x19, #1716]
  404bb0:	sub	w21, w24, #0x1
  404bb4:	tbz	w26, #5, 404b90 <tigetstr@plt+0x2d00>
  404bb8:	ldrb	w28, [x23]
  404bbc:	and	w8, w26, #0x3000000
  404bc0:	cmp	w8, w25
  404bc4:	b.ne	404be4 <tigetstr@plt+0x2d54>  // b.any
  404bc8:	cmp	w28, #0x20
  404bcc:	b.ne	404be4 <tigetstr@plt+0x2d54>  // b.any
  404bd0:	add	x22, x23, #0x1
  404bd4:	sub	w1, w24, #0x2
  404bd8:	mov	x0, x22
  404bdc:	bl	404d50 <tigetstr@plt+0x2ec0>
  404be0:	cbnz	w0, 404b9c <tigetstr@plt+0x2d0c>
  404be4:	mov	x0, x23
  404be8:	mov	w1, w21
  404bec:	bl	404d50 <tigetstr@plt+0x2ec0>
  404bf0:	mov	w20, w0
  404bf4:	cbz	w0, 404c10 <tigetstr@plt+0x2d80>
  404bf8:	cmp	w28, #0x5f
  404bfc:	b.ne	404c04 <tigetstr@plt+0x2d74>  // b.any
  404c00:	ldrb	w28, [x23, #2]
  404c04:	sub	w21, w24, #0x3
  404c08:	mov	w8, #0x3                   	// #3
  404c0c:	b	404c14 <tigetstr@plt+0x2d84>
  404c10:	mov	w8, #0x1                   	// #1
  404c14:	ubfx	w9, w26, #25, #1
  404c18:	cmp	w20, w9
  404c1c:	add	x22, x23, x8
  404c20:	b.eq	404c48 <tigetstr@plt+0x2db8>  // b.none
  404c24:	tbz	w26, #24, 404c54 <tigetstr@plt+0x2dc4>
  404c28:	cbnz	w20, 404c54 <tigetstr@plt+0x2dc4>
  404c2c:	cmp	w28, #0x20
  404c30:	b.ne	404c54 <tigetstr@plt+0x2dc4>  // b.any
  404c34:	sub	w1, w21, #0x1
  404c38:	mov	x0, x22
  404c3c:	bl	404d50 <tigetstr@plt+0x2ec0>
  404c40:	cbz	w0, 404c54 <tigetstr@plt+0x2dc4>
  404c44:	mov	w20, #0x1                   	// #1
  404c48:	cmp	w28, #0x20
  404c4c:	b.eq	404c74 <tigetstr@plt+0x2de4>  // b.none
  404c50:	b	404c8c <tigetstr@plt+0x2dfc>
  404c54:	cmp	w20, #0x0
  404c58:	mov	w8, #0x238                 	// #568
  404c5c:	mov	w9, #0x230                 	// #560
  404c60:	csel	x8, x9, x8, ne  // ne = any
  404c64:	ldr	x0, [x19, x8]
  404c68:	bl	401a40 <putp@plt>
  404c6c:	cmp	w28, #0x20
  404c70:	b.ne	404c8c <tigetstr@plt+0x2dfc>  // b.any
  404c74:	cbnz	w20, 404c8c <tigetstr@plt+0x2dfc>
  404c78:	ldr	w8, [x19, #1716]
  404c7c:	mov	w9, #0x3000000             	// #50331648
  404c80:	and	w8, w8, #0x3000000
  404c84:	cmp	w8, w9
  404c88:	b.eq	404cd4 <tigetstr@plt+0x2e44>  // b.none
  404c8c:	sub	x22, x22, #0x1
  404c90:	add	w23, w21, #0x1
  404c94:	sxtw	x2, w23
  404c98:	sub	x0, x29, #0x4
  404c9c:	mov	x3, sp
  404ca0:	mov	x1, x22
  404ca4:	str	xzr, [sp]
  404ca8:	bl	404da0 <tigetstr@plt+0x2f10>
  404cac:	mov	x21, x0
  404cb0:	cbz	x0, 404ccc <tigetstr@plt+0x2e3c>
  404cb4:	ldrsb	w0, [x22], #1
  404cb8:	bl	401e10 <putchar@plt>
  404cbc:	subs	x21, x21, #0x1
  404cc0:	b.ne	404cb4 <tigetstr@plt+0x2e24>  // b.any
  404cc4:	mov	x8, #0xffffffffffffffff    	// #-1
  404cc8:	b	404cd0 <tigetstr@plt+0x2e40>
  404ccc:	sub	x8, x21, #0x1
  404cd0:	add	w21, w23, w8
  404cd4:	cbz	w20, 404cf8 <tigetstr@plt+0x2e68>
  404cd8:	ldr	x8, [x19, #576]
  404cdc:	ldrb	w8, [x8]
  404ce0:	cbz	w8, 404cf8 <tigetstr@plt+0x2e68>
  404ce4:	ldr	x0, [x19, #584]
  404ce8:	ldr	x1, [x27, #680]
  404cec:	bl	4019e0 <fputs@plt>
  404cf0:	ldr	x0, [x19, #576]
  404cf4:	bl	401a40 <putp@plt>
  404cf8:	ldr	w8, [x19, #1716]
  404cfc:	bfi	w8, w20, #25, #1
  404d00:	str	w8, [x19, #1716]
  404d04:	b	404b9c <tigetstr@plt+0x2d0c>
  404d08:	ldp	x20, x19, [sp, #96]
  404d0c:	ldp	x22, x21, [sp, #80]
  404d10:	ldp	x24, x23, [sp, #64]
  404d14:	ldp	x26, x25, [sp, #48]
  404d18:	ldp	x28, x27, [sp, #32]
  404d1c:	ldp	x29, x30, [sp, #16]
  404d20:	add	sp, sp, #0x70
  404d24:	ret
  404d28:	stp	x29, x30, [sp, #-16]!
  404d2c:	ldr	x8, [x0, #120]
  404d30:	mov	x29, sp
  404d34:	sub	x8, x8, #0x1
  404d38:	str	x8, [x0, #120]
  404d3c:	mov	w0, w1
  404d40:	mov	x1, x2
  404d44:	bl	401c90 <ungetc@plt>
  404d48:	ldp	x29, x30, [sp], #16
  404d4c:	ret
  404d50:	cmp	w1, #0x2
  404d54:	b.lt	404d98 <tigetstr@plt+0x2f08>  // b.tstop
  404d58:	ldrb	w8, [x0]
  404d5c:	cmp	w8, #0x5f
  404d60:	b.ne	404d78 <tigetstr@plt+0x2ee8>  // b.any
  404d64:	ldrb	w8, [x0, #1]
  404d68:	cmp	w8, #0x8
  404d6c:	b.ne	404d78 <tigetstr@plt+0x2ee8>  // b.any
  404d70:	mov	w0, #0x1                   	// #1
  404d74:	ret
  404d78:	ldrb	w8, [x0, #1]
  404d7c:	cmp	w8, #0x8
  404d80:	b.ne	404d98 <tigetstr@plt+0x2f08>  // b.any
  404d84:	ldrb	w8, [x0, #2]
  404d88:	cmp	w8, #0x5f
  404d8c:	b.ne	404d98 <tigetstr@plt+0x2f08>  // b.any
  404d90:	mov	w0, #0x1                   	// #1
  404d94:	ret
  404d98:	mov	w0, wzr
  404d9c:	ret
  404da0:	stp	x29, x30, [sp, #-16]!
  404da4:	mov	x29, sp
  404da8:	bl	401990 <mbrtowc@plt>
  404dac:	cmn	x0, #0x3
  404db0:	csinc	x0, x0, xzr, ls  // ls = plast
  404db4:	ldp	x29, x30, [sp], #16
  404db8:	ret
  404dbc:	sub	sp, sp, #0x30
  404dc0:	stp	x20, x19, [sp, #32]
  404dc4:	mov	x19, x1
  404dc8:	mov	x1, xzr
  404dcc:	mov	w2, wzr
  404dd0:	stp	x29, x30, [sp, #16]
  404dd4:	add	x29, sp, #0x10
  404dd8:	mov	x20, x0
  404ddc:	bl	401be0 <fseek@plt>
  404de0:	mov	w8, w0
  404de4:	mov	w0, wzr
  404de8:	cbnz	w8, 404e84 <tigetstr@plt+0x2ff4>
  404dec:	sub	x0, x29, #0x4
  404df0:	mov	w1, #0x2                   	// #2
  404df4:	mov	w2, #0x1                   	// #1
  404df8:	mov	x3, x20
  404dfc:	bl	401c70 <fread@plt>
  404e00:	cmp	x0, #0x1
  404e04:	b.ne	404e70 <tigetstr@plt+0x2fe0>  // b.any
  404e08:	ldursb	w8, [x29, #-4]
  404e0c:	ldursb	w9, [x29, #-3]
  404e10:	add	w8, w8, w9, lsl #8
  404e14:	sub	w9, w8, #0x105
  404e18:	cmp	w9, #0x6
  404e1c:	b.hi	404e58 <tigetstr@plt+0x2fc8>  // b.pmore
  404e20:	mov	w10, #0x1                   	// #1
  404e24:	lsl	w9, w10, w9
  404e28:	mov	w10, #0x5d                  	// #93
  404e2c:	tst	w9, w10
  404e30:	b.eq	404e58 <tigetstr@plt+0x2fc8>  // b.none
  404e34:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  404e38:	add	x1, x1, #0xc56
  404e3c:	mov	w2, #0x5                   	// #5
  404e40:	mov	x0, xzr
  404e44:	bl	401d60 <dcgettext@plt>
  404e48:	mov	x1, x19
  404e4c:	bl	401dc0 <printf@plt>
  404e50:	mov	w0, #0x1                   	// #1
  404e54:	b	404e84 <tigetstr@plt+0x2ff4>
  404e58:	mov	w9, #0xff65                	// #65381
  404e5c:	cmp	w8, w9
  404e60:	b.eq	404e34 <tigetstr@plt+0x2fa4>  // b.none
  404e64:	mov	w9, #0x457f                	// #17791
  404e68:	cmp	w8, w9
  404e6c:	b.eq	404e34 <tigetstr@plt+0x2fa4>  // b.none
  404e70:	mov	x0, x20
  404e74:	mov	x1, xzr
  404e78:	mov	w2, wzr
  404e7c:	bl	401be0 <fseek@plt>
  404e80:	mov	w0, wzr
  404e84:	ldp	x20, x19, [sp, #32]
  404e88:	ldp	x29, x30, [sp, #16]
  404e8c:	add	sp, sp, #0x30
  404e90:	ret
  404e94:	stp	x29, x30, [sp, #-32]!
  404e98:	stp	x20, x19, [sp, #16]
  404e9c:	ldrb	w8, [x0, #1716]
  404ea0:	mov	x19, x0
  404ea4:	mov	x20, x1
  404ea8:	mov	x29, sp
  404eac:	tbnz	w8, #2, 404ec8 <tigetstr@plt+0x3038>
  404eb0:	ldr	w8, [x19, #148]
  404eb4:	cmp	w8, #0x1
  404eb8:	b.lt	404ed0 <tigetstr@plt+0x3040>  // b.tstop
  404ebc:	mov	x0, x19
  404ec0:	bl	404310 <tigetstr@plt+0x2480>
  404ec4:	b	404ed0 <tigetstr@plt+0x3040>
  404ec8:	ldr	x0, [x19, #536]
  404ecc:	bl	401a40 <putp@plt>
  404ed0:	ldrb	w8, [x19, #1717]
  404ed4:	tbnz	w8, #3, 405018 <tigetstr@plt+0x3188>
  404ed8:	ldr	x0, [x19, #544]
  404edc:	str	wzr, [x19, #148]
  404ee0:	cbz	x0, 404f08 <tigetstr@plt+0x3078>
  404ee4:	ldr	x8, [x19, #552]
  404ee8:	cbz	x8, 404f08 <tigetstr@plt+0x3078>
  404eec:	bl	401a40 <putp@plt>
  404ef0:	ldr	w8, [x19, #1716]
  404ef4:	ldr	w9, [x19, #148]
  404ef8:	lsr	w8, w8, #20
  404efc:	and	w8, w8, #0x2
  404f00:	add	w8, w8, w9
  404f04:	str	w8, [x19, #148]
  404f08:	ldrb	w8, [x19, #1716]
  404f0c:	tbz	w8, #2, 404f18 <tigetstr@plt+0x3088>
  404f10:	ldr	x0, [x19, #536]
  404f14:	bl	401a40 <putp@plt>
  404f18:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404f1c:	add	x1, x1, #0x27b
  404f20:	mov	w2, #0x5                   	// #5
  404f24:	mov	x0, xzr
  404f28:	bl	401d60 <dcgettext@plt>
  404f2c:	bl	401dc0 <printf@plt>
  404f30:	ldr	w8, [x19, #148]
  404f34:	add	w8, w8, w0
  404f38:	str	w8, [x19, #148]
  404f3c:	cbz	x20, 404f60 <tigetstr@plt+0x30d0>
  404f40:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404f44:	add	x1, x1, #0x284
  404f48:	mov	w2, #0x5                   	// #5
  404f4c:	mov	x0, xzr
  404f50:	bl	401d60 <dcgettext@plt>
  404f54:	mov	x1, x20
  404f58:	bl	401dc0 <printf@plt>
  404f5c:	b	404f98 <tigetstr@plt+0x3108>
  404f60:	ldrb	w8, [x19, #1717]
  404f64:	tbz	w8, #7, 404f7c <tigetstr@plt+0x30ec>
  404f68:	ldrb	w8, [x19, #1718]
  404f6c:	tbnz	w8, #7, 404fac <tigetstr@plt+0x311c>
  404f70:	ldr	x8, [x19, #544]
  404f74:	cbnz	x8, 404fd8 <tigetstr@plt+0x3148>
  404f78:	b	404fe4 <tigetstr@plt+0x3154>
  404f7c:	ldp	x8, x9, [x19, #120]
  404f80:	mov	w10, #0x64                  	// #100
  404f84:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  404f88:	add	x0, x0, #0x294
  404f8c:	mul	x8, x8, x10
  404f90:	sdiv	x1, x8, x9
  404f94:	bl	401dc0 <printf@plt>
  404f98:	ldr	w8, [x19, #148]
  404f9c:	add	w8, w8, w0
  404fa0:	str	w8, [x19, #148]
  404fa4:	ldrb	w8, [x19, #1718]
  404fa8:	tbz	w8, #7, 404f70 <tigetstr@plt+0x30e0>
  404fac:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  404fb0:	add	x1, x1, #0x29b
  404fb4:	mov	w2, #0x5                   	// #5
  404fb8:	mov	x0, xzr
  404fbc:	bl	401d60 <dcgettext@plt>
  404fc0:	bl	401dc0 <printf@plt>
  404fc4:	ldr	w8, [x19, #148]
  404fc8:	add	w8, w8, w0
  404fcc:	str	w8, [x19, #148]
  404fd0:	ldr	x8, [x19, #544]
  404fd4:	cbz	x8, 404fe4 <tigetstr@plt+0x3154>
  404fd8:	ldr	x0, [x19, #552]
  404fdc:	cbz	x0, 404fe4 <tigetstr@plt+0x3154>
  404fe0:	bl	401a40 <putp@plt>
  404fe4:	ldrb	w8, [x19, #1716]
  404fe8:	tbz	w8, #2, 404ff4 <tigetstr@plt+0x3164>
  404fec:	ldr	x0, [x19, #648]
  404ff0:	bl	401a40 <putp@plt>
  404ff4:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  404ff8:	ldr	x0, [x8, #680]
  404ffc:	bl	401d00 <fflush@plt>
  405000:	ldr	w8, [x19, #1716]
  405004:	eor	w8, w8, #0x4000000
  405008:	str	w8, [x19, #1716]
  40500c:	ldp	x20, x19, [sp, #16]
  405010:	ldp	x29, x30, [sp], #32
  405014:	ret
  405018:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40501c:	ldr	x1, [x8, #672]
  405020:	mov	w0, #0x7                   	// #7
  405024:	bl	401a70 <fputc@plt>
  405028:	b	405000 <tigetstr@plt+0x3170>
  40502c:	stp	x29, x30, [sp, #-64]!
  405030:	str	x23, [sp, #16]
  405034:	stp	x20, x19, [sp, #48]
  405038:	mov	x19, x1
  40503c:	mov	x20, x0
  405040:	mov	w8, wzr
  405044:	mov	w23, #0xa                   	// #10
  405048:	stp	x22, x21, [sp, #32]
  40504c:	mov	x29, sp
  405050:	b	40505c <tigetstr@plt+0x31cc>
  405054:	madd	w8, w21, w23, w8
  405058:	sub	w8, w8, #0x30
  40505c:	mov	x0, x20
  405060:	mov	w21, w8
  405064:	bl	405a4c <tigetstr@plt+0x3bbc>
  405068:	mov	w22, w0
  40506c:	bl	401c60 <__ctype_b_loc@plt>
  405070:	ldr	x9, [x0]
  405074:	sxtb	w8, w22
  405078:	ldrh	w9, [x9, w8, sxtw #1]
  40507c:	tbnz	w9, #11, 405054 <tigetstr@plt+0x31c4>
  405080:	ldrb	w8, [x20, #20]
  405084:	cmp	w8, w22, uxtb
  405088:	mov	w8, wzr
  40508c:	b.eq	40505c <tigetstr@plt+0x31cc>  // b.none
  405090:	strb	w22, [x19]
  405094:	mov	w0, w21
  405098:	ldp	x20, x19, [sp, #48]
  40509c:	ldp	x22, x21, [sp, #32]
  4050a0:	ldr	x23, [sp, #16]
  4050a4:	ldp	x29, x30, [sp], #64
  4050a8:	ret
  4050ac:	stp	x29, x30, [sp, #-48]!
  4050b0:	str	x21, [sp, #16]
  4050b4:	stp	x20, x19, [sp, #32]
  4050b8:	mov	w20, w3
  4050bc:	mov	x21, x1
  4050c0:	mov	x19, x0
  4050c4:	mov	x29, sp
  4050c8:	cbnz	w2, 4050d8 <tigetstr@plt+0x3248>
  4050cc:	mov	x0, x19
  4050d0:	bl	405a4c <tigetstr@plt+0x3bbc>
  4050d4:	mov	w2, w0
  4050d8:	sxtb	w9, w2
  4050dc:	sub	w8, w9, #0x51
  4050e0:	cmp	w8, #0x20
  4050e4:	str	w9, [x19, #712]
  4050e8:	b.hi	405140 <tigetstr@plt+0x32b0>  // b.pmore
  4050ec:	adrp	x9, 406000 <tigetstr@plt+0x4170>
  4050f0:	add	x9, x9, #0xa8
  4050f4:	adr	x10, 405104 <tigetstr@plt+0x3274>
  4050f8:	ldrb	w11, [x9, x8]
  4050fc:	add	x10, x10, x11, lsl #2
  405100:	br	x10
  405104:	mov	x0, x19
  405108:	bl	404310 <tigetstr@plt+0x2480>
  40510c:	ldrb	w8, [x19, #1717]
  405110:	tbnz	w8, #7, 4051e0 <tigetstr@plt+0x3350>
  405114:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405118:	add	x1, x1, #0x2c3
  40511c:	mov	w2, #0x5                   	// #5
  405120:	mov	x0, xzr
  405124:	bl	401d60 <dcgettext@plt>
  405128:	ldr	x8, [x19, #160]
  40512c:	ldrsw	x9, [x19, #136]
  405130:	ldr	w2, [x19, #152]
  405134:	ldr	x1, [x8, x9, lsl #3]
  405138:	bl	401dc0 <printf@plt>
  40513c:	b	4051fc <tigetstr@plt+0x336c>
  405140:	cmp	w9, #0x21
  405144:	b.ne	405188 <tigetstr@plt+0x32f8>  // b.any
  405148:	mov	x0, x19
  40514c:	mov	x1, x21
  405150:	bl	4055d8 <tigetstr@plt+0x3748>
  405154:	b	40520c <tigetstr@plt+0x337c>
  405158:	ldrb	w8, [x19, #1717]
  40515c:	tbnz	w8, #7, 405188 <tigetstr@plt+0x32f8>
  405160:	mov	w0, #0xd                   	// #13
  405164:	bl	401e10 <putchar@plt>
  405168:	mov	x0, x19
  40516c:	mov	w1, wzr
  405170:	bl	4040c8 <tigetstr@plt+0x2238>
  405174:	cmp	w20, #0x0
  405178:	mov	w8, #0xffffffff            	// #-1
  40517c:	csneg	w1, w8, w20, eq  // eq = none
  405180:	mov	x0, x19
  405184:	b	4051d4 <tigetstr@plt+0x3344>
  405188:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40518c:	ldr	x1, [x8, #672]
  405190:	mov	w0, #0x7                   	// #7
  405194:	bl	401a70 <fputc@plt>
  405198:	b	40520c <tigetstr@plt+0x337c>
  40519c:	cbnz	w20, 4051b8 <tigetstr@plt+0x3328>
  4051a0:	ldr	w8, [x19, #168]
  4051a4:	ldr	w9, [x19, #136]
  4051a8:	sub	w8, w8, #0x1
  4051ac:	cmp	w9, w8
  4051b0:	b.ge	405220 <tigetstr@plt+0x3390>  // b.tcont
  4051b4:	mov	w20, #0x1                   	// #1
  4051b8:	mov	w0, #0xd                   	// #13
  4051bc:	bl	401e10 <putchar@plt>
  4051c0:	mov	x0, x19
  4051c4:	mov	w1, wzr
  4051c8:	bl	4040c8 <tigetstr@plt+0x2238>
  4051cc:	mov	x0, x19
  4051d0:	mov	w1, w20
  4051d4:	bl	405ab4 <tigetstr@plt+0x3c24>
  4051d8:	mov	w0, wzr
  4051dc:	b	405210 <tigetstr@plt+0x3380>
  4051e0:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4051e4:	add	x1, x1, #0x2d0
  4051e8:	mov	w2, #0x5                   	// #5
  4051ec:	mov	x0, xzr
  4051f0:	bl	401d60 <dcgettext@plt>
  4051f4:	ldr	w1, [x19, #152]
  4051f8:	bl	401dc0 <printf@plt>
  4051fc:	str	w0, [x19, #148]
  405200:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405204:	ldr	x0, [x8, #680]
  405208:	bl	401d00 <fflush@plt>
  40520c:	mov	w0, #0xffffffff            	// #-1
  405210:	ldp	x20, x19, [sp, #32]
  405214:	ldr	x21, [sp, #16]
  405218:	ldp	x29, x30, [sp], #48
  40521c:	ret
  405220:	mov	w0, wzr
  405224:	bl	402ff4 <tigetstr@plt+0x1164>
  405228:	sub	sp, sp, #0x80
  40522c:	stp	x26, x25, [sp, #64]
  405230:	stp	x22, x21, [sp, #96]
  405234:	stp	x20, x19, [sp, #112]
  405238:	mov	x22, x1
  40523c:	subs	w25, w2, #0x1
  405240:	mov	x19, x0
  405244:	stp	x29, x30, [sp, #32]
  405248:	stp	x28, x27, [sp, #48]
  40524c:	stp	x24, x23, [sp, #80]
  405250:	add	x29, sp, #0x20
  405254:	b.lt	40555c <tigetstr@plt+0x36cc>  // b.tstop
  405258:	mov	x24, xzr
  40525c:	mov	w26, wzr
  405260:	mov	w28, wzr
  405264:	sxtw	x27, w2
  405268:	sxtb	w21, w3
  40526c:	mov	x20, x22
  405270:	ldr	w8, [x19, #148]
  405274:	mov	x0, x19
  405278:	cmp	w8, w26
  40527c:	csel	w26, w8, w26, gt
  405280:	bl	405a4c <tigetstr@plt+0x3bbc>
  405284:	mov	w23, w0
  405288:	cmp	w0, #0x5c
  40528c:	b.ne	405324 <tigetstr@plt+0x3494>  // b.any
  405290:	add	w28, w28, #0x1
  405294:	cbz	w28, 4052bc <tigetstr@plt+0x342c>
  405298:	ldrb	w8, [x19, #20]
  40529c:	cmp	w8, w23, uxtb
  4052a0:	b.eq	4052b0 <tigetstr@plt+0x3420>  // b.none
  4052a4:	ldrb	w8, [x19, #19]
  4052a8:	cmp	w8, w23, uxtb
  4052ac:	b.ne	4052bc <tigetstr@plt+0x342c>  // b.any
  4052b0:	mov	x0, x19
  4052b4:	bl	405bb0 <tigetstr@plt+0x3d20>
  4052b8:	sub	x20, x20, #0x1
  4052bc:	cmp	w23, #0x5c
  4052c0:	csel	w28, w28, wzr, eq  // eq = none
  4052c4:	cmp	w23, #0x20
  4052c8:	cset	w8, lt  // lt = tstop
  4052cc:	cmp	w23, #0xa
  4052d0:	cset	w9, ne  // ne = any
  4052d4:	cmp	w23, #0x1b
  4052d8:	cset	w10, ne  // ne = any
  4052dc:	cmp	w23, #0x7f
  4052e0:	strb	w23, [x20], #1
  4052e4:	b.eq	4054ac <tigetstr@plt+0x361c>  // b.none
  4052e8:	and	w8, w8, w9
  4052ec:	and	w8, w10, w8
  4052f0:	cbnz	w8, 4054ac <tigetstr@plt+0x361c>
  4052f4:	cmp	w23, #0xa
  4052f8:	b.eq	405564 <tigetstr@plt+0x36d4>  // b.none
  4052fc:	cmp	w23, #0x1b
  405300:	b.eq	405564 <tigetstr@plt+0x36d4>  // b.none
  405304:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405308:	ldr	x1, [x8, #672]
  40530c:	mov	w0, w23
  405310:	bl	401a70 <fputc@plt>
  405314:	ldr	w8, [x19, #148]
  405318:	add	w8, w8, #0x1
  40531c:	str	w8, [x19, #148]
  405320:	b	40551c <tigetstr@plt+0x368c>
  405324:	cbnz	w28, 4053a0 <tigetstr@plt+0x3510>
  405328:	ldrb	w8, [x19, #19]
  40532c:	cmp	w8, w23, uxtb
  405330:	b.ne	4053a0 <tigetstr@plt+0x3510>  // b.any
  405334:	cmp	x20, x22
  405338:	b.ls	4055a0 <tigetstr@plt+0x3710>  // b.plast
  40533c:	bl	401ca0 <__ctype_get_mb_cur_max@plt>
  405340:	cmp	x0, #0x2
  405344:	b.cc	4053e0 <tigetstr@plt+0x3550>  // b.lo, b.ul, b.last
  405348:	str	w21, [sp, #12]
  40534c:	mov	x21, xzr
  405350:	str	xzr, [sp, #16]
  405354:	b	405374 <tigetstr@plt+0x34e4>
  405358:	sub	x8, x0, #0x1
  40535c:	cmn	x8, #0x4
  405360:	csinc	x28, x0, xzr, ls  // ls = plast
  405364:	add	x8, x23, x28
  405368:	cmp	x8, x20
  40536c:	add	x21, x28, x21
  405370:	b.cs	4053fc <tigetstr@plt+0x356c>  // b.hs, b.nlast
  405374:	ldr	x28, [sp, #16]
  405378:	add	x23, x22, x21
  40537c:	sub	x0, x29, #0x4
  405380:	add	x3, sp, #0x10
  405384:	mov	x1, x23
  405388:	mov	x2, x24
  40538c:	bl	401990 <mbrtowc@plt>
  405390:	cmn	x0, #0x2
  405394:	b.cc	405358 <tigetstr@plt+0x34c8>  // b.lo, b.ul, b.last
  405398:	str	x28, [sp, #16]
  40539c:	b	405358 <tigetstr@plt+0x34c8>
  4053a0:	cbnz	w28, 405294 <tigetstr@plt+0x3404>
  4053a4:	ldrb	w8, [x19, #20]
  4053a8:	cmp	w8, w23, uxtb
  4053ac:	b.ne	405294 <tigetstr@plt+0x3404>  // b.any
  4053b0:	ldrb	w8, [x19, #1717]
  4053b4:	tbnz	w8, #3, 405410 <tigetstr@plt+0x3580>
  4053b8:	mov	w0, #0xd                   	// #13
  4053bc:	bl	401e10 <putchar@plt>
  4053c0:	mov	w0, w21
  4053c4:	bl	401e10 <putchar@plt>
  4053c8:	ldr	x8, [x19, #536]
  4053cc:	cbz	x8, 4054e4 <tigetstr@plt+0x3654>
  4053d0:	mov	w1, #0x1                   	// #1
  4053d4:	mov	x0, x19
  4053d8:	bl	4040c8 <tigetstr@plt+0x2238>
  4053dc:	b	405500 <tigetstr@plt+0x3670>
  4053e0:	ldr	w8, [x19, #148]
  4053e4:	mov	x0, x19
  4053e8:	sub	w8, w8, #0x1
  4053ec:	str	w8, [x19, #148]
  4053f0:	bl	405bb0 <tigetstr@plt+0x3d20>
  4053f4:	sub	x20, x20, #0x1
  4053f8:	b	405468 <tigetstr@plt+0x35d8>
  4053fc:	cmp	x28, #0x1
  405400:	b.ne	405430 <tigetstr@plt+0x35a0>  // b.any
  405404:	mov	x0, x19
  405408:	bl	405bb0 <tigetstr@plt+0x3d20>
  40540c:	b	405450 <tigetstr@plt+0x35c0>
  405410:	mov	x0, x19
  405414:	mov	w1, w23
  405418:	bl	405bf8 <tigetstr@plt+0x3d68>
  40541c:	mov	w0, #0xa                   	// #10
  405420:	bl	401e10 <putchar@plt>
  405424:	mov	w0, w21
  405428:	bl	401e10 <putchar@plt>
  40542c:	b	405508 <tigetstr@plt+0x3678>
  405430:	ldur	w0, [x29, #-4]
  405434:	bl	401b00 <wcwidth@plt>
  405438:	cmp	w0, #0x1
  40543c:	csinc	w21, w0, wzr, gt
  405440:	mov	x0, x19
  405444:	sub	w21, w21, #0x1
  405448:	bl	405bb0 <tigetstr@plt+0x3d20>
  40544c:	cbnz	w21, 405440 <tigetstr@plt+0x35b0>
  405450:	cbz	x28, 405464 <tigetstr@plt+0x35d4>
  405454:	ldr	w8, [x19, #148]
  405458:	sub	x20, x20, x28
  40545c:	sub	w8, w8, w28
  405460:	str	w8, [x19, #148]
  405464:	ldr	w21, [sp, #12]
  405468:	ldrb	w10, [x20]
  40546c:	sxtb	w8, w10
  405470:	cmp	w8, #0x20
  405474:	cset	w8, lt  // lt = tstop
  405478:	cmp	w10, #0xa
  40547c:	cset	w9, ne  // ne = any
  405480:	cmp	w10, #0x7f
  405484:	b.eq	405490 <tigetstr@plt+0x3600>  // b.none
  405488:	and	w8, w8, w9
  40548c:	cbz	w8, 4054a4 <tigetstr@plt+0x3614>
  405490:	ldr	w8, [x19, #148]
  405494:	mov	x0, x19
  405498:	sub	w8, w8, #0x1
  40549c:	str	w8, [x19, #148]
  4054a0:	bl	405bb0 <tigetstr@plt+0x3d20>
  4054a4:	mov	w28, wzr
  4054a8:	b	40551c <tigetstr@plt+0x368c>
  4054ac:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4054b0:	ldr	x1, [x8, #672]
  4054b4:	cmp	w23, #0x7f
  4054b8:	mov	w8, #0xffffffc0            	// #-64
  4054bc:	cneg	w8, w8, ne  // ne = any
  4054c0:	mov	w0, #0x5e                  	// #94
  4054c4:	add	w23, w8, w23
  4054c8:	bl	401a70 <fputc@plt>
  4054cc:	ldr	w8, [x19, #148]
  4054d0:	add	w8, w8, #0x1
  4054d4:	str	w8, [x19, #148]
  4054d8:	cmp	w23, #0xa
  4054dc:	b.ne	4052fc <tigetstr@plt+0x346c>  // b.any
  4054e0:	b	405564 <tigetstr@plt+0x36d4>
  4054e4:	ldrb	w8, [x19, #1716]
  4054e8:	tbz	w8, #6, 405500 <tigetstr@plt+0x3670>
  4054ec:	ldr	w8, [x19, #148]
  4054f0:	sub	w9, w8, #0x1
  4054f4:	cmp	w8, #0x2
  4054f8:	str	w9, [x19, #148]
  4054fc:	b.ge	40552c <tigetstr@plt+0x369c>  // b.tcont
  405500:	mov	w8, #0x1                   	// #1
  405504:	str	w8, [x19, #148]
  405508:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40550c:	ldr	x0, [x8, #680]
  405510:	bl	401d00 <fflush@plt>
  405514:	mov	w28, wzr
  405518:	mov	x20, x22
  40551c:	sub	x24, x20, x22
  405520:	cmp	x24, x27
  405524:	b.lt	405270 <tigetstr@plt+0x33e0>  // b.tstop
  405528:	b	405564 <tigetstr@plt+0x36d4>
  40552c:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405530:	ldr	x3, [x8, #672]
  405534:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405538:	mov	w1, #0x3                   	// #3
  40553c:	mov	w2, #0x1                   	// #1
  405540:	add	x0, x0, #0x322
  405544:	bl	401cc0 <fwrite@plt>
  405548:	ldr	w8, [x19, #148]
  40554c:	subs	w8, w8, #0x1
  405550:	str	w8, [x19, #148]
  405554:	b.le	405500 <tigetstr@plt+0x3670>
  405558:	b	40552c <tigetstr@plt+0x369c>
  40555c:	mov	w26, wzr
  405560:	mov	x20, x22
  405564:	strb	wzr, [x20, #-1]!
  405568:	ldr	x8, [x19, #536]
  40556c:	cbnz	x8, 405574 <tigetstr@plt+0x36e4>
  405570:	str	w26, [x19, #148]
  405574:	sub	x8, x20, x22
  405578:	cmp	x8, w25, sxtw
  40557c:	b.ge	4055b8 <tigetstr@plt+0x3728>  // b.tcont
  405580:	ldp	x20, x19, [sp, #112]
  405584:	ldp	x22, x21, [sp, #96]
  405588:	ldp	x24, x23, [sp, #80]
  40558c:	ldp	x26, x25, [sp, #64]
  405590:	ldp	x28, x27, [sp, #48]
  405594:	ldp	x29, x30, [sp, #32]
  405598:	add	sp, sp, #0x80
  40559c:	ret
  4055a0:	ldr	x8, [x19, #536]
  4055a4:	cbnz	x8, 4055ac <tigetstr@plt+0x371c>
  4055a8:	str	w26, [x19, #148]
  4055ac:	add	x0, x19, #0xc0
  4055b0:	mov	w1, #0x1                   	// #1
  4055b4:	bl	401cb0 <siglongjmp@plt>
  4055b8:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  4055bc:	add	x1, x1, #0x326
  4055c0:	mov	w2, #0x5                   	// #5
  4055c4:	mov	x0, xzr
  4055c8:	bl	401d60 <dcgettext@plt>
  4055cc:	mov	x1, x0
  4055d0:	mov	x0, x19
  4055d4:	bl	404384 <tigetstr@plt+0x24f4>
  4055d8:	sub	sp, sp, #0x110
  4055dc:	stp	x29, x30, [sp, #208]
  4055e0:	stp	x28, x23, [sp, #224]
  4055e4:	stp	x22, x21, [sp, #240]
  4055e8:	stp	x20, x19, [sp, #256]
  4055ec:	add	x29, sp, #0xd0
  4055f0:	mov	x19, x1
  4055f4:	mov	x20, x0
  4055f8:	bl	404310 <tigetstr@plt+0x2480>
  4055fc:	mov	w0, #0x21                  	// #33
  405600:	bl	401e10 <putchar@plt>
  405604:	adrp	x23, 418000 <tigetstr@plt+0x16170>
  405608:	ldr	x0, [x23, #680]
  40560c:	bl	401d00 <fflush@plt>
  405610:	ldrb	w8, [x20, #1718]
  405614:	mov	w9, #0x1                   	// #1
  405618:	str	w9, [x20, #148]
  40561c:	tbnz	w8, #2, 405674 <tigetstr@plt+0x37e4>
  405620:	add	x1, sp, #0x8
  405624:	mov	w2, #0xc6                  	// #198
  405628:	mov	w3, #0x21                  	// #33
  40562c:	mov	x0, x20
  405630:	bl	405228 <tigetstr@plt+0x3398>
  405634:	mov	x1, sp
  405638:	add	x2, sp, #0x8
  40563c:	mov	x0, x20
  405640:	str	xzr, [sp]
  405644:	bl	405c98 <tigetstr@plt+0x3e08>
  405648:	ldr	x22, [sp]
  40564c:	mov	w21, w0
  405650:	cbz	x22, 405690 <tigetstr@plt+0x3800>
  405654:	mov	x0, x22
  405658:	bl	4019d0 <strlen@plt>
  40565c:	cmp	x0, #0x3e7
  405660:	b.hi	405684 <tigetstr@plt+0x37f4>  // b.pmore
  405664:	add	x0, x20, #0x2cc
  405668:	mov	x1, x22
  40566c:	bl	401d10 <strcpy@plt>
  405670:	b	405688 <tigetstr@plt+0x37f8>
  405674:	ldr	x1, [x23, #680]
  405678:	add	x0, x20, #0x2cc
  40567c:	bl	4019e0 <fputs@plt>
  405680:	b	4056e4 <tigetstr@plt+0x3854>
  405684:	mov	w21, #0xffffffff            	// #-1
  405688:	mov	x0, x22
  40568c:	bl	401c80 <free@plt>
  405690:	tbz	w21, #31, 4056c4 <tigetstr@plt+0x3834>
  405694:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405698:	add	x1, x1, #0x334
  40569c:	mov	w2, #0x5                   	// #5
  4056a0:	mov	x0, xzr
  4056a4:	bl	401d60 <dcgettext@plt>
  4056a8:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4056ac:	ldr	x1, [x8, #672]
  4056b0:	bl	4019e0 <fputs@plt>
  4056b4:	mov	x0, x20
  4056b8:	mov	x1, x19
  4056bc:	bl	404e94 <tigetstr@plt+0x3004>
  4056c0:	b	40572c <tigetstr@plt+0x389c>
  4056c4:	cbz	w21, 4056e4 <tigetstr@plt+0x3854>
  4056c8:	mov	x0, x20
  4056cc:	bl	404310 <tigetstr@plt+0x2480>
  4056d0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4056d4:	add	x1, x20, #0x2cc
  4056d8:	add	x0, x0, #0x340
  4056dc:	bl	401dc0 <printf@plt>
  4056e0:	str	w0, [x20, #148]
  4056e4:	ldr	x0, [x23, #680]
  4056e8:	bl	401d00 <fflush@plt>
  4056ec:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  4056f0:	ldr	x1, [x8, #672]
  4056f4:	mov	w0, #0xa                   	// #10
  4056f8:	bl	401a70 <fputc@plt>
  4056fc:	ldr	x2, [x20, #176]
  405700:	adrp	x4, 407000 <tigetstr@plt+0x5170>
  405704:	mov	w8, #0x1                   	// #1
  405708:	add	x5, x20, #0x2cc
  40570c:	add	x4, x4, #0x344
  405710:	mov	x0, x20
  405714:	mov	x1, x19
  405718:	mov	x3, x2
  40571c:	mov	w6, wzr
  405720:	str	wzr, [x20, #148]
  405724:	str	w8, [x20, #184]
  405728:	bl	405744 <tigetstr@plt+0x38b4>
  40572c:	ldp	x20, x19, [sp, #256]
  405730:	ldp	x22, x21, [sp, #240]
  405734:	ldp	x28, x23, [sp, #224]
  405738:	ldp	x29, x30, [sp, #208]
  40573c:	add	sp, sp, #0x110
  405740:	ret
  405744:	stp	x29, x30, [sp, #-48]!
  405748:	stp	x22, x21, [sp, #16]
  40574c:	stp	x20, x19, [sp, #32]
  405750:	mov	x29, sp
  405754:	sub	sp, sp, #0xd0
  405758:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  40575c:	mov	x21, x0
  405760:	ldr	x0, [x8, #680]
  405764:	mov	x19, x2
  405768:	mov	x20, x1
  40576c:	stp	x3, x4, [x29, #-72]
  405770:	stp	x5, x6, [x29, #-56]
  405774:	stur	x7, [x29, #-40]
  405778:	stp	q1, q2, [x29, #-192]
  40577c:	stp	q3, q4, [x29, #-160]
  405780:	stur	q0, [x29, #-208]
  405784:	stp	q5, q6, [x29, #-128]
  405788:	stur	q7, [x29, #-96]
  40578c:	bl	401d00 <fflush@plt>
  405790:	bl	404154 <tigetstr@plt+0x22c4>
  405794:	bl	401a90 <fork@plt>
  405798:	tbz	w0, #31, 4057bc <tigetstr@plt+0x392c>
  40579c:	mov	w22, #0xa                   	// #10
  4057a0:	mov	w0, #0x5                   	// #5
  4057a4:	bl	401b70 <sleep@plt>
  4057a8:	bl	401a90 <fork@plt>
  4057ac:	cmp	w22, #0x2
  4057b0:	b.cc	4057bc <tigetstr@plt+0x392c>  // b.lo, b.ul, b.last
  4057b4:	sub	w22, w22, #0x1
  4057b8:	tbnz	w0, #31, 4057a0 <tigetstr@plt+0x3910>
  4057bc:	cbz	w0, 405894 <tigetstr@plt+0x3a04>
  4057c0:	cmp	w0, #0x1
  4057c4:	b.lt	405870 <tigetstr@plt+0x39e0>  // b.tstop
  4057c8:	mov	w0, #0x2                   	// #2
  4057cc:	mov	w1, #0x1                   	// #1
  4057d0:	bl	401ac0 <signal@plt>
  4057d4:	mov	w0, #0x3                   	// #3
  4057d8:	mov	w1, #0x1                   	// #1
  4057dc:	bl	401ac0 <signal@plt>
  4057e0:	ldrb	w8, [x21, #1716]
  4057e4:	tbz	w8, #1, 4057f4 <tigetstr@plt+0x3964>
  4057e8:	mov	w0, #0x14                  	// #20
  4057ec:	mov	x1, xzr
  4057f0:	bl	401ac0 <signal@plt>
  4057f4:	mov	x0, xzr
  4057f8:	bl	401ce0 <wait@plt>
  4057fc:	cmp	w0, #0x0
  405800:	b.gt	4057f4 <tigetstr@plt+0x3964>
  405804:	adrp	x1, 402000 <tigetstr@plt+0x170>
  405808:	add	x1, x1, #0xff4
  40580c:	mov	w0, #0x2                   	// #2
  405810:	bl	401ac0 <signal@plt>
  405814:	adrp	x1, 402000 <tigetstr@plt+0x170>
  405818:	add	x1, x1, #0xf14
  40581c:	mov	w0, #0x3                   	// #3
  405820:	bl	401ac0 <signal@plt>
  405824:	ldrb	w8, [x21, #1716]
  405828:	tbz	w8, #1, 40583c <tigetstr@plt+0x39ac>
  40582c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  405830:	add	x1, x1, #0x110
  405834:	mov	w0, #0x14                  	// #20
  405838:	bl	401ac0 <signal@plt>
  40583c:	mov	x0, x21
  405840:	bl	40434c <tigetstr@plt+0x24bc>
  405844:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  405848:	add	x0, x0, #0xdb0
  40584c:	bl	401c10 <puts@plt>
  405850:	mov	x0, x21
  405854:	mov	x1, x20
  405858:	bl	404e94 <tigetstr@plt+0x3004>
  40585c:	mov	sp, x29
  405860:	ldp	x20, x19, [sp, #32]
  405864:	ldp	x22, x21, [sp, #16]
  405868:	ldp	x29, x30, [sp], #48
  40586c:	ret
  405870:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405874:	add	x1, x1, #0x383
  405878:	mov	w2, #0x5                   	// #5
  40587c:	mov	x0, xzr
  405880:	bl	401d60 <dcgettext@plt>
  405884:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405888:	ldr	x1, [x8, #672]
  40588c:	bl	4019e0 <fputs@plt>
  405890:	b	40583c <tigetstr@plt+0x39ac>
  405894:	bl	401d50 <isatty@plt>
  405898:	cbnz	w0, 4058b0 <tigetstr@plt+0x3a20>
  40589c:	bl	401bb0 <close@plt>
  4058a0:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  4058a4:	add	x0, x0, #0x36d
  4058a8:	mov	w1, wzr
  4058ac:	bl	401b10 <open@plt>
  4058b0:	mov	x9, #0xffffffffffffffd8    	// #-40
  4058b4:	sub	x11, x29, #0xd0
  4058b8:	sub	x12, x29, #0x48
  4058bc:	movk	x9, #0xff80, lsl #32
  4058c0:	add	x10, x29, #0x30
  4058c4:	mov	x8, #0xffffffffffffffd8    	// #-40
  4058c8:	add	x11, x11, #0x80
  4058cc:	add	x12, x12, #0x28
  4058d0:	stp	x11, x9, [x29, #-16]
  4058d4:	stp	x10, x12, [x29, #-32]
  4058d8:	tbz	w8, #31, 4058f8 <tigetstr@plt+0x3a68>
  4058dc:	add	w9, w8, #0x8
  4058e0:	cmp	w9, #0x0
  4058e4:	stur	w9, [x29, #-8]
  4058e8:	b.gt	4058f8 <tigetstr@plt+0x3a68>
  4058ec:	ldur	x9, [x29, #-24]
  4058f0:	add	x8, x9, x8
  4058f4:	b	405904 <tigetstr@plt+0x3a74>
  4058f8:	ldur	x8, [x29, #-32]
  4058fc:	add	x9, x8, #0x8
  405900:	stur	x9, [x29, #-32]
  405904:	ldr	x8, [x8]
  405908:	cbz	x8, 40594c <tigetstr@plt+0x3abc>
  40590c:	ldur	x9, [x29, #-24]
  405910:	mov	w8, wzr
  405914:	ldursw	x10, [x29, #-8]
  405918:	add	w8, w8, #0x1
  40591c:	tbz	w10, #31, 405938 <tigetstr@plt+0x3aa8>
  405920:	add	w11, w10, #0x8
  405924:	cmp	w11, #0x0
  405928:	stur	w11, [x29, #-8]
  40592c:	b.gt	405938 <tigetstr@plt+0x3aa8>
  405930:	add	x10, x9, x10
  405934:	b	405944 <tigetstr@plt+0x3ab4>
  405938:	ldur	x10, [x29, #-32]
  40593c:	add	x11, x10, #0x8
  405940:	stur	x11, [x29, #-32]
  405944:	ldr	x10, [x10]
  405948:	cbnz	x10, 405914 <tigetstr@plt+0x3a84>
  40594c:	add	w9, w8, #0x1
  405950:	lsl	x9, x9, #3
  405954:	add	x9, x9, #0xf
  405958:	mov	x10, sp
  40595c:	and	x9, x9, #0xffffffff0
  405960:	sub	x1, x10, x9
  405964:	mov	sp, x1
  405968:	mov	x9, #0xffffffffffffffd8    	// #-40
  40596c:	sub	x10, x29, #0xd0
  405970:	sub	x11, x29, #0x48
  405974:	str	xzr, [x1, w8, uxtw #3]
  405978:	movk	x9, #0xff80, lsl #32
  40597c:	add	x12, x29, #0x30
  405980:	mov	x8, #0xffffffffffffffd8    	// #-40
  405984:	add	x10, x10, #0x80
  405988:	add	x11, x11, #0x28
  40598c:	stp	x10, x9, [x29, #-16]
  405990:	stp	x12, x11, [x29, #-32]
  405994:	tbz	w8, #31, 4059b4 <tigetstr@plt+0x3b24>
  405998:	add	w9, w8, #0x8
  40599c:	cmp	w9, #0x0
  4059a0:	stur	w9, [x29, #-8]
  4059a4:	b.gt	4059b4 <tigetstr@plt+0x3b24>
  4059a8:	ldur	x9, [x29, #-24]
  4059ac:	add	x8, x9, x8
  4059b0:	b	4059c0 <tigetstr@plt+0x3b30>
  4059b4:	ldur	x8, [x29, #-32]
  4059b8:	add	x9, x8, #0x8
  4059bc:	stur	x9, [x29, #-32]
  4059c0:	ldr	x10, [x8]
  4059c4:	cbz	x10, 405a0c <tigetstr@plt+0x3b7c>
  4059c8:	ldur	x8, [x29, #-24]
  4059cc:	mov	x9, x1
  4059d0:	ldursw	x11, [x29, #-8]
  4059d4:	str	x10, [x9]
  4059d8:	tbz	w11, #31, 4059f4 <tigetstr@plt+0x3b64>
  4059dc:	add	w10, w11, #0x8
  4059e0:	cmp	w10, #0x0
  4059e4:	stur	w10, [x29, #-8]
  4059e8:	b.gt	4059f4 <tigetstr@plt+0x3b64>
  4059ec:	add	x10, x8, x11
  4059f0:	b	405a00 <tigetstr@plt+0x3b70>
  4059f4:	ldur	x10, [x29, #-32]
  4059f8:	add	x11, x10, #0x8
  4059fc:	stur	x11, [x29, #-32]
  405a00:	ldr	x10, [x10]
  405a04:	add	x9, x9, #0x8
  405a08:	cbnz	x10, 4059d0 <tigetstr@plt+0x3b40>
  405a0c:	mov	x0, x19
  405a10:	bl	401c30 <execvp@plt>
  405a14:	bl	401de0 <__errno_location@plt>
  405a18:	ldr	w19, [x0]
  405a1c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405a20:	add	x1, x1, #0x376
  405a24:	mov	w2, #0x5                   	// #5
  405a28:	mov	x0, xzr
  405a2c:	bl	401d60 <dcgettext@plt>
  405a30:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405a34:	ldr	x1, [x8, #672]
  405a38:	bl	4019e0 <fputs@plt>
  405a3c:	cmp	w19, #0x2
  405a40:	mov	w8, #0x7e                  	// #126
  405a44:	cinc	w0, w8, eq  // eq = none
  405a48:	bl	4019f0 <exit@plt>
  405a4c:	sub	sp, sp, #0x30
  405a50:	stp	x29, x30, [sp, #16]
  405a54:	stp	x20, x19, [sp, #32]
  405a58:	add	x29, sp, #0x10
  405a5c:	mov	x19, x0
  405a60:	bl	401de0 <__errno_location@plt>
  405a64:	mov	x20, x0
  405a68:	str	wzr, [x0]
  405a6c:	sub	x1, x29, #0x4
  405a70:	mov	w0, #0x2                   	// #2
  405a74:	mov	w2, #0x1                   	// #1
  405a78:	bl	401d30 <read@plt>
  405a7c:	cmp	x0, #0x0
  405a80:	b.gt	405a98 <tigetstr@plt+0x3c08>
  405a84:	ldr	w8, [x20]
  405a88:	cmp	w8, #0x4
  405a8c:	b.ne	405aac <tigetstr@plt+0x3c1c>  // b.any
  405a90:	ldrb	w8, [x19, #20]
  405a94:	sturb	w8, [x29, #-4]
  405a98:	ldurb	w0, [x29, #-4]
  405a9c:	ldp	x20, x19, [sp, #32]
  405aa0:	ldp	x29, x30, [sp, #16]
  405aa4:	add	sp, sp, #0x30
  405aa8:	ret
  405aac:	mov	w0, wzr
  405ab0:	bl	402ff4 <tigetstr@plt+0x1164>
  405ab4:	cbz	w1, 405bac <tigetstr@plt+0x3d1c>
  405ab8:	stp	x29, x30, [sp, #-32]!
  405abc:	stp	x20, x19, [sp, #16]
  405ac0:	mov	w20, w1
  405ac4:	mov	x19, x0
  405ac8:	cmp	w1, #0x1
  405acc:	mov	x29, sp
  405ad0:	b.lt	405af4 <tigetstr@plt+0x3c64>  // b.tstop
  405ad4:	ldr	w8, [x19, #136]
  405ad8:	ldr	w9, [x19, #168]
  405adc:	add	w10, w8, w20
  405ae0:	cmp	w10, w9
  405ae4:	b.lt	405b08 <tigetstr@plt+0x3c78>  // b.tstop
  405ae8:	mvn	w8, w8
  405aec:	add	w20, w9, w8
  405af0:	b	405b08 <tigetstr@plt+0x3c78>
  405af4:	ldrb	w8, [x19, #1719]
  405af8:	tbz	w8, #3, 405b08 <tigetstr@plt+0x3c78>
  405afc:	ldr	w8, [x19, #136]
  405b00:	add	w8, w8, #0x1
  405b04:	str	w8, [x19, #136]
  405b08:	ldr	w8, [x19, #136]
  405b0c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405b10:	add	x1, x1, #0x2e5
  405b14:	mov	w2, #0x5                   	// #5
  405b18:	add	w8, w8, w20
  405b1c:	bic	w8, w8, w8, asr #31
  405b20:	mov	x0, xzr
  405b24:	str	w8, [x19, #136]
  405b28:	bl	401d60 <dcgettext@plt>
  405b2c:	bl	401c10 <puts@plt>
  405b30:	ldrb	w8, [x19, #1716]
  405b34:	tbz	w8, #2, 405b40 <tigetstr@plt+0x3cb0>
  405b38:	ldr	x0, [x19, #536]
  405b3c:	bl	401a40 <putp@plt>
  405b40:	adrp	x8, 407000 <tigetstr@plt+0x5170>
  405b44:	adrp	x9, 407000 <tigetstr@plt+0x5170>
  405b48:	add	x8, x8, #0x308
  405b4c:	add	x9, x9, #0x2f3
  405b50:	cmp	w20, #0x0
  405b54:	csel	x1, x9, x8, gt
  405b58:	mov	w2, #0x5                   	// #5
  405b5c:	mov	x0, xzr
  405b60:	bl	401d60 <dcgettext@plt>
  405b64:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405b68:	ldr	x1, [x8, #680]
  405b6c:	bl	4019e0 <fputs@plt>
  405b70:	ldr	x8, [x19, #160]
  405b74:	ldrsw	x9, [x19, #136]
  405b78:	ldr	x0, [x8, x9, lsl #3]
  405b7c:	bl	401c10 <puts@plt>
  405b80:	ldrb	w8, [x19, #1716]
  405b84:	tbz	w8, #2, 405b90 <tigetstr@plt+0x3d00>
  405b88:	ldr	x0, [x19, #536]
  405b8c:	bl	401a40 <putp@plt>
  405b90:	mov	w0, #0xa                   	// #10
  405b94:	bl	401e10 <putchar@plt>
  405b98:	ldr	w8, [x19, #136]
  405b9c:	sub	w8, w8, #0x1
  405ba0:	str	w8, [x19, #136]
  405ba4:	ldp	x20, x19, [sp, #16]
  405ba8:	ldp	x29, x30, [sp], #32
  405bac:	ret
  405bb0:	stp	x29, x30, [sp, #-16]!
  405bb4:	adrp	x8, 418000 <tigetstr@plt+0x16170>
  405bb8:	ldrb	w9, [x0, #1716]
  405bbc:	ldr	x3, [x8, #672]
  405bc0:	mov	x29, sp
  405bc4:	tbnz	w9, #7, 405bdc <tigetstr@plt+0x3d4c>
  405bc8:	mov	w0, #0x8                   	// #8
  405bcc:	mov	x1, x3
  405bd0:	bl	401a70 <fputc@plt>
  405bd4:	ldp	x29, x30, [sp], #16
  405bd8:	ret
  405bdc:	adrp	x0, 407000 <tigetstr@plt+0x5170>
  405be0:	add	x0, x0, #0x322
  405be4:	mov	w1, #0x3                   	// #3
  405be8:	mov	w2, #0x1                   	// #1
  405bec:	bl	401cc0 <fwrite@plt>
  405bf0:	ldp	x29, x30, [sp], #16
  405bf4:	ret
  405bf8:	stp	x29, x30, [sp, #-48]!
  405bfc:	sxtb	w9, w1
  405c00:	and	w8, w1, #0xff
  405c04:	cmp	w9, #0x1f
  405c08:	cset	w9, gt
  405c0c:	cmp	w8, #0xa
  405c10:	cset	w10, eq  // eq = none
  405c14:	cmp	w8, #0x1b
  405c18:	str	x21, [sp, #16]
  405c1c:	stp	x20, x19, [sp, #32]
  405c20:	mov	w20, w1
  405c24:	mov	x19, x0
  405c28:	cset	w11, eq  // eq = none
  405c2c:	cmp	w8, #0x7f
  405c30:	adrp	x21, 418000 <tigetstr@plt+0x16170>
  405c34:	mov	x29, sp
  405c38:	b.eq	405c48 <tigetstr@plt+0x3db8>  // b.none
  405c3c:	orr	w9, w9, w10
  405c40:	orr	w9, w11, w9
  405c44:	cbnz	w9, 405c70 <tigetstr@plt+0x3de0>
  405c48:	ldr	x1, [x21, #672]
  405c4c:	cmp	w8, #0x7f
  405c50:	mov	w8, #0xffffffc0            	// #-64
  405c54:	cneg	w8, w8, ne  // ne = any
  405c58:	mov	w0, #0x5e                  	// #94
  405c5c:	add	w20, w8, w20
  405c60:	bl	401a70 <fputc@plt>
  405c64:	ldr	w8, [x19, #148]
  405c68:	add	w8, w8, #0x1
  405c6c:	str	w8, [x19, #148]
  405c70:	ldr	x1, [x21, #672]
  405c74:	sxtb	w0, w20
  405c78:	bl	401a70 <fputc@plt>
  405c7c:	ldr	w8, [x19, #148]
  405c80:	ldr	x21, [sp, #16]
  405c84:	add	w8, w8, #0x1
  405c88:	str	w8, [x19, #148]
  405c8c:	ldp	x20, x19, [sp, #32]
  405c90:	ldp	x29, x30, [sp], #48
  405c94:	ret
  405c98:	sub	sp, sp, #0x80
  405c9c:	stp	x29, x30, [sp, #32]
  405ca0:	stp	x28, x27, [sp, #48]
  405ca4:	stp	x26, x25, [sp, #64]
  405ca8:	stp	x24, x23, [sp, #80]
  405cac:	stp	x22, x21, [sp, #96]
  405cb0:	stp	x20, x19, [sp, #112]
  405cb4:	ldr	x8, [x0, #160]
  405cb8:	ldrsw	x9, [x0, #136]
  405cbc:	mov	x19, x0
  405cc0:	add	x29, sp, #0x20
  405cc4:	mov	x25, x2
  405cc8:	ldr	x0, [x8, x9, lsl #3]
  405ccc:	str	x1, [sp, #8]
  405cd0:	bl	4019d0 <strlen@plt>
  405cd4:	mov	x22, x0
  405cd8:	add	x0, x19, #0x2cc
  405cdc:	str	x0, [sp, #16]
  405ce0:	bl	4019d0 <strlen@plt>
  405ce4:	add	w20, w0, w22
  405ce8:	add	w28, w20, #0xc9
  405cec:	sxtw	x0, w28
  405cf0:	bl	405e3c <tigetstr@plt+0x3fac>
  405cf4:	ldrb	w21, [x25]
  405cf8:	mov	x22, x0
  405cfc:	mov	w23, wzr
  405d00:	cbz	w21, 405de8 <tigetstr@plt+0x3f58>
  405d04:	add	w27, w20, #0x1
  405d08:	mov	x24, x22
  405d0c:	stur	x28, [x29, #-8]
  405d10:	b	405d24 <tigetstr@plt+0x3e94>
  405d14:	strb	w21, [x24], #1
  405d18:	ldrb	w21, [x20]
  405d1c:	mov	x25, x20
  405d20:	cbz	w21, 405dec <tigetstr@plt+0x3f5c>
  405d24:	sub	x20, x24, x22
  405d28:	mvn	w8, w20
  405d2c:	add	w8, w28, w8
  405d30:	cmp	w8, w27
  405d34:	sxtb	w26, w21
  405d38:	b.ge	405d58 <tigetstr@plt+0x3ec8>  // b.tcont
  405d3c:	ldur	x8, [x29, #-8]
  405d40:	mov	x0, x22
  405d44:	add	w28, w28, w8
  405d48:	sxtw	x1, w28
  405d4c:	bl	4042d4 <tigetstr@plt+0x2444>
  405d50:	mov	x22, x0
  405d54:	add	x24, x0, w20, sxtw
  405d58:	cmp	w26, #0x21
  405d5c:	add	x20, x25, #0x1
  405d60:	b.eq	405dbc <tigetstr@plt+0x3f2c>  // b.none
  405d64:	cmp	w26, #0x5c
  405d68:	b.eq	405da0 <tigetstr@plt+0x3f10>  // b.none
  405d6c:	cmp	w26, #0x25
  405d70:	b.ne	405d14 <tigetstr@plt+0x3e84>  // b.any
  405d74:	ldrb	w8, [x19, #1717]
  405d78:	tbnz	w8, #7, 405d14 <tigetstr@plt+0x3e84>
  405d7c:	ldr	x8, [x19, #160]
  405d80:	ldrsw	x9, [x19, #136]
  405d84:	mov	x0, x24
  405d88:	ldr	x1, [x8, x9, lsl #3]
  405d8c:	bl	401d10 <strcpy@plt>
  405d90:	ldr	x8, [x19, #160]
  405d94:	ldrsw	x9, [x19, #136]
  405d98:	ldr	x0, [x8, x9, lsl #3]
  405d9c:	b	405dd8 <tigetstr@plt+0x3f48>
  405da0:	ldrb	w8, [x20]
  405da4:	orr	w9, w8, #0x4
  405da8:	cmp	w9, #0x25
  405dac:	b.ne	405d14 <tigetstr@plt+0x3e84>  // b.any
  405db0:	add	x20, x25, #0x2
  405db4:	strb	w8, [x24], #1
  405db8:	b	405d18 <tigetstr@plt+0x3e88>
  405dbc:	ldr	w8, [x19, #184]
  405dc0:	cbz	w8, 405e1c <tigetstr@plt+0x3f8c>
  405dc4:	ldr	x21, [sp, #16]
  405dc8:	mov	x0, x24
  405dcc:	mov	x1, x21
  405dd0:	bl	401d10 <strcpy@plt>
  405dd4:	mov	x0, x21
  405dd8:	bl	4019d0 <strlen@plt>
  405ddc:	add	x24, x24, x0
  405de0:	add	w23, w23, #0x1
  405de4:	b	405d18 <tigetstr@plt+0x3e88>
  405de8:	mov	x24, x22
  405dec:	ldr	x8, [sp, #8]
  405df0:	strb	wzr, [x24]
  405df4:	mov	w0, w23
  405df8:	str	x22, [x8]
  405dfc:	ldp	x20, x19, [sp, #112]
  405e00:	ldp	x22, x21, [sp, #96]
  405e04:	ldp	x24, x23, [sp, #80]
  405e08:	ldp	x26, x25, [sp, #64]
  405e0c:	ldp	x28, x27, [sp, #48]
  405e10:	ldp	x29, x30, [sp, #32]
  405e14:	add	sp, sp, #0x80
  405e18:	ret
  405e1c:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  405e20:	add	x1, x1, #0x347
  405e24:	mov	w2, #0x5                   	// #5
  405e28:	mov	x0, xzr
  405e2c:	bl	401d60 <dcgettext@plt>
  405e30:	mov	x1, x0
  405e34:	mov	x0, x19
  405e38:	bl	404384 <tigetstr@plt+0x24f4>
  405e3c:	stp	x29, x30, [sp, #-32]!
  405e40:	str	x19, [sp, #16]
  405e44:	mov	x29, sp
  405e48:	mov	x19, x0
  405e4c:	bl	401af0 <malloc@plt>
  405e50:	cbz	x19, 405e58 <tigetstr@plt+0x3fc8>
  405e54:	cbz	x0, 405e64 <tigetstr@plt+0x3fd4>
  405e58:	ldr	x19, [sp, #16]
  405e5c:	ldp	x29, x30, [sp], #32
  405e60:	ret
  405e64:	adrp	x1, 406000 <tigetstr@plt+0x4170>
  405e68:	add	x1, x1, #0xb5c
  405e6c:	mov	w0, #0x1                   	// #1
  405e70:	mov	x2, x19
  405e74:	bl	401e50 <err@plt>
  405e78:	stp	x29, x30, [sp, #-64]!
  405e7c:	mov	x29, sp
  405e80:	stp	x19, x20, [sp, #16]
  405e84:	adrp	x20, 417000 <tigetstr@plt+0x15170>
  405e88:	add	x20, x20, #0xde0
  405e8c:	stp	x21, x22, [sp, #32]
  405e90:	adrp	x21, 417000 <tigetstr@plt+0x15170>
  405e94:	add	x21, x21, #0xdd8
  405e98:	sub	x20, x20, x21
  405e9c:	mov	w22, w0
  405ea0:	stp	x23, x24, [sp, #48]
  405ea4:	mov	x23, x1
  405ea8:	mov	x24, x2
  405eac:	bl	401958 <mbrtowc@plt-0x38>
  405eb0:	cmp	xzr, x20, asr #3
  405eb4:	b.eq	405ee0 <tigetstr@plt+0x4050>  // b.none
  405eb8:	asr	x20, x20, #3
  405ebc:	mov	x19, #0x0                   	// #0
  405ec0:	ldr	x3, [x21, x19, lsl #3]
  405ec4:	mov	x2, x24
  405ec8:	add	x19, x19, #0x1
  405ecc:	mov	x1, x23
  405ed0:	mov	w0, w22
  405ed4:	blr	x3
  405ed8:	cmp	x20, x19
  405edc:	b.ne	405ec0 <tigetstr@plt+0x4030>  // b.any
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	ldp	x21, x22, [sp, #32]
  405ee8:	ldp	x23, x24, [sp, #48]
  405eec:	ldp	x29, x30, [sp], #64
  405ef0:	ret
  405ef4:	nop
  405ef8:	ret
  405efc:	nop
  405f00:	adrp	x2, 418000 <tigetstr@plt+0x16170>
  405f04:	mov	x1, #0x0                   	// #0
  405f08:	ldr	x2, [x2, #656]
  405f0c:	b	401a60 <__cxa_atexit@plt>
  405f10:	mov	x2, x1
  405f14:	mov	x1, x0
  405f18:	mov	w0, #0x0                   	// #0
  405f1c:	b	401e20 <__xstat@plt>

Disassembly of section .fini:

0000000000405f20 <.fini>:
  405f20:	stp	x29, x30, [sp, #-16]!
  405f24:	mov	x29, sp
  405f28:	ldp	x29, x30, [sp], #16
  405f2c:	ret
