{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1551831081300 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1551831081307 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1551831083360 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1551831083381 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1551831083382 ""}
{ "Info" "" "" "2019.03.05.18:12:08 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.03.05.18:12:08 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1551831128597 ""}
{ "Info" "" "" "2019.03.05.18:12:08 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.03.05.18:12:08 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1551831128619 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.03.05.18:12:47 Info: Saving generation log to C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system" {  } {  } 0 0 "2019.03.05.18:12:47 Info: Saving generation log to C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system" 0 0 "Shell" 0 -1 1551831167701 ""}
{ "Info" "" "" "2019.03.05.18:12:47 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.03.05.18:12:47 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1551831167727 ""}
{ "Info" "" "" "2019.03.05.18:12:47 Info: qsys-generate \"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2019.03.05.18:12:47 Info: qsys-generate \"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1551831167741 ""}
{ "Info" "soc_system.qsys" "" "2019.03.05.18:12:47 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2019.03.05.18:12:47 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1551831167912 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Reading input file" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Reading input file" 0 0 "Shell" 0 -1 1551831169234 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1551831169261 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1551831169262 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831169263 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1551831169264 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1551831169267 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1551831169268 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831169269 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1551831169270 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831169271 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1551831169271 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831169272 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1551831169273 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1551831169275 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1551831169279 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831169290 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1551831169291 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1551831169292 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1551831169293 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831169295 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1551831169309 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1551831169312 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1551831169313 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1551831169315 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1551831169315 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Building connections" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Building connections" 0 0 "Shell" 0 -1 1551831169316 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Parameterizing connections" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1551831169324 ""}
{ "Info" "" "" "2019.03.05.18:12:49 Info: Validating" {  } {  } 0 0 "2019.03.05.18:12:49 Info: Validating" 0 0 "Shell" 0 -1 1551831169329 ""}
{ "Info" "" "" "2019.03.05.18:13:05 Info: Done reading input file" {  } {  } 0 0 "2019.03.05.18:13:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1551831185772 ""}
{ "Info" "" "" "2019.03.05.18:13:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.03.05.18:13:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1551831192956 ""}
{ "Info" "" "" "2019.03.05.18:13:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.03.05.18:13:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1551831192956 ""}
{ "Info" "" "" "2019.03.05.18:13:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.05.18:13:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1551831192956 ""}
{ "Info" "" "" "2019.03.05.18:13:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.05.18:13:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1551831192957 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.05.18:13:12 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.03.05.18:13:12 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1551831192957 ""}
{ "Warning" "" "" "2019.03.05.18:13:12 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.05.18:13:12 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1551831192957 ""}
{ "Warning" "" "" "2019.03.05.18:13:12 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.05.18:13:12 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1551831192958 ""}
{ "Info" "" "" "2019.03.05.18:13:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.03.05.18:13:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1551831192986 ""}
{ "Info" "" "" "2019.03.05.18:13:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.03.05.18:13:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1551831193002 ""}
{ "Info" "" "" "2019.03.05.18:13:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.03.05.18:13:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1551831193002 ""}
{ "Info" "" "" "2019.03.05.18:13:15 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.03.05.18:13:15 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1551831195686 ""}
{ "Info" "" "" "2019.03.05.18:13:24 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.03.05.18:13:24 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1551831204657 ""}
{ "Info" "" "" "2019.03.05.18:13:30 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.03.05.18:13:30 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1551831210859 ""}
{ "Info" "" "" "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1551831212657 ""}
{ "Info" "" "" "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1551831212657 ""}
{ "Info" "" "" "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1551831212658 ""}
{ "Info" "" "" "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2019.03.05.18:13:32 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1551831212658 ""}
{ "Warning" "" "" "2019.03.05.18:13:33 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.05.18:13:33 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1551831213607 ""}
{ "Warning" "" "" "2019.03.05.18:13:33 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.05.18:13:33 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1551831213614 ""}
{ "Warning" "" "" "2019.03.05.18:13:33 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.03.05.18:13:33 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1551831213616 ""}
{ "Warning" "" "" "2019.03.05.18:13:33 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.03.05.18:13:33 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1551831213617 ""}
{ "Info" "" "" "2019.03.05.18:13:45 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.03.05.18:13:45 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1551831225140 ""}
{ "Info" "" "" "2019.03.05.18:13:45 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.03.05.18:13:45 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1551831225168 ""}
{ "Info" "  ]" "" "2019.03.05.18:13:45 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0003_button_pio_gen" {  } {  } 0 0 "2019.03.05.18:13:45 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1551831225168 ""}
{ "Info" "" "" "2019.03.05.18:13:46 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.03.05.18:13:46 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1551831226413 ""}
{ "Info" "" "" "2019.03.05.18:13:46 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.03.05.18:13:46 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1551831226424 ""}
{ "Info" "" "" "2019.03.05.18:13:46 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.03.05.18:13:46 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1551831226437 ""}
{ "Info" "  ]" "" "2019.03.05.18:13:46 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2019.03.05.18:13:46 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1551831226437 ""}
{ "Info" "" "" "2019.03.05.18:13:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.03.05.18:13:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1551831227268 ""}
{ "Info" "" "" "2019.03.05.18:13:47 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.03.05.18:13:47 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1551831227279 ""}
{ "Info" "" "" "2019.03.05.18:13:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2019.03.05.18:13:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1551831228524 ""}
{ "Info" "" "" "2019.03.05.18:13:48 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.03.05.18:13:48 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1551831228532 ""}
{ "Info" "" "" "2019.03.05.18:13:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.05.18:13:49 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1551831229823 ""}
{ "Info" "" "" "2019.03.05.18:13:50 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.05.18:13:50 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1551831230760 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.05.18:13:50 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.03.05.18:13:50 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1551831230766 ""}
{ "Warning" "" "" "2019.03.05.18:13:50 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.05.18:13:50 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1551831230768 ""}
{ "Warning" "" "" "2019.03.05.18:13:50 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.05.18:13:50 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1551831230769 ""}
{ "Info" "" "" "2019.03.05.18:13:54 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.03.05.18:13:54 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1551831234682 ""}
{ "Info" "" "" "2019.03.05.18:13:54 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.03.05.18:13:54 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1551831234698 ""}
{ "Info" "  ]" "" "2019.03.05.18:13:54 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2019.03.05.18:13:54 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1551831234698 ""}
{ "Info" "" "" "2019.03.05.18:13:55 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.03.05.18:13:55 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1551831235564 ""}
{ "Info" "" "" "2019.03.05.18:13:55 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.03.05.18:13:55 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1551831235579 ""}
{ "Info" "" "" "2019.03.05.18:13:55 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.03.05.18:13:55 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1551831235591 ""}
{ "Info" "  ]" "" "2019.03.05.18:13:55 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0006_led_pio_gen" {  } {  } 0 0 "2019.03.05.18:13:55 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1551831235591 ""}
{ "Info" "" "" "2019.03.05.18:13:56 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.03.05.18:13:56 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1551831236312 ""}
{ "Info" "" "" "2019.03.05.18:13:56 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.03.05.18:13:56 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1551831236322 ""}
{ "Info" "" "" "2019.03.05.18:13:56 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.03.05.18:13:56 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1551831236334 ""}
{ "Info" "" "" "2019.03.05.18:13:56 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.03.05.18:13:56 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1551831236344 ""}
{ "Info" "" "" "2019.03.05.18:13:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:13:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831238350 ""}
{ "Info" "" "" "2019.03.05.18:13:59 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.03.05.18:13:59 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1551831239668 ""}
{ "Info" "" "" "2019.03.05.18:14:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831245823 ""}
{ "Info" "" "" "2019.03.05.18:14:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831246409 ""}
{ "Info" "" "" "2019.03.05.18:14:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831247010 ""}
{ "Info" "" "" "2019.03.05.18:14:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831247647 ""}
{ "Info" "" "" "2019.03.05.18:14:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831248270 ""}
{ "Info" "" "" "2019.03.05.18:14:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831248915 ""}
{ "Info" "" "" "2019.03.05.18:14:13 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.03.05.18:14:13 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1551831253409 ""}
{ "Info" "" "" "2019.03.05.18:14:15 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.03.05.18:14:15 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1551831255264 ""}
{ "Info" "" "" "2019.03.05.18:14:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:14:17 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831257568 ""}
{ "Info" "" "" "2019.03.05.18:14:18 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.03.05.18:14:18 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1551831258820 ""}
{ "Info" "" "" "2019.03.05.18:14:18 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.03.05.18:14:18 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1551831258854 ""}
{ "Info" "" "" "2019.03.05.18:14:18 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.03.05.18:14:18 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1551831258864 ""}
{ "Info" "" "" "2019.03.05.18:14:18 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.03.05.18:14:18 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1551831258875 ""}
{ "Info" "" "" "2019.03.05.18:14:18 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.03.05.18:14:18 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1551831258891 ""}
{ "Info" "" "" "2019.03.05.18:14:18 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.03.05.18:14:18 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1551831258936 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1551831259008 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1551831259014 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1551831259022 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1551831259032 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1551831259042 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1551831259058 ""}
{ "Info" "" "" "2019.03.05.18:14:19 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.03.05.18:14:19 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1551831259068 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1551831324711 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1551831324712 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010001110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010101110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001101001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011101000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1551831324712 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1551831324713 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1551831324713 ""}
{ "Error" "ac_rom.s ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1551831324715 ""}
{ "Error" "inst_rom.s ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1551831324715 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1551831324716 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1551831324716 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324716 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324717 ""}
{ "Error" "sequencer_auto.h ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324717 ""}
{ "Error" "sequencer_auto.h ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324718 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1551831324718 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1551831324719 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1551831324719 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1551831324719 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/FLL1GA/AppData/Local/Temp/alt7961_1439024275641766524.dir/0006_s0_gen" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/FLL1GA/AppData/Local/Temp/alt7961_1439024275641766524.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1551831324720 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1551831324721 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1551831324721 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:21 Info:" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:21 Info:" 0 0 "Shell" 0 -1 1551831324721 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1551831324722 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces:" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1551831324723 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1551831324724 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces:" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1551831324725 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1551831324725 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces:" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1551831324726 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1551831324726 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:30 Warning: Ignored parameter assignment device=5CSXFC6D6F31C6" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:30 Warning: Ignored parameter assignment device=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1551831324727 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:30 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:30 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1551831324727 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1551831324728 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1551831324728 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1551831324729 ""}
{ "Error" "18 $" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1551831324729 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1551831324730 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1551831324730 ""}
{ "Error" "18 $" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset:            \$Date: 2018/07" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1551831324730 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1551831324731 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1551831324732 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1551831324732 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1551831324732 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1551831324733 ""}
{ "Warning" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1551831324733 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:47 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1551831324734 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:55 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:14:55 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1551831324734 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1551831324735 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1551831324735 ""}
{ "Error" "verbosity_pkg.sv" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: Reusing file C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: Reusing file C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1551831324736 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1551831324737 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:00 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1551831324737 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:02 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:02 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1551831324738 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:17 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:17 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1551831324738 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Error during execution of \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Error during execution of \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1551831324739 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Execution of command \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Execution of command \"\{C:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1551831324739 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010001110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010101110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001101001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011101000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]C:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1551831324740 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1551831324741 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1551831324741 ""}
{ "Error" "ac_rom.s ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1551831324741 ""}
{ "Error" "inst_rom.s ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1551831324742 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing .." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1551831324742 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing .." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1551831324743 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324743 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324743 ""}
{ "Error" "sequencer_auto.h ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324744 ""}
{ "Error" "sequencer_auto.h ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1551831324744 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing .." {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1551831324745 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1551831324745 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: C:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: C:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1551831324745 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: child process exited abnormally" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1551831324747 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: add_fileset_file: No such file C:/Users/FLL1GA/AppData/Local/Temp/alt7961_1439024275641766524.dir/0006_s0_gen" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: s0: add_fileset_file: No such file C:/Users/FLL1GA/AppData/Local/Temp/alt7961_1439024275641766524.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1551831324747 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1551831324748 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1551831324748 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1551831324749 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1551831324749 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1551831324750 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1551831324751 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1551831324751 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1551831324752 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1551831324753 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1551831324753 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1551831324754 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1551831324754 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1551831324755 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1551831324756 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1551831324756 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1551831324756 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1551831324757 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1551831324757 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1551831324758 ""}
{ "Error" "" "" "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2019.03.05.18:15:24 Error: fpga_interfaces: 2019.03.05.18:15:24 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1551831324759 ""}
{ "Info" "" "" "2019.03.05.18:15:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.03.05.18:15:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1551831325390 ""}
{ "Error" "" "" "2019.03.05.18:15:25 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2019.03.05.18:15:25 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1551831325578 ""}
{ "Info" "" "" "2019.03.05.18:15:25 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" {  } {  } 0 0 "2019.03.05.18:15:25 Info: soc_system: Done \"soc_system\" with 62 modules, 114 files" 0 0 "Shell" 0 -1 1551831325579 ""}
{ "Error" "" "" "2019.03.05.18:15:25 Error: qsys-generate failed with exit code 1: 91 Errors, 10 Warnings" {  } {  } 0 0 "2019.03.05.18:15:25 Error: qsys-generate failed with exit code 1: 91 Errors, 10 Warnings" 0 0 "Shell" 0 -1 1551831325691 ""}
{ "Info" "" "" "2019.03.05.18:15:25 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.03.05.18:15:25 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1551831325691 ""}
{ "Info" "" "" "2019.03.05.18:15:25 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.03.05.18:15:25 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1551831325691 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.03.05.18:15:25 Info: sim-script-gen --spd=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:25 Info: sim-script-gen --spd=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831325692 ""}
{ "Info" " --use-relative-paths=true" "" "2019.03.05.18:15:25 Info: Doing: ip-make-simscript --spd=C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:25 Info: Doing: ip-make-simscript --spd=C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831325705 ""}
{ "Info" " directory:" "" "2019.03.05.18:15:28 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:28 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831328899 ""}
{ "Info" "msim_setup.tcl" "" "2019.03.05.18:15:28 Info:     mentor" {  } {  } 0 0 "2019.03.05.18:15:28 Info:     mentor" 0 0 "Shell" 0 -1 1551831328908 ""}
{ "Info" " directory:" "" "2019.03.05.18:15:28 Info: Generating the following file(s) for VCS simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:28 Info: Generating the following file(s) for VCS simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831328919 ""}
{ "Info" "vcs_setup.sh" "" "2019.03.05.18:15:28 Info:     synopsys/vcs" {  } {  } 0 0 "2019.03.05.18:15:28 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1551831328925 ""}
{ "Info" " directory:" "" "2019.03.05.18:15:28 Info: Generating the following file(s) for VCSMX simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:28 Info: Generating the following file(s) for VCSMX simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831328938 ""}
{ "Info" "synopsys_sim.setup" "" "2019.03.05.18:15:28 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.03.05.18:15:28 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1551831328945 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.03.05.18:15:28 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.03.05.18:15:28 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1551831328949 ""}
{ "Info" " directory:" "" "2019.03.05.18:15:28 Info: Generating the following file(s) for NCSIM simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:28 Info: Generating the following file(s) for NCSIM simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831328970 ""}
{ "Info" "cds.lib" "" "2019.03.05.18:15:28 Info:     cadence" {  } {  } 0 0 "2019.03.05.18:15:28 Info:     cadence" 0 0 "Shell" 0 -1 1551831328978 ""}
{ "Info" "hdl.var" "" "2019.03.05.18:15:29 Info:     cadence" {  } {  } 0 0 "2019.03.05.18:15:29 Info:     cadence" 0 0 "Shell" 0 -1 1551831329011 ""}
{ "Info" "ncsim_setup.sh" "" "2019.03.05.18:15:29 Info:     cadence" {  } {  } 0 0 "2019.03.05.18:15:29 Info:     cadence" 0 0 "Shell" 0 -1 1551831329015 ""}
{ "Info" " directory" "" "2019.03.05.18:15:29 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.03.05.18:15:29 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1551831329015 ""}
{ "Info" " directory:" "" "2019.03.05.18:15:29 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831329024 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.03.05.18:15:29 Info:     aldec" {  } {  } 0 0 "2019.03.05.18:15:29 Info:     aldec" 0 0 "Shell" 0 -1 1551831329035 ""}
{ "Info" "." "" "2019.03.05.18:15:29 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" {  } {  } 0 0 "2019.03.05.18:15:29 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1551831329036 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.03.05.18:15:29 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1551831329036 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.03.05.18:15:29 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1551831329036 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1551831329036 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: qsys-generate \"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2019.03.05.18:15:29 Info: qsys-generate \"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1551831329037 ""}
{ "Info" "soc_system.qsys" "" "2019.03.05.18:15:29 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1551831329045 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Reading input file" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Reading input file" 0 0 "Shell" 0 -1 1551831329676 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1551831329680 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1551831329681 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831329681 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1551831329682 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1551831329683 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1551831329684 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831329684 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1551831329685 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831329685 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1551831329685 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831329686 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1551831329686 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1551831329687 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1551831329692 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831329698 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1551831329698 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1551831329699 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1551831329700 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831329701 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1551831329701 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1551831329702 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1551831329702 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1551831329703 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1551831329703 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Building connections" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Building connections" 0 0 "Shell" 0 -1 1551831329705 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Parameterizing connections" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1551831329710 ""}
{ "Info" "" "" "2019.03.05.18:15:29 Info: Validating" {  } {  } 0 0 "2019.03.05.18:15:29 Info: Validating" 0 0 "Shell" 0 -1 1551831329712 ""}
{ "Info" "" "" "2019.03.05.18:15:46 Info: Done reading input file" {  } {  } 0 0 "2019.03.05.18:15:46 Info: Done reading input file" 0 0 "Shell" 0 -1 1551831346644 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1551831353840 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1551831353840 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1551831353841 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1551831353841 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.05.18:15:53 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.03.05.18:15:53 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1551831353842 ""}
{ "Warning" "" "" "2019.03.05.18:15:53 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.05.18:15:53 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1551831353842 ""}
{ "Warning" "" "" "2019.03.05.18:15:53 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.05.18:15:53 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1551831353844 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1551831353869 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1551831353869 ""}
{ "Info" "" "" "2019.03.05.18:15:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.03.05.18:15:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1551831353869 ""}
{ "Info" "" "" "2019.03.05.18:15:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.03.05.18:15:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1551831355373 ""}
{ "Info" "" "" "2019.03.05.18:15:55 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.03.05.18:15:55 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1551831355373 ""}
{ "Info" "" "" "2019.03.05.18:15:55 Info:" {  } {  } 0 0 "2019.03.05.18:15:55 Info:" 0 0 "Shell" 0 -1 1551831355374 ""}
{ "Info" "" "" "2019.03.05.18:15:55 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.03.05.18:15:55 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1551831355375 ""}
{ "Info" "" "" "2019.03.05.18:15:55 Info: qsys-generate \"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" {  } {  } 0 0 "2019.03.05.18:15:55 Info: qsys-generate \"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\FLL1GA\\Documents\\Luis Javier\\Tec de Monterrey\\6to Semestre\\FPGA\\DE10-Standard_v.1.2.9_SystemCD\\Demonstration\\SoC_FPGA\\DE10_Standard_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSXFC6D6F31C6" 0 0 "Shell" 0 -1 1551831355376 ""}
{ "Info" "soc_system.qsys" "" "2019.03.05.18:15:55 Info: Loading DE10_Standard_GHRD" {  } {  } 0 0 "2019.03.05.18:15:55 Info: Loading DE10_Standard_GHRD" 0 0 "Shell" 0 -1 1551831355383 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Reading input file" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Reading input file" 0 0 "Shell" 0 -1 1551831356005 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding ILC \[interrupt_latency_counter 18.1\]" 0 0 "Shell" 0 -1 1551831356009 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module ILC" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1551831356009 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding button_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831356009 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module button_pio" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1551831356010 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1551831356010 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1551831356011 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding dipsw_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831356011 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1551831356011 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831356011 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1551831356012 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831356012 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1551831356012 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1551831356013 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1551831356018 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1551831356026 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1551831356026 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1551831356027 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1551831356027 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding led_pio \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1551831356028 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module led_pio" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1551831356028 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" 0 0 "Shell" 0 -1 1551831356029 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1551831356030 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1551831356030 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1551831356031 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Building connections" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Building connections" 0 0 "Shell" 0 -1 1551831356031 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Parameterizing connections" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1551831356034 ""}
{ "Info" "" "" "2019.03.05.18:15:56 Info: Validating" {  } {  } 0 0 "2019.03.05.18:15:56 Info: Validating" 0 0 "Shell" 0 -1 1551831356036 ""}
{ "Info" "" "" "2019.03.05.18:16:13 Info: Done reading input file" {  } {  } 0 0 "2019.03.05.18:16:13 Info: Done reading input file" 0 0 "Shell" 0 -1 1551831373140 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1551831380352 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1551831380352 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1551831380352 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1551831380352 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.05.18:16:20 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.03.05.18:16:20 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1551831380353 ""}
{ "Warning" "" "" "2019.03.05.18:16:20 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.05.18:16:20 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1551831380353 ""}
{ "Warning" "" "" "2019.03.05.18:16:20 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.05.18:16:20 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1551831380353 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1551831380356 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1551831380357 ""}
{ "Info" "" "" "2019.03.05.18:16:20 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.03.05.18:16:20 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1551831380357 ""}
{ "Info" "" "" "2019.03.05.18:16:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.03.05.18:16:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1551831384367 ""}
{ "Info" "" "" "2019.03.05.18:16:32 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2019.03.05.18:16:32 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1551831392578 ""}
{ "Info" "" "" "2019.03.05.18:16:37 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.03.05.18:16:37 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1551831397277 ""}
{ "Info" "" "" "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1551831398922 ""}
{ "Info" "" "" "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1551831398922 ""}
{ "Info" "" "" "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1551831398922 ""}
{ "Info" "" "" "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2019.03.05.18:16:38 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1551831398923 ""}
{ "Warning" "" "" "2019.03.05.18:16:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.05.18:16:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1551831399977 ""}
{ "Warning" "" "" "2019.03.05.18:16:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.03.05.18:16:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1551831399978 ""}
{ "Warning" "" "" "2019.03.05.18:16:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2019.03.05.18:16:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1551831399981 ""}
{ "Warning" "" "" "2019.03.05.18:16:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2019.03.05.18:16:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1551831399982 ""}
{ "Info" "" "" "2019.03.05.18:16:51 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2019.03.05.18:16:51 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1551831411864 ""}
{ "Info" "" "" "2019.03.05.18:16:51 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.03.05.18:16:51 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1551831411892 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.05.18:16:51 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0024_button_pio_gen/" {  } {  } 0 0 "2019.03.05.18:16:51 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1551831411892 ""}
{ "Info" "" "" "2019.03.05.18:16:52 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2019.03.05.18:16:52 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1551831412801 ""}
{ "Info" "" "" "2019.03.05.18:16:52 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2019.03.05.18:16:52 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1551831412811 ""}
{ "Info" "" "" "2019.03.05.18:16:52 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.03.05.18:16:52 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1551831412830 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.05.18:16:52 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2019.03.05.18:16:52 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1551831412831 ""}
{ "Info" "" "" "2019.03.05.18:16:53 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2019.03.05.18:16:53 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1551831413742 ""}
{ "Info" "" "" "2019.03.05.18:16:53 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2019.03.05.18:16:53 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1551831413752 ""}
{ "Info" "" "" "2019.03.05.18:16:55 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2019.03.05.18:16:55 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1551831415105 ""}
{ "Info" "" "" "2019.03.05.18:16:55 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.03.05.18:16:55 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1551831415110 ""}
{ "Info" "" "" "2019.03.05.18:16:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.03.05.18:16:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1551831416432 ""}
{ "Info" "" "" "2019.03.05.18:16:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.03.05.18:16:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1551831417460 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.03.05.18:16:57 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.03.05.18:16:57 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1551831417464 ""}
{ "Warning" "" "" "2019.03.05.18:16:57 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.03.05.18:16:57 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1551831417466 ""}
{ "Warning" "" "" "2019.03.05.18:16:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.03.05.18:16:57 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1551831417467 ""}
{ "Info" "" "" "2019.03.05.18:17:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.03.05.18:17:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1551831421355 ""}
{ "Info" "" "" "2019.03.05.18:17:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.03.05.18:17:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1551831421369 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.05.18:17:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2019.03.05.18:17:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1551831421369 ""}
{ "Info" "" "" "2019.03.05.18:17:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.03.05.18:17:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1551831422338 ""}
{ "Info" "" "" "2019.03.05.18:17:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.03.05.18:17:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1551831422358 ""}
{ "Info" "" "" "2019.03.05.18:17:02 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.03.05.18:17:02 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1551831422373 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2019.03.05.18:17:02 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0027_led_pio_gen/" {  } {  } 0 0 "2019.03.05.18:17:02 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/FLL1GA/AppData/Local/Temp/alt7961_8291355127394124112.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1551831422374 ""}
{ "Info" "" "" "2019.03.05.18:17:03 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2019.03.05.18:17:03 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1551831423188 ""}
{ "Info" "" "" "2019.03.05.18:17:03 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2019.03.05.18:17:03 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1551831423202 ""}
{ "Info" "" "" "2019.03.05.18:17:03 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2019.03.05.18:17:03 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1551831423210 ""}
{ "Info" "" "" "2019.03.05.18:17:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.03.05.18:17:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1551831423222 ""}
{ "Info" "" "" "2019.03.05.18:17:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831425126 ""}
{ "Info" "" "" "2019.03.05.18:17:06 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.03.05.18:17:06 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1551831426706 ""}
{ "Info" "" "" "2019.03.05.18:17:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831433936 ""}
{ "Info" "" "" "2019.03.05.18:17:14 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:14 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831434711 ""}
{ "Info" "" "" "2019.03.05.18:17:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831435579 ""}
{ "Info" "" "" "2019.03.05.18:17:16 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:16 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831436386 ""}
{ "Info" "" "" "2019.03.05.18:17:17 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:17 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831437137 ""}
{ "Info" "" "" "2019.03.05.18:17:17 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:17 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831437849 ""}
{ "Info" "" "" "2019.03.05.18:17:22 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.03.05.18:17:22 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1551831442596 ""}
{ "Info" "" "" "2019.03.05.18:17:24 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2019.03.05.18:17:24 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1551831444912 ""}
{ "Info" "" "" "2019.03.05.18:17:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.03.05.18:17:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1551831447499 ""}
{ "Info" "" "" "2019.03.05.18:17:28 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2019.03.05.18:17:28 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1551831448908 ""}
{ "Info" "" "" "2019.03.05.18:17:28 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.03.05.18:17:28 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1551831448930 ""}
{ "Info" "" "" "2019.03.05.18:17:28 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.03.05.18:17:28 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1551831448942 ""}
{ "Info" "" "" "2019.03.05.18:17:28 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2019.03.05.18:17:28 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1551831448952 ""}
{ "Info" "" "" "2019.03.05.18:17:28 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.03.05.18:17:28 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1551831448968 ""}
{ "Info" "" "" "2019.03.05.18:17:28 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.03.05.18:17:28 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1551831448986 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1551831449015 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1551831449023 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1551831449029 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1551831449036 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1551831449042 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1551831449051 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1551831449061 ""}
{ "Info" "" "" "2019.03.05.18:17:29 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.03.05.18:17:29 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1551831449229 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1551831450504 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1551831450517 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1551831450527 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1551831450538 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1551831450577 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1551831450608 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1551831450639 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831450654 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831450655 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831450656 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1551831450666 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1551831450728 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1551831450743 ""}
{ "Info" "" "" "2019.03.05.18:17:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.05.18:17:30 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1551831450767 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:30 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831450770 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1551831452178 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1551831452191 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1551831452204 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1551831452242 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1551831452281 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1551831452299 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452307 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452308 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1551831452321 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1551831452350 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452355 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1551831452366 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1551831452394 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452397 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1551831452409 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452412 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452413 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452415 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1551831452442 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1551831452466 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1551831452478 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1551831452500 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452505 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1551831452514 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1551831452539 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452542 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1551831452558 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452561 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452563 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1551831452589 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1551831452638 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1551831452649 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1551831452738 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452742 ""}
{ "Info" "" "" "2019.03.05.18:17:32 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.03.05.18:17:32 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1551831452767 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.03.05.18:17:32 Info: Reusing file C:/Users/FLL1GA/Documents/Luis Javier/Tec de Monterrey/6to Semestre/FPGA/DE10-Standard_v.1.2.9_SystemCD/Demonstration/SoC_FPGA/DE10_Standard_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1551831452776 ""}
{ "Info" "" "" "2019.03.05.18:17:33 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.03.05.18:17:33 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1551831453989 ""}
{ "Info" "" "" "2019.03.05.18:18:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.03.05.18:18:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1551831506200 ""}
{ "Info" "" "" "2019.03.05.18:18:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.05.18:18:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1551831506338 ""}
{ "Info" "" "" "2019.03.05.18:18:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.03.05.18:18:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1551831506349 ""}
{ "Info" "" "" "2019.03.05.18:18:26 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2019.03.05.18:18:26 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1551831506351 ""}
{ "Info" "" "" "2019.03.05.18:18:27 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.03.05.18:18:27 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1551831507865 ""}
{ "Info" "" "" "2019.03.05.18:18:27 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.03.05.18:18:27 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1551831507865 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1551831529050 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1551831529050 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1551831529052 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1551831529052 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1551831550521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 87 s 31 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 87 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551831550521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 05 18:19:10 2019 " "Processing ended: Tue Mar 05 18:19:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551831550521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:08:14 " "Elapsed time: 00:08:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551831550521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:12:04 " "Total CPU time (on all processors): 00:12:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551831550521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1551831550521 ""}
