// Seed: 3905832043
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_2;
  assign id_2 = 1;
  assign id_0 = 1;
endmodule
