<root><simulation><result_generated_time />2023-05-16 18:39:03<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />559104<total_data_size_element />{'W': 139776, 'I': 1024, 'O': 2184}<total_data_reuse />{'W': 4, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/27</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [384, 1, 1], 'I': [256, 1, 1], 'O': [6, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 8), ('K', 3)], [('C', 16)]], [], []]<I />[[[('K', 3)], []], [[('C', 8)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 8)], [('C', 16)]], [[('K', 3)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 7), ('OX', 2), ('C', 2)], [('K', 26)], []]<I />[[('K', 7), ('OX', 2), ('C', 2), ('K', 26)], [], []]<O />[[('K', 7), ('OX', 2), ('C', 2)], [('K', 26)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 2, 1, 1], 'I': [3.0, 182.0, 1.0, 1.0], 'O': [128.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [112, 1118208, 1118208], 'I': [32, 8192, 8192], 'O': [112, 17472, 17472], 'O_partial': [112, 0, 0], 'O_final': [0, 17472, 17472]}<actual_mem_utilization_individual />{'W': [0.22, 0.03, 0.0], 'I': [0.06, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.22, 0.03, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.22, 0.03, 0.0]}<effective_mem_size_bit />{'W': [56, 43008, 1118208], 'I': [32, 8192, 8192], 'O': [112, 672, 17472], 'O_partial': [112, 0, 0], 'O_final': [0, 672, 17472]}<total_unit_count />{'W': [768, 384, 1, 1], 'I': [768, 256, 1, 1], 'O': [768, 6, 1, 1]}<unique_unit_count />{'W': [384, 384, 1, 1], 'I': [256, 256, 1, 1], 'O': [6, 6, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [3.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[279552, 139776], [139776, 139776], [139776, 0]]<I />[[26624, 1024], [1024, 1024], [1024, 0]]<O />[[(2184, 4368), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]<O_partial />[[(2184, 4368), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[34944, 17472], [2184, 2184], [546, 0]]<I />[[3328, 128], [16, 16], [4, 0]]<O />[[(273, 546), (273, 0)], [(0, 34), (34, 0)], [(0, 9), (0, 0)]]<O_partial />[([273, 546], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [273, 0]), ([0, 34], [34, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />559104<idle />186368</mac_count></basic_info><energy><total_energy />1232726.1<mem_energy_breakdown><W />[18.1, 432.8, 727.2]<I />[1.2, 3.2, 5.3]<O />[0.4, 6.8, 11.4]</mem_energy_breakdown><MAC_energy><active_MAC />1222201.3<idle_MAC />9318.4<total />1231519.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1257<utilization_without_data_loading />0.2566<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.1676<mac_utilize_temporal_without_data_loading />0.3421</mac_array_utilization><latency><latency_cycle_with_data_loading />4344<latency_cycle_without_data_loading />2128<ideal_computing_cycle />728<data_loading><load_cycle_total />2216<load_cycle_individual />{'W': [84, 2184, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 2184, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />1400<mem_stall_cycle_individual />{'W': [[-727], [-650, 1400], [-728, -728]], 'I': [[-727], [-728, -728], [-728, -728]], 'O': [[-728], [-676, -702], [-694, -719]]}<mem_stall_cycle_shared />{'W': [[-727], [-650, 1400], [0, 0]], 'I': [[-727], [-728, 1400], [0, 0]], 'O': [[-728], [-676, -702], [-694, -719]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [112, 1118208, 1118208], 'I': [32, 8192, 8192], 'O': [112, 17472, 17472], 'O_partial': [112, 0, 0], 'O_final': [0, 17472, 17472]}<data_size_each_level_total />{'W': [43008, 1118208, 1118208], 'I': [8192, 8192, 8192], 'O': [672, 17472, 17472]}<loop_cycles_each_level />{'W': [28, 728, 728], 'I': [728, 728, 728], 'O': [28, 728, 728]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [26, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [1536.0, 1536.0], [1536.0, 1536.0]], 'I': [[8.0, 0.0], [11.3, 11.3], [11.3, 11.3]], 'O': [[8.0, 4.0], [24.0, 24.0], [24.0, 24.0]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [1536.0, 1536.0], [1536.0, 1536.0]], 'I': [[8.0, 1.1], [292.6, 11.3], [11.3, 11.3]], 'O': [[8.0, 8.0], [48.0, 24.0], [24.0, 24.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [1536.0, 1536.0], [1536.0, 0]], 'I': [[8.0, 0.0], [11.3, 11.3], [11.3, 0]], 'O': [[8.0, 4.0], [24.0, 24.0], [24.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [1571.3, 1571.3], [1547.3, 24.0]], 'I': [[8.0, 0.0], [1571.3, 1571.3], [1547.3, 24.0]], 'O': [[8.0, 4.0], [1571.3, 1571.3], [1547.3, 24.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 728], [28, 28, 26], [728, 728, 1]], 'I': [[1, 1, 728], [728, 728, 1], [728, 728, 1]], 'O': [[1, 1, 728], [28, 28, 26], [728, 728, 1]]}<trans_time_real />{'W': [[0, 1, 728], [[2, 28, 26], [84, 28, 26]], [[2184, 728, 1], [546, 728, 1]]], 'I': [[0, 1, 728], [[0, 728, 1], [16, 728, 1]], [[16, 728, 1], [4, 728, 1]]], 'O': [[0, 1, 728], [[2, 28, 26], [1, 28, 26]], [[34, 728, 1], [9, 728, 1]]]}<single_stall_cycle />{'W': [[-1], [-26, 56], [1456, -182]], 'I': [[-1], [-728, -712], [-712, -724]], 'O': [[-1], [-26, -27], [-694, -719]]}<single_stall_count />{'W': [727, 25, 0], 'I': [727, 0, 0], 'O': [728, 26, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [34, 0]}, 1: {'W': [700, 0], 'I': [0, 0], 'O': [52, 34]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-728, -728], [-694, -728]], 1: [[-28, -728], [-676, -694]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.9<mem_area />120.7<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>