{"vcs1":{"timestamp_begin":1731949118.349486366, "rt":2.96, "ut":1.63, "st":0.36}}
{"vcselab":{"timestamp_begin":1731949121.393482403, "rt":1.74, "ut":0.41, "st":0.07}}
{"link":{"timestamp_begin":1731949123.214619142, "rt":0.63, "ut":0.37, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731949117.687838508}
{"VCS_COMP_START_TIME": 1731949117.687838508}
{"VCS_COMP_END_TIME": 1731951037.870501584}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 363032}}
{"stitch_vcselab": {"peak_mem": 242436}}
