$date
	Tue May 04 05:05:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! \$1 $end
$var wire 1 " \$11 $end
$var wire 1 # \$13 $end
$var wire 4 $ \$15 [3:0] $end
$var wire 1 % \$18 $end
$var wire 1 & \$20 $end
$var wire 1 ' \$22 $end
$var wire 1 ( \$24 $end
$var wire 1 ) \$26 $end
$var wire 1 * \$28 $end
$var wire 1 + \$3 $end
$var wire 1 , \$5 $end
$var wire 1 - \$7 $end
$var wire 1 . \$9 $end
$var wire 3 / a__data [2:0] $end
$var wire 1 0 a__ready $end
$var wire 1 1 a__valid $end
$var wire 3 2 b__data [2:0] $end
$var wire 1 3 b__ready $end
$var wire 1 4 b__valid $end
$var wire 1 5 clk $end
$var wire 1 6 r__ready $end
$var wire 1 7 rst $end
$var wire 4 8 \$16 [3:0] $end
$var reg 1 9 initial $end
$var reg 3 : r__data [2:0] $end
$var reg 3 ; \r__data$next [2:0] $end
$var reg 1 < r__valid $end
$var reg 1 = \r__valid$next $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
0<
b0 ;
b0 :
09
bx 8
17
z6
15
z4
13
bz 2
z1
10
bz /
x.
x-
x,
x+
1*
0)
1(
1'
0&
1%
bx $
x#
x"
0!
$end
#250
05
#500
b101 ;
1=
1#
1-
1.
1+
1"
1,
07
11
b1101 $
b1101 8
b111 /
14
b110 2
16
15
#750
05
#1000
b11 ;
b1011 $
b1011 8
b101 /
1=
1)
0(
1&
1!
0%
b101 :
1<
15
#1250
05
#1500
b0 ;
b110 /
b1000 $
b1000 8
b10 2
b11 :
15
#1750
05
#2000
b0 :
15
#2250
05
#2500
b11 ;
b10 /
b11 $
b11 8
b1 2
15
#2750
05
#3000
b1 ;
b1 $
b1 8
b0 /
b11 :
15
#3250
05
#3500
b111 ;
b111 /
b111 $
b111 8
b0 2
b1 :
15
#3750
05
#4000
b10 ;
b10 $
b10 8
b10 /
b111 :
15
#4250
05
#4500
b0 ;
b1000 $
b1000 8
b110 2
b10 :
15
#4750
05
#5000
b101 ;
b110 /
b1101 $
b1101 8
b111 2
b0 :
15
#5250
05
#5500
0=
0#
0-
0.
0+
0"
0,
01
04
b101 :
15
#5750
05
#6000
0)
1(
0&
0!
1%
0<
15
#6001
