{
  "Top": "kp_502_7",
  "RtlTop": "kp_502_7",
  "RtlPrefix": "",
  "RtlSubPrefix": "kp_502_7_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "-sbv484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0",
          "name": "A_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1",
          "name": "A_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2",
          "name": "A_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_3",
          "name": "A_3",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_0",
          "name": "B_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_1",
          "name": "B_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_2",
          "name": "B_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "B_3",
          "name": "B_3",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_0",
          "name": "C_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C_1",
          "name": "C_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C_2",
          "name": "C_2",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C_3",
          "name": "C_3",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "X1": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X1_0",
          "name": "X1_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_0_ap_vld",
          "name": "X1_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_1",
          "name": "X1_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_1_ap_vld",
          "name": "X1_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_2",
          "name": "X1_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_2_ap_vld",
          "name": "X1_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_3",
          "name": "X1_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_3_ap_vld",
          "name": "X1_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "X2": {
      "index": "4",
      "direction": "out",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X2_0",
          "name": "X2_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_0_ap_vld",
          "name": "X2_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_1",
          "name": "X2_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_1_ap_vld",
          "name": "X2_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_2",
          "name": "X2_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_2_ap_vld",
          "name": "X2_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_3",
          "name": "X2_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_3_ap_vld",
          "name": "X2_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "D": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "D_0",
          "name": "D_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_0_ap_vld",
          "name": "D_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_1",
          "name": "D_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_1_ap_vld",
          "name": "D_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_2",
          "name": "D_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_2_ap_vld",
          "name": "D_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_3",
          "name": "D_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_3_ap_vld",
          "name": "D_3_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_pipeline kp_502_7\/Loop -off",
      "set_directive_top kp_502_7 -name kp_502_7",
      "set_directive_unroll kp_502_7\/Loop -factor 4",
      "set_directive_array_partition kp_502_7 C -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition kp_502_7 B -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition kp_502_7 X2 -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition kp_502_7 D -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition kp_502_7 A -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition kp_502_7 X1 -type cyclic -factor 4 -dim 1",
      "set_directive_top kp_502_7 -name kp_502_7"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kp_502_7"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "263",
    "Latency": "262"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kp_502_7",
    "Version": "1.0",
    "DisplayName": "Kp_502_7",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kp_502_7_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/kp_502_7.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kp_502_7_mul_254s_254s_254_2_1.vhd",
      "impl\/vhdl\/kp_502_7_mul_254s_254s_254_3_1.vhd",
      "impl\/vhdl\/kp_502_7_mul_256s_256s_256_2_1.vhd",
      "impl\/vhdl\/kp_502_7_mul_256s_256s_256_3_1.vhd",
      "impl\/vhdl\/kp_502_7_sdiv_257s_257ns_256_261_seq_1.vhd",
      "impl\/vhdl\/kp_502_7_sub_256ns_256ns_256_2_1.vhd",
      "impl\/vhdl\/kp_502_7.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kp_502_7_mul_254s_254s_254_2_1.v",
      "impl\/verilog\/kp_502_7_mul_254s_254s_254_3_1.v",
      "impl\/verilog\/kp_502_7_mul_256s_256s_256_2_1.v",
      "impl\/verilog\/kp_502_7_mul_256s_256s_256_3_1.v",
      "impl\/verilog\/kp_502_7_sdiv_257s_257ns_256_261_seq_1.v",
      "impl\/verilog\/kp_502_7_sub_256ns_256ns_256_2_1.v",
      "impl\/verilog\/kp_502_7.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kp_502_7.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"A_0": "DATA"},
      "ports": ["A_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"A_1": "DATA"},
      "ports": ["A_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"A_2": "DATA"},
      "ports": ["A_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"A_3": "DATA"},
      "ports": ["A_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"B_0": "DATA"},
      "ports": ["B_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"B_1": "DATA"},
      "ports": ["B_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"B_2": "DATA"},
      "ports": ["B_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"B_3": "DATA"},
      "ports": ["B_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"C_0": "DATA"},
      "ports": ["C_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"C_1": "DATA"},
      "ports": ["C_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"C_2": "DATA"},
      "ports": ["C_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"C_3": "DATA"},
      "ports": ["C_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "X1_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X1_0": "DATA"},
      "ports": ["X1_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X1_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X1_1": "DATA"},
      "ports": ["X1_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X1_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X1_2": "DATA"},
      "ports": ["X1_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X1_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X1_3": "DATA"},
      "ports": ["X1_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X2_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X2_0": "DATA"},
      "ports": ["X2_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "X2_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X2_1": "DATA"},
      "ports": ["X2_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "X2_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X2_2": "DATA"},
      "ports": ["X2_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "X2_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"X2_3": "DATA"},
      "ports": ["X2_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "D_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"D_0": "DATA"},
      "ports": ["D_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"D_1": "DATA"},
      "ports": ["D_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"D_2": "DATA"},
      "ports": ["D_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"D_3": "DATA"},
      "ports": ["D_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "D"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_0": {
      "dir": "in",
      "width": "256"
    },
    "A_1": {
      "dir": "in",
      "width": "256"
    },
    "A_2": {
      "dir": "in",
      "width": "256"
    },
    "A_3": {
      "dir": "in",
      "width": "256"
    },
    "B_0": {
      "dir": "in",
      "width": "256"
    },
    "B_1": {
      "dir": "in",
      "width": "256"
    },
    "B_2": {
      "dir": "in",
      "width": "256"
    },
    "B_3": {
      "dir": "in",
      "width": "256"
    },
    "C_0": {
      "dir": "in",
      "width": "256"
    },
    "C_1": {
      "dir": "in",
      "width": "256"
    },
    "C_2": {
      "dir": "in",
      "width": "256"
    },
    "C_3": {
      "dir": "in",
      "width": "256"
    },
    "X1_0": {
      "dir": "out",
      "width": "256"
    },
    "X1_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X1_1": {
      "dir": "out",
      "width": "256"
    },
    "X1_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X1_2": {
      "dir": "out",
      "width": "256"
    },
    "X1_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X1_3": {
      "dir": "out",
      "width": "256"
    },
    "X1_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X2_0": {
      "dir": "out",
      "width": "256"
    },
    "X2_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X2_1": {
      "dir": "out",
      "width": "256"
    },
    "X2_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X2_2": {
      "dir": "out",
      "width": "256"
    },
    "X2_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X2_3": {
      "dir": "out",
      "width": "256"
    },
    "X2_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "D_0": {
      "dir": "out",
      "width": "256"
    },
    "D_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "D_1": {
      "dir": "out",
      "width": "256"
    },
    "D_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "D_2": {
      "dir": "out",
      "width": "256"
    },
    "D_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "D_3": {
      "dir": "out",
      "width": "256"
    },
    "D_3_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "kp_502_7"},
    "Info": {"kp_502_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"kp_502_7": {
        "Latency": {
          "LatencyBest": "262",
          "LatencyAvg": "262",
          "LatencyWorst": "262",
          "PipelineII": "263",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "1.00",
          "Estimate": "4.203"
        },
        "Area": {
          "DSP": "440",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "59",
          "FF": "11355",
          "AVAIL_FF": "269200",
          "UTIL_FF": "4",
          "LUT": "4711",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-22 00:32:19 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
