$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Wed Apr 07 14:13:06 2021
$end
$version
	ModelSim Version 10.4
$end
$timescale
	1ps
$end

$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! ain $end
$var reg 1 " bin $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - cout~output_o $end
$var wire 1 . sum~output_o $end
$var wire 1 / cin~input_o $end
$var wire 1 0 ain~input_o $end
$var wire 1 1 bin~input_o $end
$var wire 1 2 cout~0_combout $end
$var wire 1 3 sum~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#160000
1"
0&
11
13
1.
1%
#240000
1#
1&
1/
03
12
1-
0.
1$
0%
#320000
1!
0&
10
13
1.
1%
#400000
0#
1&
0/
03
0.
0%
#480000
0"
0&
01
13
02
0-
1.
0$
1%
#560000
0!
1&
00
03
0.
0%
#1000000
