cscope 15 D:\STM32\MXtest\123text\mxtest"               0001569003
	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f103x6.h

55 #iâdeà
__STM32F103x6_H


56 
	#__STM32F103x6_H


	)

58 #ifdeà
__ýlu¥lus


68 
	#__CM3_REV
 0x0200U

	)

69 
	#__MPU_PRESENT
 0U

	)

70 
	#__NVIC_PRIO_BITS
 4U

	)

71 
	#__V’dÜ_SysTickCÚfig
 0U

	)

90 
NÚMaskabËIÁ_IRQn
 = -14,

91 
H¬dFauÉ_IRQn
 = -13,

92 
MemÜyMªagem’t_IRQn
 = -12,

93 
BusFauÉ_IRQn
 = -11,

94 
U§geFauÉ_IRQn
 = -10,

95 
SVC®l_IRQn
 = -5,

96 
DebugMÚ™Ü_IRQn
 = -4,

97 
P’dSV_IRQn
 = -2,

98 
SysTick_IRQn
 = -1,

101 
WWDG_IRQn
 = 0,

102 
PVD_IRQn
 = 1,

103 
TAMPER_IRQn
 = 2,

104 
RTC_IRQn
 = 3,

105 
FLASH_IRQn
 = 4,

106 
RCC_IRQn
 = 5,

107 
EXTI0_IRQn
 = 6,

108 
EXTI1_IRQn
 = 7,

109 
EXTI2_IRQn
 = 8,

110 
EXTI3_IRQn
 = 9,

111 
EXTI4_IRQn
 = 10,

112 
DMA1_ChªÃl1_IRQn
 = 11,

113 
DMA1_ChªÃl2_IRQn
 = 12,

114 
DMA1_ChªÃl3_IRQn
 = 13,

115 
DMA1_ChªÃl4_IRQn
 = 14,

116 
DMA1_ChªÃl5_IRQn
 = 15,

117 
DMA1_ChªÃl6_IRQn
 = 16,

118 
DMA1_ChªÃl7_IRQn
 = 17,

119 
ADC1_2_IRQn
 = 18,

120 
USB_HP_CAN1_TX_IRQn
 = 19,

121 
USB_LP_CAN1_RX0_IRQn
 = 20,

122 
CAN1_RX1_IRQn
 = 21,

123 
CAN1_SCE_IRQn
 = 22,

124 
EXTI9_5_IRQn
 = 23,

125 
TIM1_BRK_IRQn
 = 24,

126 
TIM1_UP_IRQn
 = 25,

127 
TIM1_TRG_COM_IRQn
 = 26,

128 
TIM1_CC_IRQn
 = 27,

129 
TIM2_IRQn
 = 28,

130 
TIM3_IRQn
 = 29,

131 
I2C1_EV_IRQn
 = 31,

132 
I2C1_ER_IRQn
 = 32,

133 
SPI1_IRQn
 = 35,

134 
USART1_IRQn
 = 37,

135 
USART2_IRQn
 = 38,

136 
EXTI15_10_IRQn
 = 40,

137 
RTC_AÏrm_IRQn
 = 41,

138 
USBWakeUp_IRQn
 = 42,

139 } 
	tIRQn_Ty³
;

145 
	~"cÜe_cm3.h
"

146 
	~"sy¡em_¡m32f1xx.h
"

147 
	~<¡dšt.h
>

159 
__IO
 
ušt32_t
 
SR
;

160 
__IO
 
ušt32_t
 
CR1
;

161 
__IO
 
ušt32_t
 
CR2
;

162 
__IO
 
ušt32_t
 
SMPR1
;

163 
__IO
 
ušt32_t
 
SMPR2
;

164 
__IO
 
ušt32_t
 
JOFR1
;

165 
__IO
 
ušt32_t
 
JOFR2
;

166 
__IO
 
ušt32_t
 
JOFR3
;

167 
__IO
 
ušt32_t
 
JOFR4
;

168 
__IO
 
ušt32_t
 
HTR
;

169 
__IO
 
ušt32_t
 
LTR
;

170 
__IO
 
ušt32_t
 
SQR1
;

171 
__IO
 
ušt32_t
 
SQR2
;

172 
__IO
 
ušt32_t
 
SQR3
;

173 
__IO
 
ušt32_t
 
JSQR
;

174 
__IO
 
ušt32_t
 
JDR1
;

175 
__IO
 
ušt32_t
 
JDR2
;

176 
__IO
 
ušt32_t
 
JDR3
;

177 
__IO
 
ušt32_t
 
JDR4
;

178 
__IO
 
ušt32_t
 
DR
;

179 } 
	tADC_Ty³Def
;

183 
__IO
 
ušt32_t
 
SR
;

184 
__IO
 
ušt32_t
 
CR1
;

185 
__IO
 
ušt32_t
 
CR2
;

186 
ušt32_t
 
RESERVED
[16];

187 
__IO
 
ušt32_t
 
DR
;

188 } 
	tADC_CommÚ_Ty³Def
;

196 
ušt32_t
 
RESERVED0
;

197 
__IO
 
ušt32_t
 
DR1
;

198 
__IO
 
ušt32_t
 
DR2
;

199 
__IO
 
ušt32_t
 
DR3
;

200 
__IO
 
ušt32_t
 
DR4
;

201 
__IO
 
ušt32_t
 
DR5
;

202 
__IO
 
ušt32_t
 
DR6
;

203 
__IO
 
ušt32_t
 
DR7
;

204 
__IO
 
ušt32_t
 
DR8
;

205 
__IO
 
ušt32_t
 
DR9
;

206 
__IO
 
ušt32_t
 
DR10
;

207 
__IO
 
ušt32_t
 
RTCCR
;

208 
__IO
 
ušt32_t
 
CR
;

209 
__IO
 
ušt32_t
 
CSR
;

210 } 
	tBKP_Ty³Def
;

218 
__IO
 
ušt32_t
 
TIR
;

219 
__IO
 
ušt32_t
 
TDTR
;

220 
__IO
 
ušt32_t
 
TDLR
;

221 
__IO
 
ušt32_t
 
TDHR
;

222 } 
	tCAN_TxMažBox_Ty³Def
;

230 
__IO
 
ušt32_t
 
RIR
;

231 
__IO
 
ušt32_t
 
RDTR
;

232 
__IO
 
ušt32_t
 
RDLR
;

233 
__IO
 
ušt32_t
 
RDHR
;

234 } 
	tCAN_FIFOMažBox_Ty³Def
;

242 
__IO
 
ušt32_t
 
FR1
;

243 
__IO
 
ušt32_t
 
FR2
;

244 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

252 
__IO
 
ušt32_t
 
MCR
;

253 
__IO
 
ušt32_t
 
MSR
;

254 
__IO
 
ušt32_t
 
TSR
;

255 
__IO
 
ušt32_t
 
RF0R
;

256 
__IO
 
ušt32_t
 
RF1R
;

257 
__IO
 
ušt32_t
 
IER
;

258 
__IO
 
ušt32_t
 
ESR
;

259 
__IO
 
ušt32_t
 
BTR
;

260 
ušt32_t
 
RESERVED0
[88];

261 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

262 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

263 
ušt32_t
 
RESERVED1
[12];

264 
__IO
 
ušt32_t
 
FMR
;

265 
__IO
 
ušt32_t
 
FM1R
;

266 
ušt32_t
 
RESERVED2
;

267 
__IO
 
ušt32_t
 
FS1R
;

268 
ušt32_t
 
RESERVED3
;

269 
__IO
 
ušt32_t
 
FFA1R
;

270 
ušt32_t
 
RESERVED4
;

271 
__IO
 
ušt32_t
 
FA1R
;

272 
ušt32_t
 
RESERVED5
[8];

273 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[14];

274 } 
	tCAN_Ty³Def
;

282 
__IO
 
ušt32_t
 
DR
;

283 
__IO
 
ušt8_t
 
IDR
;

284 
ušt8_t
 
RESERVED0
;

285 
ušt16_t
 
RESERVED1
;

286 
__IO
 
ušt32_t
 
CR
;

287 } 
	tCRC_Ty³Def
;

296 
__IO
 
ušt32_t
 
IDCODE
;

297 
__IO
 
ušt32_t
 
CR
;

298 }
	tDBGMCU_Ty³Def
;

306 
__IO
 
ušt32_t
 
CCR
;

307 
__IO
 
ušt32_t
 
CNDTR
;

308 
__IO
 
ušt32_t
 
CPAR
;

309 
__IO
 
ušt32_t
 
CMAR
;

310 } 
	tDMA_ChªÃl_Ty³Def
;

314 
__IO
 
ušt32_t
 
ISR
;

315 
__IO
 
ušt32_t
 
IFCR
;

316 } 
	tDMA_Ty³Def
;

326 
__IO
 
ušt32_t
 
IMR
;

327 
__IO
 
ušt32_t
 
EMR
;

328 
__IO
 
ušt32_t
 
RTSR
;

329 
__IO
 
ušt32_t
 
FTSR
;

330 
__IO
 
ušt32_t
 
SWIER
;

331 
__IO
 
ušt32_t
 
PR
;

332 } 
	tEXTI_Ty³Def
;

340 
__IO
 
ušt32_t
 
ACR
;

341 
__IO
 
ušt32_t
 
KEYR
;

342 
__IO
 
ušt32_t
 
OPTKEYR
;

343 
__IO
 
ušt32_t
 
SR
;

344 
__IO
 
ušt32_t
 
CR
;

345 
__IO
 
ušt32_t
 
AR
;

346 
__IO
 
ušt32_t
 
RESERVED
;

347 
__IO
 
ušt32_t
 
OBR
;

348 
__IO
 
ušt32_t
 
WRPR
;

349 } 
	tFLASH_Ty³Def
;

357 
__IO
 
ušt16_t
 
RDP
;

358 
__IO
 
ušt16_t
 
USER
;

359 
__IO
 
ušt16_t
 
D©a0
;

360 
__IO
 
ušt16_t
 
D©a1
;

361 
__IO
 
ušt16_t
 
WRP0
;

362 
__IO
 
ušt16_t
 
WRP1
;

363 
__IO
 
ušt16_t
 
WRP2
;

364 
__IO
 
ušt16_t
 
WRP3
;

365 } 
	tOB_Ty³Def
;

373 
__IO
 
ušt32_t
 
CRL
;

374 
__IO
 
ušt32_t
 
CRH
;

375 
__IO
 
ušt32_t
 
IDR
;

376 
__IO
 
ušt32_t
 
ODR
;

377 
__IO
 
ušt32_t
 
BSRR
;

378 
__IO
 
ušt32_t
 
BRR
;

379 
__IO
 
ušt32_t
 
LCKR
;

380 } 
	tGPIO_Ty³Def
;

388 
__IO
 
ušt32_t
 
EVCR
;

389 
__IO
 
ušt32_t
 
MAPR
;

390 
__IO
 
ušt32_t
 
EXTICR
[4];

391 
ušt32_t
 
RESERVED0
;

392 
__IO
 
ušt32_t
 
MAPR2
;

393 } 
	tAFIO_Ty³Def
;

400 
__IO
 
ušt32_t
 
CR1
;

401 
__IO
 
ušt32_t
 
CR2
;

402 
__IO
 
ušt32_t
 
OAR1
;

403 
__IO
 
ušt32_t
 
OAR2
;

404 
__IO
 
ušt32_t
 
DR
;

405 
__IO
 
ušt32_t
 
SR1
;

406 
__IO
 
ušt32_t
 
SR2
;

407 
__IO
 
ušt32_t
 
CCR
;

408 
__IO
 
ušt32_t
 
TRISE
;

409 } 
	tI2C_Ty³Def
;

417 
__IO
 
ušt32_t
 
KR
;

418 
__IO
 
ušt32_t
 
PR
;

419 
__IO
 
ušt32_t
 
RLR
;

420 
__IO
 
ušt32_t
 
SR
;

421 } 
	tIWDG_Ty³Def
;

429 
__IO
 
ušt32_t
 
CR
;

430 
__IO
 
ušt32_t
 
CSR
;

431 } 
	tPWR_Ty³Def
;

439 
__IO
 
ušt32_t
 
CR
;

440 
__IO
 
ušt32_t
 
CFGR
;

441 
__IO
 
ušt32_t
 
CIR
;

442 
__IO
 
ušt32_t
 
APB2RSTR
;

443 
__IO
 
ušt32_t
 
APB1RSTR
;

444 
__IO
 
ušt32_t
 
AHBENR
;

445 
__IO
 
ušt32_t
 
APB2ENR
;

446 
__IO
 
ušt32_t
 
APB1ENR
;

447 
__IO
 
ušt32_t
 
BDCR
;

448 
__IO
 
ušt32_t
 
CSR
;

451 } 
	tRCC_Ty³Def
;

459 
__IO
 
ušt32_t
 
CRH
;

460 
__IO
 
ušt32_t
 
CRL
;

461 
__IO
 
ušt32_t
 
PRLH
;

462 
__IO
 
ušt32_t
 
PRLL
;

463 
__IO
 
ušt32_t
 
DIVH
;

464 
__IO
 
ušt32_t
 
DIVL
;

465 
__IO
 
ušt32_t
 
CNTH
;

466 
__IO
 
ušt32_t
 
CNTL
;

467 
__IO
 
ušt32_t
 
ALRH
;

468 
__IO
 
ušt32_t
 
ALRL
;

469 } 
	tRTC_Ty³Def
;

477 
__IO
 
ušt32_t
 
POWER
;

478 
__IO
 
ušt32_t
 
CLKCR
;

479 
__IO
 
ušt32_t
 
ARG
;

480 
__IO
 
ušt32_t
 
CMD
;

481 
__I
 
ušt32_t
 
RESPCMD
;

482 
__I
 
ušt32_t
 
RESP1
;

483 
__I
 
ušt32_t
 
RESP2
;

484 
__I
 
ušt32_t
 
RESP3
;

485 
__I
 
ušt32_t
 
RESP4
;

486 
__IO
 
ušt32_t
 
DTIMER
;

487 
__IO
 
ušt32_t
 
DLEN
;

488 
__IO
 
ušt32_t
 
DCTRL
;

489 
__I
 
ušt32_t
 
DCOUNT
;

490 
__I
 
ušt32_t
 
STA
;

491 
__IO
 
ušt32_t
 
ICR
;

492 
__IO
 
ušt32_t
 
MASK
;

493 
ušt32_t
 
RESERVED0
[2];

494 
__I
 
ušt32_t
 
FIFOCNT
;

495 
ušt32_t
 
RESERVED1
[13];

496 
__IO
 
ušt32_t
 
FIFO
;

497 } 
	tSDIO_Ty³Def
;

505 
__IO
 
ušt32_t
 
CR1
;

506 
__IO
 
ušt32_t
 
CR2
;

507 
__IO
 
ušt32_t
 
SR
;

508 
__IO
 
ušt32_t
 
DR
;

509 
__IO
 
ušt32_t
 
CRCPR
;

510 
__IO
 
ušt32_t
 
RXCRCR
;

511 
__IO
 
ušt32_t
 
TXCRCR
;

512 
__IO
 
ušt32_t
 
I2SCFGR
;

513 } 
	tSPI_Ty³Def
;

520 
__IO
 
ušt32_t
 
CR1
;

521 
__IO
 
ušt32_t
 
CR2
;

522 
__IO
 
ušt32_t
 
SMCR
;

523 
__IO
 
ušt32_t
 
DIER
;

524 
__IO
 
ušt32_t
 
SR
;

525 
__IO
 
ušt32_t
 
EGR
;

526 
__IO
 
ušt32_t
 
CCMR1
;

527 
__IO
 
ušt32_t
 
CCMR2
;

528 
__IO
 
ušt32_t
 
CCER
;

529 
__IO
 
ušt32_t
 
CNT
;

530 
__IO
 
ušt32_t
 
PSC
;

531 
__IO
 
ušt32_t
 
ARR
;

532 
__IO
 
ušt32_t
 
RCR
;

533 
__IO
 
ušt32_t
 
CCR1
;

534 
__IO
 
ušt32_t
 
CCR2
;

535 
__IO
 
ušt32_t
 
CCR3
;

536 
__IO
 
ušt32_t
 
CCR4
;

537 
__IO
 
ušt32_t
 
BDTR
;

538 
__IO
 
ušt32_t
 
DCR
;

539 
__IO
 
ušt32_t
 
DMAR
;

540 
__IO
 
ušt32_t
 
OR
;

541 }
	tTIM_Ty³Def
;

550 
__IO
 
ušt32_t
 
SR
;

551 
__IO
 
ušt32_t
 
DR
;

552 
__IO
 
ušt32_t
 
BRR
;

553 
__IO
 
ušt32_t
 
CR1
;

554 
__IO
 
ušt32_t
 
CR2
;

555 
__IO
 
ušt32_t
 
CR3
;

556 
__IO
 
ušt32_t
 
GTPR
;

557 } 
	tUSART_Ty³Def
;

565 
__IO
 
ušt16_t
 
EP0R
;

566 
__IO
 
ušt16_t
 
RESERVED0
;

567 
__IO
 
ušt16_t
 
EP1R
;

568 
__IO
 
ušt16_t
 
RESERVED1
;

569 
__IO
 
ušt16_t
 
EP2R
;

570 
__IO
 
ušt16_t
 
RESERVED2
;

571 
__IO
 
ušt16_t
 
EP3R
;

572 
__IO
 
ušt16_t
 
RESERVED3
;

573 
__IO
 
ušt16_t
 
EP4R
;

574 
__IO
 
ušt16_t
 
RESERVED4
;

575 
__IO
 
ušt16_t
 
EP5R
;

576 
__IO
 
ušt16_t
 
RESERVED5
;

577 
__IO
 
ušt16_t
 
EP6R
;

578 
__IO
 
ušt16_t
 
RESERVED6
;

579 
__IO
 
ušt16_t
 
EP7R
;

580 
__IO
 
ušt16_t
 
RESERVED7
[17];

581 
__IO
 
ušt16_t
 
CNTR
;

582 
__IO
 
ušt16_t
 
RESERVED8
;

583 
__IO
 
ušt16_t
 
ISTR
;

584 
__IO
 
ušt16_t
 
RESERVED9
;

585 
__IO
 
ušt16_t
 
FNR
;

586 
__IO
 
ušt16_t
 
RESERVEDA
;

587 
__IO
 
ušt16_t
 
DADDR
;

588 
__IO
 
ušt16_t
 
RESERVEDB
;

589 
__IO
 
ušt16_t
 
BTABLE
;

590 
__IO
 
ušt16_t
 
RESERVEDC
;

591 } 
	tUSB_Ty³Def
;

600 
__IO
 
ušt32_t
 
CR
;

601 
__IO
 
ušt32_t
 
CFR
;

602 
__IO
 
ušt32_t
 
SR
;

603 } 
	tWWDG_Ty³Def
;

614 
	#FLASH_BASE
 0x08000000U

	)

615 
	#FLASH_BANK1_END
 0x08007FFFU

	)

616 
	#SRAM_BASE
 0x20000000U

	)

617 
	#PERIPH_BASE
 0x40000000U

	)

619 
	#SRAM_BB_BASE
 0x22000000U

	)

620 
	#PERIPH_BB_BASE
 0x42000000U

	)

624 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

625 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000U)

	)

626 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000U)

	)

628 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x00000000U)

	)

629 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x00000400U)

	)

630 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x00002800U)

	)

631 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00002C00U)

	)

632 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x00003000U)

	)

633 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x00004400U)

	)

634 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x00005400U)

	)

635 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x00006400U)

	)

636 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x00006C00U)

	)

637 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x00007000U)

	)

638 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x00000000U)

	)

639 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x00000400U)

	)

640 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x00000800U)

	)

641 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x00000C00U)

	)

642 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x00001000U)

	)

643 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x00001400U)

	)

644 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x00002400U)

	)

645 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x00002800U)

	)

646 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x00002C00U)

	)

647 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x00003000U)

	)

648 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x00003800U)

	)

650 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x00018000U)

	)

652 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000U)

	)

653 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x00000008U)

	)

654 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x0000001CU)

	)

655 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x00000030U)

	)

656 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x00000044U)

	)

657 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x00000058U)

	)

658 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x0000006CU)

	)

659 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x00000080U)

	)

660 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000U)

	)

661 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000U)

	)

663 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000Uè

	)

664 
	#FLASHSIZE_BASE
 0x1FFFF7E0U

	)

665 
	#UID_BASE
 0x1FFFF7E8U

	)

666 
	#OB_BASE
 0x1FFFF800U

	)

670 
	#DBGMCU_BASE
 0xE0042000U

	)

673 
	#USB_BASE
 (
APB1PERIPH_BASE
 + 0x00005C00Uè

	)

674 
	#USB_PMAADDR
 (
APB1PERIPH_BASE
 + 0x00006000Uè

	)

685 
	#TIM2
 ((
TIM_Ty³Def
 *)
TIM2_BASE
)

	)

686 
	#TIM3
 ((
TIM_Ty³Def
 *)
TIM3_BASE
)

	)

687 
	#RTC
 ((
RTC_Ty³Def
 *)
RTC_BASE
)

	)

688 
	#WWDG
 ((
WWDG_Ty³Def
 *)
WWDG_BASE
)

	)

689 
	#IWDG
 ((
IWDG_Ty³Def
 *)
IWDG_BASE
)

	)

690 
	#USART2
 ((
USART_Ty³Def
 *)
USART2_BASE
)

	)

691 
	#I2C1
 ((
I2C_Ty³Def
 *)
I2C1_BASE
)

	)

692 
	#USB
 ((
USB_Ty³Def
 *)
USB_BASE
)

	)

693 
	#CAN1
 ((
CAN_Ty³Def
 *)
CAN1_BASE
)

	)

694 
	#BKP
 ((
BKP_Ty³Def
 *)
BKP_BASE
)

	)

695 
	#PWR
 ((
PWR_Ty³Def
 *)
PWR_BASE
)

	)

696 
	#AFIO
 ((
AFIO_Ty³Def
 *)
AFIO_BASE
)

	)

697 
	#EXTI
 ((
EXTI_Ty³Def
 *)
EXTI_BASE
)

	)

698 
	#GPIOA
 ((
GPIO_Ty³Def
 *)
GPIOA_BASE
)

	)

699 
	#GPIOB
 ((
GPIO_Ty³Def
 *)
GPIOB_BASE
)

	)

700 
	#GPIOC
 ((
GPIO_Ty³Def
 *)
GPIOC_BASE
)

	)

701 
	#GPIOD
 ((
GPIO_Ty³Def
 *)
GPIOD_BASE
)

	)

702 
	#ADC1
 ((
ADC_Ty³Def
 *)
ADC1_BASE
)

	)

703 
	#ADC2
 ((
ADC_Ty³Def
 *)
ADC2_BASE
)

	)

704 
	#ADC12_COMMON
 ((
ADC_CommÚ_Ty³Def
 *)
ADC1_BASE
)

	)

705 
	#TIM1
 ((
TIM_Ty³Def
 *)
TIM1_BASE
)

	)

706 
	#SPI1
 ((
SPI_Ty³Def
 *)
SPI1_BASE
)

	)

707 
	#USART1
 ((
USART_Ty³Def
 *)
USART1_BASE
)

	)

708 
	#SDIO
 ((
SDIO_Ty³Def
 *)
SDIO_BASE
)

	)

709 
	#DMA1
 ((
DMA_Ty³Def
 *)
DMA1_BASE
)

	)

710 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl1_BASE
)

	)

711 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl2_BASE
)

	)

712 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl3_BASE
)

	)

713 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl4_BASE
)

	)

714 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl5_BASE
)

	)

715 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl6_BASE
)

	)

716 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *)
DMA1_ChªÃl7_BASE
)

	)

717 
	#RCC
 ((
RCC_Ty³Def
 *)
RCC_BASE
)

	)

718 
	#CRC
 ((
CRC_Ty³Def
 *)
CRC_BASE
)

	)

719 
	#FLASH
 ((
FLASH_Ty³Def
 *)
FLASH_R_BASE
)

	)

720 
	#OB
 ((
OB_Ty³Def
 *)
OB_BASE
)

	)

721 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *)
DBGMCU_BASE
)

	)

747 
	#CRC_DR_DR_Pos
 (0U)

	)

748 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFU << 
CRC_DR_DR_Pos
è

	)

749 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

752 
	#CRC_IDR_IDR_Pos
 (0U)

	)

753 
	#CRC_IDR_IDR_Msk
 (0xFFU << 
CRC_IDR_IDR_Pos
è

	)

754 
	#CRC_IDR_IDR
 
CRC_IDR_IDR_Msk


	)

757 
	#CRC_CR_RESET_Pos
 (0U)

	)

758 
	#CRC_CR_RESET_Msk
 (0x1U << 
CRC_CR_RESET_Pos
è

	)

759 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

768 
	#PWR_CR_LPDS_Pos
 (0U)

	)

769 
	#PWR_CR_LPDS_Msk
 (0x1U << 
PWR_CR_LPDS_Pos
è

	)

770 
	#PWR_CR_LPDS
 
PWR_CR_LPDS_Msk


	)

771 
	#PWR_CR_PDDS_Pos
 (1U)

	)

772 
	#PWR_CR_PDDS_Msk
 (0x1U << 
PWR_CR_PDDS_Pos
è

	)

773 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

774 
	#PWR_CR_CWUF_Pos
 (2U)

	)

775 
	#PWR_CR_CWUF_Msk
 (0x1U << 
PWR_CR_CWUF_Pos
è

	)

776 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

777 
	#PWR_CR_CSBF_Pos
 (3U)

	)

778 
	#PWR_CR_CSBF_Msk
 (0x1U << 
PWR_CR_CSBF_Pos
è

	)

779 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

780 
	#PWR_CR_PVDE_Pos
 (4U)

	)

781 
	#PWR_CR_PVDE_Msk
 (0x1U << 
PWR_CR_PVDE_Pos
è

	)

782 
	#PWR_CR_PVDE
 
PWR_CR_PVDE_Msk


	)

784 
	#PWR_CR_PLS_Pos
 (5U)

	)

785 
	#PWR_CR_PLS_Msk
 (0x7U << 
PWR_CR_PLS_Pos
è

	)

786 
	#PWR_CR_PLS
 
PWR_CR_PLS_Msk


	)

787 
	#PWR_CR_PLS_0
 (0x1U << 
PWR_CR_PLS_Pos
è

	)

788 
	#PWR_CR_PLS_1
 (0x2U << 
PWR_CR_PLS_Pos
è

	)

789 
	#PWR_CR_PLS_2
 (0x4U << 
PWR_CR_PLS_Pos
è

	)

792 
	#PWR_CR_PLS_LEV0
 0x00000000U

	)

793 
	#PWR_CR_PLS_LEV1
 0x00000020U

	)

794 
	#PWR_CR_PLS_LEV2
 0x00000040U

	)

795 
	#PWR_CR_PLS_LEV3
 0x00000060U

	)

796 
	#PWR_CR_PLS_LEV4
 0x00000080U

	)

797 
	#PWR_CR_PLS_LEV5
 0x000000A0U

	)

798 
	#PWR_CR_PLS_LEV6
 0x000000C0U

	)

799 
	#PWR_CR_PLS_LEV7
 0x000000E0U

	)

802 
	#PWR_CR_PLS_2V2
 
PWR_CR_PLS_LEV0


	)

803 
	#PWR_CR_PLS_2V3
 
PWR_CR_PLS_LEV1


	)

804 
	#PWR_CR_PLS_2V4
 
PWR_CR_PLS_LEV2


	)

805 
	#PWR_CR_PLS_2V5
 
PWR_CR_PLS_LEV3


	)

806 
	#PWR_CR_PLS_2V6
 
PWR_CR_PLS_LEV4


	)

807 
	#PWR_CR_PLS_2V7
 
PWR_CR_PLS_LEV5


	)

808 
	#PWR_CR_PLS_2V8
 
PWR_CR_PLS_LEV6


	)

809 
	#PWR_CR_PLS_2V9
 
PWR_CR_PLS_LEV7


	)

811 
	#PWR_CR_DBP_Pos
 (8U)

	)

812 
	#PWR_CR_DBP_Msk
 (0x1U << 
PWR_CR_DBP_Pos
è

	)

813 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

817 
	#PWR_CSR_WUF_Pos
 (0U)

	)

818 
	#PWR_CSR_WUF_Msk
 (0x1U << 
PWR_CSR_WUF_Pos
è

	)

819 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

820 
	#PWR_CSR_SBF_Pos
 (1U)

	)

821 
	#PWR_CSR_SBF_Msk
 (0x1U << 
PWR_CSR_SBF_Pos
è

	)

822 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

823 
	#PWR_CSR_PVDO_Pos
 (2U)

	)

824 
	#PWR_CSR_PVDO_Msk
 (0x1U << 
PWR_CSR_PVDO_Pos
è

	)

825 
	#PWR_CSR_PVDO
 
PWR_CSR_PVDO_Msk


	)

826 
	#PWR_CSR_EWUP_Pos
 (8U)

	)

827 
	#PWR_CSR_EWUP_Msk
 (0x1U << 
PWR_CSR_EWUP_Pos
è

	)

828 
	#PWR_CSR_EWUP
 
PWR_CSR_EWUP_Msk


	)

837 
	#BKP_DR1_D_Pos
 (0U)

	)

838 
	#BKP_DR1_D_Msk
 (0xFFFFU << 
BKP_DR1_D_Pos
è

	)

839 
	#BKP_DR1_D
 
BKP_DR1_D_Msk


	)

842 
	#BKP_DR2_D_Pos
 (0U)

	)

843 
	#BKP_DR2_D_Msk
 (0xFFFFU << 
BKP_DR2_D_Pos
è

	)

844 
	#BKP_DR2_D
 
BKP_DR2_D_Msk


	)

847 
	#BKP_DR3_D_Pos
 (0U)

	)

848 
	#BKP_DR3_D_Msk
 (0xFFFFU << 
BKP_DR3_D_Pos
è

	)

849 
	#BKP_DR3_D
 
BKP_DR3_D_Msk


	)

852 
	#BKP_DR4_D_Pos
 (0U)

	)

853 
	#BKP_DR4_D_Msk
 (0xFFFFU << 
BKP_DR4_D_Pos
è

	)

854 
	#BKP_DR4_D
 
BKP_DR4_D_Msk


	)

857 
	#BKP_DR5_D_Pos
 (0U)

	)

858 
	#BKP_DR5_D_Msk
 (0xFFFFU << 
BKP_DR5_D_Pos
è

	)

859 
	#BKP_DR5_D
 
BKP_DR5_D_Msk


	)

862 
	#BKP_DR6_D_Pos
 (0U)

	)

863 
	#BKP_DR6_D_Msk
 (0xFFFFU << 
BKP_DR6_D_Pos
è

	)

864 
	#BKP_DR6_D
 
BKP_DR6_D_Msk


	)

867 
	#BKP_DR7_D_Pos
 (0U)

	)

868 
	#BKP_DR7_D_Msk
 (0xFFFFU << 
BKP_DR7_D_Pos
è

	)

869 
	#BKP_DR7_D
 
BKP_DR7_D_Msk


	)

872 
	#BKP_DR8_D_Pos
 (0U)

	)

873 
	#BKP_DR8_D_Msk
 (0xFFFFU << 
BKP_DR8_D_Pos
è

	)

874 
	#BKP_DR8_D
 
BKP_DR8_D_Msk


	)

877 
	#BKP_DR9_D_Pos
 (0U)

	)

878 
	#BKP_DR9_D_Msk
 (0xFFFFU << 
BKP_DR9_D_Pos
è

	)

879 
	#BKP_DR9_D
 
BKP_DR9_D_Msk


	)

882 
	#BKP_DR10_D_Pos
 (0U)

	)

883 
	#BKP_DR10_D_Msk
 (0xFFFFU << 
BKP_DR10_D_Pos
è

	)

884 
	#BKP_DR10_D
 
BKP_DR10_D_Msk


	)

886 
	#RTC_BKP_NUMBER
 10

	)

889 
	#BKP_RTCCR_CAL_Pos
 (0U)

	)

890 
	#BKP_RTCCR_CAL_Msk
 (0x7FU << 
BKP_RTCCR_CAL_Pos
è

	)

891 
	#BKP_RTCCR_CAL
 
BKP_RTCCR_CAL_Msk


	)

892 
	#BKP_RTCCR_CCO_Pos
 (7U)

	)

893 
	#BKP_RTCCR_CCO_Msk
 (0x1U << 
BKP_RTCCR_CCO_Pos
è

	)

894 
	#BKP_RTCCR_CCO
 
BKP_RTCCR_CCO_Msk


	)

895 
	#BKP_RTCCR_ASOE_Pos
 (8U)

	)

896 
	#BKP_RTCCR_ASOE_Msk
 (0x1U << 
BKP_RTCCR_ASOE_Pos
è

	)

897 
	#BKP_RTCCR_ASOE
 
BKP_RTCCR_ASOE_Msk


	)

898 
	#BKP_RTCCR_ASOS_Pos
 (9U)

	)

899 
	#BKP_RTCCR_ASOS_Msk
 (0x1U << 
BKP_RTCCR_ASOS_Pos
è

	)

900 
	#BKP_RTCCR_ASOS
 
BKP_RTCCR_ASOS_Msk


	)

903 
	#BKP_CR_TPE_Pos
 (0U)

	)

904 
	#BKP_CR_TPE_Msk
 (0x1U << 
BKP_CR_TPE_Pos
è

	)

905 
	#BKP_CR_TPE
 
BKP_CR_TPE_Msk


	)

906 
	#BKP_CR_TPAL_Pos
 (1U)

	)

907 
	#BKP_CR_TPAL_Msk
 (0x1U << 
BKP_CR_TPAL_Pos
è

	)

908 
	#BKP_CR_TPAL
 
BKP_CR_TPAL_Msk


	)

911 
	#BKP_CSR_CTE_Pos
 (0U)

	)

912 
	#BKP_CSR_CTE_Msk
 (0x1U << 
BKP_CSR_CTE_Pos
è

	)

913 
	#BKP_CSR_CTE
 
BKP_CSR_CTE_Msk


	)

914 
	#BKP_CSR_CTI_Pos
 (1U)

	)

915 
	#BKP_CSR_CTI_Msk
 (0x1U << 
BKP_CSR_CTI_Pos
è

	)

916 
	#BKP_CSR_CTI
 
BKP_CSR_CTI_Msk


	)

917 
	#BKP_CSR_TPIE_Pos
 (2U)

	)

918 
	#BKP_CSR_TPIE_Msk
 (0x1U << 
BKP_CSR_TPIE_Pos
è

	)

919 
	#BKP_CSR_TPIE
 
BKP_CSR_TPIE_Msk


	)

920 
	#BKP_CSR_TEF_Pos
 (8U)

	)

921 
	#BKP_CSR_TEF_Msk
 (0x1U << 
BKP_CSR_TEF_Pos
è

	)

922 
	#BKP_CSR_TEF
 
BKP_CSR_TEF_Msk


	)

923 
	#BKP_CSR_TIF_Pos
 (9U)

	)

924 
	#BKP_CSR_TIF_Msk
 (0x1U << 
BKP_CSR_TIF_Pos
è

	)

925 
	#BKP_CSR_TIF
 
BKP_CSR_TIF_Msk


	)

934 
	#RCC_CR_HSION_Pos
 (0U)

	)

935 
	#RCC_CR_HSION_Msk
 (0x1U << 
RCC_CR_HSION_Pos
è

	)

936 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

937 
	#RCC_CR_HSIRDY_Pos
 (1U)

	)

938 
	#RCC_CR_HSIRDY_Msk
 (0x1U << 
RCC_CR_HSIRDY_Pos
è

	)

939 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

940 
	#RCC_CR_HSITRIM_Pos
 (3U)

	)

941 
	#RCC_CR_HSITRIM_Msk
 (0x1FU << 
RCC_CR_HSITRIM_Pos
è

	)

942 
	#RCC_CR_HSITRIM
 
RCC_CR_HSITRIM_Msk


	)

943 
	#RCC_CR_HSICAL_Pos
 (8U)

	)

944 
	#RCC_CR_HSICAL_Msk
 (0xFFU << 
RCC_CR_HSICAL_Pos
è

	)

945 
	#RCC_CR_HSICAL
 
RCC_CR_HSICAL_Msk


	)

946 
	#RCC_CR_HSEON_Pos
 (16U)

	)

947 
	#RCC_CR_HSEON_Msk
 (0x1U << 
RCC_CR_HSEON_Pos
è

	)

948 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

949 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

950 
	#RCC_CR_HSERDY_Msk
 (0x1U << 
RCC_CR_HSERDY_Pos
è

	)

951 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

952 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

953 
	#RCC_CR_HSEBYP_Msk
 (0x1U << 
RCC_CR_HSEBYP_Pos
è

	)

954 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

955 
	#RCC_CR_CSSON_Pos
 (19U)

	)

956 
	#RCC_CR_CSSON_Msk
 (0x1U << 
RCC_CR_CSSON_Pos
è

	)

957 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

958 
	#RCC_CR_PLLON_Pos
 (24U)

	)

959 
	#RCC_CR_PLLON_Msk
 (0x1U << 
RCC_CR_PLLON_Pos
è

	)

960 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

961 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

962 
	#RCC_CR_PLLRDY_Msk
 (0x1U << 
RCC_CR_PLLRDY_Pos
è

	)

963 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

968 
	#RCC_CFGR_SW_Pos
 (0U)

	)

969 
	#RCC_CFGR_SW_Msk
 (0x3U << 
RCC_CFGR_SW_Pos
è

	)

970 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

971 
	#RCC_CFGR_SW_0
 (0x1U << 
RCC_CFGR_SW_Pos
è

	)

972 
	#RCC_CFGR_SW_1
 (0x2U << 
RCC_CFGR_SW_Pos
è

	)

974 
	#RCC_CFGR_SW_HSI
 0x00000000U

	)

975 
	#RCC_CFGR_SW_HSE
 0x00000001U

	)

976 
	#RCC_CFGR_SW_PLL
 0x00000002U

	)

979 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

980 
	#RCC_CFGR_SWS_Msk
 (0x3U << 
RCC_CFGR_SWS_Pos
è

	)

981 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

982 
	#RCC_CFGR_SWS_0
 (0x1U << 
RCC_CFGR_SWS_Pos
è

	)

983 
	#RCC_CFGR_SWS_1
 (0x2U << 
RCC_CFGR_SWS_Pos
è

	)

985 
	#RCC_CFGR_SWS_HSI
 0x00000000U

	)

986 
	#RCC_CFGR_SWS_HSE
 0x00000004U

	)

987 
	#RCC_CFGR_SWS_PLL
 0x00000008U

	)

990 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

991 
	#RCC_CFGR_HPRE_Msk
 (0xFU << 
RCC_CFGR_HPRE_Pos
è

	)

992 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

993 
	#RCC_CFGR_HPRE_0
 (0x1U << 
RCC_CFGR_HPRE_Pos
è

	)

994 
	#RCC_CFGR_HPRE_1
 (0x2U << 
RCC_CFGR_HPRE_Pos
è

	)

995 
	#RCC_CFGR_HPRE_2
 (0x4U << 
RCC_CFGR_HPRE_Pos
è

	)

996 
	#RCC_CFGR_HPRE_3
 (0x8U << 
RCC_CFGR_HPRE_Pos
è

	)

998 
	#RCC_CFGR_HPRE_DIV1
 0x00000000U

	)

999 
	#RCC_CFGR_HPRE_DIV2
 0x00000080U

	)

1000 
	#RCC_CFGR_HPRE_DIV4
 0x00000090U

	)

1001 
	#RCC_CFGR_HPRE_DIV8
 0x000000A0U

	)

1002 
	#RCC_CFGR_HPRE_DIV16
 0x000000B0U

	)

1003 
	#RCC_CFGR_HPRE_DIV64
 0x000000C0U

	)

1004 
	#RCC_CFGR_HPRE_DIV128
 0x000000D0U

	)

1005 
	#RCC_CFGR_HPRE_DIV256
 0x000000E0U

	)

1006 
	#RCC_CFGR_HPRE_DIV512
 0x000000F0U

	)

1009 
	#RCC_CFGR_PPRE1_Pos
 (8U)

	)

1010 
	#RCC_CFGR_PPRE1_Msk
 (0x7U << 
RCC_CFGR_PPRE1_Pos
è

	)

1011 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

1012 
	#RCC_CFGR_PPRE1_0
 (0x1U << 
RCC_CFGR_PPRE1_Pos
è

	)

1013 
	#RCC_CFGR_PPRE1_1
 (0x2U << 
RCC_CFGR_PPRE1_Pos
è

	)

1014 
	#RCC_CFGR_PPRE1_2
 (0x4U << 
RCC_CFGR_PPRE1_Pos
è

	)

1016 
	#RCC_CFGR_PPRE1_DIV1
 0x00000000U

	)

1017 
	#RCC_CFGR_PPRE1_DIV2
 0x00000400U

	)

1018 
	#RCC_CFGR_PPRE1_DIV4
 0x00000500U

	)

1019 
	#RCC_CFGR_PPRE1_DIV8
 0x00000600U

	)

1020 
	#RCC_CFGR_PPRE1_DIV16
 0x00000700U

	)

1023 
	#RCC_CFGR_PPRE2_Pos
 (11U)

	)

1024 
	#RCC_CFGR_PPRE2_Msk
 (0x7U << 
RCC_CFGR_PPRE2_Pos
è

	)

1025 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

1026 
	#RCC_CFGR_PPRE2_0
 (0x1U << 
RCC_CFGR_PPRE2_Pos
è

	)

1027 
	#RCC_CFGR_PPRE2_1
 (0x2U << 
RCC_CFGR_PPRE2_Pos
è

	)

1028 
	#RCC_CFGR_PPRE2_2
 (0x4U << 
RCC_CFGR_PPRE2_Pos
è

	)

1030 
	#RCC_CFGR_PPRE2_DIV1
 0x00000000U

	)

1031 
	#RCC_CFGR_PPRE2_DIV2
 0x00002000U

	)

1032 
	#RCC_CFGR_PPRE2_DIV4
 0x00002800U

	)

1033 
	#RCC_CFGR_PPRE2_DIV8
 0x00003000U

	)

1034 
	#RCC_CFGR_PPRE2_DIV16
 0x00003800U

	)

1037 
	#RCC_CFGR_ADCPRE_Pos
 (14U)

	)

1038 
	#RCC_CFGR_ADCPRE_Msk
 (0x3U << 
RCC_CFGR_ADCPRE_Pos
è

	)

1039 
	#RCC_CFGR_ADCPRE
 
RCC_CFGR_ADCPRE_Msk


	)

1040 
	#RCC_CFGR_ADCPRE_0
 (0x1U << 
RCC_CFGR_ADCPRE_Pos
è

	)

1041 
	#RCC_CFGR_ADCPRE_1
 (0x2U << 
RCC_CFGR_ADCPRE_Pos
è

	)

1043 
	#RCC_CFGR_ADCPRE_DIV2
 0x00000000U

	)

1044 
	#RCC_CFGR_ADCPRE_DIV4
 0x00004000U

	)

1045 
	#RCC_CFGR_ADCPRE_DIV6
 0x00008000U

	)

1046 
	#RCC_CFGR_ADCPRE_DIV8
 0x0000C000U

	)

1048 
	#RCC_CFGR_PLLSRC_Pos
 (16U)

	)

1049 
	#RCC_CFGR_PLLSRC_Msk
 (0x1U << 
RCC_CFGR_PLLSRC_Pos
è

	)

1050 
	#RCC_CFGR_PLLSRC
 
RCC_CFGR_PLLSRC_Msk


	)

1052 
	#RCC_CFGR_PLLXTPRE_Pos
 (17U)

	)

1053 
	#RCC_CFGR_PLLXTPRE_Msk
 (0x1U << 
RCC_CFGR_PLLXTPRE_Pos
è

	)

1054 
	#RCC_CFGR_PLLXTPRE
 
RCC_CFGR_PLLXTPRE_Msk


	)

1057 
	#RCC_CFGR_PLLMULL_Pos
 (18U)

	)

1058 
	#RCC_CFGR_PLLMULL_Msk
 (0xFU << 
RCC_CFGR_PLLMULL_Pos
è

	)

1059 
	#RCC_CFGR_PLLMULL
 
RCC_CFGR_PLLMULL_Msk


	)

1060 
	#RCC_CFGR_PLLMULL_0
 (0x1U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1061 
	#RCC_CFGR_PLLMULL_1
 (0x2U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1062 
	#RCC_CFGR_PLLMULL_2
 (0x4U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1063 
	#RCC_CFGR_PLLMULL_3
 (0x8U << 
RCC_CFGR_PLLMULL_Pos
è

	)

1065 
	#RCC_CFGR_PLLXTPRE_HSE
 0x00000000U

	)

1066 
	#RCC_CFGR_PLLXTPRE_HSE_DIV2
 0x00020000U

	)

1068 
	#RCC_CFGR_PLLMULL2
 0x00000000U

	)

1069 
	#RCC_CFGR_PLLMULL3_Pos
 (18U)

	)

1070 
	#RCC_CFGR_PLLMULL3_Msk
 (0x1U << 
RCC_CFGR_PLLMULL3_Pos
è

	)

1071 
	#RCC_CFGR_PLLMULL3
 
RCC_CFGR_PLLMULL3_Msk


	)

1072 
	#RCC_CFGR_PLLMULL4_Pos
 (19U)

	)

1073 
	#RCC_CFGR_PLLMULL4_Msk
 (0x1U << 
RCC_CFGR_PLLMULL4_Pos
è

	)

1074 
	#RCC_CFGR_PLLMULL4
 
RCC_CFGR_PLLMULL4_Msk


	)

1075 
	#RCC_CFGR_PLLMULL5_Pos
 (18U)

	)

1076 
	#RCC_CFGR_PLLMULL5_Msk
 (0x3U << 
RCC_CFGR_PLLMULL5_Pos
è

	)

1077 
	#RCC_CFGR_PLLMULL5
 
RCC_CFGR_PLLMULL5_Msk


	)

1078 
	#RCC_CFGR_PLLMULL6_Pos
 (20U)

	)

1079 
	#RCC_CFGR_PLLMULL6_Msk
 (0x1U << 
RCC_CFGR_PLLMULL6_Pos
è

	)

1080 
	#RCC_CFGR_PLLMULL6
 
RCC_CFGR_PLLMULL6_Msk


	)

1081 
	#RCC_CFGR_PLLMULL7_Pos
 (18U)

	)

1082 
	#RCC_CFGR_PLLMULL7_Msk
 (0x5U << 
RCC_CFGR_PLLMULL7_Pos
è

	)

1083 
	#RCC_CFGR_PLLMULL7
 
RCC_CFGR_PLLMULL7_Msk


	)

1084 
	#RCC_CFGR_PLLMULL8_Pos
 (19U)

	)

1085 
	#RCC_CFGR_PLLMULL8_Msk
 (0x3U << 
RCC_CFGR_PLLMULL8_Pos
è

	)

1086 
	#RCC_CFGR_PLLMULL8
 
RCC_CFGR_PLLMULL8_Msk


	)

1087 
	#RCC_CFGR_PLLMULL9_Pos
 (18U)

	)

1088 
	#RCC_CFGR_PLLMULL9_Msk
 (0x7U << 
RCC_CFGR_PLLMULL9_Pos
è

	)

1089 
	#RCC_CFGR_PLLMULL9
 
RCC_CFGR_PLLMULL9_Msk


	)

1090 
	#RCC_CFGR_PLLMULL10_Pos
 (21U)

	)

1091 
	#RCC_CFGR_PLLMULL10_Msk
 (0x1U << 
RCC_CFGR_PLLMULL10_Pos
è

	)

1092 
	#RCC_CFGR_PLLMULL10
 
RCC_CFGR_PLLMULL10_Msk


	)

1093 
	#RCC_CFGR_PLLMULL11_Pos
 (18U)

	)

1094 
	#RCC_CFGR_PLLMULL11_Msk
 (0x9U << 
RCC_CFGR_PLLMULL11_Pos
è

	)

1095 
	#RCC_CFGR_PLLMULL11
 
RCC_CFGR_PLLMULL11_Msk


	)

1096 
	#RCC_CFGR_PLLMULL12_Pos
 (19U)

	)

1097 
	#RCC_CFGR_PLLMULL12_Msk
 (0x5U << 
RCC_CFGR_PLLMULL12_Pos
è

	)

1098 
	#RCC_CFGR_PLLMULL12
 
RCC_CFGR_PLLMULL12_Msk


	)

1099 
	#RCC_CFGR_PLLMULL13_Pos
 (18U)

	)

1100 
	#RCC_CFGR_PLLMULL13_Msk
 (0xBU << 
RCC_CFGR_PLLMULL13_Pos
è

	)

1101 
	#RCC_CFGR_PLLMULL13
 
RCC_CFGR_PLLMULL13_Msk


	)

1102 
	#RCC_CFGR_PLLMULL14_Pos
 (20U)

	)

1103 
	#RCC_CFGR_PLLMULL14_Msk
 (0x3U << 
RCC_CFGR_PLLMULL14_Pos
è

	)

1104 
	#RCC_CFGR_PLLMULL14
 
RCC_CFGR_PLLMULL14_Msk


	)

1105 
	#RCC_CFGR_PLLMULL15_Pos
 (18U)

	)

1106 
	#RCC_CFGR_PLLMULL15_Msk
 (0xDU << 
RCC_CFGR_PLLMULL15_Pos
è

	)

1107 
	#RCC_CFGR_PLLMULL15
 
RCC_CFGR_PLLMULL15_Msk


	)

1108 
	#RCC_CFGR_PLLMULL16_Pos
 (19U)

	)

1109 
	#RCC_CFGR_PLLMULL16_Msk
 (0x7U << 
RCC_CFGR_PLLMULL16_Pos
è

	)

1110 
	#RCC_CFGR_PLLMULL16
 
RCC_CFGR_PLLMULL16_Msk


	)

1111 
	#RCC_CFGR_USBPRE_Pos
 (22U)

	)

1112 
	#RCC_CFGR_USBPRE_Msk
 (0x1U << 
RCC_CFGR_USBPRE_Pos
è

	)

1113 
	#RCC_CFGR_USBPRE
 
RCC_CFGR_USBPRE_Msk


	)

1116 
	#RCC_CFGR_MCO_Pos
 (24U)

	)

1117 
	#RCC_CFGR_MCO_Msk
 (0x7U << 
RCC_CFGR_MCO_Pos
è

	)

1118 
	#RCC_CFGR_MCO
 
RCC_CFGR_MCO_Msk


	)

1119 
	#RCC_CFGR_MCO_0
 (0x1U << 
RCC_CFGR_MCO_Pos
è

	)

1120 
	#RCC_CFGR_MCO_1
 (0x2U << 
RCC_CFGR_MCO_Pos
è

	)

1121 
	#RCC_CFGR_MCO_2
 (0x4U << 
RCC_CFGR_MCO_Pos
è

	)

1123 
	#RCC_CFGR_MCO_NOCLOCK
 0x00000000U

	)

1124 
	#RCC_CFGR_MCO_SYSCLK
 0x04000000U

	)

1125 
	#RCC_CFGR_MCO_HSI
 0x05000000U

	)

1126 
	#RCC_CFGR_MCO_HSE
 0x06000000U

	)

1127 
	#RCC_CFGR_MCO_PLLCLK_DIV2
 0x07000000U

	)

1130 
	#RCC_CFGR_MCOSEL
 
RCC_CFGR_MCO


	)

1131 
	#RCC_CFGR_MCOSEL_0
 
RCC_CFGR_MCO_0


	)

1132 
	#RCC_CFGR_MCOSEL_1
 
RCC_CFGR_MCO_1


	)

1133 
	#RCC_CFGR_MCOSEL_2
 
RCC_CFGR_MCO_2


	)

1134 
	#RCC_CFGR_MCOSEL_NOCLOCK
 
RCC_CFGR_MCO_NOCLOCK


	)

1135 
	#RCC_CFGR_MCOSEL_SYSCLK
 
RCC_CFGR_MCO_SYSCLK


	)

1136 
	#RCC_CFGR_MCOSEL_HSI
 
RCC_CFGR_MCO_HSI


	)

1137 
	#RCC_CFGR_MCOSEL_HSE
 
RCC_CFGR_MCO_HSE


	)

1138 
	#RCC_CFGR_MCOSEL_PLL_DIV2
 
RCC_CFGR_MCO_PLLCLK_DIV2


	)

1141 
	#RCC_CIR_LSIRDYF_Pos
 (0U)

	)

1142 
	#RCC_CIR_LSIRDYF_Msk
 (0x1U << 
RCC_CIR_LSIRDYF_Pos
è

	)

1143 
	#RCC_CIR_LSIRDYF
 
RCC_CIR_LSIRDYF_Msk


	)

1144 
	#RCC_CIR_LSERDYF_Pos
 (1U)

	)

1145 
	#RCC_CIR_LSERDYF_Msk
 (0x1U << 
RCC_CIR_LSERDYF_Pos
è

	)

1146 
	#RCC_CIR_LSERDYF
 
RCC_CIR_LSERDYF_Msk


	)

1147 
	#RCC_CIR_HSIRDYF_Pos
 (2U)

	)

1148 
	#RCC_CIR_HSIRDYF_Msk
 (0x1U << 
RCC_CIR_HSIRDYF_Pos
è

	)

1149 
	#RCC_CIR_HSIRDYF
 
RCC_CIR_HSIRDYF_Msk


	)

1150 
	#RCC_CIR_HSERDYF_Pos
 (3U)

	)

1151 
	#RCC_CIR_HSERDYF_Msk
 (0x1U << 
RCC_CIR_HSERDYF_Pos
è

	)

1152 
	#RCC_CIR_HSERDYF
 
RCC_CIR_HSERDYF_Msk


	)

1153 
	#RCC_CIR_PLLRDYF_Pos
 (4U)

	)

1154 
	#RCC_CIR_PLLRDYF_Msk
 (0x1U << 
RCC_CIR_PLLRDYF_Pos
è

	)

1155 
	#RCC_CIR_PLLRDYF
 
RCC_CIR_PLLRDYF_Msk


	)

1156 
	#RCC_CIR_CSSF_Pos
 (7U)

	)

1157 
	#RCC_CIR_CSSF_Msk
 (0x1U << 
RCC_CIR_CSSF_Pos
è

	)

1158 
	#RCC_CIR_CSSF
 
RCC_CIR_CSSF_Msk


	)

1159 
	#RCC_CIR_LSIRDYIE_Pos
 (8U)

	)

1160 
	#RCC_CIR_LSIRDYIE_Msk
 (0x1U << 
RCC_CIR_LSIRDYIE_Pos
è

	)

1161 
	#RCC_CIR_LSIRDYIE
 
RCC_CIR_LSIRDYIE_Msk


	)

1162 
	#RCC_CIR_LSERDYIE_Pos
 (9U)

	)

1163 
	#RCC_CIR_LSERDYIE_Msk
 (0x1U << 
RCC_CIR_LSERDYIE_Pos
è

	)

1164 
	#RCC_CIR_LSERDYIE
 
RCC_CIR_LSERDYIE_Msk


	)

1165 
	#RCC_CIR_HSIRDYIE_Pos
 (10U)

	)

1166 
	#RCC_CIR_HSIRDYIE_Msk
 (0x1U << 
RCC_CIR_HSIRDYIE_Pos
è

	)

1167 
	#RCC_CIR_HSIRDYIE
 
RCC_CIR_HSIRDYIE_Msk


	)

1168 
	#RCC_CIR_HSERDYIE_Pos
 (11U)

	)

1169 
	#RCC_CIR_HSERDYIE_Msk
 (0x1U << 
RCC_CIR_HSERDYIE_Pos
è

	)

1170 
	#RCC_CIR_HSERDYIE
 
RCC_CIR_HSERDYIE_Msk


	)

1171 
	#RCC_CIR_PLLRDYIE_Pos
 (12U)

	)

1172 
	#RCC_CIR_PLLRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLRDYIE_Pos
è

	)

1173 
	#RCC_CIR_PLLRDYIE
 
RCC_CIR_PLLRDYIE_Msk


	)

1174 
	#RCC_CIR_LSIRDYC_Pos
 (16U)

	)

1175 
	#RCC_CIR_LSIRDYC_Msk
 (0x1U << 
RCC_CIR_LSIRDYC_Pos
è

	)

1176 
	#RCC_CIR_LSIRDYC
 
RCC_CIR_LSIRDYC_Msk


	)

1177 
	#RCC_CIR_LSERDYC_Pos
 (17U)

	)

1178 
	#RCC_CIR_LSERDYC_Msk
 (0x1U << 
RCC_CIR_LSERDYC_Pos
è

	)

1179 
	#RCC_CIR_LSERDYC
 
RCC_CIR_LSERDYC_Msk


	)

1180 
	#RCC_CIR_HSIRDYC_Pos
 (18U)

	)

1181 
	#RCC_CIR_HSIRDYC_Msk
 (0x1U << 
RCC_CIR_HSIRDYC_Pos
è

	)

1182 
	#RCC_CIR_HSIRDYC
 
RCC_CIR_HSIRDYC_Msk


	)

1183 
	#RCC_CIR_HSERDYC_Pos
 (19U)

	)

1184 
	#RCC_CIR_HSERDYC_Msk
 (0x1U << 
RCC_CIR_HSERDYC_Pos
è

	)

1185 
	#RCC_CIR_HSERDYC
 
RCC_CIR_HSERDYC_Msk


	)

1186 
	#RCC_CIR_PLLRDYC_Pos
 (20U)

	)

1187 
	#RCC_CIR_PLLRDYC_Msk
 (0x1U << 
RCC_CIR_PLLRDYC_Pos
è

	)

1188 
	#RCC_CIR_PLLRDYC
 
RCC_CIR_PLLRDYC_Msk


	)

1189 
	#RCC_CIR_CSSC_Pos
 (23U)

	)

1190 
	#RCC_CIR_CSSC_Msk
 (0x1U << 
RCC_CIR_CSSC_Pos
è

	)

1191 
	#RCC_CIR_CSSC
 
RCC_CIR_CSSC_Msk


	)

1195 
	#RCC_APB2RSTR_AFIORST_Pos
 (0U)

	)

1196 
	#RCC_APB2RSTR_AFIORST_Msk
 (0x1U << 
RCC_APB2RSTR_AFIORST_Pos
è

	)

1197 
	#RCC_APB2RSTR_AFIORST
 
RCC_APB2RSTR_AFIORST_Msk


	)

1198 
	#RCC_APB2RSTR_IOPARST_Pos
 (2U)

	)

1199 
	#RCC_APB2RSTR_IOPARST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPARST_Pos
è

	)

1200 
	#RCC_APB2RSTR_IOPARST
 
RCC_APB2RSTR_IOPARST_Msk


	)

1201 
	#RCC_APB2RSTR_IOPBRST_Pos
 (3U)

	)

1202 
	#RCC_APB2RSTR_IOPBRST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPBRST_Pos
è

	)

1203 
	#RCC_APB2RSTR_IOPBRST
 
RCC_APB2RSTR_IOPBRST_Msk


	)

1204 
	#RCC_APB2RSTR_IOPCRST_Pos
 (4U)

	)

1205 
	#RCC_APB2RSTR_IOPCRST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPCRST_Pos
è

	)

1206 
	#RCC_APB2RSTR_IOPCRST
 
RCC_APB2RSTR_IOPCRST_Msk


	)

1207 
	#RCC_APB2RSTR_IOPDRST_Pos
 (5U)

	)

1208 
	#RCC_APB2RSTR_IOPDRST_Msk
 (0x1U << 
RCC_APB2RSTR_IOPDRST_Pos
è

	)

1209 
	#RCC_APB2RSTR_IOPDRST
 
RCC_APB2RSTR_IOPDRST_Msk


	)

1210 
	#RCC_APB2RSTR_ADC1RST_Pos
 (9U)

	)

1211 
	#RCC_APB2RSTR_ADC1RST_Msk
 (0x1U << 
RCC_APB2RSTR_ADC1RST_Pos
è

	)

1212 
	#RCC_APB2RSTR_ADC1RST
 
RCC_APB2RSTR_ADC1RST_Msk


	)

1214 
	#RCC_APB2RSTR_ADC2RST_Pos
 (10U)

	)

1215 
	#RCC_APB2RSTR_ADC2RST_Msk
 (0x1U << 
RCC_APB2RSTR_ADC2RST_Pos
è

	)

1216 
	#RCC_APB2RSTR_ADC2RST
 
RCC_APB2RSTR_ADC2RST_Msk


	)

1218 
	#RCC_APB2RSTR_TIM1RST_Pos
 (11U)

	)

1219 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM1RST_Pos
è

	)

1220 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

1221 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

1222 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1U << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

1223 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

1224 
	#RCC_APB2RSTR_USART1RST_Pos
 (14U)

	)

1225 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

1226 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

1234 
	#RCC_APB1RSTR_TIM2RST_Pos
 (0U)

	)

1235 
	#RCC_APB1RSTR_TIM2RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM2RST_Pos
è

	)

1236 
	#RCC_APB1RSTR_TIM2RST
 
RCC_APB1RSTR_TIM2RST_Msk


	)

1237 
	#RCC_APB1RSTR_TIM3RST_Pos
 (1U)

	)

1238 
	#RCC_APB1RSTR_TIM3RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM3RST_Pos
è

	)

1239 
	#RCC_APB1RSTR_TIM3RST
 
RCC_APB1RSTR_TIM3RST_Msk


	)

1240 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

1241 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1U << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

1242 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

1243 
	#RCC_APB1RSTR_USART2RST_Pos
 (17U)

	)

1244 
	#RCC_APB1RSTR_USART2RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART2RST_Pos
è

	)

1245 
	#RCC_APB1RSTR_USART2RST
 
RCC_APB1RSTR_USART2RST_Msk


	)

1246 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

1247 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

1248 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

1250 
	#RCC_APB1RSTR_CAN1RST_Pos
 (25U)

	)

1251 
	#RCC_APB1RSTR_CAN1RST_Msk
 (0x1U << 
RCC_APB1RSTR_CAN1RST_Pos
è

	)

1252 
	#RCC_APB1RSTR_CAN1RST
 
RCC_APB1RSTR_CAN1RST_Msk


	)

1254 
	#RCC_APB1RSTR_BKPRST_Pos
 (27U)

	)

1255 
	#RCC_APB1RSTR_BKPRST_Msk
 (0x1U << 
RCC_APB1RSTR_BKPRST_Pos
è

	)

1256 
	#RCC_APB1RSTR_BKPRST
 
RCC_APB1RSTR_BKPRST_Msk


	)

1257 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

1258 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1U << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

1259 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

1262 
	#RCC_APB1RSTR_USBRST_Pos
 (23U)

	)

1263 
	#RCC_APB1RSTR_USBRST_Msk
 (0x1U << 
RCC_APB1RSTR_USBRST_Pos
è

	)

1264 
	#RCC_APB1RSTR_USBRST
 
RCC_APB1RSTR_USBRST_Msk


	)

1272 
	#RCC_AHBENR_DMA1EN_Pos
 (0U)

	)

1273 
	#RCC_AHBENR_DMA1EN_Msk
 (0x1U << 
RCC_AHBENR_DMA1EN_Pos
è

	)

1274 
	#RCC_AHBENR_DMA1EN
 
RCC_AHBENR_DMA1EN_Msk


	)

1275 
	#RCC_AHBENR_SRAMEN_Pos
 (2U)

	)

1276 
	#RCC_AHBENR_SRAMEN_Msk
 (0x1U << 
RCC_AHBENR_SRAMEN_Pos
è

	)

1277 
	#RCC_AHBENR_SRAMEN
 
RCC_AHBENR_SRAMEN_Msk


	)

1278 
	#RCC_AHBENR_FLITFEN_Pos
 (4U)

	)

1279 
	#RCC_AHBENR_FLITFEN_Msk
 (0x1U << 
RCC_AHBENR_FLITFEN_Pos
è

	)

1280 
	#RCC_AHBENR_FLITFEN
 
RCC_AHBENR_FLITFEN_Msk


	)

1281 
	#RCC_AHBENR_CRCEN_Pos
 (6U)

	)

1282 
	#RCC_AHBENR_CRCEN_Msk
 (0x1U << 
RCC_AHBENR_CRCEN_Pos
è

	)

1283 
	#RCC_AHBENR_CRCEN
 
RCC_AHBENR_CRCEN_Msk


	)

1289 
	#RCC_APB2ENR_AFIOEN_Pos
 (0U)

	)

1290 
	#RCC_APB2ENR_AFIOEN_Msk
 (0x1U << 
RCC_APB2ENR_AFIOEN_Pos
è

	)

1291 
	#RCC_APB2ENR_AFIOEN
 
RCC_APB2ENR_AFIOEN_Msk


	)

1292 
	#RCC_APB2ENR_IOPAEN_Pos
 (2U)

	)

1293 
	#RCC_APB2ENR_IOPAEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPAEN_Pos
è

	)

1294 
	#RCC_APB2ENR_IOPAEN
 
RCC_APB2ENR_IOPAEN_Msk


	)

1295 
	#RCC_APB2ENR_IOPBEN_Pos
 (3U)

	)

1296 
	#RCC_APB2ENR_IOPBEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPBEN_Pos
è

	)

1297 
	#RCC_APB2ENR_IOPBEN
 
RCC_APB2ENR_IOPBEN_Msk


	)

1298 
	#RCC_APB2ENR_IOPCEN_Pos
 (4U)

	)

1299 
	#RCC_APB2ENR_IOPCEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPCEN_Pos
è

	)

1300 
	#RCC_APB2ENR_IOPCEN
 
RCC_APB2ENR_IOPCEN_Msk


	)

1301 
	#RCC_APB2ENR_IOPDEN_Pos
 (5U)

	)

1302 
	#RCC_APB2ENR_IOPDEN_Msk
 (0x1U << 
RCC_APB2ENR_IOPDEN_Pos
è

	)

1303 
	#RCC_APB2ENR_IOPDEN
 
RCC_APB2ENR_IOPDEN_Msk


	)

1304 
	#RCC_APB2ENR_ADC1EN_Pos
 (9U)

	)

1305 
	#RCC_APB2ENR_ADC1EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC1EN_Pos
è

	)

1306 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADC1EN_Msk


	)

1308 
	#RCC_APB2ENR_ADC2EN_Pos
 (10U)

	)

1309 
	#RCC_APB2ENR_ADC2EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC2EN_Pos
è

	)

1310 
	#RCC_APB2ENR_ADC2EN
 
RCC_APB2ENR_ADC2EN_Msk


	)

1312 
	#RCC_APB2ENR_TIM1EN_Pos
 (11U)

	)

1313 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

1314 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

1315 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

1316 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1U << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

1317 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

1318 
	#RCC_APB2ENR_USART1EN_Pos
 (14U)

	)

1319 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1U << 
RCC_APB2ENR_USART1EN_Pos
è

	)

1320 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

1328 
	#RCC_APB1ENR_TIM2EN_Pos
 (0U)

	)

1329 
	#RCC_APB1ENR_TIM2EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM2EN_Pos
è

	)

1330 
	#RCC_APB1ENR_TIM2EN
 
RCC_APB1ENR_TIM2EN_Msk


	)

1331 
	#RCC_APB1ENR_TIM3EN_Pos
 (1U)

	)

1332 
	#RCC_APB1ENR_TIM3EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM3EN_Pos
è

	)

1333 
	#RCC_APB1ENR_TIM3EN
 
RCC_APB1ENR_TIM3EN_Msk


	)

1334 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

1335 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1U << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

1336 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

1337 
	#RCC_APB1ENR_USART2EN_Pos
 (17U)

	)

1338 
	#RCC_APB1ENR_USART2EN_Msk
 (0x1U << 
RCC_APB1ENR_USART2EN_Pos
è

	)

1339 
	#RCC_APB1ENR_USART2EN
 
RCC_APB1ENR_USART2EN_Msk


	)

1340 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

1341 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

1342 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

1344 
	#RCC_APB1ENR_CAN1EN_Pos
 (25U)

	)

1345 
	#RCC_APB1ENR_CAN1EN_Msk
 (0x1U << 
RCC_APB1ENR_CAN1EN_Pos
è

	)

1346 
	#RCC_APB1ENR_CAN1EN
 
RCC_APB1ENR_CAN1EN_Msk


	)

1348 
	#RCC_APB1ENR_BKPEN_Pos
 (27U)

	)

1349 
	#RCC_APB1ENR_BKPEN_Msk
 (0x1U << 
RCC_APB1ENR_BKPEN_Pos
è

	)

1350 
	#RCC_APB1ENR_BKPEN
 
RCC_APB1ENR_BKPEN_Msk


	)

1351 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

1352 
	#RCC_APB1ENR_PWREN_Msk
 (0x1U << 
RCC_APB1ENR_PWREN_Pos
è

	)

1353 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

1356 
	#RCC_APB1ENR_USBEN_Pos
 (23U)

	)

1357 
	#RCC_APB1ENR_USBEN_Msk
 (0x1U << 
RCC_APB1ENR_USBEN_Pos
è

	)

1358 
	#RCC_APB1ENR_USBEN
 
RCC_APB1ENR_USBEN_Msk


	)

1366 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

1367 
	#RCC_BDCR_LSEON_Msk
 (0x1U << 
RCC_BDCR_LSEON_Pos
è

	)

1368 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

1369 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

1370 
	#RCC_BDCR_LSERDY_Msk
 (0x1U << 
RCC_BDCR_LSERDY_Pos
è

	)

1371 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

1372 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

1373 
	#RCC_BDCR_LSEBYP_Msk
 (0x1U << 
RCC_BDCR_LSEBYP_Pos
è

	)

1374 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

1376 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

1377 
	#RCC_BDCR_RTCSEL_Msk
 (0x3U << 
RCC_BDCR_RTCSEL_Pos
è

	)

1378 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

1379 
	#RCC_BDCR_RTCSEL_0
 (0x1U << 
RCC_BDCR_RTCSEL_Pos
è

	)

1380 
	#RCC_BDCR_RTCSEL_1
 (0x2U << 
RCC_BDCR_RTCSEL_Pos
è

	)

1383 
	#RCC_BDCR_RTCSEL_NOCLOCK
 0x00000000U

	)

1384 
	#RCC_BDCR_RTCSEL_LSE
 0x00000100U

	)

1385 
	#RCC_BDCR_RTCSEL_LSI
 0x00000200U

	)

1386 
	#RCC_BDCR_RTCSEL_HSE
 0x00000300U

	)

1388 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

1389 
	#RCC_BDCR_RTCEN_Msk
 (0x1U << 
RCC_BDCR_RTCEN_Pos
è

	)

1390 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

1391 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

1392 
	#RCC_BDCR_BDRST_Msk
 (0x1U << 
RCC_BDCR_BDRST_Pos
è

	)

1393 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

1396 
	#RCC_CSR_LSION_Pos
 (0U)

	)

1397 
	#RCC_CSR_LSION_Msk
 (0x1U << 
RCC_CSR_LSION_Pos
è

	)

1398 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

1399 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

1400 
	#RCC_CSR_LSIRDY_Msk
 (0x1U << 
RCC_CSR_LSIRDY_Pos
è

	)

1401 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

1402 
	#RCC_CSR_RMVF_Pos
 (24U)

	)

1403 
	#RCC_CSR_RMVF_Msk
 (0x1U << 
RCC_CSR_RMVF_Pos
è

	)

1404 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

1405 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

1406 
	#RCC_CSR_PINRSTF_Msk
 (0x1U << 
RCC_CSR_PINRSTF_Pos
è

	)

1407 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

1408 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

1409 
	#RCC_CSR_PORRSTF_Msk
 (0x1U << 
RCC_CSR_PORRSTF_Pos
è

	)

1410 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

1411 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

1412 
	#RCC_CSR_SFTRSTF_Msk
 (0x1U << 
RCC_CSR_SFTRSTF_Pos
è

	)

1413 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

1414 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

1415 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1U << 
RCC_CSR_IWDGRSTF_Pos
è

	)

1416 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

1417 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

1418 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1U << 
RCC_CSR_WWDGRSTF_Pos
è

	)

1419 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

1420 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

1421 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1U << 
RCC_CSR_LPWRRSTF_Pos
è

	)

1422 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

1433 
	#GPIO_CRL_MODE_Pos
 (0U)

	)

1434 
	#GPIO_CRL_MODE_Msk
 (0x33333333U << 
GPIO_CRL_MODE_Pos
è

	)

1435 
	#GPIO_CRL_MODE
 
GPIO_CRL_MODE_Msk


	)

1437 
	#GPIO_CRL_MODE0_Pos
 (0U)

	)

1438 
	#GPIO_CRL_MODE0_Msk
 (0x3U << 
GPIO_CRL_MODE0_Pos
è

	)

1439 
	#GPIO_CRL_MODE0
 
GPIO_CRL_MODE0_Msk


	)

1440 
	#GPIO_CRL_MODE0_0
 (0x1U << 
GPIO_CRL_MODE0_Pos
è

	)

1441 
	#GPIO_CRL_MODE0_1
 (0x2U << 
GPIO_CRL_MODE0_Pos
è

	)

1443 
	#GPIO_CRL_MODE1_Pos
 (4U)

	)

1444 
	#GPIO_CRL_MODE1_Msk
 (0x3U << 
GPIO_CRL_MODE1_Pos
è

	)

1445 
	#GPIO_CRL_MODE1
 
GPIO_CRL_MODE1_Msk


	)

1446 
	#GPIO_CRL_MODE1_0
 (0x1U << 
GPIO_CRL_MODE1_Pos
è

	)

1447 
	#GPIO_CRL_MODE1_1
 (0x2U << 
GPIO_CRL_MODE1_Pos
è

	)

1449 
	#GPIO_CRL_MODE2_Pos
 (8U)

	)

1450 
	#GPIO_CRL_MODE2_Msk
 (0x3U << 
GPIO_CRL_MODE2_Pos
è

	)

1451 
	#GPIO_CRL_MODE2
 
GPIO_CRL_MODE2_Msk


	)

1452 
	#GPIO_CRL_MODE2_0
 (0x1U << 
GPIO_CRL_MODE2_Pos
è

	)

1453 
	#GPIO_CRL_MODE2_1
 (0x2U << 
GPIO_CRL_MODE2_Pos
è

	)

1455 
	#GPIO_CRL_MODE3_Pos
 (12U)

	)

1456 
	#GPIO_CRL_MODE3_Msk
 (0x3U << 
GPIO_CRL_MODE3_Pos
è

	)

1457 
	#GPIO_CRL_MODE3
 
GPIO_CRL_MODE3_Msk


	)

1458 
	#GPIO_CRL_MODE3_0
 (0x1U << 
GPIO_CRL_MODE3_Pos
è

	)

1459 
	#GPIO_CRL_MODE3_1
 (0x2U << 
GPIO_CRL_MODE3_Pos
è

	)

1461 
	#GPIO_CRL_MODE4_Pos
 (16U)

	)

1462 
	#GPIO_CRL_MODE4_Msk
 (0x3U << 
GPIO_CRL_MODE4_Pos
è

	)

1463 
	#GPIO_CRL_MODE4
 
GPIO_CRL_MODE4_Msk


	)

1464 
	#GPIO_CRL_MODE4_0
 (0x1U << 
GPIO_CRL_MODE4_Pos
è

	)

1465 
	#GPIO_CRL_MODE4_1
 (0x2U << 
GPIO_CRL_MODE4_Pos
è

	)

1467 
	#GPIO_CRL_MODE5_Pos
 (20U)

	)

1468 
	#GPIO_CRL_MODE5_Msk
 (0x3U << 
GPIO_CRL_MODE5_Pos
è

	)

1469 
	#GPIO_CRL_MODE5
 
GPIO_CRL_MODE5_Msk


	)

1470 
	#GPIO_CRL_MODE5_0
 (0x1U << 
GPIO_CRL_MODE5_Pos
è

	)

1471 
	#GPIO_CRL_MODE5_1
 (0x2U << 
GPIO_CRL_MODE5_Pos
è

	)

1473 
	#GPIO_CRL_MODE6_Pos
 (24U)

	)

1474 
	#GPIO_CRL_MODE6_Msk
 (0x3U << 
GPIO_CRL_MODE6_Pos
è

	)

1475 
	#GPIO_CRL_MODE6
 
GPIO_CRL_MODE6_Msk


	)

1476 
	#GPIO_CRL_MODE6_0
 (0x1U << 
GPIO_CRL_MODE6_Pos
è

	)

1477 
	#GPIO_CRL_MODE6_1
 (0x2U << 
GPIO_CRL_MODE6_Pos
è

	)

1479 
	#GPIO_CRL_MODE7_Pos
 (28U)

	)

1480 
	#GPIO_CRL_MODE7_Msk
 (0x3U << 
GPIO_CRL_MODE7_Pos
è

	)

1481 
	#GPIO_CRL_MODE7
 
GPIO_CRL_MODE7_Msk


	)

1482 
	#GPIO_CRL_MODE7_0
 (0x1U << 
GPIO_CRL_MODE7_Pos
è

	)

1483 
	#GPIO_CRL_MODE7_1
 (0x2U << 
GPIO_CRL_MODE7_Pos
è

	)

1485 
	#GPIO_CRL_CNF_Pos
 (2U)

	)

1486 
	#GPIO_CRL_CNF_Msk
 (0x33333333U << 
GPIO_CRL_CNF_Pos
è

	)

1487 
	#GPIO_CRL_CNF
 
GPIO_CRL_CNF_Msk


	)

1489 
	#GPIO_CRL_CNF0_Pos
 (2U)

	)

1490 
	#GPIO_CRL_CNF0_Msk
 (0x3U << 
GPIO_CRL_CNF0_Pos
è

	)

1491 
	#GPIO_CRL_CNF0
 
GPIO_CRL_CNF0_Msk


	)

1492 
	#GPIO_CRL_CNF0_0
 (0x1U << 
GPIO_CRL_CNF0_Pos
è

	)

1493 
	#GPIO_CRL_CNF0_1
 (0x2U << 
GPIO_CRL_CNF0_Pos
è

	)

1495 
	#GPIO_CRL_CNF1_Pos
 (6U)

	)

1496 
	#GPIO_CRL_CNF1_Msk
 (0x3U << 
GPIO_CRL_CNF1_Pos
è

	)

1497 
	#GPIO_CRL_CNF1
 
GPIO_CRL_CNF1_Msk


	)

1498 
	#GPIO_CRL_CNF1_0
 (0x1U << 
GPIO_CRL_CNF1_Pos
è

	)

1499 
	#GPIO_CRL_CNF1_1
 (0x2U << 
GPIO_CRL_CNF1_Pos
è

	)

1501 
	#GPIO_CRL_CNF2_Pos
 (10U)

	)

1502 
	#GPIO_CRL_CNF2_Msk
 (0x3U << 
GPIO_CRL_CNF2_Pos
è

	)

1503 
	#GPIO_CRL_CNF2
 
GPIO_CRL_CNF2_Msk


	)

1504 
	#GPIO_CRL_CNF2_0
 (0x1U << 
GPIO_CRL_CNF2_Pos
è

	)

1505 
	#GPIO_CRL_CNF2_1
 (0x2U << 
GPIO_CRL_CNF2_Pos
è

	)

1507 
	#GPIO_CRL_CNF3_Pos
 (14U)

	)

1508 
	#GPIO_CRL_CNF3_Msk
 (0x3U << 
GPIO_CRL_CNF3_Pos
è

	)

1509 
	#GPIO_CRL_CNF3
 
GPIO_CRL_CNF3_Msk


	)

1510 
	#GPIO_CRL_CNF3_0
 (0x1U << 
GPIO_CRL_CNF3_Pos
è

	)

1511 
	#GPIO_CRL_CNF3_1
 (0x2U << 
GPIO_CRL_CNF3_Pos
è

	)

1513 
	#GPIO_CRL_CNF4_Pos
 (18U)

	)

1514 
	#GPIO_CRL_CNF4_Msk
 (0x3U << 
GPIO_CRL_CNF4_Pos
è

	)

1515 
	#GPIO_CRL_CNF4
 
GPIO_CRL_CNF4_Msk


	)

1516 
	#GPIO_CRL_CNF4_0
 (0x1U << 
GPIO_CRL_CNF4_Pos
è

	)

1517 
	#GPIO_CRL_CNF4_1
 (0x2U << 
GPIO_CRL_CNF4_Pos
è

	)

1519 
	#GPIO_CRL_CNF5_Pos
 (22U)

	)

1520 
	#GPIO_CRL_CNF5_Msk
 (0x3U << 
GPIO_CRL_CNF5_Pos
è

	)

1521 
	#GPIO_CRL_CNF5
 
GPIO_CRL_CNF5_Msk


	)

1522 
	#GPIO_CRL_CNF5_0
 (0x1U << 
GPIO_CRL_CNF5_Pos
è

	)

1523 
	#GPIO_CRL_CNF5_1
 (0x2U << 
GPIO_CRL_CNF5_Pos
è

	)

1525 
	#GPIO_CRL_CNF6_Pos
 (26U)

	)

1526 
	#GPIO_CRL_CNF6_Msk
 (0x3U << 
GPIO_CRL_CNF6_Pos
è

	)

1527 
	#GPIO_CRL_CNF6
 
GPIO_CRL_CNF6_Msk


	)

1528 
	#GPIO_CRL_CNF6_0
 (0x1U << 
GPIO_CRL_CNF6_Pos
è

	)

1529 
	#GPIO_CRL_CNF6_1
 (0x2U << 
GPIO_CRL_CNF6_Pos
è

	)

1531 
	#GPIO_CRL_CNF7_Pos
 (30U)

	)

1532 
	#GPIO_CRL_CNF7_Msk
 (0x3U << 
GPIO_CRL_CNF7_Pos
è

	)

1533 
	#GPIO_CRL_CNF7
 
GPIO_CRL_CNF7_Msk


	)

1534 
	#GPIO_CRL_CNF7_0
 (0x1U << 
GPIO_CRL_CNF7_Pos
è

	)

1535 
	#GPIO_CRL_CNF7_1
 (0x2U << 
GPIO_CRL_CNF7_Pos
è

	)

1538 
	#GPIO_CRH_MODE_Pos
 (0U)

	)

1539 
	#GPIO_CRH_MODE_Msk
 (0x33333333U << 
GPIO_CRH_MODE_Pos
è

	)

1540 
	#GPIO_CRH_MODE
 
GPIO_CRH_MODE_Msk


	)

1542 
	#GPIO_CRH_MODE8_Pos
 (0U)

	)

1543 
	#GPIO_CRH_MODE8_Msk
 (0x3U << 
GPIO_CRH_MODE8_Pos
è

	)

1544 
	#GPIO_CRH_MODE8
 
GPIO_CRH_MODE8_Msk


	)

1545 
	#GPIO_CRH_MODE8_0
 (0x1U << 
GPIO_CRH_MODE8_Pos
è

	)

1546 
	#GPIO_CRH_MODE8_1
 (0x2U << 
GPIO_CRH_MODE8_Pos
è

	)

1548 
	#GPIO_CRH_MODE9_Pos
 (4U)

	)

1549 
	#GPIO_CRH_MODE9_Msk
 (0x3U << 
GPIO_CRH_MODE9_Pos
è

	)

1550 
	#GPIO_CRH_MODE9
 
GPIO_CRH_MODE9_Msk


	)

1551 
	#GPIO_CRH_MODE9_0
 (0x1U << 
GPIO_CRH_MODE9_Pos
è

	)

1552 
	#GPIO_CRH_MODE9_1
 (0x2U << 
GPIO_CRH_MODE9_Pos
è

	)

1554 
	#GPIO_CRH_MODE10_Pos
 (8U)

	)

1555 
	#GPIO_CRH_MODE10_Msk
 (0x3U << 
GPIO_CRH_MODE10_Pos
è

	)

1556 
	#GPIO_CRH_MODE10
 
GPIO_CRH_MODE10_Msk


	)

1557 
	#GPIO_CRH_MODE10_0
 (0x1U << 
GPIO_CRH_MODE10_Pos
è

	)

1558 
	#GPIO_CRH_MODE10_1
 (0x2U << 
GPIO_CRH_MODE10_Pos
è

	)

1560 
	#GPIO_CRH_MODE11_Pos
 (12U)

	)

1561 
	#GPIO_CRH_MODE11_Msk
 (0x3U << 
GPIO_CRH_MODE11_Pos
è

	)

1562 
	#GPIO_CRH_MODE11
 
GPIO_CRH_MODE11_Msk


	)

1563 
	#GPIO_CRH_MODE11_0
 (0x1U << 
GPIO_CRH_MODE11_Pos
è

	)

1564 
	#GPIO_CRH_MODE11_1
 (0x2U << 
GPIO_CRH_MODE11_Pos
è

	)

1566 
	#GPIO_CRH_MODE12_Pos
 (16U)

	)

1567 
	#GPIO_CRH_MODE12_Msk
 (0x3U << 
GPIO_CRH_MODE12_Pos
è

	)

1568 
	#GPIO_CRH_MODE12
 
GPIO_CRH_MODE12_Msk


	)

1569 
	#GPIO_CRH_MODE12_0
 (0x1U << 
GPIO_CRH_MODE12_Pos
è

	)

1570 
	#GPIO_CRH_MODE12_1
 (0x2U << 
GPIO_CRH_MODE12_Pos
è

	)

1572 
	#GPIO_CRH_MODE13_Pos
 (20U)

	)

1573 
	#GPIO_CRH_MODE13_Msk
 (0x3U << 
GPIO_CRH_MODE13_Pos
è

	)

1574 
	#GPIO_CRH_MODE13
 
GPIO_CRH_MODE13_Msk


	)

1575 
	#GPIO_CRH_MODE13_0
 (0x1U << 
GPIO_CRH_MODE13_Pos
è

	)

1576 
	#GPIO_CRH_MODE13_1
 (0x2U << 
GPIO_CRH_MODE13_Pos
è

	)

1578 
	#GPIO_CRH_MODE14_Pos
 (24U)

	)

1579 
	#GPIO_CRH_MODE14_Msk
 (0x3U << 
GPIO_CRH_MODE14_Pos
è

	)

1580 
	#GPIO_CRH_MODE14
 
GPIO_CRH_MODE14_Msk


	)

1581 
	#GPIO_CRH_MODE14_0
 (0x1U << 
GPIO_CRH_MODE14_Pos
è

	)

1582 
	#GPIO_CRH_MODE14_1
 (0x2U << 
GPIO_CRH_MODE14_Pos
è

	)

1584 
	#GPIO_CRH_MODE15_Pos
 (28U)

	)

1585 
	#GPIO_CRH_MODE15_Msk
 (0x3U << 
GPIO_CRH_MODE15_Pos
è

	)

1586 
	#GPIO_CRH_MODE15
 
GPIO_CRH_MODE15_Msk


	)

1587 
	#GPIO_CRH_MODE15_0
 (0x1U << 
GPIO_CRH_MODE15_Pos
è

	)

1588 
	#GPIO_CRH_MODE15_1
 (0x2U << 
GPIO_CRH_MODE15_Pos
è

	)

1590 
	#GPIO_CRH_CNF_Pos
 (2U)

	)

1591 
	#GPIO_CRH_CNF_Msk
 (0x33333333U << 
GPIO_CRH_CNF_Pos
è

	)

1592 
	#GPIO_CRH_CNF
 
GPIO_CRH_CNF_Msk


	)

1594 
	#GPIO_CRH_CNF8_Pos
 (2U)

	)

1595 
	#GPIO_CRH_CNF8_Msk
 (0x3U << 
GPIO_CRH_CNF8_Pos
è

	)

1596 
	#GPIO_CRH_CNF8
 
GPIO_CRH_CNF8_Msk


	)

1597 
	#GPIO_CRH_CNF8_0
 (0x1U << 
GPIO_CRH_CNF8_Pos
è

	)

1598 
	#GPIO_CRH_CNF8_1
 (0x2U << 
GPIO_CRH_CNF8_Pos
è

	)

1600 
	#GPIO_CRH_CNF9_Pos
 (6U)

	)

1601 
	#GPIO_CRH_CNF9_Msk
 (0x3U << 
GPIO_CRH_CNF9_Pos
è

	)

1602 
	#GPIO_CRH_CNF9
 
GPIO_CRH_CNF9_Msk


	)

1603 
	#GPIO_CRH_CNF9_0
 (0x1U << 
GPIO_CRH_CNF9_Pos
è

	)

1604 
	#GPIO_CRH_CNF9_1
 (0x2U << 
GPIO_CRH_CNF9_Pos
è

	)

1606 
	#GPIO_CRH_CNF10_Pos
 (10U)

	)

1607 
	#GPIO_CRH_CNF10_Msk
 (0x3U << 
GPIO_CRH_CNF10_Pos
è

	)

1608 
	#GPIO_CRH_CNF10
 
GPIO_CRH_CNF10_Msk


	)

1609 
	#GPIO_CRH_CNF10_0
 (0x1U << 
GPIO_CRH_CNF10_Pos
è

	)

1610 
	#GPIO_CRH_CNF10_1
 (0x2U << 
GPIO_CRH_CNF10_Pos
è

	)

1612 
	#GPIO_CRH_CNF11_Pos
 (14U)

	)

1613 
	#GPIO_CRH_CNF11_Msk
 (0x3U << 
GPIO_CRH_CNF11_Pos
è

	)

1614 
	#GPIO_CRH_CNF11
 
GPIO_CRH_CNF11_Msk


	)

1615 
	#GPIO_CRH_CNF11_0
 (0x1U << 
GPIO_CRH_CNF11_Pos
è

	)

1616 
	#GPIO_CRH_CNF11_1
 (0x2U << 
GPIO_CRH_CNF11_Pos
è

	)

1618 
	#GPIO_CRH_CNF12_Pos
 (18U)

	)

1619 
	#GPIO_CRH_CNF12_Msk
 (0x3U << 
GPIO_CRH_CNF12_Pos
è

	)

1620 
	#GPIO_CRH_CNF12
 
GPIO_CRH_CNF12_Msk


	)

1621 
	#GPIO_CRH_CNF12_0
 (0x1U << 
GPIO_CRH_CNF12_Pos
è

	)

1622 
	#GPIO_CRH_CNF12_1
 (0x2U << 
GPIO_CRH_CNF12_Pos
è

	)

1624 
	#GPIO_CRH_CNF13_Pos
 (22U)

	)

1625 
	#GPIO_CRH_CNF13_Msk
 (0x3U << 
GPIO_CRH_CNF13_Pos
è

	)

1626 
	#GPIO_CRH_CNF13
 
GPIO_CRH_CNF13_Msk


	)

1627 
	#GPIO_CRH_CNF13_0
 (0x1U << 
GPIO_CRH_CNF13_Pos
è

	)

1628 
	#GPIO_CRH_CNF13_1
 (0x2U << 
GPIO_CRH_CNF13_Pos
è

	)

1630 
	#GPIO_CRH_CNF14_Pos
 (26U)

	)

1631 
	#GPIO_CRH_CNF14_Msk
 (0x3U << 
GPIO_CRH_CNF14_Pos
è

	)

1632 
	#GPIO_CRH_CNF14
 
GPIO_CRH_CNF14_Msk


	)

1633 
	#GPIO_CRH_CNF14_0
 (0x1U << 
GPIO_CRH_CNF14_Pos
è

	)

1634 
	#GPIO_CRH_CNF14_1
 (0x2U << 
GPIO_CRH_CNF14_Pos
è

	)

1636 
	#GPIO_CRH_CNF15_Pos
 (30U)

	)

1637 
	#GPIO_CRH_CNF15_Msk
 (0x3U << 
GPIO_CRH_CNF15_Pos
è

	)

1638 
	#GPIO_CRH_CNF15
 
GPIO_CRH_CNF15_Msk


	)

1639 
	#GPIO_CRH_CNF15_0
 (0x1U << 
GPIO_CRH_CNF15_Pos
è

	)

1640 
	#GPIO_CRH_CNF15_1
 (0x2U << 
GPIO_CRH_CNF15_Pos
è

	)

1643 
	#GPIO_IDR_IDR0_Pos
 (0U)

	)

1644 
	#GPIO_IDR_IDR0_Msk
 (0x1U << 
GPIO_IDR_IDR0_Pos
è

	)

1645 
	#GPIO_IDR_IDR0
 
GPIO_IDR_IDR0_Msk


	)

1646 
	#GPIO_IDR_IDR1_Pos
 (1U)

	)

1647 
	#GPIO_IDR_IDR1_Msk
 (0x1U << 
GPIO_IDR_IDR1_Pos
è

	)

1648 
	#GPIO_IDR_IDR1
 
GPIO_IDR_IDR1_Msk


	)

1649 
	#GPIO_IDR_IDR2_Pos
 (2U)

	)

1650 
	#GPIO_IDR_IDR2_Msk
 (0x1U << 
GPIO_IDR_IDR2_Pos
è

	)

1651 
	#GPIO_IDR_IDR2
 
GPIO_IDR_IDR2_Msk


	)

1652 
	#GPIO_IDR_IDR3_Pos
 (3U)

	)

1653 
	#GPIO_IDR_IDR3_Msk
 (0x1U << 
GPIO_IDR_IDR3_Pos
è

	)

1654 
	#GPIO_IDR_IDR3
 
GPIO_IDR_IDR3_Msk


	)

1655 
	#GPIO_IDR_IDR4_Pos
 (4U)

	)

1656 
	#GPIO_IDR_IDR4_Msk
 (0x1U << 
GPIO_IDR_IDR4_Pos
è

	)

1657 
	#GPIO_IDR_IDR4
 
GPIO_IDR_IDR4_Msk


	)

1658 
	#GPIO_IDR_IDR5_Pos
 (5U)

	)

1659 
	#GPIO_IDR_IDR5_Msk
 (0x1U << 
GPIO_IDR_IDR5_Pos
è

	)

1660 
	#GPIO_IDR_IDR5
 
GPIO_IDR_IDR5_Msk


	)

1661 
	#GPIO_IDR_IDR6_Pos
 (6U)

	)

1662 
	#GPIO_IDR_IDR6_Msk
 (0x1U << 
GPIO_IDR_IDR6_Pos
è

	)

1663 
	#GPIO_IDR_IDR6
 
GPIO_IDR_IDR6_Msk


	)

1664 
	#GPIO_IDR_IDR7_Pos
 (7U)

	)

1665 
	#GPIO_IDR_IDR7_Msk
 (0x1U << 
GPIO_IDR_IDR7_Pos
è

	)

1666 
	#GPIO_IDR_IDR7
 
GPIO_IDR_IDR7_Msk


	)

1667 
	#GPIO_IDR_IDR8_Pos
 (8U)

	)

1668 
	#GPIO_IDR_IDR8_Msk
 (0x1U << 
GPIO_IDR_IDR8_Pos
è

	)

1669 
	#GPIO_IDR_IDR8
 
GPIO_IDR_IDR8_Msk


	)

1670 
	#GPIO_IDR_IDR9_Pos
 (9U)

	)

1671 
	#GPIO_IDR_IDR9_Msk
 (0x1U << 
GPIO_IDR_IDR9_Pos
è

	)

1672 
	#GPIO_IDR_IDR9
 
GPIO_IDR_IDR9_Msk


	)

1673 
	#GPIO_IDR_IDR10_Pos
 (10U)

	)

1674 
	#GPIO_IDR_IDR10_Msk
 (0x1U << 
GPIO_IDR_IDR10_Pos
è

	)

1675 
	#GPIO_IDR_IDR10
 
GPIO_IDR_IDR10_Msk


	)

1676 
	#GPIO_IDR_IDR11_Pos
 (11U)

	)

1677 
	#GPIO_IDR_IDR11_Msk
 (0x1U << 
GPIO_IDR_IDR11_Pos
è

	)

1678 
	#GPIO_IDR_IDR11
 
GPIO_IDR_IDR11_Msk


	)

1679 
	#GPIO_IDR_IDR12_Pos
 (12U)

	)

1680 
	#GPIO_IDR_IDR12_Msk
 (0x1U << 
GPIO_IDR_IDR12_Pos
è

	)

1681 
	#GPIO_IDR_IDR12
 
GPIO_IDR_IDR12_Msk


	)

1682 
	#GPIO_IDR_IDR13_Pos
 (13U)

	)

1683 
	#GPIO_IDR_IDR13_Msk
 (0x1U << 
GPIO_IDR_IDR13_Pos
è

	)

1684 
	#GPIO_IDR_IDR13
 
GPIO_IDR_IDR13_Msk


	)

1685 
	#GPIO_IDR_IDR14_Pos
 (14U)

	)

1686 
	#GPIO_IDR_IDR14_Msk
 (0x1U << 
GPIO_IDR_IDR14_Pos
è

	)

1687 
	#GPIO_IDR_IDR14
 
GPIO_IDR_IDR14_Msk


	)

1688 
	#GPIO_IDR_IDR15_Pos
 (15U)

	)

1689 
	#GPIO_IDR_IDR15_Msk
 (0x1U << 
GPIO_IDR_IDR15_Pos
è

	)

1690 
	#GPIO_IDR_IDR15
 
GPIO_IDR_IDR15_Msk


	)

1693 
	#GPIO_ODR_ODR0_Pos
 (0U)

	)

1694 
	#GPIO_ODR_ODR0_Msk
 (0x1U << 
GPIO_ODR_ODR0_Pos
è

	)

1695 
	#GPIO_ODR_ODR0
 
GPIO_ODR_ODR0_Msk


	)

1696 
	#GPIO_ODR_ODR1_Pos
 (1U)

	)

1697 
	#GPIO_ODR_ODR1_Msk
 (0x1U << 
GPIO_ODR_ODR1_Pos
è

	)

1698 
	#GPIO_ODR_ODR1
 
GPIO_ODR_ODR1_Msk


	)

1699 
	#GPIO_ODR_ODR2_Pos
 (2U)

	)

1700 
	#GPIO_ODR_ODR2_Msk
 (0x1U << 
GPIO_ODR_ODR2_Pos
è

	)

1701 
	#GPIO_ODR_ODR2
 
GPIO_ODR_ODR2_Msk


	)

1702 
	#GPIO_ODR_ODR3_Pos
 (3U)

	)

1703 
	#GPIO_ODR_ODR3_Msk
 (0x1U << 
GPIO_ODR_ODR3_Pos
è

	)

1704 
	#GPIO_ODR_ODR3
 
GPIO_ODR_ODR3_Msk


	)

1705 
	#GPIO_ODR_ODR4_Pos
 (4U)

	)

1706 
	#GPIO_ODR_ODR4_Msk
 (0x1U << 
GPIO_ODR_ODR4_Pos
è

	)

1707 
	#GPIO_ODR_ODR4
 
GPIO_ODR_ODR4_Msk


	)

1708 
	#GPIO_ODR_ODR5_Pos
 (5U)

	)

1709 
	#GPIO_ODR_ODR5_Msk
 (0x1U << 
GPIO_ODR_ODR5_Pos
è

	)

1710 
	#GPIO_ODR_ODR5
 
GPIO_ODR_ODR5_Msk


	)

1711 
	#GPIO_ODR_ODR6_Pos
 (6U)

	)

1712 
	#GPIO_ODR_ODR6_Msk
 (0x1U << 
GPIO_ODR_ODR6_Pos
è

	)

1713 
	#GPIO_ODR_ODR6
 
GPIO_ODR_ODR6_Msk


	)

1714 
	#GPIO_ODR_ODR7_Pos
 (7U)

	)

1715 
	#GPIO_ODR_ODR7_Msk
 (0x1U << 
GPIO_ODR_ODR7_Pos
è

	)

1716 
	#GPIO_ODR_ODR7
 
GPIO_ODR_ODR7_Msk


	)

1717 
	#GPIO_ODR_ODR8_Pos
 (8U)

	)

1718 
	#GPIO_ODR_ODR8_Msk
 (0x1U << 
GPIO_ODR_ODR8_Pos
è

	)

1719 
	#GPIO_ODR_ODR8
 
GPIO_ODR_ODR8_Msk


	)

1720 
	#GPIO_ODR_ODR9_Pos
 (9U)

	)

1721 
	#GPIO_ODR_ODR9_Msk
 (0x1U << 
GPIO_ODR_ODR9_Pos
è

	)

1722 
	#GPIO_ODR_ODR9
 
GPIO_ODR_ODR9_Msk


	)

1723 
	#GPIO_ODR_ODR10_Pos
 (10U)

	)

1724 
	#GPIO_ODR_ODR10_Msk
 (0x1U << 
GPIO_ODR_ODR10_Pos
è

	)

1725 
	#GPIO_ODR_ODR10
 
GPIO_ODR_ODR10_Msk


	)

1726 
	#GPIO_ODR_ODR11_Pos
 (11U)

	)

1727 
	#GPIO_ODR_ODR11_Msk
 (0x1U << 
GPIO_ODR_ODR11_Pos
è

	)

1728 
	#GPIO_ODR_ODR11
 
GPIO_ODR_ODR11_Msk


	)

1729 
	#GPIO_ODR_ODR12_Pos
 (12U)

	)

1730 
	#GPIO_ODR_ODR12_Msk
 (0x1U << 
GPIO_ODR_ODR12_Pos
è

	)

1731 
	#GPIO_ODR_ODR12
 
GPIO_ODR_ODR12_Msk


	)

1732 
	#GPIO_ODR_ODR13_Pos
 (13U)

	)

1733 
	#GPIO_ODR_ODR13_Msk
 (0x1U << 
GPIO_ODR_ODR13_Pos
è

	)

1734 
	#GPIO_ODR_ODR13
 
GPIO_ODR_ODR13_Msk


	)

1735 
	#GPIO_ODR_ODR14_Pos
 (14U)

	)

1736 
	#GPIO_ODR_ODR14_Msk
 (0x1U << 
GPIO_ODR_ODR14_Pos
è

	)

1737 
	#GPIO_ODR_ODR14
 
GPIO_ODR_ODR14_Msk


	)

1738 
	#GPIO_ODR_ODR15_Pos
 (15U)

	)

1739 
	#GPIO_ODR_ODR15_Msk
 (0x1U << 
GPIO_ODR_ODR15_Pos
è

	)

1740 
	#GPIO_ODR_ODR15
 
GPIO_ODR_ODR15_Msk


	)

1743 
	#GPIO_BSRR_BS0_Pos
 (0U)

	)

1744 
	#GPIO_BSRR_BS0_Msk
 (0x1U << 
GPIO_BSRR_BS0_Pos
è

	)

1745 
	#GPIO_BSRR_BS0
 
GPIO_BSRR_BS0_Msk


	)

1746 
	#GPIO_BSRR_BS1_Pos
 (1U)

	)

1747 
	#GPIO_BSRR_BS1_Msk
 (0x1U << 
GPIO_BSRR_BS1_Pos
è

	)

1748 
	#GPIO_BSRR_BS1
 
GPIO_BSRR_BS1_Msk


	)

1749 
	#GPIO_BSRR_BS2_Pos
 (2U)

	)

1750 
	#GPIO_BSRR_BS2_Msk
 (0x1U << 
GPIO_BSRR_BS2_Pos
è

	)

1751 
	#GPIO_BSRR_BS2
 
GPIO_BSRR_BS2_Msk


	)

1752 
	#GPIO_BSRR_BS3_Pos
 (3U)

	)

1753 
	#GPIO_BSRR_BS3_Msk
 (0x1U << 
GPIO_BSRR_BS3_Pos
è

	)

1754 
	#GPIO_BSRR_BS3
 
GPIO_BSRR_BS3_Msk


	)

1755 
	#GPIO_BSRR_BS4_Pos
 (4U)

	)

1756 
	#GPIO_BSRR_BS4_Msk
 (0x1U << 
GPIO_BSRR_BS4_Pos
è

	)

1757 
	#GPIO_BSRR_BS4
 
GPIO_BSRR_BS4_Msk


	)

1758 
	#GPIO_BSRR_BS5_Pos
 (5U)

	)

1759 
	#GPIO_BSRR_BS5_Msk
 (0x1U << 
GPIO_BSRR_BS5_Pos
è

	)

1760 
	#GPIO_BSRR_BS5
 
GPIO_BSRR_BS5_Msk


	)

1761 
	#GPIO_BSRR_BS6_Pos
 (6U)

	)

1762 
	#GPIO_BSRR_BS6_Msk
 (0x1U << 
GPIO_BSRR_BS6_Pos
è

	)

1763 
	#GPIO_BSRR_BS6
 
GPIO_BSRR_BS6_Msk


	)

1764 
	#GPIO_BSRR_BS7_Pos
 (7U)

	)

1765 
	#GPIO_BSRR_BS7_Msk
 (0x1U << 
GPIO_BSRR_BS7_Pos
è

	)

1766 
	#GPIO_BSRR_BS7
 
GPIO_BSRR_BS7_Msk


	)

1767 
	#GPIO_BSRR_BS8_Pos
 (8U)

	)

1768 
	#GPIO_BSRR_BS8_Msk
 (0x1U << 
GPIO_BSRR_BS8_Pos
è

	)

1769 
	#GPIO_BSRR_BS8
 
GPIO_BSRR_BS8_Msk


	)

1770 
	#GPIO_BSRR_BS9_Pos
 (9U)

	)

1771 
	#GPIO_BSRR_BS9_Msk
 (0x1U << 
GPIO_BSRR_BS9_Pos
è

	)

1772 
	#GPIO_BSRR_BS9
 
GPIO_BSRR_BS9_Msk


	)

1773 
	#GPIO_BSRR_BS10_Pos
 (10U)

	)

1774 
	#GPIO_BSRR_BS10_Msk
 (0x1U << 
GPIO_BSRR_BS10_Pos
è

	)

1775 
	#GPIO_BSRR_BS10
 
GPIO_BSRR_BS10_Msk


	)

1776 
	#GPIO_BSRR_BS11_Pos
 (11U)

	)

1777 
	#GPIO_BSRR_BS11_Msk
 (0x1U << 
GPIO_BSRR_BS11_Pos
è

	)

1778 
	#GPIO_BSRR_BS11
 
GPIO_BSRR_BS11_Msk


	)

1779 
	#GPIO_BSRR_BS12_Pos
 (12U)

	)

1780 
	#GPIO_BSRR_BS12_Msk
 (0x1U << 
GPIO_BSRR_BS12_Pos
è

	)

1781 
	#GPIO_BSRR_BS12
 
GPIO_BSRR_BS12_Msk


	)

1782 
	#GPIO_BSRR_BS13_Pos
 (13U)

	)

1783 
	#GPIO_BSRR_BS13_Msk
 (0x1U << 
GPIO_BSRR_BS13_Pos
è

	)

1784 
	#GPIO_BSRR_BS13
 
GPIO_BSRR_BS13_Msk


	)

1785 
	#GPIO_BSRR_BS14_Pos
 (14U)

	)

1786 
	#GPIO_BSRR_BS14_Msk
 (0x1U << 
GPIO_BSRR_BS14_Pos
è

	)

1787 
	#GPIO_BSRR_BS14
 
GPIO_BSRR_BS14_Msk


	)

1788 
	#GPIO_BSRR_BS15_Pos
 (15U)

	)

1789 
	#GPIO_BSRR_BS15_Msk
 (0x1U << 
GPIO_BSRR_BS15_Pos
è

	)

1790 
	#GPIO_BSRR_BS15
 
GPIO_BSRR_BS15_Msk


	)

1792 
	#GPIO_BSRR_BR0_Pos
 (16U)

	)

1793 
	#GPIO_BSRR_BR0_Msk
 (0x1U << 
GPIO_BSRR_BR0_Pos
è

	)

1794 
	#GPIO_BSRR_BR0
 
GPIO_BSRR_BR0_Msk


	)

1795 
	#GPIO_BSRR_BR1_Pos
 (17U)

	)

1796 
	#GPIO_BSRR_BR1_Msk
 (0x1U << 
GPIO_BSRR_BR1_Pos
è

	)

1797 
	#GPIO_BSRR_BR1
 
GPIO_BSRR_BR1_Msk


	)

1798 
	#GPIO_BSRR_BR2_Pos
 (18U)

	)

1799 
	#GPIO_BSRR_BR2_Msk
 (0x1U << 
GPIO_BSRR_BR2_Pos
è

	)

1800 
	#GPIO_BSRR_BR2
 
GPIO_BSRR_BR2_Msk


	)

1801 
	#GPIO_BSRR_BR3_Pos
 (19U)

	)

1802 
	#GPIO_BSRR_BR3_Msk
 (0x1U << 
GPIO_BSRR_BR3_Pos
è

	)

1803 
	#GPIO_BSRR_BR3
 
GPIO_BSRR_BR3_Msk


	)

1804 
	#GPIO_BSRR_BR4_Pos
 (20U)

	)

1805 
	#GPIO_BSRR_BR4_Msk
 (0x1U << 
GPIO_BSRR_BR4_Pos
è

	)

1806 
	#GPIO_BSRR_BR4
 
GPIO_BSRR_BR4_Msk


	)

1807 
	#GPIO_BSRR_BR5_Pos
 (21U)

	)

1808 
	#GPIO_BSRR_BR5_Msk
 (0x1U << 
GPIO_BSRR_BR5_Pos
è

	)

1809 
	#GPIO_BSRR_BR5
 
GPIO_BSRR_BR5_Msk


	)

1810 
	#GPIO_BSRR_BR6_Pos
 (22U)

	)

1811 
	#GPIO_BSRR_BR6_Msk
 (0x1U << 
GPIO_BSRR_BR6_Pos
è

	)

1812 
	#GPIO_BSRR_BR6
 
GPIO_BSRR_BR6_Msk


	)

1813 
	#GPIO_BSRR_BR7_Pos
 (23U)

	)

1814 
	#GPIO_BSRR_BR7_Msk
 (0x1U << 
GPIO_BSRR_BR7_Pos
è

	)

1815 
	#GPIO_BSRR_BR7
 
GPIO_BSRR_BR7_Msk


	)

1816 
	#GPIO_BSRR_BR8_Pos
 (24U)

	)

1817 
	#GPIO_BSRR_BR8_Msk
 (0x1U << 
GPIO_BSRR_BR8_Pos
è

	)

1818 
	#GPIO_BSRR_BR8
 
GPIO_BSRR_BR8_Msk


	)

1819 
	#GPIO_BSRR_BR9_Pos
 (25U)

	)

1820 
	#GPIO_BSRR_BR9_Msk
 (0x1U << 
GPIO_BSRR_BR9_Pos
è

	)

1821 
	#GPIO_BSRR_BR9
 
GPIO_BSRR_BR9_Msk


	)

1822 
	#GPIO_BSRR_BR10_Pos
 (26U)

	)

1823 
	#GPIO_BSRR_BR10_Msk
 (0x1U << 
GPIO_BSRR_BR10_Pos
è

	)

1824 
	#GPIO_BSRR_BR10
 
GPIO_BSRR_BR10_Msk


	)

1825 
	#GPIO_BSRR_BR11_Pos
 (27U)

	)

1826 
	#GPIO_BSRR_BR11_Msk
 (0x1U << 
GPIO_BSRR_BR11_Pos
è

	)

1827 
	#GPIO_BSRR_BR11
 
GPIO_BSRR_BR11_Msk


	)

1828 
	#GPIO_BSRR_BR12_Pos
 (28U)

	)

1829 
	#GPIO_BSRR_BR12_Msk
 (0x1U << 
GPIO_BSRR_BR12_Pos
è

	)

1830 
	#GPIO_BSRR_BR12
 
GPIO_BSRR_BR12_Msk


	)

1831 
	#GPIO_BSRR_BR13_Pos
 (29U)

	)

1832 
	#GPIO_BSRR_BR13_Msk
 (0x1U << 
GPIO_BSRR_BR13_Pos
è

	)

1833 
	#GPIO_BSRR_BR13
 
GPIO_BSRR_BR13_Msk


	)

1834 
	#GPIO_BSRR_BR14_Pos
 (30U)

	)

1835 
	#GPIO_BSRR_BR14_Msk
 (0x1U << 
GPIO_BSRR_BR14_Pos
è

	)

1836 
	#GPIO_BSRR_BR14
 
GPIO_BSRR_BR14_Msk


	)

1837 
	#GPIO_BSRR_BR15_Pos
 (31U)

	)

1838 
	#GPIO_BSRR_BR15_Msk
 (0x1U << 
GPIO_BSRR_BR15_Pos
è

	)

1839 
	#GPIO_BSRR_BR15
 
GPIO_BSRR_BR15_Msk


	)

1842 
	#GPIO_BRR_BR0_Pos
 (0U)

	)

1843 
	#GPIO_BRR_BR0_Msk
 (0x1U << 
GPIO_BRR_BR0_Pos
è

	)

1844 
	#GPIO_BRR_BR0
 
GPIO_BRR_BR0_Msk


	)

1845 
	#GPIO_BRR_BR1_Pos
 (1U)

	)

1846 
	#GPIO_BRR_BR1_Msk
 (0x1U << 
GPIO_BRR_BR1_Pos
è

	)

1847 
	#GPIO_BRR_BR1
 
GPIO_BRR_BR1_Msk


	)

1848 
	#GPIO_BRR_BR2_Pos
 (2U)

	)

1849 
	#GPIO_BRR_BR2_Msk
 (0x1U << 
GPIO_BRR_BR2_Pos
è

	)

1850 
	#GPIO_BRR_BR2
 
GPIO_BRR_BR2_Msk


	)

1851 
	#GPIO_BRR_BR3_Pos
 (3U)

	)

1852 
	#GPIO_BRR_BR3_Msk
 (0x1U << 
GPIO_BRR_BR3_Pos
è

	)

1853 
	#GPIO_BRR_BR3
 
GPIO_BRR_BR3_Msk


	)

1854 
	#GPIO_BRR_BR4_Pos
 (4U)

	)

1855 
	#GPIO_BRR_BR4_Msk
 (0x1U << 
GPIO_BRR_BR4_Pos
è

	)

1856 
	#GPIO_BRR_BR4
 
GPIO_BRR_BR4_Msk


	)

1857 
	#GPIO_BRR_BR5_Pos
 (5U)

	)

1858 
	#GPIO_BRR_BR5_Msk
 (0x1U << 
GPIO_BRR_BR5_Pos
è

	)

1859 
	#GPIO_BRR_BR5
 
GPIO_BRR_BR5_Msk


	)

1860 
	#GPIO_BRR_BR6_Pos
 (6U)

	)

1861 
	#GPIO_BRR_BR6_Msk
 (0x1U << 
GPIO_BRR_BR6_Pos
è

	)

1862 
	#GPIO_BRR_BR6
 
GPIO_BRR_BR6_Msk


	)

1863 
	#GPIO_BRR_BR7_Pos
 (7U)

	)

1864 
	#GPIO_BRR_BR7_Msk
 (0x1U << 
GPIO_BRR_BR7_Pos
è

	)

1865 
	#GPIO_BRR_BR7
 
GPIO_BRR_BR7_Msk


	)

1866 
	#GPIO_BRR_BR8_Pos
 (8U)

	)

1867 
	#GPIO_BRR_BR8_Msk
 (0x1U << 
GPIO_BRR_BR8_Pos
è

	)

1868 
	#GPIO_BRR_BR8
 
GPIO_BRR_BR8_Msk


	)

1869 
	#GPIO_BRR_BR9_Pos
 (9U)

	)

1870 
	#GPIO_BRR_BR9_Msk
 (0x1U << 
GPIO_BRR_BR9_Pos
è

	)

1871 
	#GPIO_BRR_BR9
 
GPIO_BRR_BR9_Msk


	)

1872 
	#GPIO_BRR_BR10_Pos
 (10U)

	)

1873 
	#GPIO_BRR_BR10_Msk
 (0x1U << 
GPIO_BRR_BR10_Pos
è

	)

1874 
	#GPIO_BRR_BR10
 
GPIO_BRR_BR10_Msk


	)

1875 
	#GPIO_BRR_BR11_Pos
 (11U)

	)

1876 
	#GPIO_BRR_BR11_Msk
 (0x1U << 
GPIO_BRR_BR11_Pos
è

	)

1877 
	#GPIO_BRR_BR11
 
GPIO_BRR_BR11_Msk


	)

1878 
	#GPIO_BRR_BR12_Pos
 (12U)

	)

1879 
	#GPIO_BRR_BR12_Msk
 (0x1U << 
GPIO_BRR_BR12_Pos
è

	)

1880 
	#GPIO_BRR_BR12
 
GPIO_BRR_BR12_Msk


	)

1881 
	#GPIO_BRR_BR13_Pos
 (13U)

	)

1882 
	#GPIO_BRR_BR13_Msk
 (0x1U << 
GPIO_BRR_BR13_Pos
è

	)

1883 
	#GPIO_BRR_BR13
 
GPIO_BRR_BR13_Msk


	)

1884 
	#GPIO_BRR_BR14_Pos
 (14U)

	)

1885 
	#GPIO_BRR_BR14_Msk
 (0x1U << 
GPIO_BRR_BR14_Pos
è

	)

1886 
	#GPIO_BRR_BR14
 
GPIO_BRR_BR14_Msk


	)

1887 
	#GPIO_BRR_BR15_Pos
 (15U)

	)

1888 
	#GPIO_BRR_BR15_Msk
 (0x1U << 
GPIO_BRR_BR15_Pos
è

	)

1889 
	#GPIO_BRR_BR15
 
GPIO_BRR_BR15_Msk


	)

1892 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

1893 
	#GPIO_LCKR_LCK0_Msk
 (0x1U << 
GPIO_LCKR_LCK0_Pos
è

	)

1894 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

1895 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

1896 
	#GPIO_LCKR_LCK1_Msk
 (0x1U << 
GPIO_LCKR_LCK1_Pos
è

	)

1897 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

1898 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

1899 
	#GPIO_LCKR_LCK2_Msk
 (0x1U << 
GPIO_LCKR_LCK2_Pos
è

	)

1900 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

1901 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

1902 
	#GPIO_LCKR_LCK3_Msk
 (0x1U << 
GPIO_LCKR_LCK3_Pos
è

	)

1903 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

1904 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

1905 
	#GPIO_LCKR_LCK4_Msk
 (0x1U << 
GPIO_LCKR_LCK4_Pos
è

	)

1906 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

1907 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

1908 
	#GPIO_LCKR_LCK5_Msk
 (0x1U << 
GPIO_LCKR_LCK5_Pos
è

	)

1909 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

1910 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

1911 
	#GPIO_LCKR_LCK6_Msk
 (0x1U << 
GPIO_LCKR_LCK6_Pos
è

	)

1912 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

1913 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

1914 
	#GPIO_LCKR_LCK7_Msk
 (0x1U << 
GPIO_LCKR_LCK7_Pos
è

	)

1915 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

1916 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

1917 
	#GPIO_LCKR_LCK8_Msk
 (0x1U << 
GPIO_LCKR_LCK8_Pos
è

	)

1918 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

1919 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

1920 
	#GPIO_LCKR_LCK9_Msk
 (0x1U << 
GPIO_LCKR_LCK9_Pos
è

	)

1921 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

1922 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

1923 
	#GPIO_LCKR_LCK10_Msk
 (0x1U << 
GPIO_LCKR_LCK10_Pos
è

	)

1924 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

1925 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

1926 
	#GPIO_LCKR_LCK11_Msk
 (0x1U << 
GPIO_LCKR_LCK11_Pos
è

	)

1927 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

1928 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

1929 
	#GPIO_LCKR_LCK12_Msk
 (0x1U << 
GPIO_LCKR_LCK12_Pos
è

	)

1930 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

1931 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

1932 
	#GPIO_LCKR_LCK13_Msk
 (0x1U << 
GPIO_LCKR_LCK13_Pos
è

	)

1933 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

1934 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

1935 
	#GPIO_LCKR_LCK14_Msk
 (0x1U << 
GPIO_LCKR_LCK14_Pos
è

	)

1936 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

1937 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

1938 
	#GPIO_LCKR_LCK15_Msk
 (0x1U << 
GPIO_LCKR_LCK15_Pos
è

	)

1939 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

1940 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

1941 
	#GPIO_LCKR_LCKK_Msk
 (0x1U << 
GPIO_LCKR_LCKK_Pos
è

	)

1942 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

1947 
	#AFIO_EVCR_PIN_Pos
 (0U)

	)

1948 
	#AFIO_EVCR_PIN_Msk
 (0xFU << 
AFIO_EVCR_PIN_Pos
è

	)

1949 
	#AFIO_EVCR_PIN
 
AFIO_EVCR_PIN_Msk


	)

1950 
	#AFIO_EVCR_PIN_0
 (0x1U << 
AFIO_EVCR_PIN_Pos
è

	)

1951 
	#AFIO_EVCR_PIN_1
 (0x2U << 
AFIO_EVCR_PIN_Pos
è

	)

1952 
	#AFIO_EVCR_PIN_2
 (0x4U << 
AFIO_EVCR_PIN_Pos
è

	)

1953 
	#AFIO_EVCR_PIN_3
 (0x8U << 
AFIO_EVCR_PIN_Pos
è

	)

1956 
	#AFIO_EVCR_PIN_PX0
 0x00000000U

	)

1957 
	#AFIO_EVCR_PIN_PX1_Pos
 (0U)

	)

1958 
	#AFIO_EVCR_PIN_PX1_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX1_Pos
è

	)

1959 
	#AFIO_EVCR_PIN_PX1
 
AFIO_EVCR_PIN_PX1_Msk


	)

1960 
	#AFIO_EVCR_PIN_PX2_Pos
 (1U)

	)

1961 
	#AFIO_EVCR_PIN_PX2_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX2_Pos
è

	)

1962 
	#AFIO_EVCR_PIN_PX2
 
AFIO_EVCR_PIN_PX2_Msk


	)

1963 
	#AFIO_EVCR_PIN_PX3_Pos
 (0U)

	)

1964 
	#AFIO_EVCR_PIN_PX3_Msk
 (0x3U << 
AFIO_EVCR_PIN_PX3_Pos
è

	)

1965 
	#AFIO_EVCR_PIN_PX3
 
AFIO_EVCR_PIN_PX3_Msk


	)

1966 
	#AFIO_EVCR_PIN_PX4_Pos
 (2U)

	)

1967 
	#AFIO_EVCR_PIN_PX4_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX4_Pos
è

	)

1968 
	#AFIO_EVCR_PIN_PX4
 
AFIO_EVCR_PIN_PX4_Msk


	)

1969 
	#AFIO_EVCR_PIN_PX5_Pos
 (0U)

	)

1970 
	#AFIO_EVCR_PIN_PX5_Msk
 (0x5U << 
AFIO_EVCR_PIN_PX5_Pos
è

	)

1971 
	#AFIO_EVCR_PIN_PX5
 
AFIO_EVCR_PIN_PX5_Msk


	)

1972 
	#AFIO_EVCR_PIN_PX6_Pos
 (1U)

	)

1973 
	#AFIO_EVCR_PIN_PX6_Msk
 (0x3U << 
AFIO_EVCR_PIN_PX6_Pos
è

	)

1974 
	#AFIO_EVCR_PIN_PX6
 
AFIO_EVCR_PIN_PX6_Msk


	)

1975 
	#AFIO_EVCR_PIN_PX7_Pos
 (0U)

	)

1976 
	#AFIO_EVCR_PIN_PX7_Msk
 (0x7U << 
AFIO_EVCR_PIN_PX7_Pos
è

	)

1977 
	#AFIO_EVCR_PIN_PX7
 
AFIO_EVCR_PIN_PX7_Msk


	)

1978 
	#AFIO_EVCR_PIN_PX8_Pos
 (3U)

	)

1979 
	#AFIO_EVCR_PIN_PX8_Msk
 (0x1U << 
AFIO_EVCR_PIN_PX8_Pos
è

	)

1980 
	#AFIO_EVCR_PIN_PX8
 
AFIO_EVCR_PIN_PX8_Msk


	)

1981 
	#AFIO_EVCR_PIN_PX9_Pos
 (0U)

	)

1982 
	#AFIO_EVCR_PIN_PX9_Msk
 (0x9U << 
AFIO_EVCR_PIN_PX9_Pos
è

	)

1983 
	#AFIO_EVCR_PIN_PX9
 
AFIO_EVCR_PIN_PX9_Msk


	)

1984 
	#AFIO_EVCR_PIN_PX10_Pos
 (1U)

	)

1985 
	#AFIO_EVCR_PIN_PX10_Msk
 (0x5U << 
AFIO_EVCR_PIN_PX10_Pos
è

	)

1986 
	#AFIO_EVCR_PIN_PX10
 
AFIO_EVCR_PIN_PX10_Msk


	)

1987 
	#AFIO_EVCR_PIN_PX11_Pos
 (0U)

	)

1988 
	#AFIO_EVCR_PIN_PX11_Msk
 (0xBU << 
AFIO_EVCR_PIN_PX11_Pos
è

	)

1989 
	#AFIO_EVCR_PIN_PX11
 
AFIO_EVCR_PIN_PX11_Msk


	)

1990 
	#AFIO_EVCR_PIN_PX12_Pos
 (2U)

	)

1991 
	#AFIO_EVCR_PIN_PX12_Msk
 (0x3U << 
AFIO_EVCR_PIN_PX12_Pos
è

	)

1992 
	#AFIO_EVCR_PIN_PX12
 
AFIO_EVCR_PIN_PX12_Msk


	)

1993 
	#AFIO_EVCR_PIN_PX13_Pos
 (0U)

	)

1994 
	#AFIO_EVCR_PIN_PX13_Msk
 (0xDU << 
AFIO_EVCR_PIN_PX13_Pos
è

	)

1995 
	#AFIO_EVCR_PIN_PX13
 
AFIO_EVCR_PIN_PX13_Msk


	)

1996 
	#AFIO_EVCR_PIN_PX14_Pos
 (1U)

	)

1997 
	#AFIO_EVCR_PIN_PX14_Msk
 (0x7U << 
AFIO_EVCR_PIN_PX14_Pos
è

	)

1998 
	#AFIO_EVCR_PIN_PX14
 
AFIO_EVCR_PIN_PX14_Msk


	)

1999 
	#AFIO_EVCR_PIN_PX15_Pos
 (0U)

	)

2000 
	#AFIO_EVCR_PIN_PX15_Msk
 (0xFU << 
AFIO_EVCR_PIN_PX15_Pos
è

	)

2001 
	#AFIO_EVCR_PIN_PX15
 
AFIO_EVCR_PIN_PX15_Msk


	)

2003 
	#AFIO_EVCR_PORT_Pos
 (4U)

	)

2004 
	#AFIO_EVCR_PORT_Msk
 (0x7U << 
AFIO_EVCR_PORT_Pos
è

	)

2005 
	#AFIO_EVCR_PORT
 
AFIO_EVCR_PORT_Msk


	)

2006 
	#AFIO_EVCR_PORT_0
 (0x1U << 
AFIO_EVCR_PORT_Pos
è

	)

2007 
	#AFIO_EVCR_PORT_1
 (0x2U << 
AFIO_EVCR_PORT_Pos
è

	)

2008 
	#AFIO_EVCR_PORT_2
 (0x4U << 
AFIO_EVCR_PORT_Pos
è

	)

2011 
	#AFIO_EVCR_PORT_PA
 0x00000000

	)

2012 
	#AFIO_EVCR_PORT_PB_Pos
 (4U)

	)

2013 
	#AFIO_EVCR_PORT_PB_Msk
 (0x1U << 
AFIO_EVCR_PORT_PB_Pos
è

	)

2014 
	#AFIO_EVCR_PORT_PB
 
AFIO_EVCR_PORT_PB_Msk


	)

2015 
	#AFIO_EVCR_PORT_PC_Pos
 (5U)

	)

2016 
	#AFIO_EVCR_PORT_PC_Msk
 (0x1U << 
AFIO_EVCR_PORT_PC_Pos
è

	)

2017 
	#AFIO_EVCR_PORT_PC
 
AFIO_EVCR_PORT_PC_Msk


	)

2018 
	#AFIO_EVCR_PORT_PD_Pos
 (4U)

	)

2019 
	#AFIO_EVCR_PORT_PD_Msk
 (0x3U << 
AFIO_EVCR_PORT_PD_Pos
è

	)

2020 
	#AFIO_EVCR_PORT_PD
 
AFIO_EVCR_PORT_PD_Msk


	)

2021 
	#AFIO_EVCR_PORT_PE_Pos
 (6U)

	)

2022 
	#AFIO_EVCR_PORT_PE_Msk
 (0x1U << 
AFIO_EVCR_PORT_PE_Pos
è

	)

2023 
	#AFIO_EVCR_PORT_PE
 
AFIO_EVCR_PORT_PE_Msk


	)

2025 
	#AFIO_EVCR_EVOE_Pos
 (7U)

	)

2026 
	#AFIO_EVCR_EVOE_Msk
 (0x1U << 
AFIO_EVCR_EVOE_Pos
è

	)

2027 
	#AFIO_EVCR_EVOE
 
AFIO_EVCR_EVOE_Msk


	)

2030 
	#AFIO_MAPR_SPI1_REMAP_Pos
 (0U)

	)

2031 
	#AFIO_MAPR_SPI1_REMAP_Msk
 (0x1U << 
AFIO_MAPR_SPI1_REMAP_Pos
è

	)

2032 
	#AFIO_MAPR_SPI1_REMAP
 
AFIO_MAPR_SPI1_REMAP_Msk


	)

2033 
	#AFIO_MAPR_I2C1_REMAP_Pos
 (1U)

	)

2034 
	#AFIO_MAPR_I2C1_REMAP_Msk
 (0x1U << 
AFIO_MAPR_I2C1_REMAP_Pos
è

	)

2035 
	#AFIO_MAPR_I2C1_REMAP
 
AFIO_MAPR_I2C1_REMAP_Msk


	)

2036 
	#AFIO_MAPR_USART1_REMAP_Pos
 (2U)

	)

2037 
	#AFIO_MAPR_USART1_REMAP_Msk
 (0x1U << 
AFIO_MAPR_USART1_REMAP_Pos
è

	)

2038 
	#AFIO_MAPR_USART1_REMAP
 
AFIO_MAPR_USART1_REMAP_Msk


	)

2039 
	#AFIO_MAPR_USART2_REMAP_Pos
 (3U)

	)

2040 
	#AFIO_MAPR_USART2_REMAP_Msk
 (0x1U << 
AFIO_MAPR_USART2_REMAP_Pos
è

	)

2041 
	#AFIO_MAPR_USART2_REMAP
 
AFIO_MAPR_USART2_REMAP_Msk


	)

2044 
	#AFIO_MAPR_TIM1_REMAP_Pos
 (6U)

	)

2045 
	#AFIO_MAPR_TIM1_REMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM1_REMAP_Pos
è

	)

2046 
	#AFIO_MAPR_TIM1_REMAP
 
AFIO_MAPR_TIM1_REMAP_Msk


	)

2047 
	#AFIO_MAPR_TIM1_REMAP_0
 (0x1U << 
AFIO_MAPR_TIM1_REMAP_Pos
è

	)

2048 
	#AFIO_MAPR_TIM1_REMAP_1
 (0x2U << 
AFIO_MAPR_TIM1_REMAP_Pos
è

	)

2051 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 0x00000000U

	)

2052 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos
 (6U)

	)

2053 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk
 (0x1U << 
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos
è

	)

2054 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk


	)

2055 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos
 (6U)

	)

2056 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos
è

	)

2057 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 
AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk


	)

2059 
	#AFIO_MAPR_TIM2_REMAP_Pos
 (8U)

	)

2060 
	#AFIO_MAPR_TIM2_REMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM2_REMAP_Pos
è

	)

2061 
	#AFIO_MAPR_TIM2_REMAP
 
AFIO_MAPR_TIM2_REMAP_Msk


	)

2062 
	#AFIO_MAPR_TIM2_REMAP_0
 (0x1U << 
AFIO_MAPR_TIM2_REMAP_Pos
è

	)

2063 
	#AFIO_MAPR_TIM2_REMAP_1
 (0x2U << 
AFIO_MAPR_TIM2_REMAP_Pos
è

	)

2066 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 0x00000000U

	)

2067 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos
 (8U)

	)

2068 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk
 (0x1U << 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos
è

	)

2069 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk


	)

2070 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos
 (9U)

	)

2071 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk
 (0x1U << 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos
è

	)

2072 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk


	)

2073 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos
 (8U)

	)

2074 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos
è

	)

2075 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 
AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk


	)

2077 
	#AFIO_MAPR_TIM3_REMAP_Pos
 (10U)

	)

2078 
	#AFIO_MAPR_TIM3_REMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM3_REMAP_Pos
è

	)

2079 
	#AFIO_MAPR_TIM3_REMAP
 
AFIO_MAPR_TIM3_REMAP_Msk


	)

2080 
	#AFIO_MAPR_TIM3_REMAP_0
 (0x1U << 
AFIO_MAPR_TIM3_REMAP_Pos
è

	)

2081 
	#AFIO_MAPR_TIM3_REMAP_1
 (0x2U << 
AFIO_MAPR_TIM3_REMAP_Pos
è

	)

2084 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 0x00000000U

	)

2085 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos
 (11U)

	)

2086 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk
 (0x1U << 
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos
è

	)

2087 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk


	)

2088 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos
 (10U)

	)

2089 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk
 (0x3U << 
AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos
è

	)

2090 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 
AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk


	)

2093 
	#AFIO_MAPR_CAN_REMAP_Pos
 (13U)

	)

2094 
	#AFIO_MAPR_CAN_REMAP_Msk
 (0x3U << 
AFIO_MAPR_CAN_REMAP_Pos
è

	)

2095 
	#AFIO_MAPR_CAN_REMAP
 
AFIO_MAPR_CAN_REMAP_Msk


	)

2096 
	#AFIO_MAPR_CAN_REMAP_0
 (0x1U << 
AFIO_MAPR_CAN_REMAP_Pos
è

	)

2097 
	#AFIO_MAPR_CAN_REMAP_1
 (0x2U << 
AFIO_MAPR_CAN_REMAP_Pos
è

	)

2100 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 0x00000000U

	)

2101 
	#AFIO_MAPR_CAN_REMAP_REMAP2_Pos
 (14U)

	)

2102 
	#AFIO_MAPR_CAN_REMAP_REMAP2_Msk
 (0x1U << 
AFIO_MAPR_CAN_REMAP_REMAP2_Pos
è

	)

2103 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 
AFIO_MAPR_CAN_REMAP_REMAP2_Msk


	)

2104 
	#AFIO_MAPR_CAN_REMAP_REMAP3_Pos
 (13U)

	)

2105 
	#AFIO_MAPR_CAN_REMAP_REMAP3_Msk
 (0x3U << 
AFIO_MAPR_CAN_REMAP_REMAP3_Pos
è

	)

2106 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 
AFIO_MAPR_CAN_REMAP_REMAP3_Msk


	)

2108 
	#AFIO_MAPR_PD01_REMAP_Pos
 (15U)

	)

2109 
	#AFIO_MAPR_PD01_REMAP_Msk
 (0x1U << 
AFIO_MAPR_PD01_REMAP_Pos
è

	)

2110 
	#AFIO_MAPR_PD01_REMAP
 
AFIO_MAPR_PD01_REMAP_Msk


	)

2113 
	#AFIO_MAPR_SWJ_CFG_Pos
 (24U)

	)

2114 
	#AFIO_MAPR_SWJ_CFG_Msk
 (0x7U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2115 
	#AFIO_MAPR_SWJ_CFG
 
AFIO_MAPR_SWJ_CFG_Msk


	)

2116 
	#AFIO_MAPR_SWJ_CFG_0
 (0x1U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2117 
	#AFIO_MAPR_SWJ_CFG_1
 (0x2U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2118 
	#AFIO_MAPR_SWJ_CFG_2
 (0x4U << 
AFIO_MAPR_SWJ_CFG_Pos
è

	)

2120 
	#AFIO_MAPR_SWJ_CFG_RESET
 0x00000000U

	)

2121 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos
 (24U)

	)

2122 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk
 (0x1U << 
AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos
è

	)

2123 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 
AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk


	)

2124 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos
 (25U)

	)

2125 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk
 (0x1U << 
AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos
è

	)

2126 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 
AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk


	)

2127 
	#AFIO_MAPR_SWJ_CFG_DISABLE_Pos
 (26U)

	)

2128 
	#AFIO_MAPR_SWJ_CFG_DISABLE_Msk
 (0x1U << 
AFIO_MAPR_SWJ_CFG_DISABLE_Pos
è

	)

2129 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 
AFIO_MAPR_SWJ_CFG_DISABLE_Msk


	)

2133 
	#AFIO_EXTICR1_EXTI0_Pos
 (0U)

	)

2134 
	#AFIO_EXTICR1_EXTI0_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI0_Pos
è

	)

2135 
	#AFIO_EXTICR1_EXTI0
 
AFIO_EXTICR1_EXTI0_Msk


	)

2136 
	#AFIO_EXTICR1_EXTI1_Pos
 (4U)

	)

2137 
	#AFIO_EXTICR1_EXTI1_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI1_Pos
è

	)

2138 
	#AFIO_EXTICR1_EXTI1
 
AFIO_EXTICR1_EXTI1_Msk


	)

2139 
	#AFIO_EXTICR1_EXTI2_Pos
 (8U)

	)

2140 
	#AFIO_EXTICR1_EXTI2_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI2_Pos
è

	)

2141 
	#AFIO_EXTICR1_EXTI2
 
AFIO_EXTICR1_EXTI2_Msk


	)

2142 
	#AFIO_EXTICR1_EXTI3_Pos
 (12U)

	)

2143 
	#AFIO_EXTICR1_EXTI3_Msk
 (0xFU << 
AFIO_EXTICR1_EXTI3_Pos
è

	)

2144 
	#AFIO_EXTICR1_EXTI3
 
AFIO_EXTICR1_EXTI3_Msk


	)

2147 
	#AFIO_EXTICR1_EXTI0_PA
 0x00000000U

	)

2148 
	#AFIO_EXTICR1_EXTI0_PB_Pos
 (0U)

	)

2149 
	#AFIO_EXTICR1_EXTI0_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI0_PB_Pos
è

	)

2150 
	#AFIO_EXTICR1_EXTI0_PB
 
AFIO_EXTICR1_EXTI0_PB_Msk


	)

2151 
	#AFIO_EXTICR1_EXTI0_PC_Pos
 (1U)

	)

2152 
	#AFIO_EXTICR1_EXTI0_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI0_PC_Pos
è

	)

2153 
	#AFIO_EXTICR1_EXTI0_PC
 
AFIO_EXTICR1_EXTI0_PC_Msk


	)

2154 
	#AFIO_EXTICR1_EXTI0_PD_Pos
 (0U)

	)

2155 
	#AFIO_EXTICR1_EXTI0_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI0_PD_Pos
è

	)

2156 
	#AFIO_EXTICR1_EXTI0_PD
 
AFIO_EXTICR1_EXTI0_PD_Msk


	)

2157 
	#AFIO_EXTICR1_EXTI0_PE_Pos
 (2U)

	)

2158 
	#AFIO_EXTICR1_EXTI0_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI0_PE_Pos
è

	)

2159 
	#AFIO_EXTICR1_EXTI0_PE
 
AFIO_EXTICR1_EXTI0_PE_Msk


	)

2160 
	#AFIO_EXTICR1_EXTI0_PF_Pos
 (0U)

	)

2161 
	#AFIO_EXTICR1_EXTI0_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI0_PF_Pos
è

	)

2162 
	#AFIO_EXTICR1_EXTI0_PF
 
AFIO_EXTICR1_EXTI0_PF_Msk


	)

2163 
	#AFIO_EXTICR1_EXTI0_PG_Pos
 (1U)

	)

2164 
	#AFIO_EXTICR1_EXTI0_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI0_PG_Pos
è

	)

2165 
	#AFIO_EXTICR1_EXTI0_PG
 
AFIO_EXTICR1_EXTI0_PG_Msk


	)

2168 
	#AFIO_EXTICR1_EXTI1_PA
 0x00000000U

	)

2169 
	#AFIO_EXTICR1_EXTI1_PB_Pos
 (4U)

	)

2170 
	#AFIO_EXTICR1_EXTI1_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI1_PB_Pos
è

	)

2171 
	#AFIO_EXTICR1_EXTI1_PB
 
AFIO_EXTICR1_EXTI1_PB_Msk


	)

2172 
	#AFIO_EXTICR1_EXTI1_PC_Pos
 (5U)

	)

2173 
	#AFIO_EXTICR1_EXTI1_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI1_PC_Pos
è

	)

2174 
	#AFIO_EXTICR1_EXTI1_PC
 
AFIO_EXTICR1_EXTI1_PC_Msk


	)

2175 
	#AFIO_EXTICR1_EXTI1_PD_Pos
 (4U)

	)

2176 
	#AFIO_EXTICR1_EXTI1_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI1_PD_Pos
è

	)

2177 
	#AFIO_EXTICR1_EXTI1_PD
 
AFIO_EXTICR1_EXTI1_PD_Msk


	)

2178 
	#AFIO_EXTICR1_EXTI1_PE_Pos
 (6U)

	)

2179 
	#AFIO_EXTICR1_EXTI1_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI1_PE_Pos
è

	)

2180 
	#AFIO_EXTICR1_EXTI1_PE
 
AFIO_EXTICR1_EXTI1_PE_Msk


	)

2181 
	#AFIO_EXTICR1_EXTI1_PF_Pos
 (4U)

	)

2182 
	#AFIO_EXTICR1_EXTI1_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI1_PF_Pos
è

	)

2183 
	#AFIO_EXTICR1_EXTI1_PF
 
AFIO_EXTICR1_EXTI1_PF_Msk


	)

2184 
	#AFIO_EXTICR1_EXTI1_PG_Pos
 (5U)

	)

2185 
	#AFIO_EXTICR1_EXTI1_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI1_PG_Pos
è

	)

2186 
	#AFIO_EXTICR1_EXTI1_PG
 
AFIO_EXTICR1_EXTI1_PG_Msk


	)

2189 
	#AFIO_EXTICR1_EXTI2_PA
 0x00000000U

	)

2190 
	#AFIO_EXTICR1_EXTI2_PB_Pos
 (8U)

	)

2191 
	#AFIO_EXTICR1_EXTI2_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI2_PB_Pos
è

	)

2192 
	#AFIO_EXTICR1_EXTI2_PB
 
AFIO_EXTICR1_EXTI2_PB_Msk


	)

2193 
	#AFIO_EXTICR1_EXTI2_PC_Pos
 (9U)

	)

2194 
	#AFIO_EXTICR1_EXTI2_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI2_PC_Pos
è

	)

2195 
	#AFIO_EXTICR1_EXTI2_PC
 
AFIO_EXTICR1_EXTI2_PC_Msk


	)

2196 
	#AFIO_EXTICR1_EXTI2_PD_Pos
 (8U)

	)

2197 
	#AFIO_EXTICR1_EXTI2_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI2_PD_Pos
è

	)

2198 
	#AFIO_EXTICR1_EXTI2_PD
 
AFIO_EXTICR1_EXTI2_PD_Msk


	)

2199 
	#AFIO_EXTICR1_EXTI2_PE_Pos
 (10U)

	)

2200 
	#AFIO_EXTICR1_EXTI2_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI2_PE_Pos
è

	)

2201 
	#AFIO_EXTICR1_EXTI2_PE
 
AFIO_EXTICR1_EXTI2_PE_Msk


	)

2202 
	#AFIO_EXTICR1_EXTI2_PF_Pos
 (8U)

	)

2203 
	#AFIO_EXTICR1_EXTI2_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI2_PF_Pos
è

	)

2204 
	#AFIO_EXTICR1_EXTI2_PF
 
AFIO_EXTICR1_EXTI2_PF_Msk


	)

2205 
	#AFIO_EXTICR1_EXTI2_PG_Pos
 (9U)

	)

2206 
	#AFIO_EXTICR1_EXTI2_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI2_PG_Pos
è

	)

2207 
	#AFIO_EXTICR1_EXTI2_PG
 
AFIO_EXTICR1_EXTI2_PG_Msk


	)

2210 
	#AFIO_EXTICR1_EXTI3_PA
 0x00000000U

	)

2211 
	#AFIO_EXTICR1_EXTI3_PB_Pos
 (12U)

	)

2212 
	#AFIO_EXTICR1_EXTI3_PB_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI3_PB_Pos
è

	)

2213 
	#AFIO_EXTICR1_EXTI3_PB
 
AFIO_EXTICR1_EXTI3_PB_Msk


	)

2214 
	#AFIO_EXTICR1_EXTI3_PC_Pos
 (13U)

	)

2215 
	#AFIO_EXTICR1_EXTI3_PC_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI3_PC_Pos
è

	)

2216 
	#AFIO_EXTICR1_EXTI3_PC
 
AFIO_EXTICR1_EXTI3_PC_Msk


	)

2217 
	#AFIO_EXTICR1_EXTI3_PD_Pos
 (12U)

	)

2218 
	#AFIO_EXTICR1_EXTI3_PD_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI3_PD_Pos
è

	)

2219 
	#AFIO_EXTICR1_EXTI3_PD
 
AFIO_EXTICR1_EXTI3_PD_Msk


	)

2220 
	#AFIO_EXTICR1_EXTI3_PE_Pos
 (14U)

	)

2221 
	#AFIO_EXTICR1_EXTI3_PE_Msk
 (0x1U << 
AFIO_EXTICR1_EXTI3_PE_Pos
è

	)

2222 
	#AFIO_EXTICR1_EXTI3_PE
 
AFIO_EXTICR1_EXTI3_PE_Msk


	)

2223 
	#AFIO_EXTICR1_EXTI3_PF_Pos
 (12U)

	)

2224 
	#AFIO_EXTICR1_EXTI3_PF_Msk
 (0x5U << 
AFIO_EXTICR1_EXTI3_PF_Pos
è

	)

2225 
	#AFIO_EXTICR1_EXTI3_PF
 
AFIO_EXTICR1_EXTI3_PF_Msk


	)

2226 
	#AFIO_EXTICR1_EXTI3_PG_Pos
 (13U)

	)

2227 
	#AFIO_EXTICR1_EXTI3_PG_Msk
 (0x3U << 
AFIO_EXTICR1_EXTI3_PG_Pos
è

	)

2228 
	#AFIO_EXTICR1_EXTI3_PG
 
AFIO_EXTICR1_EXTI3_PG_Msk


	)

2231 
	#AFIO_EXTICR2_EXTI4_Pos
 (0U)

	)

2232 
	#AFIO_EXTICR2_EXTI4_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI4_Pos
è

	)

2233 
	#AFIO_EXTICR2_EXTI4
 
AFIO_EXTICR2_EXTI4_Msk


	)

2234 
	#AFIO_EXTICR2_EXTI5_Pos
 (4U)

	)

2235 
	#AFIO_EXTICR2_EXTI5_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI5_Pos
è

	)

2236 
	#AFIO_EXTICR2_EXTI5
 
AFIO_EXTICR2_EXTI5_Msk


	)

2237 
	#AFIO_EXTICR2_EXTI6_Pos
 (8U)

	)

2238 
	#AFIO_EXTICR2_EXTI6_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI6_Pos
è

	)

2239 
	#AFIO_EXTICR2_EXTI6
 
AFIO_EXTICR2_EXTI6_Msk


	)

2240 
	#AFIO_EXTICR2_EXTI7_Pos
 (12U)

	)

2241 
	#AFIO_EXTICR2_EXTI7_Msk
 (0xFU << 
AFIO_EXTICR2_EXTI7_Pos
è

	)

2242 
	#AFIO_EXTICR2_EXTI7
 
AFIO_EXTICR2_EXTI7_Msk


	)

2245 
	#AFIO_EXTICR2_EXTI4_PA
 0x00000000U

	)

2246 
	#AFIO_EXTICR2_EXTI4_PB_Pos
 (0U)

	)

2247 
	#AFIO_EXTICR2_EXTI4_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI4_PB_Pos
è

	)

2248 
	#AFIO_EXTICR2_EXTI4_PB
 
AFIO_EXTICR2_EXTI4_PB_Msk


	)

2249 
	#AFIO_EXTICR2_EXTI4_PC_Pos
 (1U)

	)

2250 
	#AFIO_EXTICR2_EXTI4_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI4_PC_Pos
è

	)

2251 
	#AFIO_EXTICR2_EXTI4_PC
 
AFIO_EXTICR2_EXTI4_PC_Msk


	)

2252 
	#AFIO_EXTICR2_EXTI4_PD_Pos
 (0U)

	)

2253 
	#AFIO_EXTICR2_EXTI4_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI4_PD_Pos
è

	)

2254 
	#AFIO_EXTICR2_EXTI4_PD
 
AFIO_EXTICR2_EXTI4_PD_Msk


	)

2255 
	#AFIO_EXTICR2_EXTI4_PE_Pos
 (2U)

	)

2256 
	#AFIO_EXTICR2_EXTI4_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI4_PE_Pos
è

	)

2257 
	#AFIO_EXTICR2_EXTI4_PE
 
AFIO_EXTICR2_EXTI4_PE_Msk


	)

2258 
	#AFIO_EXTICR2_EXTI4_PF_Pos
 (0U)

	)

2259 
	#AFIO_EXTICR2_EXTI4_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI4_PF_Pos
è

	)

2260 
	#AFIO_EXTICR2_EXTI4_PF
 
AFIO_EXTICR2_EXTI4_PF_Msk


	)

2261 
	#AFIO_EXTICR2_EXTI4_PG_Pos
 (1U)

	)

2262 
	#AFIO_EXTICR2_EXTI4_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI4_PG_Pos
è

	)

2263 
	#AFIO_EXTICR2_EXTI4_PG
 
AFIO_EXTICR2_EXTI4_PG_Msk


	)

2266 
	#AFIO_EXTICR2_EXTI5_PA
 0x00000000U

	)

2267 
	#AFIO_EXTICR2_EXTI5_PB_Pos
 (4U)

	)

2268 
	#AFIO_EXTICR2_EXTI5_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI5_PB_Pos
è

	)

2269 
	#AFIO_EXTICR2_EXTI5_PB
 
AFIO_EXTICR2_EXTI5_PB_Msk


	)

2270 
	#AFIO_EXTICR2_EXTI5_PC_Pos
 (5U)

	)

2271 
	#AFIO_EXTICR2_EXTI5_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI5_PC_Pos
è

	)

2272 
	#AFIO_EXTICR2_EXTI5_PC
 
AFIO_EXTICR2_EXTI5_PC_Msk


	)

2273 
	#AFIO_EXTICR2_EXTI5_PD_Pos
 (4U)

	)

2274 
	#AFIO_EXTICR2_EXTI5_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI5_PD_Pos
è

	)

2275 
	#AFIO_EXTICR2_EXTI5_PD
 
AFIO_EXTICR2_EXTI5_PD_Msk


	)

2276 
	#AFIO_EXTICR2_EXTI5_PE_Pos
 (6U)

	)

2277 
	#AFIO_EXTICR2_EXTI5_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI5_PE_Pos
è

	)

2278 
	#AFIO_EXTICR2_EXTI5_PE
 
AFIO_EXTICR2_EXTI5_PE_Msk


	)

2279 
	#AFIO_EXTICR2_EXTI5_PF_Pos
 (4U)

	)

2280 
	#AFIO_EXTICR2_EXTI5_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI5_PF_Pos
è

	)

2281 
	#AFIO_EXTICR2_EXTI5_PF
 
AFIO_EXTICR2_EXTI5_PF_Msk


	)

2282 
	#AFIO_EXTICR2_EXTI5_PG_Pos
 (5U)

	)

2283 
	#AFIO_EXTICR2_EXTI5_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI5_PG_Pos
è

	)

2284 
	#AFIO_EXTICR2_EXTI5_PG
 
AFIO_EXTICR2_EXTI5_PG_Msk


	)

2287 
	#AFIO_EXTICR2_EXTI6_PA
 0x00000000U

	)

2288 
	#AFIO_EXTICR2_EXTI6_PB_Pos
 (8U)

	)

2289 
	#AFIO_EXTICR2_EXTI6_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI6_PB_Pos
è

	)

2290 
	#AFIO_EXTICR2_EXTI6_PB
 
AFIO_EXTICR2_EXTI6_PB_Msk


	)

2291 
	#AFIO_EXTICR2_EXTI6_PC_Pos
 (9U)

	)

2292 
	#AFIO_EXTICR2_EXTI6_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI6_PC_Pos
è

	)

2293 
	#AFIO_EXTICR2_EXTI6_PC
 
AFIO_EXTICR2_EXTI6_PC_Msk


	)

2294 
	#AFIO_EXTICR2_EXTI6_PD_Pos
 (8U)

	)

2295 
	#AFIO_EXTICR2_EXTI6_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI6_PD_Pos
è

	)

2296 
	#AFIO_EXTICR2_EXTI6_PD
 
AFIO_EXTICR2_EXTI6_PD_Msk


	)

2297 
	#AFIO_EXTICR2_EXTI6_PE_Pos
 (10U)

	)

2298 
	#AFIO_EXTICR2_EXTI6_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI6_PE_Pos
è

	)

2299 
	#AFIO_EXTICR2_EXTI6_PE
 
AFIO_EXTICR2_EXTI6_PE_Msk


	)

2300 
	#AFIO_EXTICR2_EXTI6_PF_Pos
 (8U)

	)

2301 
	#AFIO_EXTICR2_EXTI6_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI6_PF_Pos
è

	)

2302 
	#AFIO_EXTICR2_EXTI6_PF
 
AFIO_EXTICR2_EXTI6_PF_Msk


	)

2303 
	#AFIO_EXTICR2_EXTI6_PG_Pos
 (9U)

	)

2304 
	#AFIO_EXTICR2_EXTI6_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI6_PG_Pos
è

	)

2305 
	#AFIO_EXTICR2_EXTI6_PG
 
AFIO_EXTICR2_EXTI6_PG_Msk


	)

2308 
	#AFIO_EXTICR2_EXTI7_PA
 0x00000000U

	)

2309 
	#AFIO_EXTICR2_EXTI7_PB_Pos
 (12U)

	)

2310 
	#AFIO_EXTICR2_EXTI7_PB_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI7_PB_Pos
è

	)

2311 
	#AFIO_EXTICR2_EXTI7_PB
 
AFIO_EXTICR2_EXTI7_PB_Msk


	)

2312 
	#AFIO_EXTICR2_EXTI7_PC_Pos
 (13U)

	)

2313 
	#AFIO_EXTICR2_EXTI7_PC_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI7_PC_Pos
è

	)

2314 
	#AFIO_EXTICR2_EXTI7_PC
 
AFIO_EXTICR2_EXTI7_PC_Msk


	)

2315 
	#AFIO_EXTICR2_EXTI7_PD_Pos
 (12U)

	)

2316 
	#AFIO_EXTICR2_EXTI7_PD_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI7_PD_Pos
è

	)

2317 
	#AFIO_EXTICR2_EXTI7_PD
 
AFIO_EXTICR2_EXTI7_PD_Msk


	)

2318 
	#AFIO_EXTICR2_EXTI7_PE_Pos
 (14U)

	)

2319 
	#AFIO_EXTICR2_EXTI7_PE_Msk
 (0x1U << 
AFIO_EXTICR2_EXTI7_PE_Pos
è

	)

2320 
	#AFIO_EXTICR2_EXTI7_PE
 
AFIO_EXTICR2_EXTI7_PE_Msk


	)

2321 
	#AFIO_EXTICR2_EXTI7_PF_Pos
 (12U)

	)

2322 
	#AFIO_EXTICR2_EXTI7_PF_Msk
 (0x5U << 
AFIO_EXTICR2_EXTI7_PF_Pos
è

	)

2323 
	#AFIO_EXTICR2_EXTI7_PF
 
AFIO_EXTICR2_EXTI7_PF_Msk


	)

2324 
	#AFIO_EXTICR2_EXTI7_PG_Pos
 (13U)

	)

2325 
	#AFIO_EXTICR2_EXTI7_PG_Msk
 (0x3U << 
AFIO_EXTICR2_EXTI7_PG_Pos
è

	)

2326 
	#AFIO_EXTICR2_EXTI7_PG
 
AFIO_EXTICR2_EXTI7_PG_Msk


	)

2329 
	#AFIO_EXTICR3_EXTI8_Pos
 (0U)

	)

2330 
	#AFIO_EXTICR3_EXTI8_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI8_Pos
è

	)

2331 
	#AFIO_EXTICR3_EXTI8
 
AFIO_EXTICR3_EXTI8_Msk


	)

2332 
	#AFIO_EXTICR3_EXTI9_Pos
 (4U)

	)

2333 
	#AFIO_EXTICR3_EXTI9_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI9_Pos
è

	)

2334 
	#AFIO_EXTICR3_EXTI9
 
AFIO_EXTICR3_EXTI9_Msk


	)

2335 
	#AFIO_EXTICR3_EXTI10_Pos
 (8U)

	)

2336 
	#AFIO_EXTICR3_EXTI10_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI10_Pos
è

	)

2337 
	#AFIO_EXTICR3_EXTI10
 
AFIO_EXTICR3_EXTI10_Msk


	)

2338 
	#AFIO_EXTICR3_EXTI11_Pos
 (12U)

	)

2339 
	#AFIO_EXTICR3_EXTI11_Msk
 (0xFU << 
AFIO_EXTICR3_EXTI11_Pos
è

	)

2340 
	#AFIO_EXTICR3_EXTI11
 
AFIO_EXTICR3_EXTI11_Msk


	)

2343 
	#AFIO_EXTICR3_EXTI8_PA
 0x00000000U

	)

2344 
	#AFIO_EXTICR3_EXTI8_PB_Pos
 (0U)

	)

2345 
	#AFIO_EXTICR3_EXTI8_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI8_PB_Pos
è

	)

2346 
	#AFIO_EXTICR3_EXTI8_PB
 
AFIO_EXTICR3_EXTI8_PB_Msk


	)

2347 
	#AFIO_EXTICR3_EXTI8_PC_Pos
 (1U)

	)

2348 
	#AFIO_EXTICR3_EXTI8_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI8_PC_Pos
è

	)

2349 
	#AFIO_EXTICR3_EXTI8_PC
 
AFIO_EXTICR3_EXTI8_PC_Msk


	)

2350 
	#AFIO_EXTICR3_EXTI8_PD_Pos
 (0U)

	)

2351 
	#AFIO_EXTICR3_EXTI8_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI8_PD_Pos
è

	)

2352 
	#AFIO_EXTICR3_EXTI8_PD
 
AFIO_EXTICR3_EXTI8_PD_Msk


	)

2353 
	#AFIO_EXTICR3_EXTI8_PE_Pos
 (2U)

	)

2354 
	#AFIO_EXTICR3_EXTI8_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI8_PE_Pos
è

	)

2355 
	#AFIO_EXTICR3_EXTI8_PE
 
AFIO_EXTICR3_EXTI8_PE_Msk


	)

2356 
	#AFIO_EXTICR3_EXTI8_PF_Pos
 (0U)

	)

2357 
	#AFIO_EXTICR3_EXTI8_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI8_PF_Pos
è

	)

2358 
	#AFIO_EXTICR3_EXTI8_PF
 
AFIO_EXTICR3_EXTI8_PF_Msk


	)

2359 
	#AFIO_EXTICR3_EXTI8_PG_Pos
 (1U)

	)

2360 
	#AFIO_EXTICR3_EXTI8_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI8_PG_Pos
è

	)

2361 
	#AFIO_EXTICR3_EXTI8_PG
 
AFIO_EXTICR3_EXTI8_PG_Msk


	)

2364 
	#AFIO_EXTICR3_EXTI9_PA
 0x00000000U

	)

2365 
	#AFIO_EXTICR3_EXTI9_PB_Pos
 (4U)

	)

2366 
	#AFIO_EXTICR3_EXTI9_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI9_PB_Pos
è

	)

2367 
	#AFIO_EXTICR3_EXTI9_PB
 
AFIO_EXTICR3_EXTI9_PB_Msk


	)

2368 
	#AFIO_EXTICR3_EXTI9_PC_Pos
 (5U)

	)

2369 
	#AFIO_EXTICR3_EXTI9_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI9_PC_Pos
è

	)

2370 
	#AFIO_EXTICR3_EXTI9_PC
 
AFIO_EXTICR3_EXTI9_PC_Msk


	)

2371 
	#AFIO_EXTICR3_EXTI9_PD_Pos
 (4U)

	)

2372 
	#AFIO_EXTICR3_EXTI9_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI9_PD_Pos
è

	)

2373 
	#AFIO_EXTICR3_EXTI9_PD
 
AFIO_EXTICR3_EXTI9_PD_Msk


	)

2374 
	#AFIO_EXTICR3_EXTI9_PE_Pos
 (6U)

	)

2375 
	#AFIO_EXTICR3_EXTI9_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI9_PE_Pos
è

	)

2376 
	#AFIO_EXTICR3_EXTI9_PE
 
AFIO_EXTICR3_EXTI9_PE_Msk


	)

2377 
	#AFIO_EXTICR3_EXTI9_PF_Pos
 (4U)

	)

2378 
	#AFIO_EXTICR3_EXTI9_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI9_PF_Pos
è

	)

2379 
	#AFIO_EXTICR3_EXTI9_PF
 
AFIO_EXTICR3_EXTI9_PF_Msk


	)

2380 
	#AFIO_EXTICR3_EXTI9_PG_Pos
 (5U)

	)

2381 
	#AFIO_EXTICR3_EXTI9_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI9_PG_Pos
è

	)

2382 
	#AFIO_EXTICR3_EXTI9_PG
 
AFIO_EXTICR3_EXTI9_PG_Msk


	)

2385 
	#AFIO_EXTICR3_EXTI10_PA
 0x00000000U

	)

2386 
	#AFIO_EXTICR3_EXTI10_PB_Pos
 (8U)

	)

2387 
	#AFIO_EXTICR3_EXTI10_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI10_PB_Pos
è

	)

2388 
	#AFIO_EXTICR3_EXTI10_PB
 
AFIO_EXTICR3_EXTI10_PB_Msk


	)

2389 
	#AFIO_EXTICR3_EXTI10_PC_Pos
 (9U)

	)

2390 
	#AFIO_EXTICR3_EXTI10_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI10_PC_Pos
è

	)

2391 
	#AFIO_EXTICR3_EXTI10_PC
 
AFIO_EXTICR3_EXTI10_PC_Msk


	)

2392 
	#AFIO_EXTICR3_EXTI10_PD_Pos
 (8U)

	)

2393 
	#AFIO_EXTICR3_EXTI10_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI10_PD_Pos
è

	)

2394 
	#AFIO_EXTICR3_EXTI10_PD
 
AFIO_EXTICR3_EXTI10_PD_Msk


	)

2395 
	#AFIO_EXTICR3_EXTI10_PE_Pos
 (10U)

	)

2396 
	#AFIO_EXTICR3_EXTI10_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI10_PE_Pos
è

	)

2397 
	#AFIO_EXTICR3_EXTI10_PE
 
AFIO_EXTICR3_EXTI10_PE_Msk


	)

2398 
	#AFIO_EXTICR3_EXTI10_PF_Pos
 (8U)

	)

2399 
	#AFIO_EXTICR3_EXTI10_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI10_PF_Pos
è

	)

2400 
	#AFIO_EXTICR3_EXTI10_PF
 
AFIO_EXTICR3_EXTI10_PF_Msk


	)

2401 
	#AFIO_EXTICR3_EXTI10_PG_Pos
 (9U)

	)

2402 
	#AFIO_EXTICR3_EXTI10_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI10_PG_Pos
è

	)

2403 
	#AFIO_EXTICR3_EXTI10_PG
 
AFIO_EXTICR3_EXTI10_PG_Msk


	)

2406 
	#AFIO_EXTICR3_EXTI11_PA
 0x00000000U

	)

2407 
	#AFIO_EXTICR3_EXTI11_PB_Pos
 (12U)

	)

2408 
	#AFIO_EXTICR3_EXTI11_PB_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI11_PB_Pos
è

	)

2409 
	#AFIO_EXTICR3_EXTI11_PB
 
AFIO_EXTICR3_EXTI11_PB_Msk


	)

2410 
	#AFIO_EXTICR3_EXTI11_PC_Pos
 (13U)

	)

2411 
	#AFIO_EXTICR3_EXTI11_PC_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI11_PC_Pos
è

	)

2412 
	#AFIO_EXTICR3_EXTI11_PC
 
AFIO_EXTICR3_EXTI11_PC_Msk


	)

2413 
	#AFIO_EXTICR3_EXTI11_PD_Pos
 (12U)

	)

2414 
	#AFIO_EXTICR3_EXTI11_PD_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI11_PD_Pos
è

	)

2415 
	#AFIO_EXTICR3_EXTI11_PD
 
AFIO_EXTICR3_EXTI11_PD_Msk


	)

2416 
	#AFIO_EXTICR3_EXTI11_PE_Pos
 (14U)

	)

2417 
	#AFIO_EXTICR3_EXTI11_PE_Msk
 (0x1U << 
AFIO_EXTICR3_EXTI11_PE_Pos
è

	)

2418 
	#AFIO_EXTICR3_EXTI11_PE
 
AFIO_EXTICR3_EXTI11_PE_Msk


	)

2419 
	#AFIO_EXTICR3_EXTI11_PF_Pos
 (12U)

	)

2420 
	#AFIO_EXTICR3_EXTI11_PF_Msk
 (0x5U << 
AFIO_EXTICR3_EXTI11_PF_Pos
è

	)

2421 
	#AFIO_EXTICR3_EXTI11_PF
 
AFIO_EXTICR3_EXTI11_PF_Msk


	)

2422 
	#AFIO_EXTICR3_EXTI11_PG_Pos
 (13U)

	)

2423 
	#AFIO_EXTICR3_EXTI11_PG_Msk
 (0x3U << 
AFIO_EXTICR3_EXTI11_PG_Pos
è

	)

2424 
	#AFIO_EXTICR3_EXTI11_PG
 
AFIO_EXTICR3_EXTI11_PG_Msk


	)

2427 
	#AFIO_EXTICR4_EXTI12_Pos
 (0U)

	)

2428 
	#AFIO_EXTICR4_EXTI12_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI12_Pos
è

	)

2429 
	#AFIO_EXTICR4_EXTI12
 
AFIO_EXTICR4_EXTI12_Msk


	)

2430 
	#AFIO_EXTICR4_EXTI13_Pos
 (4U)

	)

2431 
	#AFIO_EXTICR4_EXTI13_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI13_Pos
è

	)

2432 
	#AFIO_EXTICR4_EXTI13
 
AFIO_EXTICR4_EXTI13_Msk


	)

2433 
	#AFIO_EXTICR4_EXTI14_Pos
 (8U)

	)

2434 
	#AFIO_EXTICR4_EXTI14_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI14_Pos
è

	)

2435 
	#AFIO_EXTICR4_EXTI14
 
AFIO_EXTICR4_EXTI14_Msk


	)

2436 
	#AFIO_EXTICR4_EXTI15_Pos
 (12U)

	)

2437 
	#AFIO_EXTICR4_EXTI15_Msk
 (0xFU << 
AFIO_EXTICR4_EXTI15_Pos
è

	)

2438 
	#AFIO_EXTICR4_EXTI15
 
AFIO_EXTICR4_EXTI15_Msk


	)

2441 
	#AFIO_EXTICR4_EXTI12_PA
 0x00000000U

	)

2442 
	#AFIO_EXTICR4_EXTI12_PB_Pos
 (0U)

	)

2443 
	#AFIO_EXTICR4_EXTI12_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI12_PB_Pos
è

	)

2444 
	#AFIO_EXTICR4_EXTI12_PB
 
AFIO_EXTICR4_EXTI12_PB_Msk


	)

2445 
	#AFIO_EXTICR4_EXTI12_PC_Pos
 (1U)

	)

2446 
	#AFIO_EXTICR4_EXTI12_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI12_PC_Pos
è

	)

2447 
	#AFIO_EXTICR4_EXTI12_PC
 
AFIO_EXTICR4_EXTI12_PC_Msk


	)

2448 
	#AFIO_EXTICR4_EXTI12_PD_Pos
 (0U)

	)

2449 
	#AFIO_EXTICR4_EXTI12_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI12_PD_Pos
è

	)

2450 
	#AFIO_EXTICR4_EXTI12_PD
 
AFIO_EXTICR4_EXTI12_PD_Msk


	)

2451 
	#AFIO_EXTICR4_EXTI12_PE_Pos
 (2U)

	)

2452 
	#AFIO_EXTICR4_EXTI12_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI12_PE_Pos
è

	)

2453 
	#AFIO_EXTICR4_EXTI12_PE
 
AFIO_EXTICR4_EXTI12_PE_Msk


	)

2454 
	#AFIO_EXTICR4_EXTI12_PF_Pos
 (0U)

	)

2455 
	#AFIO_EXTICR4_EXTI12_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI12_PF_Pos
è

	)

2456 
	#AFIO_EXTICR4_EXTI12_PF
 
AFIO_EXTICR4_EXTI12_PF_Msk


	)

2457 
	#AFIO_EXTICR4_EXTI12_PG_Pos
 (1U)

	)

2458 
	#AFIO_EXTICR4_EXTI12_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI12_PG_Pos
è

	)

2459 
	#AFIO_EXTICR4_EXTI12_PG
 
AFIO_EXTICR4_EXTI12_PG_Msk


	)

2462 
	#AFIO_EXTICR4_EXTI13_PA
 0x00000000U

	)

2463 
	#AFIO_EXTICR4_EXTI13_PB_Pos
 (4U)

	)

2464 
	#AFIO_EXTICR4_EXTI13_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI13_PB_Pos
è

	)

2465 
	#AFIO_EXTICR4_EXTI13_PB
 
AFIO_EXTICR4_EXTI13_PB_Msk


	)

2466 
	#AFIO_EXTICR4_EXTI13_PC_Pos
 (5U)

	)

2467 
	#AFIO_EXTICR4_EXTI13_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI13_PC_Pos
è

	)

2468 
	#AFIO_EXTICR4_EXTI13_PC
 
AFIO_EXTICR4_EXTI13_PC_Msk


	)

2469 
	#AFIO_EXTICR4_EXTI13_PD_Pos
 (4U)

	)

2470 
	#AFIO_EXTICR4_EXTI13_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI13_PD_Pos
è

	)

2471 
	#AFIO_EXTICR4_EXTI13_PD
 
AFIO_EXTICR4_EXTI13_PD_Msk


	)

2472 
	#AFIO_EXTICR4_EXTI13_PE_Pos
 (6U)

	)

2473 
	#AFIO_EXTICR4_EXTI13_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI13_PE_Pos
è

	)

2474 
	#AFIO_EXTICR4_EXTI13_PE
 
AFIO_EXTICR4_EXTI13_PE_Msk


	)

2475 
	#AFIO_EXTICR4_EXTI13_PF_Pos
 (4U)

	)

2476 
	#AFIO_EXTICR4_EXTI13_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI13_PF_Pos
è

	)

2477 
	#AFIO_EXTICR4_EXTI13_PF
 
AFIO_EXTICR4_EXTI13_PF_Msk


	)

2478 
	#AFIO_EXTICR4_EXTI13_PG_Pos
 (5U)

	)

2479 
	#AFIO_EXTICR4_EXTI13_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI13_PG_Pos
è

	)

2480 
	#AFIO_EXTICR4_EXTI13_PG
 
AFIO_EXTICR4_EXTI13_PG_Msk


	)

2483 
	#AFIO_EXTICR4_EXTI14_PA
 0x00000000U

	)

2484 
	#AFIO_EXTICR4_EXTI14_PB_Pos
 (8U)

	)

2485 
	#AFIO_EXTICR4_EXTI14_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI14_PB_Pos
è

	)

2486 
	#AFIO_EXTICR4_EXTI14_PB
 
AFIO_EXTICR4_EXTI14_PB_Msk


	)

2487 
	#AFIO_EXTICR4_EXTI14_PC_Pos
 (9U)

	)

2488 
	#AFIO_EXTICR4_EXTI14_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI14_PC_Pos
è

	)

2489 
	#AFIO_EXTICR4_EXTI14_PC
 
AFIO_EXTICR4_EXTI14_PC_Msk


	)

2490 
	#AFIO_EXTICR4_EXTI14_PD_Pos
 (8U)

	)

2491 
	#AFIO_EXTICR4_EXTI14_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI14_PD_Pos
è

	)

2492 
	#AFIO_EXTICR4_EXTI14_PD
 
AFIO_EXTICR4_EXTI14_PD_Msk


	)

2493 
	#AFIO_EXTICR4_EXTI14_PE_Pos
 (10U)

	)

2494 
	#AFIO_EXTICR4_EXTI14_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI14_PE_Pos
è

	)

2495 
	#AFIO_EXTICR4_EXTI14_PE
 
AFIO_EXTICR4_EXTI14_PE_Msk


	)

2496 
	#AFIO_EXTICR4_EXTI14_PF_Pos
 (8U)

	)

2497 
	#AFIO_EXTICR4_EXTI14_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI14_PF_Pos
è

	)

2498 
	#AFIO_EXTICR4_EXTI14_PF
 
AFIO_EXTICR4_EXTI14_PF_Msk


	)

2499 
	#AFIO_EXTICR4_EXTI14_PG_Pos
 (9U)

	)

2500 
	#AFIO_EXTICR4_EXTI14_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI14_PG_Pos
è

	)

2501 
	#AFIO_EXTICR4_EXTI14_PG
 
AFIO_EXTICR4_EXTI14_PG_Msk


	)

2504 
	#AFIO_EXTICR4_EXTI15_PA
 0x00000000U

	)

2505 
	#AFIO_EXTICR4_EXTI15_PB_Pos
 (12U)

	)

2506 
	#AFIO_EXTICR4_EXTI15_PB_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI15_PB_Pos
è

	)

2507 
	#AFIO_EXTICR4_EXTI15_PB
 
AFIO_EXTICR4_EXTI15_PB_Msk


	)

2508 
	#AFIO_EXTICR4_EXTI15_PC_Pos
 (13U)

	)

2509 
	#AFIO_EXTICR4_EXTI15_PC_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI15_PC_Pos
è

	)

2510 
	#AFIO_EXTICR4_EXTI15_PC
 
AFIO_EXTICR4_EXTI15_PC_Msk


	)

2511 
	#AFIO_EXTICR4_EXTI15_PD_Pos
 (12U)

	)

2512 
	#AFIO_EXTICR4_EXTI15_PD_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI15_PD_Pos
è

	)

2513 
	#AFIO_EXTICR4_EXTI15_PD
 
AFIO_EXTICR4_EXTI15_PD_Msk


	)

2514 
	#AFIO_EXTICR4_EXTI15_PE_Pos
 (14U)

	)

2515 
	#AFIO_EXTICR4_EXTI15_PE_Msk
 (0x1U << 
AFIO_EXTICR4_EXTI15_PE_Pos
è

	)

2516 
	#AFIO_EXTICR4_EXTI15_PE
 
AFIO_EXTICR4_EXTI15_PE_Msk


	)

2517 
	#AFIO_EXTICR4_EXTI15_PF_Pos
 (12U)

	)

2518 
	#AFIO_EXTICR4_EXTI15_PF_Msk
 (0x5U << 
AFIO_EXTICR4_EXTI15_PF_Pos
è

	)

2519 
	#AFIO_EXTICR4_EXTI15_PF
 
AFIO_EXTICR4_EXTI15_PF_Msk


	)

2520 
	#AFIO_EXTICR4_EXTI15_PG_Pos
 (13U)

	)

2521 
	#AFIO_EXTICR4_EXTI15_PG_Msk
 (0x3U << 
AFIO_EXTICR4_EXTI15_PG_Pos
è

	)

2522 
	#AFIO_EXTICR4_EXTI15_PG
 
AFIO_EXTICR4_EXTI15_PG_Msk


	)

2535 
	#EXTI_IMR_MR0_Pos
 (0U)

	)

2536 
	#EXTI_IMR_MR0_Msk
 (0x1U << 
EXTI_IMR_MR0_Pos
è

	)

2537 
	#EXTI_IMR_MR0
 
EXTI_IMR_MR0_Msk


	)

2538 
	#EXTI_IMR_MR1_Pos
 (1U)

	)

2539 
	#EXTI_IMR_MR1_Msk
 (0x1U << 
EXTI_IMR_MR1_Pos
è

	)

2540 
	#EXTI_IMR_MR1
 
EXTI_IMR_MR1_Msk


	)

2541 
	#EXTI_IMR_MR2_Pos
 (2U)

	)

2542 
	#EXTI_IMR_MR2_Msk
 (0x1U << 
EXTI_IMR_MR2_Pos
è

	)

2543 
	#EXTI_IMR_MR2
 
EXTI_IMR_MR2_Msk


	)

2544 
	#EXTI_IMR_MR3_Pos
 (3U)

	)

2545 
	#EXTI_IMR_MR3_Msk
 (0x1U << 
EXTI_IMR_MR3_Pos
è

	)

2546 
	#EXTI_IMR_MR3
 
EXTI_IMR_MR3_Msk


	)

2547 
	#EXTI_IMR_MR4_Pos
 (4U)

	)

2548 
	#EXTI_IMR_MR4_Msk
 (0x1U << 
EXTI_IMR_MR4_Pos
è

	)

2549 
	#EXTI_IMR_MR4
 
EXTI_IMR_MR4_Msk


	)

2550 
	#EXTI_IMR_MR5_Pos
 (5U)

	)

2551 
	#EXTI_IMR_MR5_Msk
 (0x1U << 
EXTI_IMR_MR5_Pos
è

	)

2552 
	#EXTI_IMR_MR5
 
EXTI_IMR_MR5_Msk


	)

2553 
	#EXTI_IMR_MR6_Pos
 (6U)

	)

2554 
	#EXTI_IMR_MR6_Msk
 (0x1U << 
EXTI_IMR_MR6_Pos
è

	)

2555 
	#EXTI_IMR_MR6
 
EXTI_IMR_MR6_Msk


	)

2556 
	#EXTI_IMR_MR7_Pos
 (7U)

	)

2557 
	#EXTI_IMR_MR7_Msk
 (0x1U << 
EXTI_IMR_MR7_Pos
è

	)

2558 
	#EXTI_IMR_MR7
 
EXTI_IMR_MR7_Msk


	)

2559 
	#EXTI_IMR_MR8_Pos
 (8U)

	)

2560 
	#EXTI_IMR_MR8_Msk
 (0x1U << 
EXTI_IMR_MR8_Pos
è

	)

2561 
	#EXTI_IMR_MR8
 
EXTI_IMR_MR8_Msk


	)

2562 
	#EXTI_IMR_MR9_Pos
 (9U)

	)

2563 
	#EXTI_IMR_MR9_Msk
 (0x1U << 
EXTI_IMR_MR9_Pos
è

	)

2564 
	#EXTI_IMR_MR9
 
EXTI_IMR_MR9_Msk


	)

2565 
	#EXTI_IMR_MR10_Pos
 (10U)

	)

2566 
	#EXTI_IMR_MR10_Msk
 (0x1U << 
EXTI_IMR_MR10_Pos
è

	)

2567 
	#EXTI_IMR_MR10
 
EXTI_IMR_MR10_Msk


	)

2568 
	#EXTI_IMR_MR11_Pos
 (11U)

	)

2569 
	#EXTI_IMR_MR11_Msk
 (0x1U << 
EXTI_IMR_MR11_Pos
è

	)

2570 
	#EXTI_IMR_MR11
 
EXTI_IMR_MR11_Msk


	)

2571 
	#EXTI_IMR_MR12_Pos
 (12U)

	)

2572 
	#EXTI_IMR_MR12_Msk
 (0x1U << 
EXTI_IMR_MR12_Pos
è

	)

2573 
	#EXTI_IMR_MR12
 
EXTI_IMR_MR12_Msk


	)

2574 
	#EXTI_IMR_MR13_Pos
 (13U)

	)

2575 
	#EXTI_IMR_MR13_Msk
 (0x1U << 
EXTI_IMR_MR13_Pos
è

	)

2576 
	#EXTI_IMR_MR13
 
EXTI_IMR_MR13_Msk


	)

2577 
	#EXTI_IMR_MR14_Pos
 (14U)

	)

2578 
	#EXTI_IMR_MR14_Msk
 (0x1U << 
EXTI_IMR_MR14_Pos
è

	)

2579 
	#EXTI_IMR_MR14
 
EXTI_IMR_MR14_Msk


	)

2580 
	#EXTI_IMR_MR15_Pos
 (15U)

	)

2581 
	#EXTI_IMR_MR15_Msk
 (0x1U << 
EXTI_IMR_MR15_Pos
è

	)

2582 
	#EXTI_IMR_MR15
 
EXTI_IMR_MR15_Msk


	)

2583 
	#EXTI_IMR_MR16_Pos
 (16U)

	)

2584 
	#EXTI_IMR_MR16_Msk
 (0x1U << 
EXTI_IMR_MR16_Pos
è

	)

2585 
	#EXTI_IMR_MR16
 
EXTI_IMR_MR16_Msk


	)

2586 
	#EXTI_IMR_MR17_Pos
 (17U)

	)

2587 
	#EXTI_IMR_MR17_Msk
 (0x1U << 
EXTI_IMR_MR17_Pos
è

	)

2588 
	#EXTI_IMR_MR17
 
EXTI_IMR_MR17_Msk


	)

2589 
	#EXTI_IMR_MR18_Pos
 (18U)

	)

2590 
	#EXTI_IMR_MR18_Msk
 (0x1U << 
EXTI_IMR_MR18_Pos
è

	)

2591 
	#EXTI_IMR_MR18
 
EXTI_IMR_MR18_Msk


	)

2594 
	#EXTI_IMR_IM0
 
EXTI_IMR_MR0


	)

2595 
	#EXTI_IMR_IM1
 
EXTI_IMR_MR1


	)

2596 
	#EXTI_IMR_IM2
 
EXTI_IMR_MR2


	)

2597 
	#EXTI_IMR_IM3
 
EXTI_IMR_MR3


	)

2598 
	#EXTI_IMR_IM4
 
EXTI_IMR_MR4


	)

2599 
	#EXTI_IMR_IM5
 
EXTI_IMR_MR5


	)

2600 
	#EXTI_IMR_IM6
 
EXTI_IMR_MR6


	)

2601 
	#EXTI_IMR_IM7
 
EXTI_IMR_MR7


	)

2602 
	#EXTI_IMR_IM8
 
EXTI_IMR_MR8


	)

2603 
	#EXTI_IMR_IM9
 
EXTI_IMR_MR9


	)

2604 
	#EXTI_IMR_IM10
 
EXTI_IMR_MR10


	)

2605 
	#EXTI_IMR_IM11
 
EXTI_IMR_MR11


	)

2606 
	#EXTI_IMR_IM12
 
EXTI_IMR_MR12


	)

2607 
	#EXTI_IMR_IM13
 
EXTI_IMR_MR13


	)

2608 
	#EXTI_IMR_IM14
 
EXTI_IMR_MR14


	)

2609 
	#EXTI_IMR_IM15
 
EXTI_IMR_MR15


	)

2610 
	#EXTI_IMR_IM16
 
EXTI_IMR_MR16


	)

2611 
	#EXTI_IMR_IM17
 
EXTI_IMR_MR17


	)

2612 
	#EXTI_IMR_IM18
 
EXTI_IMR_MR18


	)

2613 
	#EXTI_IMR_IM
 0x0007FFFFU

	)

2616 
	#EXTI_EMR_MR0_Pos
 (0U)

	)

2617 
	#EXTI_EMR_MR0_Msk
 (0x1U << 
EXTI_EMR_MR0_Pos
è

	)

2618 
	#EXTI_EMR_MR0
 
EXTI_EMR_MR0_Msk


	)

2619 
	#EXTI_EMR_MR1_Pos
 (1U)

	)

2620 
	#EXTI_EMR_MR1_Msk
 (0x1U << 
EXTI_EMR_MR1_Pos
è

	)

2621 
	#EXTI_EMR_MR1
 
EXTI_EMR_MR1_Msk


	)

2622 
	#EXTI_EMR_MR2_Pos
 (2U)

	)

2623 
	#EXTI_EMR_MR2_Msk
 (0x1U << 
EXTI_EMR_MR2_Pos
è

	)

2624 
	#EXTI_EMR_MR2
 
EXTI_EMR_MR2_Msk


	)

2625 
	#EXTI_EMR_MR3_Pos
 (3U)

	)

2626 
	#EXTI_EMR_MR3_Msk
 (0x1U << 
EXTI_EMR_MR3_Pos
è

	)

2627 
	#EXTI_EMR_MR3
 
EXTI_EMR_MR3_Msk


	)

2628 
	#EXTI_EMR_MR4_Pos
 (4U)

	)

2629 
	#EXTI_EMR_MR4_Msk
 (0x1U << 
EXTI_EMR_MR4_Pos
è

	)

2630 
	#EXTI_EMR_MR4
 
EXTI_EMR_MR4_Msk


	)

2631 
	#EXTI_EMR_MR5_Pos
 (5U)

	)

2632 
	#EXTI_EMR_MR5_Msk
 (0x1U << 
EXTI_EMR_MR5_Pos
è

	)

2633 
	#EXTI_EMR_MR5
 
EXTI_EMR_MR5_Msk


	)

2634 
	#EXTI_EMR_MR6_Pos
 (6U)

	)

2635 
	#EXTI_EMR_MR6_Msk
 (0x1U << 
EXTI_EMR_MR6_Pos
è

	)

2636 
	#EXTI_EMR_MR6
 
EXTI_EMR_MR6_Msk


	)

2637 
	#EXTI_EMR_MR7_Pos
 (7U)

	)

2638 
	#EXTI_EMR_MR7_Msk
 (0x1U << 
EXTI_EMR_MR7_Pos
è

	)

2639 
	#EXTI_EMR_MR7
 
EXTI_EMR_MR7_Msk


	)

2640 
	#EXTI_EMR_MR8_Pos
 (8U)

	)

2641 
	#EXTI_EMR_MR8_Msk
 (0x1U << 
EXTI_EMR_MR8_Pos
è

	)

2642 
	#EXTI_EMR_MR8
 
EXTI_EMR_MR8_Msk


	)

2643 
	#EXTI_EMR_MR9_Pos
 (9U)

	)

2644 
	#EXTI_EMR_MR9_Msk
 (0x1U << 
EXTI_EMR_MR9_Pos
è

	)

2645 
	#EXTI_EMR_MR9
 
EXTI_EMR_MR9_Msk


	)

2646 
	#EXTI_EMR_MR10_Pos
 (10U)

	)

2647 
	#EXTI_EMR_MR10_Msk
 (0x1U << 
EXTI_EMR_MR10_Pos
è

	)

2648 
	#EXTI_EMR_MR10
 
EXTI_EMR_MR10_Msk


	)

2649 
	#EXTI_EMR_MR11_Pos
 (11U)

	)

2650 
	#EXTI_EMR_MR11_Msk
 (0x1U << 
EXTI_EMR_MR11_Pos
è

	)

2651 
	#EXTI_EMR_MR11
 
EXTI_EMR_MR11_Msk


	)

2652 
	#EXTI_EMR_MR12_Pos
 (12U)

	)

2653 
	#EXTI_EMR_MR12_Msk
 (0x1U << 
EXTI_EMR_MR12_Pos
è

	)

2654 
	#EXTI_EMR_MR12
 
EXTI_EMR_MR12_Msk


	)

2655 
	#EXTI_EMR_MR13_Pos
 (13U)

	)

2656 
	#EXTI_EMR_MR13_Msk
 (0x1U << 
EXTI_EMR_MR13_Pos
è

	)

2657 
	#EXTI_EMR_MR13
 
EXTI_EMR_MR13_Msk


	)

2658 
	#EXTI_EMR_MR14_Pos
 (14U)

	)

2659 
	#EXTI_EMR_MR14_Msk
 (0x1U << 
EXTI_EMR_MR14_Pos
è

	)

2660 
	#EXTI_EMR_MR14
 
EXTI_EMR_MR14_Msk


	)

2661 
	#EXTI_EMR_MR15_Pos
 (15U)

	)

2662 
	#EXTI_EMR_MR15_Msk
 (0x1U << 
EXTI_EMR_MR15_Pos
è

	)

2663 
	#EXTI_EMR_MR15
 
EXTI_EMR_MR15_Msk


	)

2664 
	#EXTI_EMR_MR16_Pos
 (16U)

	)

2665 
	#EXTI_EMR_MR16_Msk
 (0x1U << 
EXTI_EMR_MR16_Pos
è

	)

2666 
	#EXTI_EMR_MR16
 
EXTI_EMR_MR16_Msk


	)

2667 
	#EXTI_EMR_MR17_Pos
 (17U)

	)

2668 
	#EXTI_EMR_MR17_Msk
 (0x1U << 
EXTI_EMR_MR17_Pos
è

	)

2669 
	#EXTI_EMR_MR17
 
EXTI_EMR_MR17_Msk


	)

2670 
	#EXTI_EMR_MR18_Pos
 (18U)

	)

2671 
	#EXTI_EMR_MR18_Msk
 (0x1U << 
EXTI_EMR_MR18_Pos
è

	)

2672 
	#EXTI_EMR_MR18
 
EXTI_EMR_MR18_Msk


	)

2675 
	#EXTI_EMR_EM0
 
EXTI_EMR_MR0


	)

2676 
	#EXTI_EMR_EM1
 
EXTI_EMR_MR1


	)

2677 
	#EXTI_EMR_EM2
 
EXTI_EMR_MR2


	)

2678 
	#EXTI_EMR_EM3
 
EXTI_EMR_MR3


	)

2679 
	#EXTI_EMR_EM4
 
EXTI_EMR_MR4


	)

2680 
	#EXTI_EMR_EM5
 
EXTI_EMR_MR5


	)

2681 
	#EXTI_EMR_EM6
 
EXTI_EMR_MR6


	)

2682 
	#EXTI_EMR_EM7
 
EXTI_EMR_MR7


	)

2683 
	#EXTI_EMR_EM8
 
EXTI_EMR_MR8


	)

2684 
	#EXTI_EMR_EM9
 
EXTI_EMR_MR9


	)

2685 
	#EXTI_EMR_EM10
 
EXTI_EMR_MR10


	)

2686 
	#EXTI_EMR_EM11
 
EXTI_EMR_MR11


	)

2687 
	#EXTI_EMR_EM12
 
EXTI_EMR_MR12


	)

2688 
	#EXTI_EMR_EM13
 
EXTI_EMR_MR13


	)

2689 
	#EXTI_EMR_EM14
 
EXTI_EMR_MR14


	)

2690 
	#EXTI_EMR_EM15
 
EXTI_EMR_MR15


	)

2691 
	#EXTI_EMR_EM16
 
EXTI_EMR_MR16


	)

2692 
	#EXTI_EMR_EM17
 
EXTI_EMR_MR17


	)

2693 
	#EXTI_EMR_EM18
 
EXTI_EMR_MR18


	)

2696 
	#EXTI_RTSR_TR0_Pos
 (0U)

	)

2697 
	#EXTI_RTSR_TR0_Msk
 (0x1U << 
EXTI_RTSR_TR0_Pos
è

	)

2698 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_TR0_Msk


	)

2699 
	#EXTI_RTSR_TR1_Pos
 (1U)

	)

2700 
	#EXTI_RTSR_TR1_Msk
 (0x1U << 
EXTI_RTSR_TR1_Pos
è

	)

2701 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_TR1_Msk


	)

2702 
	#EXTI_RTSR_TR2_Pos
 (2U)

	)

2703 
	#EXTI_RTSR_TR2_Msk
 (0x1U << 
EXTI_RTSR_TR2_Pos
è

	)

2704 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_TR2_Msk


	)

2705 
	#EXTI_RTSR_TR3_Pos
 (3U)

	)

2706 
	#EXTI_RTSR_TR3_Msk
 (0x1U << 
EXTI_RTSR_TR3_Pos
è

	)

2707 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_TR3_Msk


	)

2708 
	#EXTI_RTSR_TR4_Pos
 (4U)

	)

2709 
	#EXTI_RTSR_TR4_Msk
 (0x1U << 
EXTI_RTSR_TR4_Pos
è

	)

2710 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_TR4_Msk


	)

2711 
	#EXTI_RTSR_TR5_Pos
 (5U)

	)

2712 
	#EXTI_RTSR_TR5_Msk
 (0x1U << 
EXTI_RTSR_TR5_Pos
è

	)

2713 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_TR5_Msk


	)

2714 
	#EXTI_RTSR_TR6_Pos
 (6U)

	)

2715 
	#EXTI_RTSR_TR6_Msk
 (0x1U << 
EXTI_RTSR_TR6_Pos
è

	)

2716 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_TR6_Msk


	)

2717 
	#EXTI_RTSR_TR7_Pos
 (7U)

	)

2718 
	#EXTI_RTSR_TR7_Msk
 (0x1U << 
EXTI_RTSR_TR7_Pos
è

	)

2719 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_TR7_Msk


	)

2720 
	#EXTI_RTSR_TR8_Pos
 (8U)

	)

2721 
	#EXTI_RTSR_TR8_Msk
 (0x1U << 
EXTI_RTSR_TR8_Pos
è

	)

2722 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_TR8_Msk


	)

2723 
	#EXTI_RTSR_TR9_Pos
 (9U)

	)

2724 
	#EXTI_RTSR_TR9_Msk
 (0x1U << 
EXTI_RTSR_TR9_Pos
è

	)

2725 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_TR9_Msk


	)

2726 
	#EXTI_RTSR_TR10_Pos
 (10U)

	)

2727 
	#EXTI_RTSR_TR10_Msk
 (0x1U << 
EXTI_RTSR_TR10_Pos
è

	)

2728 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_TR10_Msk


	)

2729 
	#EXTI_RTSR_TR11_Pos
 (11U)

	)

2730 
	#EXTI_RTSR_TR11_Msk
 (0x1U << 
EXTI_RTSR_TR11_Pos
è

	)

2731 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_TR11_Msk


	)

2732 
	#EXTI_RTSR_TR12_Pos
 (12U)

	)

2733 
	#EXTI_RTSR_TR12_Msk
 (0x1U << 
EXTI_RTSR_TR12_Pos
è

	)

2734 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_TR12_Msk


	)

2735 
	#EXTI_RTSR_TR13_Pos
 (13U)

	)

2736 
	#EXTI_RTSR_TR13_Msk
 (0x1U << 
EXTI_RTSR_TR13_Pos
è

	)

2737 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_TR13_Msk


	)

2738 
	#EXTI_RTSR_TR14_Pos
 (14U)

	)

2739 
	#EXTI_RTSR_TR14_Msk
 (0x1U << 
EXTI_RTSR_TR14_Pos
è

	)

2740 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_TR14_Msk


	)

2741 
	#EXTI_RTSR_TR15_Pos
 (15U)

	)

2742 
	#EXTI_RTSR_TR15_Msk
 (0x1U << 
EXTI_RTSR_TR15_Pos
è

	)

2743 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_TR15_Msk


	)

2744 
	#EXTI_RTSR_TR16_Pos
 (16U)

	)

2745 
	#EXTI_RTSR_TR16_Msk
 (0x1U << 
EXTI_RTSR_TR16_Pos
è

	)

2746 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_TR16_Msk


	)

2747 
	#EXTI_RTSR_TR17_Pos
 (17U)

	)

2748 
	#EXTI_RTSR_TR17_Msk
 (0x1U << 
EXTI_RTSR_TR17_Pos
è

	)

2749 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_TR17_Msk


	)

2750 
	#EXTI_RTSR_TR18_Pos
 (18U)

	)

2751 
	#EXTI_RTSR_TR18_Msk
 (0x1U << 
EXTI_RTSR_TR18_Pos
è

	)

2752 
	#EXTI_RTSR_TR18
 
EXTI_RTSR_TR18_Msk


	)

2755 
	#EXTI_RTSR_RT0
 
EXTI_RTSR_TR0


	)

2756 
	#EXTI_RTSR_RT1
 
EXTI_RTSR_TR1


	)

2757 
	#EXTI_RTSR_RT2
 
EXTI_RTSR_TR2


	)

2758 
	#EXTI_RTSR_RT3
 
EXTI_RTSR_TR3


	)

2759 
	#EXTI_RTSR_RT4
 
EXTI_RTSR_TR4


	)

2760 
	#EXTI_RTSR_RT5
 
EXTI_RTSR_TR5


	)

2761 
	#EXTI_RTSR_RT6
 
EXTI_RTSR_TR6


	)

2762 
	#EXTI_RTSR_RT7
 
EXTI_RTSR_TR7


	)

2763 
	#EXTI_RTSR_RT8
 
EXTI_RTSR_TR8


	)

2764 
	#EXTI_RTSR_RT9
 
EXTI_RTSR_TR9


	)

2765 
	#EXTI_RTSR_RT10
 
EXTI_RTSR_TR10


	)

2766 
	#EXTI_RTSR_RT11
 
EXTI_RTSR_TR11


	)

2767 
	#EXTI_RTSR_RT12
 
EXTI_RTSR_TR12


	)

2768 
	#EXTI_RTSR_RT13
 
EXTI_RTSR_TR13


	)

2769 
	#EXTI_RTSR_RT14
 
EXTI_RTSR_TR14


	)

2770 
	#EXTI_RTSR_RT15
 
EXTI_RTSR_TR15


	)

2771 
	#EXTI_RTSR_RT16
 
EXTI_RTSR_TR16


	)

2772 
	#EXTI_RTSR_RT17
 
EXTI_RTSR_TR17


	)

2773 
	#EXTI_RTSR_RT18
 
EXTI_RTSR_TR18


	)

2776 
	#EXTI_FTSR_TR0_Pos
 (0U)

	)

2777 
	#EXTI_FTSR_TR0_Msk
 (0x1U << 
EXTI_FTSR_TR0_Pos
è

	)

2778 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_TR0_Msk


	)

2779 
	#EXTI_FTSR_TR1_Pos
 (1U)

	)

2780 
	#EXTI_FTSR_TR1_Msk
 (0x1U << 
EXTI_FTSR_TR1_Pos
è

	)

2781 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_TR1_Msk


	)

2782 
	#EXTI_FTSR_TR2_Pos
 (2U)

	)

2783 
	#EXTI_FTSR_TR2_Msk
 (0x1U << 
EXTI_FTSR_TR2_Pos
è

	)

2784 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_TR2_Msk


	)

2785 
	#EXTI_FTSR_TR3_Pos
 (3U)

	)

2786 
	#EXTI_FTSR_TR3_Msk
 (0x1U << 
EXTI_FTSR_TR3_Pos
è

	)

2787 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_TR3_Msk


	)

2788 
	#EXTI_FTSR_TR4_Pos
 (4U)

	)

2789 
	#EXTI_FTSR_TR4_Msk
 (0x1U << 
EXTI_FTSR_TR4_Pos
è

	)

2790 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_TR4_Msk


	)

2791 
	#EXTI_FTSR_TR5_Pos
 (5U)

	)

2792 
	#EXTI_FTSR_TR5_Msk
 (0x1U << 
EXTI_FTSR_TR5_Pos
è

	)

2793 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_TR5_Msk


	)

2794 
	#EXTI_FTSR_TR6_Pos
 (6U)

	)

2795 
	#EXTI_FTSR_TR6_Msk
 (0x1U << 
EXTI_FTSR_TR6_Pos
è

	)

2796 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_TR6_Msk


	)

2797 
	#EXTI_FTSR_TR7_Pos
 (7U)

	)

2798 
	#EXTI_FTSR_TR7_Msk
 (0x1U << 
EXTI_FTSR_TR7_Pos
è

	)

2799 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_TR7_Msk


	)

2800 
	#EXTI_FTSR_TR8_Pos
 (8U)

	)

2801 
	#EXTI_FTSR_TR8_Msk
 (0x1U << 
EXTI_FTSR_TR8_Pos
è

	)

2802 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_TR8_Msk


	)

2803 
	#EXTI_FTSR_TR9_Pos
 (9U)

	)

2804 
	#EXTI_FTSR_TR9_Msk
 (0x1U << 
EXTI_FTSR_TR9_Pos
è

	)

2805 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_TR9_Msk


	)

2806 
	#EXTI_FTSR_TR10_Pos
 (10U)

	)

2807 
	#EXTI_FTSR_TR10_Msk
 (0x1U << 
EXTI_FTSR_TR10_Pos
è

	)

2808 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_TR10_Msk


	)

2809 
	#EXTI_FTSR_TR11_Pos
 (11U)

	)

2810 
	#EXTI_FTSR_TR11_Msk
 (0x1U << 
EXTI_FTSR_TR11_Pos
è

	)

2811 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_TR11_Msk


	)

2812 
	#EXTI_FTSR_TR12_Pos
 (12U)

	)

2813 
	#EXTI_FTSR_TR12_Msk
 (0x1U << 
EXTI_FTSR_TR12_Pos
è

	)

2814 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_TR12_Msk


	)

2815 
	#EXTI_FTSR_TR13_Pos
 (13U)

	)

2816 
	#EXTI_FTSR_TR13_Msk
 (0x1U << 
EXTI_FTSR_TR13_Pos
è

	)

2817 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_TR13_Msk


	)

2818 
	#EXTI_FTSR_TR14_Pos
 (14U)

	)

2819 
	#EXTI_FTSR_TR14_Msk
 (0x1U << 
EXTI_FTSR_TR14_Pos
è

	)

2820 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_TR14_Msk


	)

2821 
	#EXTI_FTSR_TR15_Pos
 (15U)

	)

2822 
	#EXTI_FTSR_TR15_Msk
 (0x1U << 
EXTI_FTSR_TR15_Pos
è

	)

2823 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_TR15_Msk


	)

2824 
	#EXTI_FTSR_TR16_Pos
 (16U)

	)

2825 
	#EXTI_FTSR_TR16_Msk
 (0x1U << 
EXTI_FTSR_TR16_Pos
è

	)

2826 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_TR16_Msk


	)

2827 
	#EXTI_FTSR_TR17_Pos
 (17U)

	)

2828 
	#EXTI_FTSR_TR17_Msk
 (0x1U << 
EXTI_FTSR_TR17_Pos
è

	)

2829 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_TR17_Msk


	)

2830 
	#EXTI_FTSR_TR18_Pos
 (18U)

	)

2831 
	#EXTI_FTSR_TR18_Msk
 (0x1U << 
EXTI_FTSR_TR18_Pos
è

	)

2832 
	#EXTI_FTSR_TR18
 
EXTI_FTSR_TR18_Msk


	)

2835 
	#EXTI_FTSR_FT0
 
EXTI_FTSR_TR0


	)

2836 
	#EXTI_FTSR_FT1
 
EXTI_FTSR_TR1


	)

2837 
	#EXTI_FTSR_FT2
 
EXTI_FTSR_TR2


	)

2838 
	#EXTI_FTSR_FT3
 
EXTI_FTSR_TR3


	)

2839 
	#EXTI_FTSR_FT4
 
EXTI_FTSR_TR4


	)

2840 
	#EXTI_FTSR_FT5
 
EXTI_FTSR_TR5


	)

2841 
	#EXTI_FTSR_FT6
 
EXTI_FTSR_TR6


	)

2842 
	#EXTI_FTSR_FT7
 
EXTI_FTSR_TR7


	)

2843 
	#EXTI_FTSR_FT8
 
EXTI_FTSR_TR8


	)

2844 
	#EXTI_FTSR_FT9
 
EXTI_FTSR_TR9


	)

2845 
	#EXTI_FTSR_FT10
 
EXTI_FTSR_TR10


	)

2846 
	#EXTI_FTSR_FT11
 
EXTI_FTSR_TR11


	)

2847 
	#EXTI_FTSR_FT12
 
EXTI_FTSR_TR12


	)

2848 
	#EXTI_FTSR_FT13
 
EXTI_FTSR_TR13


	)

2849 
	#EXTI_FTSR_FT14
 
EXTI_FTSR_TR14


	)

2850 
	#EXTI_FTSR_FT15
 
EXTI_FTSR_TR15


	)

2851 
	#EXTI_FTSR_FT16
 
EXTI_FTSR_TR16


	)

2852 
	#EXTI_FTSR_FT17
 
EXTI_FTSR_TR17


	)

2853 
	#EXTI_FTSR_FT18
 
EXTI_FTSR_TR18


	)

2856 
	#EXTI_SWIER_SWIER0_Pos
 (0U)

	)

2857 
	#EXTI_SWIER_SWIER0_Msk
 (0x1U << 
EXTI_SWIER_SWIER0_Pos
è

	)

2858 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWIER0_Msk


	)

2859 
	#EXTI_SWIER_SWIER1_Pos
 (1U)

	)

2860 
	#EXTI_SWIER_SWIER1_Msk
 (0x1U << 
EXTI_SWIER_SWIER1_Pos
è

	)

2861 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWIER1_Msk


	)

2862 
	#EXTI_SWIER_SWIER2_Pos
 (2U)

	)

2863 
	#EXTI_SWIER_SWIER2_Msk
 (0x1U << 
EXTI_SWIER_SWIER2_Pos
è

	)

2864 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWIER2_Msk


	)

2865 
	#EXTI_SWIER_SWIER3_Pos
 (3U)

	)

2866 
	#EXTI_SWIER_SWIER3_Msk
 (0x1U << 
EXTI_SWIER_SWIER3_Pos
è

	)

2867 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWIER3_Msk


	)

2868 
	#EXTI_SWIER_SWIER4_Pos
 (4U)

	)

2869 
	#EXTI_SWIER_SWIER4_Msk
 (0x1U << 
EXTI_SWIER_SWIER4_Pos
è

	)

2870 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWIER4_Msk


	)

2871 
	#EXTI_SWIER_SWIER5_Pos
 (5U)

	)

2872 
	#EXTI_SWIER_SWIER5_Msk
 (0x1U << 
EXTI_SWIER_SWIER5_Pos
è

	)

2873 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWIER5_Msk


	)

2874 
	#EXTI_SWIER_SWIER6_Pos
 (6U)

	)

2875 
	#EXTI_SWIER_SWIER6_Msk
 (0x1U << 
EXTI_SWIER_SWIER6_Pos
è

	)

2876 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWIER6_Msk


	)

2877 
	#EXTI_SWIER_SWIER7_Pos
 (7U)

	)

2878 
	#EXTI_SWIER_SWIER7_Msk
 (0x1U << 
EXTI_SWIER_SWIER7_Pos
è

	)

2879 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWIER7_Msk


	)

2880 
	#EXTI_SWIER_SWIER8_Pos
 (8U)

	)

2881 
	#EXTI_SWIER_SWIER8_Msk
 (0x1U << 
EXTI_SWIER_SWIER8_Pos
è

	)

2882 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWIER8_Msk


	)

2883 
	#EXTI_SWIER_SWIER9_Pos
 (9U)

	)

2884 
	#EXTI_SWIER_SWIER9_Msk
 (0x1U << 
EXTI_SWIER_SWIER9_Pos
è

	)

2885 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWIER9_Msk


	)

2886 
	#EXTI_SWIER_SWIER10_Pos
 (10U)

	)

2887 
	#EXTI_SWIER_SWIER10_Msk
 (0x1U << 
EXTI_SWIER_SWIER10_Pos
è

	)

2888 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWIER10_Msk


	)

2889 
	#EXTI_SWIER_SWIER11_Pos
 (11U)

	)

2890 
	#EXTI_SWIER_SWIER11_Msk
 (0x1U << 
EXTI_SWIER_SWIER11_Pos
è

	)

2891 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWIER11_Msk


	)

2892 
	#EXTI_SWIER_SWIER12_Pos
 (12U)

	)

2893 
	#EXTI_SWIER_SWIER12_Msk
 (0x1U << 
EXTI_SWIER_SWIER12_Pos
è

	)

2894 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWIER12_Msk


	)

2895 
	#EXTI_SWIER_SWIER13_Pos
 (13U)

	)

2896 
	#EXTI_SWIER_SWIER13_Msk
 (0x1U << 
EXTI_SWIER_SWIER13_Pos
è

	)

2897 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWIER13_Msk


	)

2898 
	#EXTI_SWIER_SWIER14_Pos
 (14U)

	)

2899 
	#EXTI_SWIER_SWIER14_Msk
 (0x1U << 
EXTI_SWIER_SWIER14_Pos
è

	)

2900 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWIER14_Msk


	)

2901 
	#EXTI_SWIER_SWIER15_Pos
 (15U)

	)

2902 
	#EXTI_SWIER_SWIER15_Msk
 (0x1U << 
EXTI_SWIER_SWIER15_Pos
è

	)

2903 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWIER15_Msk


	)

2904 
	#EXTI_SWIER_SWIER16_Pos
 (16U)

	)

2905 
	#EXTI_SWIER_SWIER16_Msk
 (0x1U << 
EXTI_SWIER_SWIER16_Pos
è

	)

2906 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWIER16_Msk


	)

2907 
	#EXTI_SWIER_SWIER17_Pos
 (17U)

	)

2908 
	#EXTI_SWIER_SWIER17_Msk
 (0x1U << 
EXTI_SWIER_SWIER17_Pos
è

	)

2909 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWIER17_Msk


	)

2910 
	#EXTI_SWIER_SWIER18_Pos
 (18U)

	)

2911 
	#EXTI_SWIER_SWIER18_Msk
 (0x1U << 
EXTI_SWIER_SWIER18_Pos
è

	)

2912 
	#EXTI_SWIER_SWIER18
 
EXTI_SWIER_SWIER18_Msk


	)

2915 
	#EXTI_SWIER_SWI0
 
EXTI_SWIER_SWIER0


	)

2916 
	#EXTI_SWIER_SWI1
 
EXTI_SWIER_SWIER1


	)

2917 
	#EXTI_SWIER_SWI2
 
EXTI_SWIER_SWIER2


	)

2918 
	#EXTI_SWIER_SWI3
 
EXTI_SWIER_SWIER3


	)

2919 
	#EXTI_SWIER_SWI4
 
EXTI_SWIER_SWIER4


	)

2920 
	#EXTI_SWIER_SWI5
 
EXTI_SWIER_SWIER5


	)

2921 
	#EXTI_SWIER_SWI6
 
EXTI_SWIER_SWIER6


	)

2922 
	#EXTI_SWIER_SWI7
 
EXTI_SWIER_SWIER7


	)

2923 
	#EXTI_SWIER_SWI8
 
EXTI_SWIER_SWIER8


	)

2924 
	#EXTI_SWIER_SWI9
 
EXTI_SWIER_SWIER9


	)

2925 
	#EXTI_SWIER_SWI10
 
EXTI_SWIER_SWIER10


	)

2926 
	#EXTI_SWIER_SWI11
 
EXTI_SWIER_SWIER11


	)

2927 
	#EXTI_SWIER_SWI12
 
EXTI_SWIER_SWIER12


	)

2928 
	#EXTI_SWIER_SWI13
 
EXTI_SWIER_SWIER13


	)

2929 
	#EXTI_SWIER_SWI14
 
EXTI_SWIER_SWIER14


	)

2930 
	#EXTI_SWIER_SWI15
 
EXTI_SWIER_SWIER15


	)

2931 
	#EXTI_SWIER_SWI16
 
EXTI_SWIER_SWIER16


	)

2932 
	#EXTI_SWIER_SWI17
 
EXTI_SWIER_SWIER17


	)

2933 
	#EXTI_SWIER_SWI18
 
EXTI_SWIER_SWIER18


	)

2936 
	#EXTI_PR_PR0_Pos
 (0U)

	)

2937 
	#EXTI_PR_PR0_Msk
 (0x1U << 
EXTI_PR_PR0_Pos
è

	)

2938 
	#EXTI_PR_PR0
 
EXTI_PR_PR0_Msk


	)

2939 
	#EXTI_PR_PR1_Pos
 (1U)

	)

2940 
	#EXTI_PR_PR1_Msk
 (0x1U << 
EXTI_PR_PR1_Pos
è

	)

2941 
	#EXTI_PR_PR1
 
EXTI_PR_PR1_Msk


	)

2942 
	#EXTI_PR_PR2_Pos
 (2U)

	)

2943 
	#EXTI_PR_PR2_Msk
 (0x1U << 
EXTI_PR_PR2_Pos
è

	)

2944 
	#EXTI_PR_PR2
 
EXTI_PR_PR2_Msk


	)

2945 
	#EXTI_PR_PR3_Pos
 (3U)

	)

2946 
	#EXTI_PR_PR3_Msk
 (0x1U << 
EXTI_PR_PR3_Pos
è

	)

2947 
	#EXTI_PR_PR3
 
EXTI_PR_PR3_Msk


	)

2948 
	#EXTI_PR_PR4_Pos
 (4U)

	)

2949 
	#EXTI_PR_PR4_Msk
 (0x1U << 
EXTI_PR_PR4_Pos
è

	)

2950 
	#EXTI_PR_PR4
 
EXTI_PR_PR4_Msk


	)

2951 
	#EXTI_PR_PR5_Pos
 (5U)

	)

2952 
	#EXTI_PR_PR5_Msk
 (0x1U << 
EXTI_PR_PR5_Pos
è

	)

2953 
	#EXTI_PR_PR5
 
EXTI_PR_PR5_Msk


	)

2954 
	#EXTI_PR_PR6_Pos
 (6U)

	)

2955 
	#EXTI_PR_PR6_Msk
 (0x1U << 
EXTI_PR_PR6_Pos
è

	)

2956 
	#EXTI_PR_PR6
 
EXTI_PR_PR6_Msk


	)

2957 
	#EXTI_PR_PR7_Pos
 (7U)

	)

2958 
	#EXTI_PR_PR7_Msk
 (0x1U << 
EXTI_PR_PR7_Pos
è

	)

2959 
	#EXTI_PR_PR7
 
EXTI_PR_PR7_Msk


	)

2960 
	#EXTI_PR_PR8_Pos
 (8U)

	)

2961 
	#EXTI_PR_PR8_Msk
 (0x1U << 
EXTI_PR_PR8_Pos
è

	)

2962 
	#EXTI_PR_PR8
 
EXTI_PR_PR8_Msk


	)

2963 
	#EXTI_PR_PR9_Pos
 (9U)

	)

2964 
	#EXTI_PR_PR9_Msk
 (0x1U << 
EXTI_PR_PR9_Pos
è

	)

2965 
	#EXTI_PR_PR9
 
EXTI_PR_PR9_Msk


	)

2966 
	#EXTI_PR_PR10_Pos
 (10U)

	)

2967 
	#EXTI_PR_PR10_Msk
 (0x1U << 
EXTI_PR_PR10_Pos
è

	)

2968 
	#EXTI_PR_PR10
 
EXTI_PR_PR10_Msk


	)

2969 
	#EXTI_PR_PR11_Pos
 (11U)

	)

2970 
	#EXTI_PR_PR11_Msk
 (0x1U << 
EXTI_PR_PR11_Pos
è

	)

2971 
	#EXTI_PR_PR11
 
EXTI_PR_PR11_Msk


	)

2972 
	#EXTI_PR_PR12_Pos
 (12U)

	)

2973 
	#EXTI_PR_PR12_Msk
 (0x1U << 
EXTI_PR_PR12_Pos
è

	)

2974 
	#EXTI_PR_PR12
 
EXTI_PR_PR12_Msk


	)

2975 
	#EXTI_PR_PR13_Pos
 (13U)

	)

2976 
	#EXTI_PR_PR13_Msk
 (0x1U << 
EXTI_PR_PR13_Pos
è

	)

2977 
	#EXTI_PR_PR13
 
EXTI_PR_PR13_Msk


	)

2978 
	#EXTI_PR_PR14_Pos
 (14U)

	)

2979 
	#EXTI_PR_PR14_Msk
 (0x1U << 
EXTI_PR_PR14_Pos
è

	)

2980 
	#EXTI_PR_PR14
 
EXTI_PR_PR14_Msk


	)

2981 
	#EXTI_PR_PR15_Pos
 (15U)

	)

2982 
	#EXTI_PR_PR15_Msk
 (0x1U << 
EXTI_PR_PR15_Pos
è

	)

2983 
	#EXTI_PR_PR15
 
EXTI_PR_PR15_Msk


	)

2984 
	#EXTI_PR_PR16_Pos
 (16U)

	)

2985 
	#EXTI_PR_PR16_Msk
 (0x1U << 
EXTI_PR_PR16_Pos
è

	)

2986 
	#EXTI_PR_PR16
 
EXTI_PR_PR16_Msk


	)

2987 
	#EXTI_PR_PR17_Pos
 (17U)

	)

2988 
	#EXTI_PR_PR17_Msk
 (0x1U << 
EXTI_PR_PR17_Pos
è

	)

2989 
	#EXTI_PR_PR17
 
EXTI_PR_PR17_Msk


	)

2990 
	#EXTI_PR_PR18_Pos
 (18U)

	)

2991 
	#EXTI_PR_PR18_Msk
 (0x1U << 
EXTI_PR_PR18_Pos
è

	)

2992 
	#EXTI_PR_PR18
 
EXTI_PR_PR18_Msk


	)

2995 
	#EXTI_PR_PIF0
 
EXTI_PR_PR0


	)

2996 
	#EXTI_PR_PIF1
 
EXTI_PR_PR1


	)

2997 
	#EXTI_PR_PIF2
 
EXTI_PR_PR2


	)

2998 
	#EXTI_PR_PIF3
 
EXTI_PR_PR3


	)

2999 
	#EXTI_PR_PIF4
 
EXTI_PR_PR4


	)

3000 
	#EXTI_PR_PIF5
 
EXTI_PR_PR5


	)

3001 
	#EXTI_PR_PIF6
 
EXTI_PR_PR6


	)

3002 
	#EXTI_PR_PIF7
 
EXTI_PR_PR7


	)

3003 
	#EXTI_PR_PIF8
 
EXTI_PR_PR8


	)

3004 
	#EXTI_PR_PIF9
 
EXTI_PR_PR9


	)

3005 
	#EXTI_PR_PIF10
 
EXTI_PR_PR10


	)

3006 
	#EXTI_PR_PIF11
 
EXTI_PR_PR11


	)

3007 
	#EXTI_PR_PIF12
 
EXTI_PR_PR12


	)

3008 
	#EXTI_PR_PIF13
 
EXTI_PR_PR13


	)

3009 
	#EXTI_PR_PIF14
 
EXTI_PR_PR14


	)

3010 
	#EXTI_PR_PIF15
 
EXTI_PR_PR15


	)

3011 
	#EXTI_PR_PIF16
 
EXTI_PR_PR16


	)

3012 
	#EXTI_PR_PIF17
 
EXTI_PR_PR17


	)

3013 
	#EXTI_PR_PIF18
 
EXTI_PR_PR18


	)

3022 
	#DMA_ISR_GIF1_Pos
 (0U)

	)

3023 
	#DMA_ISR_GIF1_Msk
 (0x1U << 
DMA_ISR_GIF1_Pos
è

	)

3024 
	#DMA_ISR_GIF1
 
DMA_ISR_GIF1_Msk


	)

3025 
	#DMA_ISR_TCIF1_Pos
 (1U)

	)

3026 
	#DMA_ISR_TCIF1_Msk
 (0x1U << 
DMA_ISR_TCIF1_Pos
è

	)

3027 
	#DMA_ISR_TCIF1
 
DMA_ISR_TCIF1_Msk


	)

3028 
	#DMA_ISR_HTIF1_Pos
 (2U)

	)

3029 
	#DMA_ISR_HTIF1_Msk
 (0x1U << 
DMA_ISR_HTIF1_Pos
è

	)

3030 
	#DMA_ISR_HTIF1
 
DMA_ISR_HTIF1_Msk


	)

3031 
	#DMA_ISR_TEIF1_Pos
 (3U)

	)

3032 
	#DMA_ISR_TEIF1_Msk
 (0x1U << 
DMA_ISR_TEIF1_Pos
è

	)

3033 
	#DMA_ISR_TEIF1
 
DMA_ISR_TEIF1_Msk


	)

3034 
	#DMA_ISR_GIF2_Pos
 (4U)

	)

3035 
	#DMA_ISR_GIF2_Msk
 (0x1U << 
DMA_ISR_GIF2_Pos
è

	)

3036 
	#DMA_ISR_GIF2
 
DMA_ISR_GIF2_Msk


	)

3037 
	#DMA_ISR_TCIF2_Pos
 (5U)

	)

3038 
	#DMA_ISR_TCIF2_Msk
 (0x1U << 
DMA_ISR_TCIF2_Pos
è

	)

3039 
	#DMA_ISR_TCIF2
 
DMA_ISR_TCIF2_Msk


	)

3040 
	#DMA_ISR_HTIF2_Pos
 (6U)

	)

3041 
	#DMA_ISR_HTIF2_Msk
 (0x1U << 
DMA_ISR_HTIF2_Pos
è

	)

3042 
	#DMA_ISR_HTIF2
 
DMA_ISR_HTIF2_Msk


	)

3043 
	#DMA_ISR_TEIF2_Pos
 (7U)

	)

3044 
	#DMA_ISR_TEIF2_Msk
 (0x1U << 
DMA_ISR_TEIF2_Pos
è

	)

3045 
	#DMA_ISR_TEIF2
 
DMA_ISR_TEIF2_Msk


	)

3046 
	#DMA_ISR_GIF3_Pos
 (8U)

	)

3047 
	#DMA_ISR_GIF3_Msk
 (0x1U << 
DMA_ISR_GIF3_Pos
è

	)

3048 
	#DMA_ISR_GIF3
 
DMA_ISR_GIF3_Msk


	)

3049 
	#DMA_ISR_TCIF3_Pos
 (9U)

	)

3050 
	#DMA_ISR_TCIF3_Msk
 (0x1U << 
DMA_ISR_TCIF3_Pos
è

	)

3051 
	#DMA_ISR_TCIF3
 
DMA_ISR_TCIF3_Msk


	)

3052 
	#DMA_ISR_HTIF3_Pos
 (10U)

	)

3053 
	#DMA_ISR_HTIF3_Msk
 (0x1U << 
DMA_ISR_HTIF3_Pos
è

	)

3054 
	#DMA_ISR_HTIF3
 
DMA_ISR_HTIF3_Msk


	)

3055 
	#DMA_ISR_TEIF3_Pos
 (11U)

	)

3056 
	#DMA_ISR_TEIF3_Msk
 (0x1U << 
DMA_ISR_TEIF3_Pos
è

	)

3057 
	#DMA_ISR_TEIF3
 
DMA_ISR_TEIF3_Msk


	)

3058 
	#DMA_ISR_GIF4_Pos
 (12U)

	)

3059 
	#DMA_ISR_GIF4_Msk
 (0x1U << 
DMA_ISR_GIF4_Pos
è

	)

3060 
	#DMA_ISR_GIF4
 
DMA_ISR_GIF4_Msk


	)

3061 
	#DMA_ISR_TCIF4_Pos
 (13U)

	)

3062 
	#DMA_ISR_TCIF4_Msk
 (0x1U << 
DMA_ISR_TCIF4_Pos
è

	)

3063 
	#DMA_ISR_TCIF4
 
DMA_ISR_TCIF4_Msk


	)

3064 
	#DMA_ISR_HTIF4_Pos
 (14U)

	)

3065 
	#DMA_ISR_HTIF4_Msk
 (0x1U << 
DMA_ISR_HTIF4_Pos
è

	)

3066 
	#DMA_ISR_HTIF4
 
DMA_ISR_HTIF4_Msk


	)

3067 
	#DMA_ISR_TEIF4_Pos
 (15U)

	)

3068 
	#DMA_ISR_TEIF4_Msk
 (0x1U << 
DMA_ISR_TEIF4_Pos
è

	)

3069 
	#DMA_ISR_TEIF4
 
DMA_ISR_TEIF4_Msk


	)

3070 
	#DMA_ISR_GIF5_Pos
 (16U)

	)

3071 
	#DMA_ISR_GIF5_Msk
 (0x1U << 
DMA_ISR_GIF5_Pos
è

	)

3072 
	#DMA_ISR_GIF5
 
DMA_ISR_GIF5_Msk


	)

3073 
	#DMA_ISR_TCIF5_Pos
 (17U)

	)

3074 
	#DMA_ISR_TCIF5_Msk
 (0x1U << 
DMA_ISR_TCIF5_Pos
è

	)

3075 
	#DMA_ISR_TCIF5
 
DMA_ISR_TCIF5_Msk


	)

3076 
	#DMA_ISR_HTIF5_Pos
 (18U)

	)

3077 
	#DMA_ISR_HTIF5_Msk
 (0x1U << 
DMA_ISR_HTIF5_Pos
è

	)

3078 
	#DMA_ISR_HTIF5
 
DMA_ISR_HTIF5_Msk


	)

3079 
	#DMA_ISR_TEIF5_Pos
 (19U)

	)

3080 
	#DMA_ISR_TEIF5_Msk
 (0x1U << 
DMA_ISR_TEIF5_Pos
è

	)

3081 
	#DMA_ISR_TEIF5
 
DMA_ISR_TEIF5_Msk


	)

3082 
	#DMA_ISR_GIF6_Pos
 (20U)

	)

3083 
	#DMA_ISR_GIF6_Msk
 (0x1U << 
DMA_ISR_GIF6_Pos
è

	)

3084 
	#DMA_ISR_GIF6
 
DMA_ISR_GIF6_Msk


	)

3085 
	#DMA_ISR_TCIF6_Pos
 (21U)

	)

3086 
	#DMA_ISR_TCIF6_Msk
 (0x1U << 
DMA_ISR_TCIF6_Pos
è

	)

3087 
	#DMA_ISR_TCIF6
 
DMA_ISR_TCIF6_Msk


	)

3088 
	#DMA_ISR_HTIF6_Pos
 (22U)

	)

3089 
	#DMA_ISR_HTIF6_Msk
 (0x1U << 
DMA_ISR_HTIF6_Pos
è

	)

3090 
	#DMA_ISR_HTIF6
 
DMA_ISR_HTIF6_Msk


	)

3091 
	#DMA_ISR_TEIF6_Pos
 (23U)

	)

3092 
	#DMA_ISR_TEIF6_Msk
 (0x1U << 
DMA_ISR_TEIF6_Pos
è

	)

3093 
	#DMA_ISR_TEIF6
 
DMA_ISR_TEIF6_Msk


	)

3094 
	#DMA_ISR_GIF7_Pos
 (24U)

	)

3095 
	#DMA_ISR_GIF7_Msk
 (0x1U << 
DMA_ISR_GIF7_Pos
è

	)

3096 
	#DMA_ISR_GIF7
 
DMA_ISR_GIF7_Msk


	)

3097 
	#DMA_ISR_TCIF7_Pos
 (25U)

	)

3098 
	#DMA_ISR_TCIF7_Msk
 (0x1U << 
DMA_ISR_TCIF7_Pos
è

	)

3099 
	#DMA_ISR_TCIF7
 
DMA_ISR_TCIF7_Msk


	)

3100 
	#DMA_ISR_HTIF7_Pos
 (26U)

	)

3101 
	#DMA_ISR_HTIF7_Msk
 (0x1U << 
DMA_ISR_HTIF7_Pos
è

	)

3102 
	#DMA_ISR_HTIF7
 
DMA_ISR_HTIF7_Msk


	)

3103 
	#DMA_ISR_TEIF7_Pos
 (27U)

	)

3104 
	#DMA_ISR_TEIF7_Msk
 (0x1U << 
DMA_ISR_TEIF7_Pos
è

	)

3105 
	#DMA_ISR_TEIF7
 
DMA_ISR_TEIF7_Msk


	)

3108 
	#DMA_IFCR_CGIF1_Pos
 (0U)

	)

3109 
	#DMA_IFCR_CGIF1_Msk
 (0x1U << 
DMA_IFCR_CGIF1_Pos
è

	)

3110 
	#DMA_IFCR_CGIF1
 
DMA_IFCR_CGIF1_Msk


	)

3111 
	#DMA_IFCR_CTCIF1_Pos
 (1U)

	)

3112 
	#DMA_IFCR_CTCIF1_Msk
 (0x1U << 
DMA_IFCR_CTCIF1_Pos
è

	)

3113 
	#DMA_IFCR_CTCIF1
 
DMA_IFCR_CTCIF1_Msk


	)

3114 
	#DMA_IFCR_CHTIF1_Pos
 (2U)

	)

3115 
	#DMA_IFCR_CHTIF1_Msk
 (0x1U << 
DMA_IFCR_CHTIF1_Pos
è

	)

3116 
	#DMA_IFCR_CHTIF1
 
DMA_IFCR_CHTIF1_Msk


	)

3117 
	#DMA_IFCR_CTEIF1_Pos
 (3U)

	)

3118 
	#DMA_IFCR_CTEIF1_Msk
 (0x1U << 
DMA_IFCR_CTEIF1_Pos
è

	)

3119 
	#DMA_IFCR_CTEIF1
 
DMA_IFCR_CTEIF1_Msk


	)

3120 
	#DMA_IFCR_CGIF2_Pos
 (4U)

	)

3121 
	#DMA_IFCR_CGIF2_Msk
 (0x1U << 
DMA_IFCR_CGIF2_Pos
è

	)

3122 
	#DMA_IFCR_CGIF2
 
DMA_IFCR_CGIF2_Msk


	)

3123 
	#DMA_IFCR_CTCIF2_Pos
 (5U)

	)

3124 
	#DMA_IFCR_CTCIF2_Msk
 (0x1U << 
DMA_IFCR_CTCIF2_Pos
è

	)

3125 
	#DMA_IFCR_CTCIF2
 
DMA_IFCR_CTCIF2_Msk


	)

3126 
	#DMA_IFCR_CHTIF2_Pos
 (6U)

	)

3127 
	#DMA_IFCR_CHTIF2_Msk
 (0x1U << 
DMA_IFCR_CHTIF2_Pos
è

	)

3128 
	#DMA_IFCR_CHTIF2
 
DMA_IFCR_CHTIF2_Msk


	)

3129 
	#DMA_IFCR_CTEIF2_Pos
 (7U)

	)

3130 
	#DMA_IFCR_CTEIF2_Msk
 (0x1U << 
DMA_IFCR_CTEIF2_Pos
è

	)

3131 
	#DMA_IFCR_CTEIF2
 
DMA_IFCR_CTEIF2_Msk


	)

3132 
	#DMA_IFCR_CGIF3_Pos
 (8U)

	)

3133 
	#DMA_IFCR_CGIF3_Msk
 (0x1U << 
DMA_IFCR_CGIF3_Pos
è

	)

3134 
	#DMA_IFCR_CGIF3
 
DMA_IFCR_CGIF3_Msk


	)

3135 
	#DMA_IFCR_CTCIF3_Pos
 (9U)

	)

3136 
	#DMA_IFCR_CTCIF3_Msk
 (0x1U << 
DMA_IFCR_CTCIF3_Pos
è

	)

3137 
	#DMA_IFCR_CTCIF3
 
DMA_IFCR_CTCIF3_Msk


	)

3138 
	#DMA_IFCR_CHTIF3_Pos
 (10U)

	)

3139 
	#DMA_IFCR_CHTIF3_Msk
 (0x1U << 
DMA_IFCR_CHTIF3_Pos
è

	)

3140 
	#DMA_IFCR_CHTIF3
 
DMA_IFCR_CHTIF3_Msk


	)

3141 
	#DMA_IFCR_CTEIF3_Pos
 (11U)

	)

3142 
	#DMA_IFCR_CTEIF3_Msk
 (0x1U << 
DMA_IFCR_CTEIF3_Pos
è

	)

3143 
	#DMA_IFCR_CTEIF3
 
DMA_IFCR_CTEIF3_Msk


	)

3144 
	#DMA_IFCR_CGIF4_Pos
 (12U)

	)

3145 
	#DMA_IFCR_CGIF4_Msk
 (0x1U << 
DMA_IFCR_CGIF4_Pos
è

	)

3146 
	#DMA_IFCR_CGIF4
 
DMA_IFCR_CGIF4_Msk


	)

3147 
	#DMA_IFCR_CTCIF4_Pos
 (13U)

	)

3148 
	#DMA_IFCR_CTCIF4_Msk
 (0x1U << 
DMA_IFCR_CTCIF4_Pos
è

	)

3149 
	#DMA_IFCR_CTCIF4
 
DMA_IFCR_CTCIF4_Msk


	)

3150 
	#DMA_IFCR_CHTIF4_Pos
 (14U)

	)

3151 
	#DMA_IFCR_CHTIF4_Msk
 (0x1U << 
DMA_IFCR_CHTIF4_Pos
è

	)

3152 
	#DMA_IFCR_CHTIF4
 
DMA_IFCR_CHTIF4_Msk


	)

3153 
	#DMA_IFCR_CTEIF4_Pos
 (15U)

	)

3154 
	#DMA_IFCR_CTEIF4_Msk
 (0x1U << 
DMA_IFCR_CTEIF4_Pos
è

	)

3155 
	#DMA_IFCR_CTEIF4
 
DMA_IFCR_CTEIF4_Msk


	)

3156 
	#DMA_IFCR_CGIF5_Pos
 (16U)

	)

3157 
	#DMA_IFCR_CGIF5_Msk
 (0x1U << 
DMA_IFCR_CGIF5_Pos
è

	)

3158 
	#DMA_IFCR_CGIF5
 
DMA_IFCR_CGIF5_Msk


	)

3159 
	#DMA_IFCR_CTCIF5_Pos
 (17U)

	)

3160 
	#DMA_IFCR_CTCIF5_Msk
 (0x1U << 
DMA_IFCR_CTCIF5_Pos
è

	)

3161 
	#DMA_IFCR_CTCIF5
 
DMA_IFCR_CTCIF5_Msk


	)

3162 
	#DMA_IFCR_CHTIF5_Pos
 (18U)

	)

3163 
	#DMA_IFCR_CHTIF5_Msk
 (0x1U << 
DMA_IFCR_CHTIF5_Pos
è

	)

3164 
	#DMA_IFCR_CHTIF5
 
DMA_IFCR_CHTIF5_Msk


	)

3165 
	#DMA_IFCR_CTEIF5_Pos
 (19U)

	)

3166 
	#DMA_IFCR_CTEIF5_Msk
 (0x1U << 
DMA_IFCR_CTEIF5_Pos
è

	)

3167 
	#DMA_IFCR_CTEIF5
 
DMA_IFCR_CTEIF5_Msk


	)

3168 
	#DMA_IFCR_CGIF6_Pos
 (20U)

	)

3169 
	#DMA_IFCR_CGIF6_Msk
 (0x1U << 
DMA_IFCR_CGIF6_Pos
è

	)

3170 
	#DMA_IFCR_CGIF6
 
DMA_IFCR_CGIF6_Msk


	)

3171 
	#DMA_IFCR_CTCIF6_Pos
 (21U)

	)

3172 
	#DMA_IFCR_CTCIF6_Msk
 (0x1U << 
DMA_IFCR_CTCIF6_Pos
è

	)

3173 
	#DMA_IFCR_CTCIF6
 
DMA_IFCR_CTCIF6_Msk


	)

3174 
	#DMA_IFCR_CHTIF6_Pos
 (22U)

	)

3175 
	#DMA_IFCR_CHTIF6_Msk
 (0x1U << 
DMA_IFCR_CHTIF6_Pos
è

	)

3176 
	#DMA_IFCR_CHTIF6
 
DMA_IFCR_CHTIF6_Msk


	)

3177 
	#DMA_IFCR_CTEIF6_Pos
 (23U)

	)

3178 
	#DMA_IFCR_CTEIF6_Msk
 (0x1U << 
DMA_IFCR_CTEIF6_Pos
è

	)

3179 
	#DMA_IFCR_CTEIF6
 
DMA_IFCR_CTEIF6_Msk


	)

3180 
	#DMA_IFCR_CGIF7_Pos
 (24U)

	)

3181 
	#DMA_IFCR_CGIF7_Msk
 (0x1U << 
DMA_IFCR_CGIF7_Pos
è

	)

3182 
	#DMA_IFCR_CGIF7
 
DMA_IFCR_CGIF7_Msk


	)

3183 
	#DMA_IFCR_CTCIF7_Pos
 (25U)

	)

3184 
	#DMA_IFCR_CTCIF7_Msk
 (0x1U << 
DMA_IFCR_CTCIF7_Pos
è

	)

3185 
	#DMA_IFCR_CTCIF7
 
DMA_IFCR_CTCIF7_Msk


	)

3186 
	#DMA_IFCR_CHTIF7_Pos
 (26U)

	)

3187 
	#DMA_IFCR_CHTIF7_Msk
 (0x1U << 
DMA_IFCR_CHTIF7_Pos
è

	)

3188 
	#DMA_IFCR_CHTIF7
 
DMA_IFCR_CHTIF7_Msk


	)

3189 
	#DMA_IFCR_CTEIF7_Pos
 (27U)

	)

3190 
	#DMA_IFCR_CTEIF7_Msk
 (0x1U << 
DMA_IFCR_CTEIF7_Pos
è

	)

3191 
	#DMA_IFCR_CTEIF7
 
DMA_IFCR_CTEIF7_Msk


	)

3194 
	#DMA_CCR_EN_Pos
 (0U)

	)

3195 
	#DMA_CCR_EN_Msk
 (0x1U << 
DMA_CCR_EN_Pos
è

	)

3196 
	#DMA_CCR_EN
 
DMA_CCR_EN_Msk


	)

3197 
	#DMA_CCR_TCIE_Pos
 (1U)

	)

3198 
	#DMA_CCR_TCIE_Msk
 (0x1U << 
DMA_CCR_TCIE_Pos
è

	)

3199 
	#DMA_CCR_TCIE
 
DMA_CCR_TCIE_Msk


	)

3200 
	#DMA_CCR_HTIE_Pos
 (2U)

	)

3201 
	#DMA_CCR_HTIE_Msk
 (0x1U << 
DMA_CCR_HTIE_Pos
è

	)

3202 
	#DMA_CCR_HTIE
 
DMA_CCR_HTIE_Msk


	)

3203 
	#DMA_CCR_TEIE_Pos
 (3U)

	)

3204 
	#DMA_CCR_TEIE_Msk
 (0x1U << 
DMA_CCR_TEIE_Pos
è

	)

3205 
	#DMA_CCR_TEIE
 
DMA_CCR_TEIE_Msk


	)

3206 
	#DMA_CCR_DIR_Pos
 (4U)

	)

3207 
	#DMA_CCR_DIR_Msk
 (0x1U << 
DMA_CCR_DIR_Pos
è

	)

3208 
	#DMA_CCR_DIR
 
DMA_CCR_DIR_Msk


	)

3209 
	#DMA_CCR_CIRC_Pos
 (5U)

	)

3210 
	#DMA_CCR_CIRC_Msk
 (0x1U << 
DMA_CCR_CIRC_Pos
è

	)

3211 
	#DMA_CCR_CIRC
 
DMA_CCR_CIRC_Msk


	)

3212 
	#DMA_CCR_PINC_Pos
 (6U)

	)

3213 
	#DMA_CCR_PINC_Msk
 (0x1U << 
DMA_CCR_PINC_Pos
è

	)

3214 
	#DMA_CCR_PINC
 
DMA_CCR_PINC_Msk


	)

3215 
	#DMA_CCR_MINC_Pos
 (7U)

	)

3216 
	#DMA_CCR_MINC_Msk
 (0x1U << 
DMA_CCR_MINC_Pos
è

	)

3217 
	#DMA_CCR_MINC
 
DMA_CCR_MINC_Msk


	)

3219 
	#DMA_CCR_PSIZE_Pos
 (8U)

	)

3220 
	#DMA_CCR_PSIZE_Msk
 (0x3U << 
DMA_CCR_PSIZE_Pos
è

	)

3221 
	#DMA_CCR_PSIZE
 
DMA_CCR_PSIZE_Msk


	)

3222 
	#DMA_CCR_PSIZE_0
 (0x1U << 
DMA_CCR_PSIZE_Pos
è

	)

3223 
	#DMA_CCR_PSIZE_1
 (0x2U << 
DMA_CCR_PSIZE_Pos
è

	)

3225 
	#DMA_CCR_MSIZE_Pos
 (10U)

	)

3226 
	#DMA_CCR_MSIZE_Msk
 (0x3U << 
DMA_CCR_MSIZE_Pos
è

	)

3227 
	#DMA_CCR_MSIZE
 
DMA_CCR_MSIZE_Msk


	)

3228 
	#DMA_CCR_MSIZE_0
 (0x1U << 
DMA_CCR_MSIZE_Pos
è

	)

3229 
	#DMA_CCR_MSIZE_1
 (0x2U << 
DMA_CCR_MSIZE_Pos
è

	)

3231 
	#DMA_CCR_PL_Pos
 (12U)

	)

3232 
	#DMA_CCR_PL_Msk
 (0x3U << 
DMA_CCR_PL_Pos
è

	)

3233 
	#DMA_CCR_PL
 
DMA_CCR_PL_Msk


	)

3234 
	#DMA_CCR_PL_0
 (0x1U << 
DMA_CCR_PL_Pos
è

	)

3235 
	#DMA_CCR_PL_1
 (0x2U << 
DMA_CCR_PL_Pos
è

	)

3237 
	#DMA_CCR_MEM2MEM_Pos
 (14U)

	)

3238 
	#DMA_CCR_MEM2MEM_Msk
 (0x1U << 
DMA_CCR_MEM2MEM_Pos
è

	)

3239 
	#DMA_CCR_MEM2MEM
 
DMA_CCR_MEM2MEM_Msk


	)

3242 
	#DMA_CNDTR_NDT_Pos
 (0U)

	)

3243 
	#DMA_CNDTR_NDT_Msk
 (0xFFFFU << 
DMA_CNDTR_NDT_Pos
è

	)

3244 
	#DMA_CNDTR_NDT
 
DMA_CNDTR_NDT_Msk


	)

3247 
	#DMA_CPAR_PA_Pos
 (0U)

	)

3248 
	#DMA_CPAR_PA_Msk
 (0xFFFFFFFFU << 
DMA_CPAR_PA_Pos
è

	)

3249 
	#DMA_CPAR_PA
 
DMA_CPAR_PA_Msk


	)

3252 
	#DMA_CMAR_MA_Pos
 (0U)

	)

3253 
	#DMA_CMAR_MA_Msk
 (0xFFFFFFFFU << 
DMA_CMAR_MA_Pos
è

	)

3254 
	#DMA_CMAR_MA
 
DMA_CMAR_MA_Msk


	)

3265 
	#ADC_MULTIMODE_SUPPORT


	)

3268 
	#ADC_SR_AWD_Pos
 (0U)

	)

3269 
	#ADC_SR_AWD_Msk
 (0x1U << 
ADC_SR_AWD_Pos
è

	)

3270 
	#ADC_SR_AWD
 
ADC_SR_AWD_Msk


	)

3271 
	#ADC_SR_EOS_Pos
 (1U)

	)

3272 
	#ADC_SR_EOS_Msk
 (0x1U << 
ADC_SR_EOS_Pos
è

	)

3273 
	#ADC_SR_EOS
 
ADC_SR_EOS_Msk


	)

3274 
	#ADC_SR_JEOS_Pos
 (2U)

	)

3275 
	#ADC_SR_JEOS_Msk
 (0x1U << 
ADC_SR_JEOS_Pos
è

	)

3276 
	#ADC_SR_JEOS
 
ADC_SR_JEOS_Msk


	)

3277 
	#ADC_SR_JSTRT_Pos
 (3U)

	)

3278 
	#ADC_SR_JSTRT_Msk
 (0x1U << 
ADC_SR_JSTRT_Pos
è

	)

3279 
	#ADC_SR_JSTRT
 
ADC_SR_JSTRT_Msk


	)

3280 
	#ADC_SR_STRT_Pos
 (4U)

	)

3281 
	#ADC_SR_STRT_Msk
 (0x1U << 
ADC_SR_STRT_Pos
è

	)

3282 
	#ADC_SR_STRT
 
ADC_SR_STRT_Msk


	)

3285 
	#ADC_SR_EOC
 (
ADC_SR_EOS
)

	)

3286 
	#ADC_SR_JEOC
 (
ADC_SR_JEOS
)

	)

3289 
	#ADC_CR1_AWDCH_Pos
 (0U)

	)

3290 
	#ADC_CR1_AWDCH_Msk
 (0x1FU << 
ADC_CR1_AWDCH_Pos
è

	)

3291 
	#ADC_CR1_AWDCH
 
ADC_CR1_AWDCH_Msk


	)

3292 
	#ADC_CR1_AWDCH_0
 (0x01U << 
ADC_CR1_AWDCH_Pos
è

	)

3293 
	#ADC_CR1_AWDCH_1
 (0x02U << 
ADC_CR1_AWDCH_Pos
è

	)

3294 
	#ADC_CR1_AWDCH_2
 (0x04U << 
ADC_CR1_AWDCH_Pos
è

	)

3295 
	#ADC_CR1_AWDCH_3
 (0x08U << 
ADC_CR1_AWDCH_Pos
è

	)

3296 
	#ADC_CR1_AWDCH_4
 (0x10U << 
ADC_CR1_AWDCH_Pos
è

	)

3298 
	#ADC_CR1_EOSIE_Pos
 (5U)

	)

3299 
	#ADC_CR1_EOSIE_Msk
 (0x1U << 
ADC_CR1_EOSIE_Pos
è

	)

3300 
	#ADC_CR1_EOSIE
 
ADC_CR1_EOSIE_Msk


	)

3301 
	#ADC_CR1_AWDIE_Pos
 (6U)

	)

3302 
	#ADC_CR1_AWDIE_Msk
 (0x1U << 
ADC_CR1_AWDIE_Pos
è

	)

3303 
	#ADC_CR1_AWDIE
 
ADC_CR1_AWDIE_Msk


	)

3304 
	#ADC_CR1_JEOSIE_Pos
 (7U)

	)

3305 
	#ADC_CR1_JEOSIE_Msk
 (0x1U << 
ADC_CR1_JEOSIE_Pos
è

	)

3306 
	#ADC_CR1_JEOSIE
 
ADC_CR1_JEOSIE_Msk


	)

3307 
	#ADC_CR1_SCAN_Pos
 (8U)

	)

3308 
	#ADC_CR1_SCAN_Msk
 (0x1U << 
ADC_CR1_SCAN_Pos
è

	)

3309 
	#ADC_CR1_SCAN
 
ADC_CR1_SCAN_Msk


	)

3310 
	#ADC_CR1_AWDSGL_Pos
 (9U)

	)

3311 
	#ADC_CR1_AWDSGL_Msk
 (0x1U << 
ADC_CR1_AWDSGL_Pos
è

	)

3312 
	#ADC_CR1_AWDSGL
 
ADC_CR1_AWDSGL_Msk


	)

3313 
	#ADC_CR1_JAUTO_Pos
 (10U)

	)

3314 
	#ADC_CR1_JAUTO_Msk
 (0x1U << 
ADC_CR1_JAUTO_Pos
è

	)

3315 
	#ADC_CR1_JAUTO
 
ADC_CR1_JAUTO_Msk


	)

3316 
	#ADC_CR1_DISCEN_Pos
 (11U)

	)

3317 
	#ADC_CR1_DISCEN_Msk
 (0x1U << 
ADC_CR1_DISCEN_Pos
è

	)

3318 
	#ADC_CR1_DISCEN
 
ADC_CR1_DISCEN_Msk


	)

3319 
	#ADC_CR1_JDISCEN_Pos
 (12U)

	)

3320 
	#ADC_CR1_JDISCEN_Msk
 (0x1U << 
ADC_CR1_JDISCEN_Pos
è

	)

3321 
	#ADC_CR1_JDISCEN
 
ADC_CR1_JDISCEN_Msk


	)

3323 
	#ADC_CR1_DISCNUM_Pos
 (13U)

	)

3324 
	#ADC_CR1_DISCNUM_Msk
 (0x7U << 
ADC_CR1_DISCNUM_Pos
è

	)

3325 
	#ADC_CR1_DISCNUM
 
ADC_CR1_DISCNUM_Msk


	)

3326 
	#ADC_CR1_DISCNUM_0
 (0x1U << 
ADC_CR1_DISCNUM_Pos
è

	)

3327 
	#ADC_CR1_DISCNUM_1
 (0x2U << 
ADC_CR1_DISCNUM_Pos
è

	)

3328 
	#ADC_CR1_DISCNUM_2
 (0x4U << 
ADC_CR1_DISCNUM_Pos
è

	)

3330 
	#ADC_CR1_DUALMOD_Pos
 (16U)

	)

3331 
	#ADC_CR1_DUALMOD_Msk
 (0xFU << 
ADC_CR1_DUALMOD_Pos
è

	)

3332 
	#ADC_CR1_DUALMOD
 
ADC_CR1_DUALMOD_Msk


	)

3333 
	#ADC_CR1_DUALMOD_0
 (0x1U << 
ADC_CR1_DUALMOD_Pos
è

	)

3334 
	#ADC_CR1_DUALMOD_1
 (0x2U << 
ADC_CR1_DUALMOD_Pos
è

	)

3335 
	#ADC_CR1_DUALMOD_2
 (0x4U << 
ADC_CR1_DUALMOD_Pos
è

	)

3336 
	#ADC_CR1_DUALMOD_3
 (0x8U << 
ADC_CR1_DUALMOD_Pos
è

	)

3338 
	#ADC_CR1_JAWDEN_Pos
 (22U)

	)

3339 
	#ADC_CR1_JAWDEN_Msk
 (0x1U << 
ADC_CR1_JAWDEN_Pos
è

	)

3340 
	#ADC_CR1_JAWDEN
 
ADC_CR1_JAWDEN_Msk


	)

3341 
	#ADC_CR1_AWDEN_Pos
 (23U)

	)

3342 
	#ADC_CR1_AWDEN_Msk
 (0x1U << 
ADC_CR1_AWDEN_Pos
è

	)

3343 
	#ADC_CR1_AWDEN
 
ADC_CR1_AWDEN_Msk


	)

3346 
	#ADC_CR1_EOCIE
 (
ADC_CR1_EOSIE
)

	)

3347 
	#ADC_CR1_JEOCIE
 (
ADC_CR1_JEOSIE
)

	)

3350 
	#ADC_CR2_ADON_Pos
 (0U)

	)

3351 
	#ADC_CR2_ADON_Msk
 (0x1U << 
ADC_CR2_ADON_Pos
è

	)

3352 
	#ADC_CR2_ADON
 
ADC_CR2_ADON_Msk


	)

3353 
	#ADC_CR2_CONT_Pos
 (1U)

	)

3354 
	#ADC_CR2_CONT_Msk
 (0x1U << 
ADC_CR2_CONT_Pos
è

	)

3355 
	#ADC_CR2_CONT
 
ADC_CR2_CONT_Msk


	)

3356 
	#ADC_CR2_CAL_Pos
 (2U)

	)

3357 
	#ADC_CR2_CAL_Msk
 (0x1U << 
ADC_CR2_CAL_Pos
è

	)

3358 
	#ADC_CR2_CAL
 
ADC_CR2_CAL_Msk


	)

3359 
	#ADC_CR2_RSTCAL_Pos
 (3U)

	)

3360 
	#ADC_CR2_RSTCAL_Msk
 (0x1U << 
ADC_CR2_RSTCAL_Pos
è

	)

3361 
	#ADC_CR2_RSTCAL
 
ADC_CR2_RSTCAL_Msk


	)

3362 
	#ADC_CR2_DMA_Pos
 (8U)

	)

3363 
	#ADC_CR2_DMA_Msk
 (0x1U << 
ADC_CR2_DMA_Pos
è

	)

3364 
	#ADC_CR2_DMA
 
ADC_CR2_DMA_Msk


	)

3365 
	#ADC_CR2_ALIGN_Pos
 (11U)

	)

3366 
	#ADC_CR2_ALIGN_Msk
 (0x1U << 
ADC_CR2_ALIGN_Pos
è

	)

3367 
	#ADC_CR2_ALIGN
 
ADC_CR2_ALIGN_Msk


	)

3369 
	#ADC_CR2_JEXTSEL_Pos
 (12U)

	)

3370 
	#ADC_CR2_JEXTSEL_Msk
 (0x7U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3371 
	#ADC_CR2_JEXTSEL
 
ADC_CR2_JEXTSEL_Msk


	)

3372 
	#ADC_CR2_JEXTSEL_0
 (0x1U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3373 
	#ADC_CR2_JEXTSEL_1
 (0x2U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3374 
	#ADC_CR2_JEXTSEL_2
 (0x4U << 
ADC_CR2_JEXTSEL_Pos
è

	)

3376 
	#ADC_CR2_JEXTTRIG_Pos
 (15U)

	)

3377 
	#ADC_CR2_JEXTTRIG_Msk
 (0x1U << 
ADC_CR2_JEXTTRIG_Pos
è

	)

3378 
	#ADC_CR2_JEXTTRIG
 
ADC_CR2_JEXTTRIG_Msk


	)

3380 
	#ADC_CR2_EXTSEL_Pos
 (17U)

	)

3381 
	#ADC_CR2_EXTSEL_Msk
 (0x7U << 
ADC_CR2_EXTSEL_Pos
è

	)

3382 
	#ADC_CR2_EXTSEL
 
ADC_CR2_EXTSEL_Msk


	)

3383 
	#ADC_CR2_EXTSEL_0
 (0x1U << 
ADC_CR2_EXTSEL_Pos
è

	)

3384 
	#ADC_CR2_EXTSEL_1
 (0x2U << 
ADC_CR2_EXTSEL_Pos
è

	)

3385 
	#ADC_CR2_EXTSEL_2
 (0x4U << 
ADC_CR2_EXTSEL_Pos
è

	)

3387 
	#ADC_CR2_EXTTRIG_Pos
 (20U)

	)

3388 
	#ADC_CR2_EXTTRIG_Msk
 (0x1U << 
ADC_CR2_EXTTRIG_Pos
è

	)

3389 
	#ADC_CR2_EXTTRIG
 
ADC_CR2_EXTTRIG_Msk


	)

3390 
	#ADC_CR2_JSWSTART_Pos
 (21U)

	)

3391 
	#ADC_CR2_JSWSTART_Msk
 (0x1U << 
ADC_CR2_JSWSTART_Pos
è

	)

3392 
	#ADC_CR2_JSWSTART
 
ADC_CR2_JSWSTART_Msk


	)

3393 
	#ADC_CR2_SWSTART_Pos
 (22U)

	)

3394 
	#ADC_CR2_SWSTART_Msk
 (0x1U << 
ADC_CR2_SWSTART_Pos
è

	)

3395 
	#ADC_CR2_SWSTART
 
ADC_CR2_SWSTART_Msk


	)

3396 
	#ADC_CR2_TSVREFE_Pos
 (23U)

	)

3397 
	#ADC_CR2_TSVREFE_Msk
 (0x1U << 
ADC_CR2_TSVREFE_Pos
è

	)

3398 
	#ADC_CR2_TSVREFE
 
ADC_CR2_TSVREFE_Msk


	)

3401 
	#ADC_SMPR1_SMP10_Pos
 (0U)

	)

3402 
	#ADC_SMPR1_SMP10_Msk
 (0x7U << 
ADC_SMPR1_SMP10_Pos
è

	)

3403 
	#ADC_SMPR1_SMP10
 
ADC_SMPR1_SMP10_Msk


	)

3404 
	#ADC_SMPR1_SMP10_0
 (0x1U << 
ADC_SMPR1_SMP10_Pos
è

	)

3405 
	#ADC_SMPR1_SMP10_1
 (0x2U << 
ADC_SMPR1_SMP10_Pos
è

	)

3406 
	#ADC_SMPR1_SMP10_2
 (0x4U << 
ADC_SMPR1_SMP10_Pos
è

	)

3408 
	#ADC_SMPR1_SMP11_Pos
 (3U)

	)

3409 
	#ADC_SMPR1_SMP11_Msk
 (0x7U << 
ADC_SMPR1_SMP11_Pos
è

	)

3410 
	#ADC_SMPR1_SMP11
 
ADC_SMPR1_SMP11_Msk


	)

3411 
	#ADC_SMPR1_SMP11_0
 (0x1U << 
ADC_SMPR1_SMP11_Pos
è

	)

3412 
	#ADC_SMPR1_SMP11_1
 (0x2U << 
ADC_SMPR1_SMP11_Pos
è

	)

3413 
	#ADC_SMPR1_SMP11_2
 (0x4U << 
ADC_SMPR1_SMP11_Pos
è

	)

3415 
	#ADC_SMPR1_SMP12_Pos
 (6U)

	)

3416 
	#ADC_SMPR1_SMP12_Msk
 (0x7U << 
ADC_SMPR1_SMP12_Pos
è

	)

3417 
	#ADC_SMPR1_SMP12
 
ADC_SMPR1_SMP12_Msk


	)

3418 
	#ADC_SMPR1_SMP12_0
 (0x1U << 
ADC_SMPR1_SMP12_Pos
è

	)

3419 
	#ADC_SMPR1_SMP12_1
 (0x2U << 
ADC_SMPR1_SMP12_Pos
è

	)

3420 
	#ADC_SMPR1_SMP12_2
 (0x4U << 
ADC_SMPR1_SMP12_Pos
è

	)

3422 
	#ADC_SMPR1_SMP13_Pos
 (9U)

	)

3423 
	#ADC_SMPR1_SMP13_Msk
 (0x7U << 
ADC_SMPR1_SMP13_Pos
è

	)

3424 
	#ADC_SMPR1_SMP13
 
ADC_SMPR1_SMP13_Msk


	)

3425 
	#ADC_SMPR1_SMP13_0
 (0x1U << 
ADC_SMPR1_SMP13_Pos
è

	)

3426 
	#ADC_SMPR1_SMP13_1
 (0x2U << 
ADC_SMPR1_SMP13_Pos
è

	)

3427 
	#ADC_SMPR1_SMP13_2
 (0x4U << 
ADC_SMPR1_SMP13_Pos
è

	)

3429 
	#ADC_SMPR1_SMP14_Pos
 (12U)

	)

3430 
	#ADC_SMPR1_SMP14_Msk
 (0x7U << 
ADC_SMPR1_SMP14_Pos
è

	)

3431 
	#ADC_SMPR1_SMP14
 
ADC_SMPR1_SMP14_Msk


	)

3432 
	#ADC_SMPR1_SMP14_0
 (0x1U << 
ADC_SMPR1_SMP14_Pos
è

	)

3433 
	#ADC_SMPR1_SMP14_1
 (0x2U << 
ADC_SMPR1_SMP14_Pos
è

	)

3434 
	#ADC_SMPR1_SMP14_2
 (0x4U << 
ADC_SMPR1_SMP14_Pos
è

	)

3436 
	#ADC_SMPR1_SMP15_Pos
 (15U)

	)

3437 
	#ADC_SMPR1_SMP15_Msk
 (0x7U << 
ADC_SMPR1_SMP15_Pos
è

	)

3438 
	#ADC_SMPR1_SMP15
 
ADC_SMPR1_SMP15_Msk


	)

3439 
	#ADC_SMPR1_SMP15_0
 (0x1U << 
ADC_SMPR1_SMP15_Pos
è

	)

3440 
	#ADC_SMPR1_SMP15_1
 (0x2U << 
ADC_SMPR1_SMP15_Pos
è

	)

3441 
	#ADC_SMPR1_SMP15_2
 (0x4U << 
ADC_SMPR1_SMP15_Pos
è

	)

3443 
	#ADC_SMPR1_SMP16_Pos
 (18U)

	)

3444 
	#ADC_SMPR1_SMP16_Msk
 (0x7U << 
ADC_SMPR1_SMP16_Pos
è

	)

3445 
	#ADC_SMPR1_SMP16
 
ADC_SMPR1_SMP16_Msk


	)

3446 
	#ADC_SMPR1_SMP16_0
 (0x1U << 
ADC_SMPR1_SMP16_Pos
è

	)

3447 
	#ADC_SMPR1_SMP16_1
 (0x2U << 
ADC_SMPR1_SMP16_Pos
è

	)

3448 
	#ADC_SMPR1_SMP16_2
 (0x4U << 
ADC_SMPR1_SMP16_Pos
è

	)

3450 
	#ADC_SMPR1_SMP17_Pos
 (21U)

	)

3451 
	#ADC_SMPR1_SMP17_Msk
 (0x7U << 
ADC_SMPR1_SMP17_Pos
è

	)

3452 
	#ADC_SMPR1_SMP17
 
ADC_SMPR1_SMP17_Msk


	)

3453 
	#ADC_SMPR1_SMP17_0
 (0x1U << 
ADC_SMPR1_SMP17_Pos
è

	)

3454 
	#ADC_SMPR1_SMP17_1
 (0x2U << 
ADC_SMPR1_SMP17_Pos
è

	)

3455 
	#ADC_SMPR1_SMP17_2
 (0x4U << 
ADC_SMPR1_SMP17_Pos
è

	)

3458 
	#ADC_SMPR2_SMP0_Pos
 (0U)

	)

3459 
	#ADC_SMPR2_SMP0_Msk
 (0x7U << 
ADC_SMPR2_SMP0_Pos
è

	)

3460 
	#ADC_SMPR2_SMP0
 
ADC_SMPR2_SMP0_Msk


	)

3461 
	#ADC_SMPR2_SMP0_0
 (0x1U << 
ADC_SMPR2_SMP0_Pos
è

	)

3462 
	#ADC_SMPR2_SMP0_1
 (0x2U << 
ADC_SMPR2_SMP0_Pos
è

	)

3463 
	#ADC_SMPR2_SMP0_2
 (0x4U << 
ADC_SMPR2_SMP0_Pos
è

	)

3465 
	#ADC_SMPR2_SMP1_Pos
 (3U)

	)

3466 
	#ADC_SMPR2_SMP1_Msk
 (0x7U << 
ADC_SMPR2_SMP1_Pos
è

	)

3467 
	#ADC_SMPR2_SMP1
 
ADC_SMPR2_SMP1_Msk


	)

3468 
	#ADC_SMPR2_SMP1_0
 (0x1U << 
ADC_SMPR2_SMP1_Pos
è

	)

3469 
	#ADC_SMPR2_SMP1_1
 (0x2U << 
ADC_SMPR2_SMP1_Pos
è

	)

3470 
	#ADC_SMPR2_SMP1_2
 (0x4U << 
ADC_SMPR2_SMP1_Pos
è

	)

3472 
	#ADC_SMPR2_SMP2_Pos
 (6U)

	)

3473 
	#ADC_SMPR2_SMP2_Msk
 (0x7U << 
ADC_SMPR2_SMP2_Pos
è

	)

3474 
	#ADC_SMPR2_SMP2
 
ADC_SMPR2_SMP2_Msk


	)

3475 
	#ADC_SMPR2_SMP2_0
 (0x1U << 
ADC_SMPR2_SMP2_Pos
è

	)

3476 
	#ADC_SMPR2_SMP2_1
 (0x2U << 
ADC_SMPR2_SMP2_Pos
è

	)

3477 
	#ADC_SMPR2_SMP2_2
 (0x4U << 
ADC_SMPR2_SMP2_Pos
è

	)

3479 
	#ADC_SMPR2_SMP3_Pos
 (9U)

	)

3480 
	#ADC_SMPR2_SMP3_Msk
 (0x7U << 
ADC_SMPR2_SMP3_Pos
è

	)

3481 
	#ADC_SMPR2_SMP3
 
ADC_SMPR2_SMP3_Msk


	)

3482 
	#ADC_SMPR2_SMP3_0
 (0x1U << 
ADC_SMPR2_SMP3_Pos
è

	)

3483 
	#ADC_SMPR2_SMP3_1
 (0x2U << 
ADC_SMPR2_SMP3_Pos
è

	)

3484 
	#ADC_SMPR2_SMP3_2
 (0x4U << 
ADC_SMPR2_SMP3_Pos
è

	)

3486 
	#ADC_SMPR2_SMP4_Pos
 (12U)

	)

3487 
	#ADC_SMPR2_SMP4_Msk
 (0x7U << 
ADC_SMPR2_SMP4_Pos
è

	)

3488 
	#ADC_SMPR2_SMP4
 
ADC_SMPR2_SMP4_Msk


	)

3489 
	#ADC_SMPR2_SMP4_0
 (0x1U << 
ADC_SMPR2_SMP4_Pos
è

	)

3490 
	#ADC_SMPR2_SMP4_1
 (0x2U << 
ADC_SMPR2_SMP4_Pos
è

	)

3491 
	#ADC_SMPR2_SMP4_2
 (0x4U << 
ADC_SMPR2_SMP4_Pos
è

	)

3493 
	#ADC_SMPR2_SMP5_Pos
 (15U)

	)

3494 
	#ADC_SMPR2_SMP5_Msk
 (0x7U << 
ADC_SMPR2_SMP5_Pos
è

	)

3495 
	#ADC_SMPR2_SMP5
 
ADC_SMPR2_SMP5_Msk


	)

3496 
	#ADC_SMPR2_SMP5_0
 (0x1U << 
ADC_SMPR2_SMP5_Pos
è

	)

3497 
	#ADC_SMPR2_SMP5_1
 (0x2U << 
ADC_SMPR2_SMP5_Pos
è

	)

3498 
	#ADC_SMPR2_SMP5_2
 (0x4U << 
ADC_SMPR2_SMP5_Pos
è

	)

3500 
	#ADC_SMPR2_SMP6_Pos
 (18U)

	)

3501 
	#ADC_SMPR2_SMP6_Msk
 (0x7U << 
ADC_SMPR2_SMP6_Pos
è

	)

3502 
	#ADC_SMPR2_SMP6
 
ADC_SMPR2_SMP6_Msk


	)

3503 
	#ADC_SMPR2_SMP6_0
 (0x1U << 
ADC_SMPR2_SMP6_Pos
è

	)

3504 
	#ADC_SMPR2_SMP6_1
 (0x2U << 
ADC_SMPR2_SMP6_Pos
è

	)

3505 
	#ADC_SMPR2_SMP6_2
 (0x4U << 
ADC_SMPR2_SMP6_Pos
è

	)

3507 
	#ADC_SMPR2_SMP7_Pos
 (21U)

	)

3508 
	#ADC_SMPR2_SMP7_Msk
 (0x7U << 
ADC_SMPR2_SMP7_Pos
è

	)

3509 
	#ADC_SMPR2_SMP7
 
ADC_SMPR2_SMP7_Msk


	)

3510 
	#ADC_SMPR2_SMP7_0
 (0x1U << 
ADC_SMPR2_SMP7_Pos
è

	)

3511 
	#ADC_SMPR2_SMP7_1
 (0x2U << 
ADC_SMPR2_SMP7_Pos
è

	)

3512 
	#ADC_SMPR2_SMP7_2
 (0x4U << 
ADC_SMPR2_SMP7_Pos
è

	)

3514 
	#ADC_SMPR2_SMP8_Pos
 (24U)

	)

3515 
	#ADC_SMPR2_SMP8_Msk
 (0x7U << 
ADC_SMPR2_SMP8_Pos
è

	)

3516 
	#ADC_SMPR2_SMP8
 
ADC_SMPR2_SMP8_Msk


	)

3517 
	#ADC_SMPR2_SMP8_0
 (0x1U << 
ADC_SMPR2_SMP8_Pos
è

	)

3518 
	#ADC_SMPR2_SMP8_1
 (0x2U << 
ADC_SMPR2_SMP8_Pos
è

	)

3519 
	#ADC_SMPR2_SMP8_2
 (0x4U << 
ADC_SMPR2_SMP8_Pos
è

	)

3521 
	#ADC_SMPR2_SMP9_Pos
 (27U)

	)

3522 
	#ADC_SMPR2_SMP9_Msk
 (0x7U << 
ADC_SMPR2_SMP9_Pos
è

	)

3523 
	#ADC_SMPR2_SMP9
 
ADC_SMPR2_SMP9_Msk


	)

3524 
	#ADC_SMPR2_SMP9_0
 (0x1U << 
ADC_SMPR2_SMP9_Pos
è

	)

3525 
	#ADC_SMPR2_SMP9_1
 (0x2U << 
ADC_SMPR2_SMP9_Pos
è

	)

3526 
	#ADC_SMPR2_SMP9_2
 (0x4U << 
ADC_SMPR2_SMP9_Pos
è

	)

3529 
	#ADC_JOFR1_JOFFSET1_Pos
 (0U)

	)

3530 
	#ADC_JOFR1_JOFFSET1_Msk
 (0xFFFU << 
ADC_JOFR1_JOFFSET1_Pos
è

	)

3531 
	#ADC_JOFR1_JOFFSET1
 
ADC_JOFR1_JOFFSET1_Msk


	)

3534 
	#ADC_JOFR2_JOFFSET2_Pos
 (0U)

	)

3535 
	#ADC_JOFR2_JOFFSET2_Msk
 (0xFFFU << 
ADC_JOFR2_JOFFSET2_Pos
è

	)

3536 
	#ADC_JOFR2_JOFFSET2
 
ADC_JOFR2_JOFFSET2_Msk


	)

3539 
	#ADC_JOFR3_JOFFSET3_Pos
 (0U)

	)

3540 
	#ADC_JOFR3_JOFFSET3_Msk
 (0xFFFU << 
ADC_JOFR3_JOFFSET3_Pos
è

	)

3541 
	#ADC_JOFR3_JOFFSET3
 
ADC_JOFR3_JOFFSET3_Msk


	)

3544 
	#ADC_JOFR4_JOFFSET4_Pos
 (0U)

	)

3545 
	#ADC_JOFR4_JOFFSET4_Msk
 (0xFFFU << 
ADC_JOFR4_JOFFSET4_Pos
è

	)

3546 
	#ADC_JOFR4_JOFFSET4
 
ADC_JOFR4_JOFFSET4_Msk


	)

3549 
	#ADC_HTR_HT_Pos
 (0U)

	)

3550 
	#ADC_HTR_HT_Msk
 (0xFFFU << 
ADC_HTR_HT_Pos
è

	)

3551 
	#ADC_HTR_HT
 
ADC_HTR_HT_Msk


	)

3554 
	#ADC_LTR_LT_Pos
 (0U)

	)

3555 
	#ADC_LTR_LT_Msk
 (0xFFFU << 
ADC_LTR_LT_Pos
è

	)

3556 
	#ADC_LTR_LT
 
ADC_LTR_LT_Msk


	)

3559 
	#ADC_SQR1_SQ13_Pos
 (0U)

	)

3560 
	#ADC_SQR1_SQ13_Msk
 (0x1FU << 
ADC_SQR1_SQ13_Pos
è

	)

3561 
	#ADC_SQR1_SQ13
 
ADC_SQR1_SQ13_Msk


	)

3562 
	#ADC_SQR1_SQ13_0
 (0x01U << 
ADC_SQR1_SQ13_Pos
è

	)

3563 
	#ADC_SQR1_SQ13_1
 (0x02U << 
ADC_SQR1_SQ13_Pos
è

	)

3564 
	#ADC_SQR1_SQ13_2
 (0x04U << 
ADC_SQR1_SQ13_Pos
è

	)

3565 
	#ADC_SQR1_SQ13_3
 (0x08U << 
ADC_SQR1_SQ13_Pos
è

	)

3566 
	#ADC_SQR1_SQ13_4
 (0x10U << 
ADC_SQR1_SQ13_Pos
è

	)

3568 
	#ADC_SQR1_SQ14_Pos
 (5U)

	)

3569 
	#ADC_SQR1_SQ14_Msk
 (0x1FU << 
ADC_SQR1_SQ14_Pos
è

	)

3570 
	#ADC_SQR1_SQ14
 
ADC_SQR1_SQ14_Msk


	)

3571 
	#ADC_SQR1_SQ14_0
 (0x01U << 
ADC_SQR1_SQ14_Pos
è

	)

3572 
	#ADC_SQR1_SQ14_1
 (0x02U << 
ADC_SQR1_SQ14_Pos
è

	)

3573 
	#ADC_SQR1_SQ14_2
 (0x04U << 
ADC_SQR1_SQ14_Pos
è

	)

3574 
	#ADC_SQR1_SQ14_3
 (0x08U << 
ADC_SQR1_SQ14_Pos
è

	)

3575 
	#ADC_SQR1_SQ14_4
 (0x10U << 
ADC_SQR1_SQ14_Pos
è

	)

3577 
	#ADC_SQR1_SQ15_Pos
 (10U)

	)

3578 
	#ADC_SQR1_SQ15_Msk
 (0x1FU << 
ADC_SQR1_SQ15_Pos
è

	)

3579 
	#ADC_SQR1_SQ15
 
ADC_SQR1_SQ15_Msk


	)

3580 
	#ADC_SQR1_SQ15_0
 (0x01U << 
ADC_SQR1_SQ15_Pos
è

	)

3581 
	#ADC_SQR1_SQ15_1
 (0x02U << 
ADC_SQR1_SQ15_Pos
è

	)

3582 
	#ADC_SQR1_SQ15_2
 (0x04U << 
ADC_SQR1_SQ15_Pos
è

	)

3583 
	#ADC_SQR1_SQ15_3
 (0x08U << 
ADC_SQR1_SQ15_Pos
è

	)

3584 
	#ADC_SQR1_SQ15_4
 (0x10U << 
ADC_SQR1_SQ15_Pos
è

	)

3586 
	#ADC_SQR1_SQ16_Pos
 (15U)

	)

3587 
	#ADC_SQR1_SQ16_Msk
 (0x1FU << 
ADC_SQR1_SQ16_Pos
è

	)

3588 
	#ADC_SQR1_SQ16
 
ADC_SQR1_SQ16_Msk


	)

3589 
	#ADC_SQR1_SQ16_0
 (0x01U << 
ADC_SQR1_SQ16_Pos
è

	)

3590 
	#ADC_SQR1_SQ16_1
 (0x02U << 
ADC_SQR1_SQ16_Pos
è

	)

3591 
	#ADC_SQR1_SQ16_2
 (0x04U << 
ADC_SQR1_SQ16_Pos
è

	)

3592 
	#ADC_SQR1_SQ16_3
 (0x08U << 
ADC_SQR1_SQ16_Pos
è

	)

3593 
	#ADC_SQR1_SQ16_4
 (0x10U << 
ADC_SQR1_SQ16_Pos
è

	)

3595 
	#ADC_SQR1_L_Pos
 (20U)

	)

3596 
	#ADC_SQR1_L_Msk
 (0xFU << 
ADC_SQR1_L_Pos
è

	)

3597 
	#ADC_SQR1_L
 
ADC_SQR1_L_Msk


	)

3598 
	#ADC_SQR1_L_0
 (0x1U << 
ADC_SQR1_L_Pos
è

	)

3599 
	#ADC_SQR1_L_1
 (0x2U << 
ADC_SQR1_L_Pos
è

	)

3600 
	#ADC_SQR1_L_2
 (0x4U << 
ADC_SQR1_L_Pos
è

	)

3601 
	#ADC_SQR1_L_3
 (0x8U << 
ADC_SQR1_L_Pos
è

	)

3604 
	#ADC_SQR2_SQ7_Pos
 (0U)

	)

3605 
	#ADC_SQR2_SQ7_Msk
 (0x1FU << 
ADC_SQR2_SQ7_Pos
è

	)

3606 
	#ADC_SQR2_SQ7
 
ADC_SQR2_SQ7_Msk


	)

3607 
	#ADC_SQR2_SQ7_0
 (0x01U << 
ADC_SQR2_SQ7_Pos
è

	)

3608 
	#ADC_SQR2_SQ7_1
 (0x02U << 
ADC_SQR2_SQ7_Pos
è

	)

3609 
	#ADC_SQR2_SQ7_2
 (0x04U << 
ADC_SQR2_SQ7_Pos
è

	)

3610 
	#ADC_SQR2_SQ7_3
 (0x08U << 
ADC_SQR2_SQ7_Pos
è

	)

3611 
	#ADC_SQR2_SQ7_4
 (0x10U << 
ADC_SQR2_SQ7_Pos
è

	)

3613 
	#ADC_SQR2_SQ8_Pos
 (5U)

	)

3614 
	#ADC_SQR2_SQ8_Msk
 (0x1FU << 
ADC_SQR2_SQ8_Pos
è

	)

3615 
	#ADC_SQR2_SQ8
 
ADC_SQR2_SQ8_Msk


	)

3616 
	#ADC_SQR2_SQ8_0
 (0x01U << 
ADC_SQR2_SQ8_Pos
è

	)

3617 
	#ADC_SQR2_SQ8_1
 (0x02U << 
ADC_SQR2_SQ8_Pos
è

	)

3618 
	#ADC_SQR2_SQ8_2
 (0x04U << 
ADC_SQR2_SQ8_Pos
è

	)

3619 
	#ADC_SQR2_SQ8_3
 (0x08U << 
ADC_SQR2_SQ8_Pos
è

	)

3620 
	#ADC_SQR2_SQ8_4
 (0x10U << 
ADC_SQR2_SQ8_Pos
è

	)

3622 
	#ADC_SQR2_SQ9_Pos
 (10U)

	)

3623 
	#ADC_SQR2_SQ9_Msk
 (0x1FU << 
ADC_SQR2_SQ9_Pos
è

	)

3624 
	#ADC_SQR2_SQ9
 
ADC_SQR2_SQ9_Msk


	)

3625 
	#ADC_SQR2_SQ9_0
 (0x01U << 
ADC_SQR2_SQ9_Pos
è

	)

3626 
	#ADC_SQR2_SQ9_1
 (0x02U << 
ADC_SQR2_SQ9_Pos
è

	)

3627 
	#ADC_SQR2_SQ9_2
 (0x04U << 
ADC_SQR2_SQ9_Pos
è

	)

3628 
	#ADC_SQR2_SQ9_3
 (0x08U << 
ADC_SQR2_SQ9_Pos
è

	)

3629 
	#ADC_SQR2_SQ9_4
 (0x10U << 
ADC_SQR2_SQ9_Pos
è

	)

3631 
	#ADC_SQR2_SQ10_Pos
 (15U)

	)

3632 
	#ADC_SQR2_SQ10_Msk
 (0x1FU << 
ADC_SQR2_SQ10_Pos
è

	)

3633 
	#ADC_SQR2_SQ10
 
ADC_SQR2_SQ10_Msk


	)

3634 
	#ADC_SQR2_SQ10_0
 (0x01U << 
ADC_SQR2_SQ10_Pos
è

	)

3635 
	#ADC_SQR2_SQ10_1
 (0x02U << 
ADC_SQR2_SQ10_Pos
è

	)

3636 
	#ADC_SQR2_SQ10_2
 (0x04U << 
ADC_SQR2_SQ10_Pos
è

	)

3637 
	#ADC_SQR2_SQ10_3
 (0x08U << 
ADC_SQR2_SQ10_Pos
è

	)

3638 
	#ADC_SQR2_SQ10_4
 (0x10U << 
ADC_SQR2_SQ10_Pos
è

	)

3640 
	#ADC_SQR2_SQ11_Pos
 (20U)

	)

3641 
	#ADC_SQR2_SQ11_Msk
 (0x1FU << 
ADC_SQR2_SQ11_Pos
è

	)

3642 
	#ADC_SQR2_SQ11
 
ADC_SQR2_SQ11_Msk


	)

3643 
	#ADC_SQR2_SQ11_0
 (0x01U << 
ADC_SQR2_SQ11_Pos
è

	)

3644 
	#ADC_SQR2_SQ11_1
 (0x02U << 
ADC_SQR2_SQ11_Pos
è

	)

3645 
	#ADC_SQR2_SQ11_2
 (0x04U << 
ADC_SQR2_SQ11_Pos
è

	)

3646 
	#ADC_SQR2_SQ11_3
 (0x08U << 
ADC_SQR2_SQ11_Pos
è

	)

3647 
	#ADC_SQR2_SQ11_4
 (0x10U << 
ADC_SQR2_SQ11_Pos
è

	)

3649 
	#ADC_SQR2_SQ12_Pos
 (25U)

	)

3650 
	#ADC_SQR2_SQ12_Msk
 (0x1FU << 
ADC_SQR2_SQ12_Pos
è

	)

3651 
	#ADC_SQR2_SQ12
 
ADC_SQR2_SQ12_Msk


	)

3652 
	#ADC_SQR2_SQ12_0
 (0x01U << 
ADC_SQR2_SQ12_Pos
è

	)

3653 
	#ADC_SQR2_SQ12_1
 (0x02U << 
ADC_SQR2_SQ12_Pos
è

	)

3654 
	#ADC_SQR2_SQ12_2
 (0x04U << 
ADC_SQR2_SQ12_Pos
è

	)

3655 
	#ADC_SQR2_SQ12_3
 (0x08U << 
ADC_SQR2_SQ12_Pos
è

	)

3656 
	#ADC_SQR2_SQ12_4
 (0x10U << 
ADC_SQR2_SQ12_Pos
è

	)

3659 
	#ADC_SQR3_SQ1_Pos
 (0U)

	)

3660 
	#ADC_SQR3_SQ1_Msk
 (0x1FU << 
ADC_SQR3_SQ1_Pos
è

	)

3661 
	#ADC_SQR3_SQ1
 
ADC_SQR3_SQ1_Msk


	)

3662 
	#ADC_SQR3_SQ1_0
 (0x01U << 
ADC_SQR3_SQ1_Pos
è

	)

3663 
	#ADC_SQR3_SQ1_1
 (0x02U << 
ADC_SQR3_SQ1_Pos
è

	)

3664 
	#ADC_SQR3_SQ1_2
 (0x04U << 
ADC_SQR3_SQ1_Pos
è

	)

3665 
	#ADC_SQR3_SQ1_3
 (0x08U << 
ADC_SQR3_SQ1_Pos
è

	)

3666 
	#ADC_SQR3_SQ1_4
 (0x10U << 
ADC_SQR3_SQ1_Pos
è

	)

3668 
	#ADC_SQR3_SQ2_Pos
 (5U)

	)

3669 
	#ADC_SQR3_SQ2_Msk
 (0x1FU << 
ADC_SQR3_SQ2_Pos
è

	)

3670 
	#ADC_SQR3_SQ2
 
ADC_SQR3_SQ2_Msk


	)

3671 
	#ADC_SQR3_SQ2_0
 (0x01U << 
ADC_SQR3_SQ2_Pos
è

	)

3672 
	#ADC_SQR3_SQ2_1
 (0x02U << 
ADC_SQR3_SQ2_Pos
è

	)

3673 
	#ADC_SQR3_SQ2_2
 (0x04U << 
ADC_SQR3_SQ2_Pos
è

	)

3674 
	#ADC_SQR3_SQ2_3
 (0x08U << 
ADC_SQR3_SQ2_Pos
è

	)

3675 
	#ADC_SQR3_SQ2_4
 (0x10U << 
ADC_SQR3_SQ2_Pos
è

	)

3677 
	#ADC_SQR3_SQ3_Pos
 (10U)

	)

3678 
	#ADC_SQR3_SQ3_Msk
 (0x1FU << 
ADC_SQR3_SQ3_Pos
è

	)

3679 
	#ADC_SQR3_SQ3
 
ADC_SQR3_SQ3_Msk


	)

3680 
	#ADC_SQR3_SQ3_0
 (0x01U << 
ADC_SQR3_SQ3_Pos
è

	)

3681 
	#ADC_SQR3_SQ3_1
 (0x02U << 
ADC_SQR3_SQ3_Pos
è

	)

3682 
	#ADC_SQR3_SQ3_2
 (0x04U << 
ADC_SQR3_SQ3_Pos
è

	)

3683 
	#ADC_SQR3_SQ3_3
 (0x08U << 
ADC_SQR3_SQ3_Pos
è

	)

3684 
	#ADC_SQR3_SQ3_4
 (0x10U << 
ADC_SQR3_SQ3_Pos
è

	)

3686 
	#ADC_SQR3_SQ4_Pos
 (15U)

	)

3687 
	#ADC_SQR3_SQ4_Msk
 (0x1FU << 
ADC_SQR3_SQ4_Pos
è

	)

3688 
	#ADC_SQR3_SQ4
 
ADC_SQR3_SQ4_Msk


	)

3689 
	#ADC_SQR3_SQ4_0
 (0x01U << 
ADC_SQR3_SQ4_Pos
è

	)

3690 
	#ADC_SQR3_SQ4_1
 (0x02U << 
ADC_SQR3_SQ4_Pos
è

	)

3691 
	#ADC_SQR3_SQ4_2
 (0x04U << 
ADC_SQR3_SQ4_Pos
è

	)

3692 
	#ADC_SQR3_SQ4_3
 (0x08U << 
ADC_SQR3_SQ4_Pos
è

	)

3693 
	#ADC_SQR3_SQ4_4
 (0x10U << 
ADC_SQR3_SQ4_Pos
è

	)

3695 
	#ADC_SQR3_SQ5_Pos
 (20U)

	)

3696 
	#ADC_SQR3_SQ5_Msk
 (0x1FU << 
ADC_SQR3_SQ5_Pos
è

	)

3697 
	#ADC_SQR3_SQ5
 
ADC_SQR3_SQ5_Msk


	)

3698 
	#ADC_SQR3_SQ5_0
 (0x01U << 
ADC_SQR3_SQ5_Pos
è

	)

3699 
	#ADC_SQR3_SQ5_1
 (0x02U << 
ADC_SQR3_SQ5_Pos
è

	)

3700 
	#ADC_SQR3_SQ5_2
 (0x04U << 
ADC_SQR3_SQ5_Pos
è

	)

3701 
	#ADC_SQR3_SQ5_3
 (0x08U << 
ADC_SQR3_SQ5_Pos
è

	)

3702 
	#ADC_SQR3_SQ5_4
 (0x10U << 
ADC_SQR3_SQ5_Pos
è

	)

3704 
	#ADC_SQR3_SQ6_Pos
 (25U)

	)

3705 
	#ADC_SQR3_SQ6_Msk
 (0x1FU << 
ADC_SQR3_SQ6_Pos
è

	)

3706 
	#ADC_SQR3_SQ6
 
ADC_SQR3_SQ6_Msk


	)

3707 
	#ADC_SQR3_SQ6_0
 (0x01U << 
ADC_SQR3_SQ6_Pos
è

	)

3708 
	#ADC_SQR3_SQ6_1
 (0x02U << 
ADC_SQR3_SQ6_Pos
è

	)

3709 
	#ADC_SQR3_SQ6_2
 (0x04U << 
ADC_SQR3_SQ6_Pos
è

	)

3710 
	#ADC_SQR3_SQ6_3
 (0x08U << 
ADC_SQR3_SQ6_Pos
è

	)

3711 
	#ADC_SQR3_SQ6_4
 (0x10U << 
ADC_SQR3_SQ6_Pos
è

	)

3714 
	#ADC_JSQR_JSQ1_Pos
 (0U)

	)

3715 
	#ADC_JSQR_JSQ1_Msk
 (0x1FU << 
ADC_JSQR_JSQ1_Pos
è

	)

3716 
	#ADC_JSQR_JSQ1
 
ADC_JSQR_JSQ1_Msk


	)

3717 
	#ADC_JSQR_JSQ1_0
 (0x01U << 
ADC_JSQR_JSQ1_Pos
è

	)

3718 
	#ADC_JSQR_JSQ1_1
 (0x02U << 
ADC_JSQR_JSQ1_Pos
è

	)

3719 
	#ADC_JSQR_JSQ1_2
 (0x04U << 
ADC_JSQR_JSQ1_Pos
è

	)

3720 
	#ADC_JSQR_JSQ1_3
 (0x08U << 
ADC_JSQR_JSQ1_Pos
è

	)

3721 
	#ADC_JSQR_JSQ1_4
 (0x10U << 
ADC_JSQR_JSQ1_Pos
è

	)

3723 
	#ADC_JSQR_JSQ2_Pos
 (5U)

	)

3724 
	#ADC_JSQR_JSQ2_Msk
 (0x1FU << 
ADC_JSQR_JSQ2_Pos
è

	)

3725 
	#ADC_JSQR_JSQ2
 
ADC_JSQR_JSQ2_Msk


	)

3726 
	#ADC_JSQR_JSQ2_0
 (0x01U << 
ADC_JSQR_JSQ2_Pos
è

	)

3727 
	#ADC_JSQR_JSQ2_1
 (0x02U << 
ADC_JSQR_JSQ2_Pos
è

	)

3728 
	#ADC_JSQR_JSQ2_2
 (0x04U << 
ADC_JSQR_JSQ2_Pos
è

	)

3729 
	#ADC_JSQR_JSQ2_3
 (0x08U << 
ADC_JSQR_JSQ2_Pos
è

	)

3730 
	#ADC_JSQR_JSQ2_4
 (0x10U << 
ADC_JSQR_JSQ2_Pos
è

	)

3732 
	#ADC_JSQR_JSQ3_Pos
 (10U)

	)

3733 
	#ADC_JSQR_JSQ3_Msk
 (0x1FU << 
ADC_JSQR_JSQ3_Pos
è

	)

3734 
	#ADC_JSQR_JSQ3
 
ADC_JSQR_JSQ3_Msk


	)

3735 
	#ADC_JSQR_JSQ3_0
 (0x01U << 
ADC_JSQR_JSQ3_Pos
è

	)

3736 
	#ADC_JSQR_JSQ3_1
 (0x02U << 
ADC_JSQR_JSQ3_Pos
è

	)

3737 
	#ADC_JSQR_JSQ3_2
 (0x04U << 
ADC_JSQR_JSQ3_Pos
è

	)

3738 
	#ADC_JSQR_JSQ3_3
 (0x08U << 
ADC_JSQR_JSQ3_Pos
è

	)

3739 
	#ADC_JSQR_JSQ3_4
 (0x10U << 
ADC_JSQR_JSQ3_Pos
è

	)

3741 
	#ADC_JSQR_JSQ4_Pos
 (15U)

	)

3742 
	#ADC_JSQR_JSQ4_Msk
 (0x1FU << 
ADC_JSQR_JSQ4_Pos
è

	)

3743 
	#ADC_JSQR_JSQ4
 
ADC_JSQR_JSQ4_Msk


	)

3744 
	#ADC_JSQR_JSQ4_0
 (0x01U << 
ADC_JSQR_JSQ4_Pos
è

	)

3745 
	#ADC_JSQR_JSQ4_1
 (0x02U << 
ADC_JSQR_JSQ4_Pos
è

	)

3746 
	#ADC_JSQR_JSQ4_2
 (0x04U << 
ADC_JSQR_JSQ4_Pos
è

	)

3747 
	#ADC_JSQR_JSQ4_3
 (0x08U << 
ADC_JSQR_JSQ4_Pos
è

	)

3748 
	#ADC_JSQR_JSQ4_4
 (0x10U << 
ADC_JSQR_JSQ4_Pos
è

	)

3750 
	#ADC_JSQR_JL_Pos
 (20U)

	)

3751 
	#ADC_JSQR_JL_Msk
 (0x3U << 
ADC_JSQR_JL_Pos
è

	)

3752 
	#ADC_JSQR_JL
 
ADC_JSQR_JL_Msk


	)

3753 
	#ADC_JSQR_JL_0
 (0x1U << 
ADC_JSQR_JL_Pos
è

	)

3754 
	#ADC_JSQR_JL_1
 (0x2U << 
ADC_JSQR_JL_Pos
è

	)

3757 
	#ADC_JDR1_JDATA_Pos
 (0U)

	)

3758 
	#ADC_JDR1_JDATA_Msk
 (0xFFFFU << 
ADC_JDR1_JDATA_Pos
è

	)

3759 
	#ADC_JDR1_JDATA
 
ADC_JDR1_JDATA_Msk


	)

3762 
	#ADC_JDR2_JDATA_Pos
 (0U)

	)

3763 
	#ADC_JDR2_JDATA_Msk
 (0xFFFFU << 
ADC_JDR2_JDATA_Pos
è

	)

3764 
	#ADC_JDR2_JDATA
 
ADC_JDR2_JDATA_Msk


	)

3767 
	#ADC_JDR3_JDATA_Pos
 (0U)

	)

3768 
	#ADC_JDR3_JDATA_Msk
 (0xFFFFU << 
ADC_JDR3_JDATA_Pos
è

	)

3769 
	#ADC_JDR3_JDATA
 
ADC_JDR3_JDATA_Msk


	)

3772 
	#ADC_JDR4_JDATA_Pos
 (0U)

	)

3773 
	#ADC_JDR4_JDATA_Msk
 (0xFFFFU << 
ADC_JDR4_JDATA_Pos
è

	)

3774 
	#ADC_JDR4_JDATA
 
ADC_JDR4_JDATA_Msk


	)

3777 
	#ADC_DR_DATA_Pos
 (0U)

	)

3778 
	#ADC_DR_DATA_Msk
 (0xFFFFU << 
ADC_DR_DATA_Pos
è

	)

3779 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

3780 
	#ADC_DR_ADC2DATA_Pos
 (16U)

	)

3781 
	#ADC_DR_ADC2DATA_Msk
 (0xFFFFU << 
ADC_DR_ADC2DATA_Pos
è

	)

3782 
	#ADC_DR_ADC2DATA
 
ADC_DR_ADC2DATA_Msk


	)

3791 
	#TIM_CR1_CEN_Pos
 (0U)

	)

3792 
	#TIM_CR1_CEN_Msk
 (0x1U << 
TIM_CR1_CEN_Pos
è

	)

3793 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

3794 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

3795 
	#TIM_CR1_UDIS_Msk
 (0x1U << 
TIM_CR1_UDIS_Pos
è

	)

3796 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

3797 
	#TIM_CR1_URS_Pos
 (2U)

	)

3798 
	#TIM_CR1_URS_Msk
 (0x1U << 
TIM_CR1_URS_Pos
è

	)

3799 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

3800 
	#TIM_CR1_OPM_Pos
 (3U)

	)

3801 
	#TIM_CR1_OPM_Msk
 (0x1U << 
TIM_CR1_OPM_Pos
è

	)

3802 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

3803 
	#TIM_CR1_DIR_Pos
 (4U)

	)

3804 
	#TIM_CR1_DIR_Msk
 (0x1U << 
TIM_CR1_DIR_Pos
è

	)

3805 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

3807 
	#TIM_CR1_CMS_Pos
 (5U)

	)

3808 
	#TIM_CR1_CMS_Msk
 (0x3U << 
TIM_CR1_CMS_Pos
è

	)

3809 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

3810 
	#TIM_CR1_CMS_0
 (0x1U << 
TIM_CR1_CMS_Pos
è

	)

3811 
	#TIM_CR1_CMS_1
 (0x2U << 
TIM_CR1_CMS_Pos
è

	)

3813 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

3814 
	#TIM_CR1_ARPE_Msk
 (0x1U << 
TIM_CR1_ARPE_Pos
è

	)

3815 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

3817 
	#TIM_CR1_CKD_Pos
 (8U)

	)

3818 
	#TIM_CR1_CKD_Msk
 (0x3U << 
TIM_CR1_CKD_Pos
è

	)

3819 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

3820 
	#TIM_CR1_CKD_0
 (0x1U << 
TIM_CR1_CKD_Pos
è

	)

3821 
	#TIM_CR1_CKD_1
 (0x2U << 
TIM_CR1_CKD_Pos
è

	)

3824 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

3825 
	#TIM_CR2_CCPC_Msk
 (0x1U << 
TIM_CR2_CCPC_Pos
è

	)

3826 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

3827 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

3828 
	#TIM_CR2_CCUS_Msk
 (0x1U << 
TIM_CR2_CCUS_Pos
è

	)

3829 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

3830 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

3831 
	#TIM_CR2_CCDS_Msk
 (0x1U << 
TIM_CR2_CCDS_Pos
è

	)

3832 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

3834 
	#TIM_CR2_MMS_Pos
 (4U)

	)

3835 
	#TIM_CR2_MMS_Msk
 (0x7U << 
TIM_CR2_MMS_Pos
è

	)

3836 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

3837 
	#TIM_CR2_MMS_0
 (0x1U << 
TIM_CR2_MMS_Pos
è

	)

3838 
	#TIM_CR2_MMS_1
 (0x2U << 
TIM_CR2_MMS_Pos
è

	)

3839 
	#TIM_CR2_MMS_2
 (0x4U << 
TIM_CR2_MMS_Pos
è

	)

3841 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

3842 
	#TIM_CR2_TI1S_Msk
 (0x1U << 
TIM_CR2_TI1S_Pos
è

	)

3843 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

3844 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

3845 
	#TIM_CR2_OIS1_Msk
 (0x1U << 
TIM_CR2_OIS1_Pos
è

	)

3846 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

3847 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

3848 
	#TIM_CR2_OIS1N_Msk
 (0x1U << 
TIM_CR2_OIS1N_Pos
è

	)

3849 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

3850 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

3851 
	#TIM_CR2_OIS2_Msk
 (0x1U << 
TIM_CR2_OIS2_Pos
è

	)

3852 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

3853 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

3854 
	#TIM_CR2_OIS2N_Msk
 (0x1U << 
TIM_CR2_OIS2N_Pos
è

	)

3855 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

3856 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

3857 
	#TIM_CR2_OIS3_Msk
 (0x1U << 
TIM_CR2_OIS3_Pos
è

	)

3858 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

3859 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

3860 
	#TIM_CR2_OIS3N_Msk
 (0x1U << 
TIM_CR2_OIS3N_Pos
è

	)

3861 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

3862 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

3863 
	#TIM_CR2_OIS4_Msk
 (0x1U << 
TIM_CR2_OIS4_Pos
è

	)

3864 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

3867 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

3868 
	#TIM_SMCR_SMS_Msk
 (0x7U << 
TIM_SMCR_SMS_Pos
è

	)

3869 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

3870 
	#TIM_SMCR_SMS_0
 (0x1U << 
TIM_SMCR_SMS_Pos
è

	)

3871 
	#TIM_SMCR_SMS_1
 (0x2U << 
TIM_SMCR_SMS_Pos
è

	)

3872 
	#TIM_SMCR_SMS_2
 (0x4U << 
TIM_SMCR_SMS_Pos
è

	)

3874 
	#TIM_SMCR_TS_Pos
 (4U)

	)

3875 
	#TIM_SMCR_TS_Msk
 (0x7U << 
TIM_SMCR_TS_Pos
è

	)

3876 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

3877 
	#TIM_SMCR_TS_0
 (0x1U << 
TIM_SMCR_TS_Pos
è

	)

3878 
	#TIM_SMCR_TS_1
 (0x2U << 
TIM_SMCR_TS_Pos
è

	)

3879 
	#TIM_SMCR_TS_2
 (0x4U << 
TIM_SMCR_TS_Pos
è

	)

3881 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

3882 
	#TIM_SMCR_MSM_Msk
 (0x1U << 
TIM_SMCR_MSM_Pos
è

	)

3883 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

3885 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

3886 
	#TIM_SMCR_ETF_Msk
 (0xFU << 
TIM_SMCR_ETF_Pos
è

	)

3887 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

3888 
	#TIM_SMCR_ETF_0
 (0x1U << 
TIM_SMCR_ETF_Pos
è

	)

3889 
	#TIM_SMCR_ETF_1
 (0x2U << 
TIM_SMCR_ETF_Pos
è

	)

3890 
	#TIM_SMCR_ETF_2
 (0x4U << 
TIM_SMCR_ETF_Pos
è

	)

3891 
	#TIM_SMCR_ETF_3
 (0x8U << 
TIM_SMCR_ETF_Pos
è

	)

3893 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

3894 
	#TIM_SMCR_ETPS_Msk
 (0x3U << 
TIM_SMCR_ETPS_Pos
è

	)

3895 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

3896 
	#TIM_SMCR_ETPS_0
 (0x1U << 
TIM_SMCR_ETPS_Pos
è

	)

3897 
	#TIM_SMCR_ETPS_1
 (0x2U << 
TIM_SMCR_ETPS_Pos
è

	)

3899 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

3900 
	#TIM_SMCR_ECE_Msk
 (0x1U << 
TIM_SMCR_ECE_Pos
è

	)

3901 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

3902 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

3903 
	#TIM_SMCR_ETP_Msk
 (0x1U << 
TIM_SMCR_ETP_Pos
è

	)

3904 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

3907 
	#TIM_DIER_UIE_Pos
 (0U)

	)

3908 
	#TIM_DIER_UIE_Msk
 (0x1U << 
TIM_DIER_UIE_Pos
è

	)

3909 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

3910 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

3911 
	#TIM_DIER_CC1IE_Msk
 (0x1U << 
TIM_DIER_CC1IE_Pos
è

	)

3912 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

3913 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

3914 
	#TIM_DIER_CC2IE_Msk
 (0x1U << 
TIM_DIER_CC2IE_Pos
è

	)

3915 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

3916 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

3917 
	#TIM_DIER_CC3IE_Msk
 (0x1U << 
TIM_DIER_CC3IE_Pos
è

	)

3918 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

3919 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

3920 
	#TIM_DIER_CC4IE_Msk
 (0x1U << 
TIM_DIER_CC4IE_Pos
è

	)

3921 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

3922 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

3923 
	#TIM_DIER_COMIE_Msk
 (0x1U << 
TIM_DIER_COMIE_Pos
è

	)

3924 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

3925 
	#TIM_DIER_TIE_Pos
 (6U)

	)

3926 
	#TIM_DIER_TIE_Msk
 (0x1U << 
TIM_DIER_TIE_Pos
è

	)

3927 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

3928 
	#TIM_DIER_BIE_Pos
 (7U)

	)

3929 
	#TIM_DIER_BIE_Msk
 (0x1U << 
TIM_DIER_BIE_Pos
è

	)

3930 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

3931 
	#TIM_DIER_UDE_Pos
 (8U)

	)

3932 
	#TIM_DIER_UDE_Msk
 (0x1U << 
TIM_DIER_UDE_Pos
è

	)

3933 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

3934 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

3935 
	#TIM_DIER_CC1DE_Msk
 (0x1U << 
TIM_DIER_CC1DE_Pos
è

	)

3936 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

3937 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

3938 
	#TIM_DIER_CC2DE_Msk
 (0x1U << 
TIM_DIER_CC2DE_Pos
è

	)

3939 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

3940 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

3941 
	#TIM_DIER_CC3DE_Msk
 (0x1U << 
TIM_DIER_CC3DE_Pos
è

	)

3942 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

3943 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

3944 
	#TIM_DIER_CC4DE_Msk
 (0x1U << 
TIM_DIER_CC4DE_Pos
è

	)

3945 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

3946 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

3947 
	#TIM_DIER_COMDE_Msk
 (0x1U << 
TIM_DIER_COMDE_Pos
è

	)

3948 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

3949 
	#TIM_DIER_TDE_Pos
 (14U)

	)

3950 
	#TIM_DIER_TDE_Msk
 (0x1U << 
TIM_DIER_TDE_Pos
è

	)

3951 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

3954 
	#TIM_SR_UIF_Pos
 (0U)

	)

3955 
	#TIM_SR_UIF_Msk
 (0x1U << 
TIM_SR_UIF_Pos
è

	)

3956 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

3957 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

3958 
	#TIM_SR_CC1IF_Msk
 (0x1U << 
TIM_SR_CC1IF_Pos
è

	)

3959 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

3960 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

3961 
	#TIM_SR_CC2IF_Msk
 (0x1U << 
TIM_SR_CC2IF_Pos
è

	)

3962 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

3963 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

3964 
	#TIM_SR_CC3IF_Msk
 (0x1U << 
TIM_SR_CC3IF_Pos
è

	)

3965 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

3966 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

3967 
	#TIM_SR_CC4IF_Msk
 (0x1U << 
TIM_SR_CC4IF_Pos
è

	)

3968 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

3969 
	#TIM_SR_COMIF_Pos
 (5U)

	)

3970 
	#TIM_SR_COMIF_Msk
 (0x1U << 
TIM_SR_COMIF_Pos
è

	)

3971 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

3972 
	#TIM_SR_TIF_Pos
 (6U)

	)

3973 
	#TIM_SR_TIF_Msk
 (0x1U << 
TIM_SR_TIF_Pos
è

	)

3974 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

3975 
	#TIM_SR_BIF_Pos
 (7U)

	)

3976 
	#TIM_SR_BIF_Msk
 (0x1U << 
TIM_SR_BIF_Pos
è

	)

3977 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

3978 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

3979 
	#TIM_SR_CC1OF_Msk
 (0x1U << 
TIM_SR_CC1OF_Pos
è

	)

3980 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

3981 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

3982 
	#TIM_SR_CC2OF_Msk
 (0x1U << 
TIM_SR_CC2OF_Pos
è

	)

3983 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

3984 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

3985 
	#TIM_SR_CC3OF_Msk
 (0x1U << 
TIM_SR_CC3OF_Pos
è

	)

3986 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

3987 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

3988 
	#TIM_SR_CC4OF_Msk
 (0x1U << 
TIM_SR_CC4OF_Pos
è

	)

3989 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

3992 
	#TIM_EGR_UG_Pos
 (0U)

	)

3993 
	#TIM_EGR_UG_Msk
 (0x1U << 
TIM_EGR_UG_Pos
è

	)

3994 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

3995 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

3996 
	#TIM_EGR_CC1G_Msk
 (0x1U << 
TIM_EGR_CC1G_Pos
è

	)

3997 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

3998 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

3999 
	#TIM_EGR_CC2G_Msk
 (0x1U << 
TIM_EGR_CC2G_Pos
è

	)

4000 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

4001 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

4002 
	#TIM_EGR_CC3G_Msk
 (0x1U << 
TIM_EGR_CC3G_Pos
è

	)

4003 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

4004 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

4005 
	#TIM_EGR_CC4G_Msk
 (0x1U << 
TIM_EGR_CC4G_Pos
è

	)

4006 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

4007 
	#TIM_EGR_COMG_Pos
 (5U)

	)

4008 
	#TIM_EGR_COMG_Msk
 (0x1U << 
TIM_EGR_COMG_Pos
è

	)

4009 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

4010 
	#TIM_EGR_TG_Pos
 (6U)

	)

4011 
	#TIM_EGR_TG_Msk
 (0x1U << 
TIM_EGR_TG_Pos
è

	)

4012 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

4013 
	#TIM_EGR_BG_Pos
 (7U)

	)

4014 
	#TIM_EGR_BG_Msk
 (0x1U << 
TIM_EGR_BG_Pos
è

	)

4015 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

4018 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

4019 
	#TIM_CCMR1_CC1S_Msk
 (0x3U << 
TIM_CCMR1_CC1S_Pos
è

	)

4020 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

4021 
	#TIM_CCMR1_CC1S_0
 (0x1U << 
TIM_CCMR1_CC1S_Pos
è

	)

4022 
	#TIM_CCMR1_CC1S_1
 (0x2U << 
TIM_CCMR1_CC1S_Pos
è

	)

4024 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

4025 
	#TIM_CCMR1_OC1FE_Msk
 (0x1U << 
TIM_CCMR1_OC1FE_Pos
è

	)

4026 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

4027 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

4028 
	#TIM_CCMR1_OC1PE_Msk
 (0x1U << 
TIM_CCMR1_OC1PE_Pos
è

	)

4029 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

4031 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

4032 
	#TIM_CCMR1_OC1M_Msk
 (0x7U << 
TIM_CCMR1_OC1M_Pos
è

	)

4033 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

4034 
	#TIM_CCMR1_OC1M_0
 (0x1U << 
TIM_CCMR1_OC1M_Pos
è

	)

4035 
	#TIM_CCMR1_OC1M_1
 (0x2U << 
TIM_CCMR1_OC1M_Pos
è

	)

4036 
	#TIM_CCMR1_OC1M_2
 (0x4U << 
TIM_CCMR1_OC1M_Pos
è

	)

4038 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

4039 
	#TIM_CCMR1_OC1CE_Msk
 (0x1U << 
TIM_CCMR1_OC1CE_Pos
è

	)

4040 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

4042 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

4043 
	#TIM_CCMR1_CC2S_Msk
 (0x3U << 
TIM_CCMR1_CC2S_Pos
è

	)

4044 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

4045 
	#TIM_CCMR1_CC2S_0
 (0x1U << 
TIM_CCMR1_CC2S_Pos
è

	)

4046 
	#TIM_CCMR1_CC2S_1
 (0x2U << 
TIM_CCMR1_CC2S_Pos
è

	)

4048 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

4049 
	#TIM_CCMR1_OC2FE_Msk
 (0x1U << 
TIM_CCMR1_OC2FE_Pos
è

	)

4050 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

4051 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

4052 
	#TIM_CCMR1_OC2PE_Msk
 (0x1U << 
TIM_CCMR1_OC2PE_Pos
è

	)

4053 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

4055 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

4056 
	#TIM_CCMR1_OC2M_Msk
 (0x7U << 
TIM_CCMR1_OC2M_Pos
è

	)

4057 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

4058 
	#TIM_CCMR1_OC2M_0
 (0x1U << 
TIM_CCMR1_OC2M_Pos
è

	)

4059 
	#TIM_CCMR1_OC2M_1
 (0x2U << 
TIM_CCMR1_OC2M_Pos
è

	)

4060 
	#TIM_CCMR1_OC2M_2
 (0x4U << 
TIM_CCMR1_OC2M_Pos
è

	)

4062 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

4063 
	#TIM_CCMR1_OC2CE_Msk
 (0x1U << 
TIM_CCMR1_OC2CE_Pos
è

	)

4064 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

4068 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

4069 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4070 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

4071 
	#TIM_CCMR1_IC1PSC_0
 (0x1U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4072 
	#TIM_CCMR1_IC1PSC_1
 (0x2U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4074 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

4075 
	#TIM_CCMR1_IC1F_Msk
 (0xFU << 
TIM_CCMR1_IC1F_Pos
è

	)

4076 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

4077 
	#TIM_CCMR1_IC1F_0
 (0x1U << 
TIM_CCMR1_IC1F_Pos
è

	)

4078 
	#TIM_CCMR1_IC1F_1
 (0x2U << 
TIM_CCMR1_IC1F_Pos
è

	)

4079 
	#TIM_CCMR1_IC1F_2
 (0x4U << 
TIM_CCMR1_IC1F_Pos
è

	)

4080 
	#TIM_CCMR1_IC1F_3
 (0x8U << 
TIM_CCMR1_IC1F_Pos
è

	)

4082 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

4083 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4084 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

4085 
	#TIM_CCMR1_IC2PSC_0
 (0x1U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4086 
	#TIM_CCMR1_IC2PSC_1
 (0x2U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4088 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

4089 
	#TIM_CCMR1_IC2F_Msk
 (0xFU << 
TIM_CCMR1_IC2F_Pos
è

	)

4090 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

4091 
	#TIM_CCMR1_IC2F_0
 (0x1U << 
TIM_CCMR1_IC2F_Pos
è

	)

4092 
	#TIM_CCMR1_IC2F_1
 (0x2U << 
TIM_CCMR1_IC2F_Pos
è

	)

4093 
	#TIM_CCMR1_IC2F_2
 (0x4U << 
TIM_CCMR1_IC2F_Pos
è

	)

4094 
	#TIM_CCMR1_IC2F_3
 (0x8U << 
TIM_CCMR1_IC2F_Pos
è

	)

4097 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

4098 
	#TIM_CCMR2_CC3S_Msk
 (0x3U << 
TIM_CCMR2_CC3S_Pos
è

	)

4099 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

4100 
	#TIM_CCMR2_CC3S_0
 (0x1U << 
TIM_CCMR2_CC3S_Pos
è

	)

4101 
	#TIM_CCMR2_CC3S_1
 (0x2U << 
TIM_CCMR2_CC3S_Pos
è

	)

4103 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

4104 
	#TIM_CCMR2_OC3FE_Msk
 (0x1U << 
TIM_CCMR2_OC3FE_Pos
è

	)

4105 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

4106 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

4107 
	#TIM_CCMR2_OC3PE_Msk
 (0x1U << 
TIM_CCMR2_OC3PE_Pos
è

	)

4108 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

4110 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

4111 
	#TIM_CCMR2_OC3M_Msk
 (0x7U << 
TIM_CCMR2_OC3M_Pos
è

	)

4112 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

4113 
	#TIM_CCMR2_OC3M_0
 (0x1U << 
TIM_CCMR2_OC3M_Pos
è

	)

4114 
	#TIM_CCMR2_OC3M_1
 (0x2U << 
TIM_CCMR2_OC3M_Pos
è

	)

4115 
	#TIM_CCMR2_OC3M_2
 (0x4U << 
TIM_CCMR2_OC3M_Pos
è

	)

4117 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

4118 
	#TIM_CCMR2_OC3CE_Msk
 (0x1U << 
TIM_CCMR2_OC3CE_Pos
è

	)

4119 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

4121 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

4122 
	#TIM_CCMR2_CC4S_Msk
 (0x3U << 
TIM_CCMR2_CC4S_Pos
è

	)

4123 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

4124 
	#TIM_CCMR2_CC4S_0
 (0x1U << 
TIM_CCMR2_CC4S_Pos
è

	)

4125 
	#TIM_CCMR2_CC4S_1
 (0x2U << 
TIM_CCMR2_CC4S_Pos
è

	)

4127 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

4128 
	#TIM_CCMR2_OC4FE_Msk
 (0x1U << 
TIM_CCMR2_OC4FE_Pos
è

	)

4129 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

4130 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

4131 
	#TIM_CCMR2_OC4PE_Msk
 (0x1U << 
TIM_CCMR2_OC4PE_Pos
è

	)

4132 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

4134 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

4135 
	#TIM_CCMR2_OC4M_Msk
 (0x7U << 
TIM_CCMR2_OC4M_Pos
è

	)

4136 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

4137 
	#TIM_CCMR2_OC4M_0
 (0x1U << 
TIM_CCMR2_OC4M_Pos
è

	)

4138 
	#TIM_CCMR2_OC4M_1
 (0x2U << 
TIM_CCMR2_OC4M_Pos
è

	)

4139 
	#TIM_CCMR2_OC4M_2
 (0x4U << 
TIM_CCMR2_OC4M_Pos
è

	)

4141 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

4142 
	#TIM_CCMR2_OC4CE_Msk
 (0x1U << 
TIM_CCMR2_OC4CE_Pos
è

	)

4143 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

4147 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

4148 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4149 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

4150 
	#TIM_CCMR2_IC3PSC_0
 (0x1U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4151 
	#TIM_CCMR2_IC3PSC_1
 (0x2U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4153 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

4154 
	#TIM_CCMR2_IC3F_Msk
 (0xFU << 
TIM_CCMR2_IC3F_Pos
è

	)

4155 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

4156 
	#TIM_CCMR2_IC3F_0
 (0x1U << 
TIM_CCMR2_IC3F_Pos
è

	)

4157 
	#TIM_CCMR2_IC3F_1
 (0x2U << 
TIM_CCMR2_IC3F_Pos
è

	)

4158 
	#TIM_CCMR2_IC3F_2
 (0x4U << 
TIM_CCMR2_IC3F_Pos
è

	)

4159 
	#TIM_CCMR2_IC3F_3
 (0x8U << 
TIM_CCMR2_IC3F_Pos
è

	)

4161 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

4162 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4163 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

4164 
	#TIM_CCMR2_IC4PSC_0
 (0x1U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4165 
	#TIM_CCMR2_IC4PSC_1
 (0x2U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4167 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

4168 
	#TIM_CCMR2_IC4F_Msk
 (0xFU << 
TIM_CCMR2_IC4F_Pos
è

	)

4169 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

4170 
	#TIM_CCMR2_IC4F_0
 (0x1U << 
TIM_CCMR2_IC4F_Pos
è

	)

4171 
	#TIM_CCMR2_IC4F_1
 (0x2U << 
TIM_CCMR2_IC4F_Pos
è

	)

4172 
	#TIM_CCMR2_IC4F_2
 (0x4U << 
TIM_CCMR2_IC4F_Pos
è

	)

4173 
	#TIM_CCMR2_IC4F_3
 (0x8U << 
TIM_CCMR2_IC4F_Pos
è

	)

4176 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

4177 
	#TIM_CCER_CC1E_Msk
 (0x1U << 
TIM_CCER_CC1E_Pos
è

	)

4178 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

4179 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

4180 
	#TIM_CCER_CC1P_Msk
 (0x1U << 
TIM_CCER_CC1P_Pos
è

	)

4181 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

4182 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

4183 
	#TIM_CCER_CC1NE_Msk
 (0x1U << 
TIM_CCER_CC1NE_Pos
è

	)

4184 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

4185 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

4186 
	#TIM_CCER_CC1NP_Msk
 (0x1U << 
TIM_CCER_CC1NP_Pos
è

	)

4187 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

4188 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

4189 
	#TIM_CCER_CC2E_Msk
 (0x1U << 
TIM_CCER_CC2E_Pos
è

	)

4190 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

4191 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

4192 
	#TIM_CCER_CC2P_Msk
 (0x1U << 
TIM_CCER_CC2P_Pos
è

	)

4193 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

4194 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

4195 
	#TIM_CCER_CC2NE_Msk
 (0x1U << 
TIM_CCER_CC2NE_Pos
è

	)

4196 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

4197 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

4198 
	#TIM_CCER_CC2NP_Msk
 (0x1U << 
TIM_CCER_CC2NP_Pos
è

	)

4199 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

4200 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

4201 
	#TIM_CCER_CC3E_Msk
 (0x1U << 
TIM_CCER_CC3E_Pos
è

	)

4202 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

4203 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

4204 
	#TIM_CCER_CC3P_Msk
 (0x1U << 
TIM_CCER_CC3P_Pos
è

	)

4205 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

4206 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

4207 
	#TIM_CCER_CC3NE_Msk
 (0x1U << 
TIM_CCER_CC3NE_Pos
è

	)

4208 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

4209 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

4210 
	#TIM_CCER_CC3NP_Msk
 (0x1U << 
TIM_CCER_CC3NP_Pos
è

	)

4211 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

4212 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

4213 
	#TIM_CCER_CC4E_Msk
 (0x1U << 
TIM_CCER_CC4E_Pos
è

	)

4214 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

4215 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

4216 
	#TIM_CCER_CC4P_Msk
 (0x1U << 
TIM_CCER_CC4P_Pos
è

	)

4217 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

4220 
	#TIM_CNT_CNT_Pos
 (0U)

	)

4221 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFU << 
TIM_CNT_CNT_Pos
è

	)

4222 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

4225 
	#TIM_PSC_PSC_Pos
 (0U)

	)

4226 
	#TIM_PSC_PSC_Msk
 (0xFFFFU << 
TIM_PSC_PSC_Pos
è

	)

4227 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

4230 
	#TIM_ARR_ARR_Pos
 (0U)

	)

4231 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFU << 
TIM_ARR_ARR_Pos
è

	)

4232 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

4235 
	#TIM_RCR_REP_Pos
 (0U)

	)

4236 
	#TIM_RCR_REP_Msk
 (0xFFU << 
TIM_RCR_REP_Pos
è

	)

4237 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

4240 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

4241 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFU << 
TIM_CCR1_CCR1_Pos
è

	)

4242 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

4245 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

4246 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFU << 
TIM_CCR2_CCR2_Pos
è

	)

4247 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

4250 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

4251 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFU << 
TIM_CCR3_CCR3_Pos
è

	)

4252 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

4255 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

4256 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFU << 
TIM_CCR4_CCR4_Pos
è

	)

4257 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

4260 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

4261 
	#TIM_BDTR_DTG_Msk
 (0xFFU << 
TIM_BDTR_DTG_Pos
è

	)

4262 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

4263 
	#TIM_BDTR_DTG_0
 (0x01U << 
TIM_BDTR_DTG_Pos
è

	)

4264 
	#TIM_BDTR_DTG_1
 (0x02U << 
TIM_BDTR_DTG_Pos
è

	)

4265 
	#TIM_BDTR_DTG_2
 (0x04U << 
TIM_BDTR_DTG_Pos
è

	)

4266 
	#TIM_BDTR_DTG_3
 (0x08U << 
TIM_BDTR_DTG_Pos
è

	)

4267 
	#TIM_BDTR_DTG_4
 (0x10U << 
TIM_BDTR_DTG_Pos
è

	)

4268 
	#TIM_BDTR_DTG_5
 (0x20U << 
TIM_BDTR_DTG_Pos
è

	)

4269 
	#TIM_BDTR_DTG_6
 (0x40U << 
TIM_BDTR_DTG_Pos
è

	)

4270 
	#TIM_BDTR_DTG_7
 (0x80U << 
TIM_BDTR_DTG_Pos
è

	)

4272 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

4273 
	#TIM_BDTR_LOCK_Msk
 (0x3U << 
TIM_BDTR_LOCK_Pos
è

	)

4274 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

4275 
	#TIM_BDTR_LOCK_0
 (0x1U << 
TIM_BDTR_LOCK_Pos
è

	)

4276 
	#TIM_BDTR_LOCK_1
 (0x2U << 
TIM_BDTR_LOCK_Pos
è

	)

4278 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

4279 
	#TIM_BDTR_OSSI_Msk
 (0x1U << 
TIM_BDTR_OSSI_Pos
è

	)

4280 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

4281 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

4282 
	#TIM_BDTR_OSSR_Msk
 (0x1U << 
TIM_BDTR_OSSR_Pos
è

	)

4283 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

4284 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

4285 
	#TIM_BDTR_BKE_Msk
 (0x1U << 
TIM_BDTR_BKE_Pos
è

	)

4286 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

4287 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

4288 
	#TIM_BDTR_BKP_Msk
 (0x1U << 
TIM_BDTR_BKP_Pos
è

	)

4289 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

4290 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

4291 
	#TIM_BDTR_AOE_Msk
 (0x1U << 
TIM_BDTR_AOE_Pos
è

	)

4292 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

4293 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

4294 
	#TIM_BDTR_MOE_Msk
 (0x1U << 
TIM_BDTR_MOE_Pos
è

	)

4295 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

4298 
	#TIM_DCR_DBA_Pos
 (0U)

	)

4299 
	#TIM_DCR_DBA_Msk
 (0x1FU << 
TIM_DCR_DBA_Pos
è

	)

4300 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

4301 
	#TIM_DCR_DBA_0
 (0x01U << 
TIM_DCR_DBA_Pos
è

	)

4302 
	#TIM_DCR_DBA_1
 (0x02U << 
TIM_DCR_DBA_Pos
è

	)

4303 
	#TIM_DCR_DBA_2
 (0x04U << 
TIM_DCR_DBA_Pos
è

	)

4304 
	#TIM_DCR_DBA_3
 (0x08U << 
TIM_DCR_DBA_Pos
è

	)

4305 
	#TIM_DCR_DBA_4
 (0x10U << 
TIM_DCR_DBA_Pos
è

	)

4307 
	#TIM_DCR_DBL_Pos
 (8U)

	)

4308 
	#TIM_DCR_DBL_Msk
 (0x1FU << 
TIM_DCR_DBL_Pos
è

	)

4309 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

4310 
	#TIM_DCR_DBL_0
 (0x01U << 
TIM_DCR_DBL_Pos
è

	)

4311 
	#TIM_DCR_DBL_1
 (0x02U << 
TIM_DCR_DBL_Pos
è

	)

4312 
	#TIM_DCR_DBL_2
 (0x04U << 
TIM_DCR_DBL_Pos
è

	)

4313 
	#TIM_DCR_DBL_3
 (0x08U << 
TIM_DCR_DBL_Pos
è

	)

4314 
	#TIM_DCR_DBL_4
 (0x10U << 
TIM_DCR_DBL_Pos
è

	)

4317 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

4318 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFU << 
TIM_DMAR_DMAB_Pos
è

	)

4319 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

4328 
	#RTC_CRH_SECIE_Pos
 (0U)

	)

4329 
	#RTC_CRH_SECIE_Msk
 (0x1U << 
RTC_CRH_SECIE_Pos
è

	)

4330 
	#RTC_CRH_SECIE
 
RTC_CRH_SECIE_Msk


	)

4331 
	#RTC_CRH_ALRIE_Pos
 (1U)

	)

4332 
	#RTC_CRH_ALRIE_Msk
 (0x1U << 
RTC_CRH_ALRIE_Pos
è

	)

4333 
	#RTC_CRH_ALRIE
 
RTC_CRH_ALRIE_Msk


	)

4334 
	#RTC_CRH_OWIE_Pos
 (2U)

	)

4335 
	#RTC_CRH_OWIE_Msk
 (0x1U << 
RTC_CRH_OWIE_Pos
è

	)

4336 
	#RTC_CRH_OWIE
 
RTC_CRH_OWIE_Msk


	)

4339 
	#RTC_CRL_SECF_Pos
 (0U)

	)

4340 
	#RTC_CRL_SECF_Msk
 (0x1U << 
RTC_CRL_SECF_Pos
è

	)

4341 
	#RTC_CRL_SECF
 
RTC_CRL_SECF_Msk


	)

4342 
	#RTC_CRL_ALRF_Pos
 (1U)

	)

4343 
	#RTC_CRL_ALRF_Msk
 (0x1U << 
RTC_CRL_ALRF_Pos
è

	)

4344 
	#RTC_CRL_ALRF
 
RTC_CRL_ALRF_Msk


	)

4345 
	#RTC_CRL_OWF_Pos
 (2U)

	)

4346 
	#RTC_CRL_OWF_Msk
 (0x1U << 
RTC_CRL_OWF_Pos
è

	)

4347 
	#RTC_CRL_OWF
 
RTC_CRL_OWF_Msk


	)

4348 
	#RTC_CRL_RSF_Pos
 (3U)

	)

4349 
	#RTC_CRL_RSF_Msk
 (0x1U << 
RTC_CRL_RSF_Pos
è

	)

4350 
	#RTC_CRL_RSF
 
RTC_CRL_RSF_Msk


	)

4351 
	#RTC_CRL_CNF_Pos
 (4U)

	)

4352 
	#RTC_CRL_CNF_Msk
 (0x1U << 
RTC_CRL_CNF_Pos
è

	)

4353 
	#RTC_CRL_CNF
 
RTC_CRL_CNF_Msk


	)

4354 
	#RTC_CRL_RTOFF_Pos
 (5U)

	)

4355 
	#RTC_CRL_RTOFF_Msk
 (0x1U << 
RTC_CRL_RTOFF_Pos
è

	)

4356 
	#RTC_CRL_RTOFF
 
RTC_CRL_RTOFF_Msk


	)

4359 
	#RTC_PRLH_PRL_Pos
 (0U)

	)

4360 
	#RTC_PRLH_PRL_Msk
 (0xFU << 
RTC_PRLH_PRL_Pos
è

	)

4361 
	#RTC_PRLH_PRL
 
RTC_PRLH_PRL_Msk


	)

4364 
	#RTC_PRLL_PRL_Pos
 (0U)

	)

4365 
	#RTC_PRLL_PRL_Msk
 (0xFFFFU << 
RTC_PRLL_PRL_Pos
è

	)

4366 
	#RTC_PRLL_PRL
 
RTC_PRLL_PRL_Msk


	)

4369 
	#RTC_DIVH_RTC_DIV_Pos
 (0U)

	)

4370 
	#RTC_DIVH_RTC_DIV_Msk
 (0xFU << 
RTC_DIVH_RTC_DIV_Pos
è

	)

4371 
	#RTC_DIVH_RTC_DIV
 
RTC_DIVH_RTC_DIV_Msk


	)

4374 
	#RTC_DIVL_RTC_DIV_Pos
 (0U)

	)

4375 
	#RTC_DIVL_RTC_DIV_Msk
 (0xFFFFU << 
RTC_DIVL_RTC_DIV_Pos
è

	)

4376 
	#RTC_DIVL_RTC_DIV
 
RTC_DIVL_RTC_DIV_Msk


	)

4379 
	#RTC_CNTH_RTC_CNT_Pos
 (0U)

	)

4380 
	#RTC_CNTH_RTC_CNT_Msk
 (0xFFFFU << 
RTC_CNTH_RTC_CNT_Pos
è

	)

4381 
	#RTC_CNTH_RTC_CNT
 
RTC_CNTH_RTC_CNT_Msk


	)

4384 
	#RTC_CNTL_RTC_CNT_Pos
 (0U)

	)

4385 
	#RTC_CNTL_RTC_CNT_Msk
 (0xFFFFU << 
RTC_CNTL_RTC_CNT_Pos
è

	)

4386 
	#RTC_CNTL_RTC_CNT
 
RTC_CNTL_RTC_CNT_Msk


	)

4389 
	#RTC_ALRH_RTC_ALR_Pos
 (0U)

	)

4390 
	#RTC_ALRH_RTC_ALR_Msk
 (0xFFFFU << 
RTC_ALRH_RTC_ALR_Pos
è

	)

4391 
	#RTC_ALRH_RTC_ALR
 
RTC_ALRH_RTC_ALR_Msk


	)

4394 
	#RTC_ALRL_RTC_ALR_Pos
 (0U)

	)

4395 
	#RTC_ALRL_RTC_ALR_Msk
 (0xFFFFU << 
RTC_ALRL_RTC_ALR_Pos
è

	)

4396 
	#RTC_ALRL_RTC_ALR
 
RTC_ALRL_RTC_ALR_Msk


	)

4405 
	#IWDG_KR_KEY_Pos
 (0U)

	)

4406 
	#IWDG_KR_KEY_Msk
 (0xFFFFU << 
IWDG_KR_KEY_Pos
è

	)

4407 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

4410 
	#IWDG_PR_PR_Pos
 (0U)

	)

4411 
	#IWDG_PR_PR_Msk
 (0x7U << 
IWDG_PR_PR_Pos
è

	)

4412 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

4413 
	#IWDG_PR_PR_0
 (0x1U << 
IWDG_PR_PR_Pos
è

	)

4414 
	#IWDG_PR_PR_1
 (0x2U << 
IWDG_PR_PR_Pos
è

	)

4415 
	#IWDG_PR_PR_2
 (0x4U << 
IWDG_PR_PR_Pos
è

	)

4418 
	#IWDG_RLR_RL_Pos
 (0U)

	)

4419 
	#IWDG_RLR_RL_Msk
 (0xFFFU << 
IWDG_RLR_RL_Pos
è

	)

4420 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

4423 
	#IWDG_SR_PVU_Pos
 (0U)

	)

4424 
	#IWDG_SR_PVU_Msk
 (0x1U << 
IWDG_SR_PVU_Pos
è

	)

4425 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

4426 
	#IWDG_SR_RVU_Pos
 (1U)

	)

4427 
	#IWDG_SR_RVU_Msk
 (0x1U << 
IWDG_SR_RVU_Pos
è

	)

4428 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

4437 
	#WWDG_CR_T_Pos
 (0U)

	)

4438 
	#WWDG_CR_T_Msk
 (0x7FU << 
WWDG_CR_T_Pos
è

	)

4439 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

4440 
	#WWDG_CR_T_0
 (0x01U << 
WWDG_CR_T_Pos
è

	)

4441 
	#WWDG_CR_T_1
 (0x02U << 
WWDG_CR_T_Pos
è

	)

4442 
	#WWDG_CR_T_2
 (0x04U << 
WWDG_CR_T_Pos
è

	)

4443 
	#WWDG_CR_T_3
 (0x08U << 
WWDG_CR_T_Pos
è

	)

4444 
	#WWDG_CR_T_4
 (0x10U << 
WWDG_CR_T_Pos
è

	)

4445 
	#WWDG_CR_T_5
 (0x20U << 
WWDG_CR_T_Pos
è

	)

4446 
	#WWDG_CR_T_6
 (0x40U << 
WWDG_CR_T_Pos
è

	)

4449 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

4450 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

4451 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

4452 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

4453 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

4454 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

4455 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

4457 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

4458 
	#WWDG_CR_WDGA_Msk
 (0x1U << 
WWDG_CR_WDGA_Pos
è

	)

4459 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

4462 
	#WWDG_CFR_W_Pos
 (0U)

	)

4463 
	#WWDG_CFR_W_Msk
 (0x7FU << 
WWDG_CFR_W_Pos
è

	)

4464 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

4465 
	#WWDG_CFR_W_0
 (0x01U << 
WWDG_CFR_W_Pos
è

	)

4466 
	#WWDG_CFR_W_1
 (0x02U << 
WWDG_CFR_W_Pos
è

	)

4467 
	#WWDG_CFR_W_2
 (0x04U << 
WWDG_CFR_W_Pos
è

	)

4468 
	#WWDG_CFR_W_3
 (0x08U << 
WWDG_CFR_W_Pos
è

	)

4469 
	#WWDG_CFR_W_4
 (0x10U << 
WWDG_CFR_W_Pos
è

	)

4470 
	#WWDG_CFR_W_5
 (0x20U << 
WWDG_CFR_W_Pos
è

	)

4471 
	#WWDG_CFR_W_6
 (0x40U << 
WWDG_CFR_W_Pos
è

	)

4474 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

4475 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

4476 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

4477 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

4478 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

4479 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

4480 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

4482 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

4483 
	#WWDG_CFR_WDGTB_Msk
 (0x3U << 
WWDG_CFR_WDGTB_Pos
è

	)

4484 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

4485 
	#WWDG_CFR_WDGTB_0
 (0x1U << 
WWDG_CFR_WDGTB_Pos
è

	)

4486 
	#WWDG_CFR_WDGTB_1
 (0x2U << 
WWDG_CFR_WDGTB_Pos
è

	)

4489 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

4490 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

4492 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

4493 
	#WWDG_CFR_EWI_Msk
 (0x1U << 
WWDG_CFR_EWI_Pos
è

	)

4494 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

4497 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

4498 
	#WWDG_SR_EWIF_Msk
 (0x1U << 
WWDG_SR_EWIF_Pos
è

	)

4499 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

4509 
	#SDIO_POWER_PWRCTRL_Pos
 (0U)

	)

4510 
	#SDIO_POWER_PWRCTRL_Msk
 (0x3U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

4511 
	#SDIO_POWER_PWRCTRL
 
SDIO_POWER_PWRCTRL_Msk


	)

4512 
	#SDIO_POWER_PWRCTRL_0
 (0x1U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

4513 
	#SDIO_POWER_PWRCTRL_1
 (0x2U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

4516 
	#SDIO_CLKCR_CLKDIV_Pos
 (0U)

	)

4517 
	#SDIO_CLKCR_CLKDIV_Msk
 (0xFFU << 
SDIO_CLKCR_CLKDIV_Pos
è

	)

4518 
	#SDIO_CLKCR_CLKDIV
 
SDIO_CLKCR_CLKDIV_Msk


	)

4519 
	#SDIO_CLKCR_CLKEN_Pos
 (8U)

	)

4520 
	#SDIO_CLKCR_CLKEN_Msk
 (0x1U << 
SDIO_CLKCR_CLKEN_Pos
è

	)

4521 
	#SDIO_CLKCR_CLKEN
 
SDIO_CLKCR_CLKEN_Msk


	)

4522 
	#SDIO_CLKCR_PWRSAV_Pos
 (9U)

	)

4523 
	#SDIO_CLKCR_PWRSAV_Msk
 (0x1U << 
SDIO_CLKCR_PWRSAV_Pos
è

	)

4524 
	#SDIO_CLKCR_PWRSAV
 
SDIO_CLKCR_PWRSAV_Msk


	)

4525 
	#SDIO_CLKCR_BYPASS_Pos
 (10U)

	)

4526 
	#SDIO_CLKCR_BYPASS_Msk
 (0x1U << 
SDIO_CLKCR_BYPASS_Pos
è

	)

4527 
	#SDIO_CLKCR_BYPASS
 
SDIO_CLKCR_BYPASS_Msk


	)

4529 
	#SDIO_CLKCR_WIDBUS_Pos
 (11U)

	)

4530 
	#SDIO_CLKCR_WIDBUS_Msk
 (0x3U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

4531 
	#SDIO_CLKCR_WIDBUS
 
SDIO_CLKCR_WIDBUS_Msk


	)

4532 
	#SDIO_CLKCR_WIDBUS_0
 (0x1U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

4533 
	#SDIO_CLKCR_WIDBUS_1
 (0x2U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

4535 
	#SDIO_CLKCR_NEGEDGE_Pos
 (13U)

	)

4536 
	#SDIO_CLKCR_NEGEDGE_Msk
 (0x1U << 
SDIO_CLKCR_NEGEDGE_Pos
è

	)

4537 
	#SDIO_CLKCR_NEGEDGE
 
SDIO_CLKCR_NEGEDGE_Msk


	)

4538 
	#SDIO_CLKCR_HWFC_EN_Pos
 (14U)

	)

4539 
	#SDIO_CLKCR_HWFC_EN_Msk
 (0x1U << 
SDIO_CLKCR_HWFC_EN_Pos
è

	)

4540 
	#SDIO_CLKCR_HWFC_EN
 
SDIO_CLKCR_HWFC_EN_Msk


	)

4543 
	#SDIO_ARG_CMDARG_Pos
 (0U)

	)

4544 
	#SDIO_ARG_CMDARG_Msk
 (0xFFFFFFFFU << 
SDIO_ARG_CMDARG_Pos
è

	)

4545 
	#SDIO_ARG_CMDARG
 
SDIO_ARG_CMDARG_Msk


	)

4548 
	#SDIO_CMD_CMDINDEX_Pos
 (0U)

	)

4549 
	#SDIO_CMD_CMDINDEX_Msk
 (0x3FU << 
SDIO_CMD_CMDINDEX_Pos
è

	)

4550 
	#SDIO_CMD_CMDINDEX
 
SDIO_CMD_CMDINDEX_Msk


	)

4552 
	#SDIO_CMD_WAITRESP_Pos
 (6U)

	)

4553 
	#SDIO_CMD_WAITRESP_Msk
 (0x3U << 
SDIO_CMD_WAITRESP_Pos
è

	)

4554 
	#SDIO_CMD_WAITRESP
 
SDIO_CMD_WAITRESP_Msk


	)

4555 
	#SDIO_CMD_WAITRESP_0
 (0x1U << 
SDIO_CMD_WAITRESP_Pos
è

	)

4556 
	#SDIO_CMD_WAITRESP_1
 (0x2U << 
SDIO_CMD_WAITRESP_Pos
è

	)

4558 
	#SDIO_CMD_WAITINT_Pos
 (8U)

	)

4559 
	#SDIO_CMD_WAITINT_Msk
 (0x1U << 
SDIO_CMD_WAITINT_Pos
è

	)

4560 
	#SDIO_CMD_WAITINT
 
SDIO_CMD_WAITINT_Msk


	)

4561 
	#SDIO_CMD_WAITPEND_Pos
 (9U)

	)

4562 
	#SDIO_CMD_WAITPEND_Msk
 (0x1U << 
SDIO_CMD_WAITPEND_Pos
è

	)

4563 
	#SDIO_CMD_WAITPEND
 
SDIO_CMD_WAITPEND_Msk


	)

4564 
	#SDIO_CMD_CPSMEN_Pos
 (10U)

	)

4565 
	#SDIO_CMD_CPSMEN_Msk
 (0x1U << 
SDIO_CMD_CPSMEN_Pos
è

	)

4566 
	#SDIO_CMD_CPSMEN
 
SDIO_CMD_CPSMEN_Msk


	)

4567 
	#SDIO_CMD_SDIOSUSPEND_Pos
 (11U)

	)

4568 
	#SDIO_CMD_SDIOSUSPEND_Msk
 (0x1U << 
SDIO_CMD_SDIOSUSPEND_Pos
è

	)

4569 
	#SDIO_CMD_SDIOSUSPEND
 
SDIO_CMD_SDIOSUSPEND_Msk


	)

4570 
	#SDIO_CMD_ENCMDCOMPL_Pos
 (12U)

	)

4571 
	#SDIO_CMD_ENCMDCOMPL_Msk
 (0x1U << 
SDIO_CMD_ENCMDCOMPL_Pos
è

	)

4572 
	#SDIO_CMD_ENCMDCOMPL
 
SDIO_CMD_ENCMDCOMPL_Msk


	)

4573 
	#SDIO_CMD_NIEN_Pos
 (13U)

	)

4574 
	#SDIO_CMD_NIEN_Msk
 (0x1U << 
SDIO_CMD_NIEN_Pos
è

	)

4575 
	#SDIO_CMD_NIEN
 
SDIO_CMD_NIEN_Msk


	)

4576 
	#SDIO_CMD_CEATACMD_Pos
 (14U)

	)

4577 
	#SDIO_CMD_CEATACMD_Msk
 (0x1U << 
SDIO_CMD_CEATACMD_Pos
è

	)

4578 
	#SDIO_CMD_CEATACMD
 
SDIO_CMD_CEATACMD_Msk


	)

4581 
	#SDIO_RESPCMD_RESPCMD_Pos
 (0U)

	)

4582 
	#SDIO_RESPCMD_RESPCMD_Msk
 (0x3FU << 
SDIO_RESPCMD_RESPCMD_Pos
è

	)

4583 
	#SDIO_RESPCMD_RESPCMD
 
SDIO_RESPCMD_RESPCMD_Msk


	)

4586 
	#SDIO_RESP0_CARDSTATUS0_Pos
 (0U)

	)

4587 
	#SDIO_RESP0_CARDSTATUS0_Msk
 (0xFFFFFFFFU << 
SDIO_RESP0_CARDSTATUS0_Pos
è

	)

4588 
	#SDIO_RESP0_CARDSTATUS0
 
SDIO_RESP0_CARDSTATUS0_Msk


	)

4591 
	#SDIO_RESP1_CARDSTATUS1_Pos
 (0U)

	)

4592 
	#SDIO_RESP1_CARDSTATUS1_Msk
 (0xFFFFFFFFU << 
SDIO_RESP1_CARDSTATUS1_Pos
è

	)

4593 
	#SDIO_RESP1_CARDSTATUS1
 
SDIO_RESP1_CARDSTATUS1_Msk


	)

4596 
	#SDIO_RESP2_CARDSTATUS2_Pos
 (0U)

	)

4597 
	#SDIO_RESP2_CARDSTATUS2_Msk
 (0xFFFFFFFFU << 
SDIO_RESP2_CARDSTATUS2_Pos
è

	)

4598 
	#SDIO_RESP2_CARDSTATUS2
 
SDIO_RESP2_CARDSTATUS2_Msk


	)

4601 
	#SDIO_RESP3_CARDSTATUS3_Pos
 (0U)

	)

4602 
	#SDIO_RESP3_CARDSTATUS3_Msk
 (0xFFFFFFFFU << 
SDIO_RESP3_CARDSTATUS3_Pos
è

	)

4603 
	#SDIO_RESP3_CARDSTATUS3
 
SDIO_RESP3_CARDSTATUS3_Msk


	)

4606 
	#SDIO_RESP4_CARDSTATUS4_Pos
 (0U)

	)

4607 
	#SDIO_RESP4_CARDSTATUS4_Msk
 (0xFFFFFFFFU << 
SDIO_RESP4_CARDSTATUS4_Pos
è

	)

4608 
	#SDIO_RESP4_CARDSTATUS4
 
SDIO_RESP4_CARDSTATUS4_Msk


	)

4611 
	#SDIO_DTIMER_DATATIME_Pos
 (0U)

	)

4612 
	#SDIO_DTIMER_DATATIME_Msk
 (0xFFFFFFFFU << 
SDIO_DTIMER_DATATIME_Pos
è

	)

4613 
	#SDIO_DTIMER_DATATIME
 
SDIO_DTIMER_DATATIME_Msk


	)

4616 
	#SDIO_DLEN_DATALENGTH_Pos
 (0U)

	)

4617 
	#SDIO_DLEN_DATALENGTH_Msk
 (0x1FFFFFFU << 
SDIO_DLEN_DATALENGTH_Pos
è

	)

4618 
	#SDIO_DLEN_DATALENGTH
 
SDIO_DLEN_DATALENGTH_Msk


	)

4621 
	#SDIO_DCTRL_DTEN_Pos
 (0U)

	)

4622 
	#SDIO_DCTRL_DTEN_Msk
 (0x1U << 
SDIO_DCTRL_DTEN_Pos
è

	)

4623 
	#SDIO_DCTRL_DTEN
 
SDIO_DCTRL_DTEN_Msk


	)

4624 
	#SDIO_DCTRL_DTDIR_Pos
 (1U)

	)

4625 
	#SDIO_DCTRL_DTDIR_Msk
 (0x1U << 
SDIO_DCTRL_DTDIR_Pos
è

	)

4626 
	#SDIO_DCTRL_DTDIR
 
SDIO_DCTRL_DTDIR_Msk


	)

4627 
	#SDIO_DCTRL_DTMODE_Pos
 (2U)

	)

4628 
	#SDIO_DCTRL_DTMODE_Msk
 (0x1U << 
SDIO_DCTRL_DTMODE_Pos
è

	)

4629 
	#SDIO_DCTRL_DTMODE
 
SDIO_DCTRL_DTMODE_Msk


	)

4630 
	#SDIO_DCTRL_DMAEN_Pos
 (3U)

	)

4631 
	#SDIO_DCTRL_DMAEN_Msk
 (0x1U << 
SDIO_DCTRL_DMAEN_Pos
è

	)

4632 
	#SDIO_DCTRL_DMAEN
 
SDIO_DCTRL_DMAEN_Msk


	)

4634 
	#SDIO_DCTRL_DBLOCKSIZE_Pos
 (4U)

	)

4635 
	#SDIO_DCTRL_DBLOCKSIZE_Msk
 (0xFU << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4636 
	#SDIO_DCTRL_DBLOCKSIZE
 
SDIO_DCTRL_DBLOCKSIZE_Msk


	)

4637 
	#SDIO_DCTRL_DBLOCKSIZE_0
 (0x1U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4638 
	#SDIO_DCTRL_DBLOCKSIZE_1
 (0x2U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4639 
	#SDIO_DCTRL_DBLOCKSIZE_2
 (0x4U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4640 
	#SDIO_DCTRL_DBLOCKSIZE_3
 (0x8U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

4642 
	#SDIO_DCTRL_RWSTART_Pos
 (8U)

	)

4643 
	#SDIO_DCTRL_RWSTART_Msk
 (0x1U << 
SDIO_DCTRL_RWSTART_Pos
è

	)

4644 
	#SDIO_DCTRL_RWSTART
 
SDIO_DCTRL_RWSTART_Msk


	)

4645 
	#SDIO_DCTRL_RWSTOP_Pos
 (9U)

	)

4646 
	#SDIO_DCTRL_RWSTOP_Msk
 (0x1U << 
SDIO_DCTRL_RWSTOP_Pos
è

	)

4647 
	#SDIO_DCTRL_RWSTOP
 
SDIO_DCTRL_RWSTOP_Msk


	)

4648 
	#SDIO_DCTRL_RWMOD_Pos
 (10U)

	)

4649 
	#SDIO_DCTRL_RWMOD_Msk
 (0x1U << 
SDIO_DCTRL_RWMOD_Pos
è

	)

4650 
	#SDIO_DCTRL_RWMOD
 
SDIO_DCTRL_RWMOD_Msk


	)

4651 
	#SDIO_DCTRL_SDIOEN_Pos
 (11U)

	)

4652 
	#SDIO_DCTRL_SDIOEN_Msk
 (0x1U << 
SDIO_DCTRL_SDIOEN_Pos
è

	)

4653 
	#SDIO_DCTRL_SDIOEN
 
SDIO_DCTRL_SDIOEN_Msk


	)

4656 
	#SDIO_DCOUNT_DATACOUNT_Pos
 (0U)

	)

4657 
	#SDIO_DCOUNT_DATACOUNT_Msk
 (0x1FFFFFFU << 
SDIO_DCOUNT_DATACOUNT_Pos
è

	)

4658 
	#SDIO_DCOUNT_DATACOUNT
 
SDIO_DCOUNT_DATACOUNT_Msk


	)

4661 
	#SDIO_STA_CCRCFAIL_Pos
 (0U)

	)

4662 
	#SDIO_STA_CCRCFAIL_Msk
 (0x1U << 
SDIO_STA_CCRCFAIL_Pos
è

	)

4663 
	#SDIO_STA_CCRCFAIL
 
SDIO_STA_CCRCFAIL_Msk


	)

4664 
	#SDIO_STA_DCRCFAIL_Pos
 (1U)

	)

4665 
	#SDIO_STA_DCRCFAIL_Msk
 (0x1U << 
SDIO_STA_DCRCFAIL_Pos
è

	)

4666 
	#SDIO_STA_DCRCFAIL
 
SDIO_STA_DCRCFAIL_Msk


	)

4667 
	#SDIO_STA_CTIMEOUT_Pos
 (2U)

	)

4668 
	#SDIO_STA_CTIMEOUT_Msk
 (0x1U << 
SDIO_STA_CTIMEOUT_Pos
è

	)

4669 
	#SDIO_STA_CTIMEOUT
 
SDIO_STA_CTIMEOUT_Msk


	)

4670 
	#SDIO_STA_DTIMEOUT_Pos
 (3U)

	)

4671 
	#SDIO_STA_DTIMEOUT_Msk
 (0x1U << 
SDIO_STA_DTIMEOUT_Pos
è

	)

4672 
	#SDIO_STA_DTIMEOUT
 
SDIO_STA_DTIMEOUT_Msk


	)

4673 
	#SDIO_STA_TXUNDERR_Pos
 (4U)

	)

4674 
	#SDIO_STA_TXUNDERR_Msk
 (0x1U << 
SDIO_STA_TXUNDERR_Pos
è

	)

4675 
	#SDIO_STA_TXUNDERR
 
SDIO_STA_TXUNDERR_Msk


	)

4676 
	#SDIO_STA_RXOVERR_Pos
 (5U)

	)

4677 
	#SDIO_STA_RXOVERR_Msk
 (0x1U << 
SDIO_STA_RXOVERR_Pos
è

	)

4678 
	#SDIO_STA_RXOVERR
 
SDIO_STA_RXOVERR_Msk


	)

4679 
	#SDIO_STA_CMDREND_Pos
 (6U)

	)

4680 
	#SDIO_STA_CMDREND_Msk
 (0x1U << 
SDIO_STA_CMDREND_Pos
è

	)

4681 
	#SDIO_STA_CMDREND
 
SDIO_STA_CMDREND_Msk


	)

4682 
	#SDIO_STA_CMDSENT_Pos
 (7U)

	)

4683 
	#SDIO_STA_CMDSENT_Msk
 (0x1U << 
SDIO_STA_CMDSENT_Pos
è

	)

4684 
	#SDIO_STA_CMDSENT
 
SDIO_STA_CMDSENT_Msk


	)

4685 
	#SDIO_STA_DATAEND_Pos
 (8U)

	)

4686 
	#SDIO_STA_DATAEND_Msk
 (0x1U << 
SDIO_STA_DATAEND_Pos
è

	)

4687 
	#SDIO_STA_DATAEND
 
SDIO_STA_DATAEND_Msk


	)

4688 
	#SDIO_STA_STBITERR_Pos
 (9U)

	)

4689 
	#SDIO_STA_STBITERR_Msk
 (0x1U << 
SDIO_STA_STBITERR_Pos
è

	)

4690 
	#SDIO_STA_STBITERR
 
SDIO_STA_STBITERR_Msk


	)

4691 
	#SDIO_STA_DBCKEND_Pos
 (10U)

	)

4692 
	#SDIO_STA_DBCKEND_Msk
 (0x1U << 
SDIO_STA_DBCKEND_Pos
è

	)

4693 
	#SDIO_STA_DBCKEND
 
SDIO_STA_DBCKEND_Msk


	)

4694 
	#SDIO_STA_CMDACT_Pos
 (11U)

	)

4695 
	#SDIO_STA_CMDACT_Msk
 (0x1U << 
SDIO_STA_CMDACT_Pos
è

	)

4696 
	#SDIO_STA_CMDACT
 
SDIO_STA_CMDACT_Msk


	)

4697 
	#SDIO_STA_TXACT_Pos
 (12U)

	)

4698 
	#SDIO_STA_TXACT_Msk
 (0x1U << 
SDIO_STA_TXACT_Pos
è

	)

4699 
	#SDIO_STA_TXACT
 
SDIO_STA_TXACT_Msk


	)

4700 
	#SDIO_STA_RXACT_Pos
 (13U)

	)

4701 
	#SDIO_STA_RXACT_Msk
 (0x1U << 
SDIO_STA_RXACT_Pos
è

	)

4702 
	#SDIO_STA_RXACT
 
SDIO_STA_RXACT_Msk


	)

4703 
	#SDIO_STA_TXFIFOHE_Pos
 (14U)

	)

4704 
	#SDIO_STA_TXFIFOHE_Msk
 (0x1U << 
SDIO_STA_TXFIFOHE_Pos
è

	)

4705 
	#SDIO_STA_TXFIFOHE
 
SDIO_STA_TXFIFOHE_Msk


	)

4706 
	#SDIO_STA_RXFIFOHF_Pos
 (15U)

	)

4707 
	#SDIO_STA_RXFIFOHF_Msk
 (0x1U << 
SDIO_STA_RXFIFOHF_Pos
è

	)

4708 
	#SDIO_STA_RXFIFOHF
 
SDIO_STA_RXFIFOHF_Msk


	)

4709 
	#SDIO_STA_TXFIFOF_Pos
 (16U)

	)

4710 
	#SDIO_STA_TXFIFOF_Msk
 (0x1U << 
SDIO_STA_TXFIFOF_Pos
è

	)

4711 
	#SDIO_STA_TXFIFOF
 
SDIO_STA_TXFIFOF_Msk


	)

4712 
	#SDIO_STA_RXFIFOF_Pos
 (17U)

	)

4713 
	#SDIO_STA_RXFIFOF_Msk
 (0x1U << 
SDIO_STA_RXFIFOF_Pos
è

	)

4714 
	#SDIO_STA_RXFIFOF
 
SDIO_STA_RXFIFOF_Msk


	)

4715 
	#SDIO_STA_TXFIFOE_Pos
 (18U)

	)

4716 
	#SDIO_STA_TXFIFOE_Msk
 (0x1U << 
SDIO_STA_TXFIFOE_Pos
è

	)

4717 
	#SDIO_STA_TXFIFOE
 
SDIO_STA_TXFIFOE_Msk


	)

4718 
	#SDIO_STA_RXFIFOE_Pos
 (19U)

	)

4719 
	#SDIO_STA_RXFIFOE_Msk
 (0x1U << 
SDIO_STA_RXFIFOE_Pos
è

	)

4720 
	#SDIO_STA_RXFIFOE
 
SDIO_STA_RXFIFOE_Msk


	)

4721 
	#SDIO_STA_TXDAVL_Pos
 (20U)

	)

4722 
	#SDIO_STA_TXDAVL_Msk
 (0x1U << 
SDIO_STA_TXDAVL_Pos
è

	)

4723 
	#SDIO_STA_TXDAVL
 
SDIO_STA_TXDAVL_Msk


	)

4724 
	#SDIO_STA_RXDAVL_Pos
 (21U)

	)

4725 
	#SDIO_STA_RXDAVL_Msk
 (0x1U << 
SDIO_STA_RXDAVL_Pos
è

	)

4726 
	#SDIO_STA_RXDAVL
 
SDIO_STA_RXDAVL_Msk


	)

4727 
	#SDIO_STA_SDIOIT_Pos
 (22U)

	)

4728 
	#SDIO_STA_SDIOIT_Msk
 (0x1U << 
SDIO_STA_SDIOIT_Pos
è

	)

4729 
	#SDIO_STA_SDIOIT
 
SDIO_STA_SDIOIT_Msk


	)

4730 
	#SDIO_STA_CEATAEND_Pos
 (23U)

	)

4731 
	#SDIO_STA_CEATAEND_Msk
 (0x1U << 
SDIO_STA_CEATAEND_Pos
è

	)

4732 
	#SDIO_STA_CEATAEND
 
SDIO_STA_CEATAEND_Msk


	)

4735 
	#SDIO_ICR_CCRCFAILC_Pos
 (0U)

	)

4736 
	#SDIO_ICR_CCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_CCRCFAILC_Pos
è

	)

4737 
	#SDIO_ICR_CCRCFAILC
 
SDIO_ICR_CCRCFAILC_Msk


	)

4738 
	#SDIO_ICR_DCRCFAILC_Pos
 (1U)

	)

4739 
	#SDIO_ICR_DCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_DCRCFAILC_Pos
è

	)

4740 
	#SDIO_ICR_DCRCFAILC
 
SDIO_ICR_DCRCFAILC_Msk


	)

4741 
	#SDIO_ICR_CTIMEOUTC_Pos
 (2U)

	)

4742 
	#SDIO_ICR_CTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_CTIMEOUTC_Pos
è

	)

4743 
	#SDIO_ICR_CTIMEOUTC
 
SDIO_ICR_CTIMEOUTC_Msk


	)

4744 
	#SDIO_ICR_DTIMEOUTC_Pos
 (3U)

	)

4745 
	#SDIO_ICR_DTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_DTIMEOUTC_Pos
è

	)

4746 
	#SDIO_ICR_DTIMEOUTC
 
SDIO_ICR_DTIMEOUTC_Msk


	)

4747 
	#SDIO_ICR_TXUNDERRC_Pos
 (4U)

	)

4748 
	#SDIO_ICR_TXUNDERRC_Msk
 (0x1U << 
SDIO_ICR_TXUNDERRC_Pos
è

	)

4749 
	#SDIO_ICR_TXUNDERRC
 
SDIO_ICR_TXUNDERRC_Msk


	)

4750 
	#SDIO_ICR_RXOVERRC_Pos
 (5U)

	)

4751 
	#SDIO_ICR_RXOVERRC_Msk
 (0x1U << 
SDIO_ICR_RXOVERRC_Pos
è

	)

4752 
	#SDIO_ICR_RXOVERRC
 
SDIO_ICR_RXOVERRC_Msk


	)

4753 
	#SDIO_ICR_CMDRENDC_Pos
 (6U)

	)

4754 
	#SDIO_ICR_CMDRENDC_Msk
 (0x1U << 
SDIO_ICR_CMDRENDC_Pos
è

	)

4755 
	#SDIO_ICR_CMDRENDC
 
SDIO_ICR_CMDRENDC_Msk


	)

4756 
	#SDIO_ICR_CMDSENTC_Pos
 (7U)

	)

4757 
	#SDIO_ICR_CMDSENTC_Msk
 (0x1U << 
SDIO_ICR_CMDSENTC_Pos
è

	)

4758 
	#SDIO_ICR_CMDSENTC
 
SDIO_ICR_CMDSENTC_Msk


	)

4759 
	#SDIO_ICR_DATAENDC_Pos
 (8U)

	)

4760 
	#SDIO_ICR_DATAENDC_Msk
 (0x1U << 
SDIO_ICR_DATAENDC_Pos
è

	)

4761 
	#SDIO_ICR_DATAENDC
 
SDIO_ICR_DATAENDC_Msk


	)

4762 
	#SDIO_ICR_STBITERRC_Pos
 (9U)

	)

4763 
	#SDIO_ICR_STBITERRC_Msk
 (0x1U << 
SDIO_ICR_STBITERRC_Pos
è

	)

4764 
	#SDIO_ICR_STBITERRC
 
SDIO_ICR_STBITERRC_Msk


	)

4765 
	#SDIO_ICR_DBCKENDC_Pos
 (10U)

	)

4766 
	#SDIO_ICR_DBCKENDC_Msk
 (0x1U << 
SDIO_ICR_DBCKENDC_Pos
è

	)

4767 
	#SDIO_ICR_DBCKENDC
 
SDIO_ICR_DBCKENDC_Msk


	)

4768 
	#SDIO_ICR_SDIOITC_Pos
 (22U)

	)

4769 
	#SDIO_ICR_SDIOITC_Msk
 (0x1U << 
SDIO_ICR_SDIOITC_Pos
è

	)

4770 
	#SDIO_ICR_SDIOITC
 
SDIO_ICR_SDIOITC_Msk


	)

4771 
	#SDIO_ICR_CEATAENDC_Pos
 (23U)

	)

4772 
	#SDIO_ICR_CEATAENDC_Msk
 (0x1U << 
SDIO_ICR_CEATAENDC_Pos
è

	)

4773 
	#SDIO_ICR_CEATAENDC
 
SDIO_ICR_CEATAENDC_Msk


	)

4776 
	#SDIO_MASK_CCRCFAILIE_Pos
 (0U)

	)

4777 
	#SDIO_MASK_CCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_CCRCFAILIE_Pos
è

	)

4778 
	#SDIO_MASK_CCRCFAILIE
 
SDIO_MASK_CCRCFAILIE_Msk


	)

4779 
	#SDIO_MASK_DCRCFAILIE_Pos
 (1U)

	)

4780 
	#SDIO_MASK_DCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_DCRCFAILIE_Pos
è

	)

4781 
	#SDIO_MASK_DCRCFAILIE
 
SDIO_MASK_DCRCFAILIE_Msk


	)

4782 
	#SDIO_MASK_CTIMEOUTIE_Pos
 (2U)

	)

4783 
	#SDIO_MASK_CTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_CTIMEOUTIE_Pos
è

	)

4784 
	#SDIO_MASK_CTIMEOUTIE
 
SDIO_MASK_CTIMEOUTIE_Msk


	)

4785 
	#SDIO_MASK_DTIMEOUTIE_Pos
 (3U)

	)

4786 
	#SDIO_MASK_DTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_DTIMEOUTIE_Pos
è

	)

4787 
	#SDIO_MASK_DTIMEOUTIE
 
SDIO_MASK_DTIMEOUTIE_Msk


	)

4788 
	#SDIO_MASK_TXUNDERRIE_Pos
 (4U)

	)

4789 
	#SDIO_MASK_TXUNDERRIE_Msk
 (0x1U << 
SDIO_MASK_TXUNDERRIE_Pos
è

	)

4790 
	#SDIO_MASK_TXUNDERRIE
 
SDIO_MASK_TXUNDERRIE_Msk


	)

4791 
	#SDIO_MASK_RXOVERRIE_Pos
 (5U)

	)

4792 
	#SDIO_MASK_RXOVERRIE_Msk
 (0x1U << 
SDIO_MASK_RXOVERRIE_Pos
è

	)

4793 
	#SDIO_MASK_RXOVERRIE
 
SDIO_MASK_RXOVERRIE_Msk


	)

4794 
	#SDIO_MASK_CMDRENDIE_Pos
 (6U)

	)

4795 
	#SDIO_MASK_CMDRENDIE_Msk
 (0x1U << 
SDIO_MASK_CMDRENDIE_Pos
è

	)

4796 
	#SDIO_MASK_CMDRENDIE
 
SDIO_MASK_CMDRENDIE_Msk


	)

4797 
	#SDIO_MASK_CMDSENTIE_Pos
 (7U)

	)

4798 
	#SDIO_MASK_CMDSENTIE_Msk
 (0x1U << 
SDIO_MASK_CMDSENTIE_Pos
è

	)

4799 
	#SDIO_MASK_CMDSENTIE
 
SDIO_MASK_CMDSENTIE_Msk


	)

4800 
	#SDIO_MASK_DATAENDIE_Pos
 (8U)

	)

4801 
	#SDIO_MASK_DATAENDIE_Msk
 (0x1U << 
SDIO_MASK_DATAENDIE_Pos
è

	)

4802 
	#SDIO_MASK_DATAENDIE
 
SDIO_MASK_DATAENDIE_Msk


	)

4803 
	#SDIO_MASK_STBITERRIE_Pos
 (9U)

	)

4804 
	#SDIO_MASK_STBITERRIE_Msk
 (0x1U << 
SDIO_MASK_STBITERRIE_Pos
è

	)

4805 
	#SDIO_MASK_STBITERRIE
 
SDIO_MASK_STBITERRIE_Msk


	)

4806 
	#SDIO_MASK_DBCKENDIE_Pos
 (10U)

	)

4807 
	#SDIO_MASK_DBCKENDIE_Msk
 (0x1U << 
SDIO_MASK_DBCKENDIE_Pos
è

	)

4808 
	#SDIO_MASK_DBCKENDIE
 
SDIO_MASK_DBCKENDIE_Msk


	)

4809 
	#SDIO_MASK_CMDACTIE_Pos
 (11U)

	)

4810 
	#SDIO_MASK_CMDACTIE_Msk
 (0x1U << 
SDIO_MASK_CMDACTIE_Pos
è

	)

4811 
	#SDIO_MASK_CMDACTIE
 
SDIO_MASK_CMDACTIE_Msk


	)

4812 
	#SDIO_MASK_TXACTIE_Pos
 (12U)

	)

4813 
	#SDIO_MASK_TXACTIE_Msk
 (0x1U << 
SDIO_MASK_TXACTIE_Pos
è

	)

4814 
	#SDIO_MASK_TXACTIE
 
SDIO_MASK_TXACTIE_Msk


	)

4815 
	#SDIO_MASK_RXACTIE_Pos
 (13U)

	)

4816 
	#SDIO_MASK_RXACTIE_Msk
 (0x1U << 
SDIO_MASK_RXACTIE_Pos
è

	)

4817 
	#SDIO_MASK_RXACTIE
 
SDIO_MASK_RXACTIE_Msk


	)

4818 
	#SDIO_MASK_TXFIFOHEIE_Pos
 (14U)

	)

4819 
	#SDIO_MASK_TXFIFOHEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOHEIE_Pos
è

	)

4820 
	#SDIO_MASK_TXFIFOHEIE
 
SDIO_MASK_TXFIFOHEIE_Msk


	)

4821 
	#SDIO_MASK_RXFIFOHFIE_Pos
 (15U)

	)

4822 
	#SDIO_MASK_RXFIFOHFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOHFIE_Pos
è

	)

4823 
	#SDIO_MASK_RXFIFOHFIE
 
SDIO_MASK_RXFIFOHFIE_Msk


	)

4824 
	#SDIO_MASK_TXFIFOFIE_Pos
 (16U)

	)

4825 
	#SDIO_MASK_TXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOFIE_Pos
è

	)

4826 
	#SDIO_MASK_TXFIFOFIE
 
SDIO_MASK_TXFIFOFIE_Msk


	)

4827 
	#SDIO_MASK_RXFIFOFIE_Pos
 (17U)

	)

4828 
	#SDIO_MASK_RXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOFIE_Pos
è

	)

4829 
	#SDIO_MASK_RXFIFOFIE
 
SDIO_MASK_RXFIFOFIE_Msk


	)

4830 
	#SDIO_MASK_TXFIFOEIE_Pos
 (18U)

	)

4831 
	#SDIO_MASK_TXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOEIE_Pos
è

	)

4832 
	#SDIO_MASK_TXFIFOEIE
 
SDIO_MASK_TXFIFOEIE_Msk


	)

4833 
	#SDIO_MASK_RXFIFOEIE_Pos
 (19U)

	)

4834 
	#SDIO_MASK_RXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOEIE_Pos
è

	)

4835 
	#SDIO_MASK_RXFIFOEIE
 
SDIO_MASK_RXFIFOEIE_Msk


	)

4836 
	#SDIO_MASK_TXDAVLIE_Pos
 (20U)

	)

4837 
	#SDIO_MASK_TXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_TXDAVLIE_Pos
è

	)

4838 
	#SDIO_MASK_TXDAVLIE
 
SDIO_MASK_TXDAVLIE_Msk


	)

4839 
	#SDIO_MASK_RXDAVLIE_Pos
 (21U)

	)

4840 
	#SDIO_MASK_RXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_RXDAVLIE_Pos
è

	)

4841 
	#SDIO_MASK_RXDAVLIE
 
SDIO_MASK_RXDAVLIE_Msk


	)

4842 
	#SDIO_MASK_SDIOITIE_Pos
 (22U)

	)

4843 
	#SDIO_MASK_SDIOITIE_Msk
 (0x1U << 
SDIO_MASK_SDIOITIE_Pos
è

	)

4844 
	#SDIO_MASK_SDIOITIE
 
SDIO_MASK_SDIOITIE_Msk


	)

4845 
	#SDIO_MASK_CEATAENDIE_Pos
 (23U)

	)

4846 
	#SDIO_MASK_CEATAENDIE_Msk
 (0x1U << 
SDIO_MASK_CEATAENDIE_Pos
è

	)

4847 
	#SDIO_MASK_CEATAENDIE
 
SDIO_MASK_CEATAENDIE_Msk


	)

4850 
	#SDIO_FIFOCNT_FIFOCOUNT_Pos
 (0U)

	)

4851 
	#SDIO_FIFOCNT_FIFOCOUNT_Msk
 (0xFFFFFFU << 
SDIO_FIFOCNT_FIFOCOUNT_Pos
è

	)

4852 
	#SDIO_FIFOCNT_FIFOCOUNT
 
SDIO_FIFOCNT_FIFOCOUNT_Msk


	)

4855 
	#SDIO_FIFO_FIFODATA_Pos
 (0U)

	)

4856 
	#SDIO_FIFO_FIFODATA_Msk
 (0xFFFFFFFFU << 
SDIO_FIFO_FIFODATA_Pos
è

	)

4857 
	#SDIO_FIFO_FIFODATA
 
SDIO_FIFO_FIFODATA_Msk


	)

4866 
	#USB_EP0R
 
USB_BASE


	)

4867 
	#USB_EP1R
 (
USB_BASE
 + 0x00000004è

	)

4868 
	#USB_EP2R
 (
USB_BASE
 + 0x00000008è

	)

4869 
	#USB_EP3R
 (
USB_BASE
 + 0x0000000Cè

	)

4870 
	#USB_EP4R
 (
USB_BASE
 + 0x00000010è

	)

4871 
	#USB_EP5R
 (
USB_BASE
 + 0x00000014è

	)

4872 
	#USB_EP6R
 (
USB_BASE
 + 0x00000018è

	)

4873 
	#USB_EP7R
 (
USB_BASE
 + 0x0000001Cè

	)

4876 
	#USB_EP_CTR_RX_Pos
 (15U)

	)

4877 
	#USB_EP_CTR_RX_Msk
 (0x1U << 
USB_EP_CTR_RX_Pos
è

	)

4878 
	#USB_EP_CTR_RX
 
USB_EP_CTR_RX_Msk


	)

4879 
	#USB_EP_DTOG_RX_Pos
 (14U)

	)

4880 
	#USB_EP_DTOG_RX_Msk
 (0x1U << 
USB_EP_DTOG_RX_Pos
è

	)

4881 
	#USB_EP_DTOG_RX
 
USB_EP_DTOG_RX_Msk


	)

4882 
	#USB_EPRX_STAT_Pos
 (12U)

	)

4883 
	#USB_EPRX_STAT_Msk
 (0x3U << 
USB_EPRX_STAT_Pos
è

	)

4884 
	#USB_EPRX_STAT
 
USB_EPRX_STAT_Msk


	)

4885 
	#USB_EP_SETUP_Pos
 (11U)

	)

4886 
	#USB_EP_SETUP_Msk
 (0x1U << 
USB_EP_SETUP_Pos
è

	)

4887 
	#USB_EP_SETUP
 
USB_EP_SETUP_Msk


	)

4888 
	#USB_EP_T_FIELD_Pos
 (9U)

	)

4889 
	#USB_EP_T_FIELD_Msk
 (0x3U << 
USB_EP_T_FIELD_Pos
è

	)

4890 
	#USB_EP_T_FIELD
 
USB_EP_T_FIELD_Msk


	)

4891 
	#USB_EP_KIND_Pos
 (8U)

	)

4892 
	#USB_EP_KIND_Msk
 (0x1U << 
USB_EP_KIND_Pos
è

	)

4893 
	#USB_EP_KIND
 
USB_EP_KIND_Msk


	)

4894 
	#USB_EP_CTR_TX_Pos
 (7U)

	)

4895 
	#USB_EP_CTR_TX_Msk
 (0x1U << 
USB_EP_CTR_TX_Pos
è

	)

4896 
	#USB_EP_CTR_TX
 
USB_EP_CTR_TX_Msk


	)

4897 
	#USB_EP_DTOG_TX_Pos
 (6U)

	)

4898 
	#USB_EP_DTOG_TX_Msk
 (0x1U << 
USB_EP_DTOG_TX_Pos
è

	)

4899 
	#USB_EP_DTOG_TX
 
USB_EP_DTOG_TX_Msk


	)

4900 
	#USB_EPTX_STAT_Pos
 (4U)

	)

4901 
	#USB_EPTX_STAT_Msk
 (0x3U << 
USB_EPTX_STAT_Pos
è

	)

4902 
	#USB_EPTX_STAT
 
USB_EPTX_STAT_Msk


	)

4903 
	#USB_EPADDR_FIELD_Pos
 (0U)

	)

4904 
	#USB_EPADDR_FIELD_Msk
 (0xFU << 
USB_EPADDR_FIELD_Pos
è

	)

4905 
	#USB_EPADDR_FIELD
 
USB_EPADDR_FIELD_Msk


	)

4908 
	#USB_EPREG_MASK
 (
USB_EP_CTR_RX
|
USB_EP_SETUP
|
USB_EP_T_FIELD
|
USB_EP_KIND
|
USB_EP_CTR_TX
|
USB_EPADDR_FIELD
)

	)

4910 
	#USB_EP_TYPE_MASK_Pos
 (9U)

	)

4911 
	#USB_EP_TYPE_MASK_Msk
 (0x3U << 
USB_EP_TYPE_MASK_Pos
è

	)

4912 
	#USB_EP_TYPE_MASK
 
USB_EP_TYPE_MASK_Msk


	)

4913 
	#USB_EP_BULK
 0x00000000U

	)

4914 
	#USB_EP_CONTROL
 0x00000200U

	)

4915 
	#USB_EP_ISOCHRONOUS
 0x00000400U

	)

4916 
	#USB_EP_INTERRUPT
 0x00000600U

	)

4917 
	#USB_EP_T_MASK
 (~
USB_EP_T_FIELD
 & 
USB_EPREG_MASK
)

	)

4919 
	#USB_EPKIND_MASK
 (~
USB_EP_KIND
 & 
USB_EPREG_MASK
è

	)

4921 
	#USB_EP_TX_DIS
 0x00000000U

	)

4922 
	#USB_EP_TX_STALL
 0x00000010U

	)

4923 
	#USB_EP_TX_NAK
 0x00000020U

	)

4924 
	#USB_EP_TX_VALID
 0x00000030U

	)

4925 
	#USB_EPTX_DTOG1
 0x00000010U

	)

4926 
	#USB_EPTX_DTOG2
 0x00000020U

	)

4927 
	#USB_EPTX_DTOGMASK
 (
USB_EPTX_STAT
|
USB_EPREG_MASK
)

	)

4929 
	#USB_EP_RX_DIS
 0x00000000U

	)

4930 
	#USB_EP_RX_STALL
 0x00001000U

	)

4931 
	#USB_EP_RX_NAK
 0x00002000U

	)

4932 
	#USB_EP_RX_VALID
 0x00003000U

	)

4933 
	#USB_EPRX_DTOG1
 0x00001000U

	)

4934 
	#USB_EPRX_DTOG2
 0x00002000U

	)

4935 
	#USB_EPRX_DTOGMASK
 (
USB_EPRX_STAT
|
USB_EPREG_MASK
)

	)

4938 
	#USB_EP0R_EA_Pos
 (0U)

	)

4939 
	#USB_EP0R_EA_Msk
 (0xFU << 
USB_EP0R_EA_Pos
è

	)

4940 
	#USB_EP0R_EA
 
USB_EP0R_EA_Msk


	)

4942 
	#USB_EP0R_STAT_TX_Pos
 (4U)

	)

4943 
	#USB_EP0R_STAT_TX_Msk
 (0x3U << 
USB_EP0R_STAT_TX_Pos
è

	)

4944 
	#USB_EP0R_STAT_TX
 
USB_EP0R_STAT_TX_Msk


	)

4945 
	#USB_EP0R_STAT_TX_0
 (0x1U << 
USB_EP0R_STAT_TX_Pos
è

	)

4946 
	#USB_EP0R_STAT_TX_1
 (0x2U << 
USB_EP0R_STAT_TX_Pos
è

	)

4948 
	#USB_EP0R_DTOG_TX_Pos
 (6U)

	)

4949 
	#USB_EP0R_DTOG_TX_Msk
 (0x1U << 
USB_EP0R_DTOG_TX_Pos
è

	)

4950 
	#USB_EP0R_DTOG_TX
 
USB_EP0R_DTOG_TX_Msk


	)

4951 
	#USB_EP0R_CTR_TX_Pos
 (7U)

	)

4952 
	#USB_EP0R_CTR_TX_Msk
 (0x1U << 
USB_EP0R_CTR_TX_Pos
è

	)

4953 
	#USB_EP0R_CTR_TX
 
USB_EP0R_CTR_TX_Msk


	)

4954 
	#USB_EP0R_EP_KIND_Pos
 (8U)

	)

4955 
	#USB_EP0R_EP_KIND_Msk
 (0x1U << 
USB_EP0R_EP_KIND_Pos
è

	)

4956 
	#USB_EP0R_EP_KIND
 
USB_EP0R_EP_KIND_Msk


	)

4958 
	#USB_EP0R_EP_TYPE_Pos
 (9U)

	)

4959 
	#USB_EP0R_EP_TYPE_Msk
 (0x3U << 
USB_EP0R_EP_TYPE_Pos
è

	)

4960 
	#USB_EP0R_EP_TYPE
 
USB_EP0R_EP_TYPE_Msk


	)

4961 
	#USB_EP0R_EP_TYPE_0
 (0x1U << 
USB_EP0R_EP_TYPE_Pos
è

	)

4962 
	#USB_EP0R_EP_TYPE_1
 (0x2U << 
USB_EP0R_EP_TYPE_Pos
è

	)

4964 
	#USB_EP0R_SETUP_Pos
 (11U)

	)

4965 
	#USB_EP0R_SETUP_Msk
 (0x1U << 
USB_EP0R_SETUP_Pos
è

	)

4966 
	#USB_EP0R_SETUP
 
USB_EP0R_SETUP_Msk


	)

4968 
	#USB_EP0R_STAT_RX_Pos
 (12U)

	)

4969 
	#USB_EP0R_STAT_RX_Msk
 (0x3U << 
USB_EP0R_STAT_RX_Pos
è

	)

4970 
	#USB_EP0R_STAT_RX
 
USB_EP0R_STAT_RX_Msk


	)

4971 
	#USB_EP0R_STAT_RX_0
 (0x1U << 
USB_EP0R_STAT_RX_Pos
è

	)

4972 
	#USB_EP0R_STAT_RX_1
 (0x2U << 
USB_EP0R_STAT_RX_Pos
è

	)

4974 
	#USB_EP0R_DTOG_RX_Pos
 (14U)

	)

4975 
	#USB_EP0R_DTOG_RX_Msk
 (0x1U << 
USB_EP0R_DTOG_RX_Pos
è

	)

4976 
	#USB_EP0R_DTOG_RX
 
USB_EP0R_DTOG_RX_Msk


	)

4977 
	#USB_EP0R_CTR_RX_Pos
 (15U)

	)

4978 
	#USB_EP0R_CTR_RX_Msk
 (0x1U << 
USB_EP0R_CTR_RX_Pos
è

	)

4979 
	#USB_EP0R_CTR_RX
 
USB_EP0R_CTR_RX_Msk


	)

4982 
	#USB_EP1R_EA_Pos
 (0U)

	)

4983 
	#USB_EP1R_EA_Msk
 (0xFU << 
USB_EP1R_EA_Pos
è

	)

4984 
	#USB_EP1R_EA
 
USB_EP1R_EA_Msk


	)

4986 
	#USB_EP1R_STAT_TX_Pos
 (4U)

	)

4987 
	#USB_EP1R_STAT_TX_Msk
 (0x3U << 
USB_EP1R_STAT_TX_Pos
è

	)

4988 
	#USB_EP1R_STAT_TX
 
USB_EP1R_STAT_TX_Msk


	)

4989 
	#USB_EP1R_STAT_TX_0
 (0x1U << 
USB_EP1R_STAT_TX_Pos
è

	)

4990 
	#USB_EP1R_STAT_TX_1
 (0x2U << 
USB_EP1R_STAT_TX_Pos
è

	)

4992 
	#USB_EP1R_DTOG_TX_Pos
 (6U)

	)

4993 
	#USB_EP1R_DTOG_TX_Msk
 (0x1U << 
USB_EP1R_DTOG_TX_Pos
è

	)

4994 
	#USB_EP1R_DTOG_TX
 
USB_EP1R_DTOG_TX_Msk


	)

4995 
	#USB_EP1R_CTR_TX_Pos
 (7U)

	)

4996 
	#USB_EP1R_CTR_TX_Msk
 (0x1U << 
USB_EP1R_CTR_TX_Pos
è

	)

4997 
	#USB_EP1R_CTR_TX
 
USB_EP1R_CTR_TX_Msk


	)

4998 
	#USB_EP1R_EP_KIND_Pos
 (8U)

	)

4999 
	#USB_EP1R_EP_KIND_Msk
 (0x1U << 
USB_EP1R_EP_KIND_Pos
è

	)

5000 
	#USB_EP1R_EP_KIND
 
USB_EP1R_EP_KIND_Msk


	)

5002 
	#USB_EP1R_EP_TYPE_Pos
 (9U)

	)

5003 
	#USB_EP1R_EP_TYPE_Msk
 (0x3U << 
USB_EP1R_EP_TYPE_Pos
è

	)

5004 
	#USB_EP1R_EP_TYPE
 
USB_EP1R_EP_TYPE_Msk


	)

5005 
	#USB_EP1R_EP_TYPE_0
 (0x1U << 
USB_EP1R_EP_TYPE_Pos
è

	)

5006 
	#USB_EP1R_EP_TYPE_1
 (0x2U << 
USB_EP1R_EP_TYPE_Pos
è

	)

5008 
	#USB_EP1R_SETUP_Pos
 (11U)

	)

5009 
	#USB_EP1R_SETUP_Msk
 (0x1U << 
USB_EP1R_SETUP_Pos
è

	)

5010 
	#USB_EP1R_SETUP
 
USB_EP1R_SETUP_Msk


	)

5012 
	#USB_EP1R_STAT_RX_Pos
 (12U)

	)

5013 
	#USB_EP1R_STAT_RX_Msk
 (0x3U << 
USB_EP1R_STAT_RX_Pos
è

	)

5014 
	#USB_EP1R_STAT_RX
 
USB_EP1R_STAT_RX_Msk


	)

5015 
	#USB_EP1R_STAT_RX_0
 (0x1U << 
USB_EP1R_STAT_RX_Pos
è

	)

5016 
	#USB_EP1R_STAT_RX_1
 (0x2U << 
USB_EP1R_STAT_RX_Pos
è

	)

5018 
	#USB_EP1R_DTOG_RX_Pos
 (14U)

	)

5019 
	#USB_EP1R_DTOG_RX_Msk
 (0x1U << 
USB_EP1R_DTOG_RX_Pos
è

	)

5020 
	#USB_EP1R_DTOG_RX
 
USB_EP1R_DTOG_RX_Msk


	)

5021 
	#USB_EP1R_CTR_RX_Pos
 (15U)

	)

5022 
	#USB_EP1R_CTR_RX_Msk
 (0x1U << 
USB_EP1R_CTR_RX_Pos
è

	)

5023 
	#USB_EP1R_CTR_RX
 
USB_EP1R_CTR_RX_Msk


	)

5026 
	#USB_EP2R_EA_Pos
 (0U)

	)

5027 
	#USB_EP2R_EA_Msk
 (0xFU << 
USB_EP2R_EA_Pos
è

	)

5028 
	#USB_EP2R_EA
 
USB_EP2R_EA_Msk


	)

5030 
	#USB_EP2R_STAT_TX_Pos
 (4U)

	)

5031 
	#USB_EP2R_STAT_TX_Msk
 (0x3U << 
USB_EP2R_STAT_TX_Pos
è

	)

5032 
	#USB_EP2R_STAT_TX
 
USB_EP2R_STAT_TX_Msk


	)

5033 
	#USB_EP2R_STAT_TX_0
 (0x1U << 
USB_EP2R_STAT_TX_Pos
è

	)

5034 
	#USB_EP2R_STAT_TX_1
 (0x2U << 
USB_EP2R_STAT_TX_Pos
è

	)

5036 
	#USB_EP2R_DTOG_TX_Pos
 (6U)

	)

5037 
	#USB_EP2R_DTOG_TX_Msk
 (0x1U << 
USB_EP2R_DTOG_TX_Pos
è

	)

5038 
	#USB_EP2R_DTOG_TX
 
USB_EP2R_DTOG_TX_Msk


	)

5039 
	#USB_EP2R_CTR_TX_Pos
 (7U)

	)

5040 
	#USB_EP2R_CTR_TX_Msk
 (0x1U << 
USB_EP2R_CTR_TX_Pos
è

	)

5041 
	#USB_EP2R_CTR_TX
 
USB_EP2R_CTR_TX_Msk


	)

5042 
	#USB_EP2R_EP_KIND_Pos
 (8U)

	)

5043 
	#USB_EP2R_EP_KIND_Msk
 (0x1U << 
USB_EP2R_EP_KIND_Pos
è

	)

5044 
	#USB_EP2R_EP_KIND
 
USB_EP2R_EP_KIND_Msk


	)

5046 
	#USB_EP2R_EP_TYPE_Pos
 (9U)

	)

5047 
	#USB_EP2R_EP_TYPE_Msk
 (0x3U << 
USB_EP2R_EP_TYPE_Pos
è

	)

5048 
	#USB_EP2R_EP_TYPE
 
USB_EP2R_EP_TYPE_Msk


	)

5049 
	#USB_EP2R_EP_TYPE_0
 (0x1U << 
USB_EP2R_EP_TYPE_Pos
è

	)

5050 
	#USB_EP2R_EP_TYPE_1
 (0x2U << 
USB_EP2R_EP_TYPE_Pos
è

	)

5052 
	#USB_EP2R_SETUP_Pos
 (11U)

	)

5053 
	#USB_EP2R_SETUP_Msk
 (0x1U << 
USB_EP2R_SETUP_Pos
è

	)

5054 
	#USB_EP2R_SETUP
 
USB_EP2R_SETUP_Msk


	)

5056 
	#USB_EP2R_STAT_RX_Pos
 (12U)

	)

5057 
	#USB_EP2R_STAT_RX_Msk
 (0x3U << 
USB_EP2R_STAT_RX_Pos
è

	)

5058 
	#USB_EP2R_STAT_RX
 
USB_EP2R_STAT_RX_Msk


	)

5059 
	#USB_EP2R_STAT_RX_0
 (0x1U << 
USB_EP2R_STAT_RX_Pos
è

	)

5060 
	#USB_EP2R_STAT_RX_1
 (0x2U << 
USB_EP2R_STAT_RX_Pos
è

	)

5062 
	#USB_EP2R_DTOG_RX_Pos
 (14U)

	)

5063 
	#USB_EP2R_DTOG_RX_Msk
 (0x1U << 
USB_EP2R_DTOG_RX_Pos
è

	)

5064 
	#USB_EP2R_DTOG_RX
 
USB_EP2R_DTOG_RX_Msk


	)

5065 
	#USB_EP2R_CTR_RX_Pos
 (15U)

	)

5066 
	#USB_EP2R_CTR_RX_Msk
 (0x1U << 
USB_EP2R_CTR_RX_Pos
è

	)

5067 
	#USB_EP2R_CTR_RX
 
USB_EP2R_CTR_RX_Msk


	)

5070 
	#USB_EP3R_EA_Pos
 (0U)

	)

5071 
	#USB_EP3R_EA_Msk
 (0xFU << 
USB_EP3R_EA_Pos
è

	)

5072 
	#USB_EP3R_EA
 
USB_EP3R_EA_Msk


	)

5074 
	#USB_EP3R_STAT_TX_Pos
 (4U)

	)

5075 
	#USB_EP3R_STAT_TX_Msk
 (0x3U << 
USB_EP3R_STAT_TX_Pos
è

	)

5076 
	#USB_EP3R_STAT_TX
 
USB_EP3R_STAT_TX_Msk


	)

5077 
	#USB_EP3R_STAT_TX_0
 (0x1U << 
USB_EP3R_STAT_TX_Pos
è

	)

5078 
	#USB_EP3R_STAT_TX_1
 (0x2U << 
USB_EP3R_STAT_TX_Pos
è

	)

5080 
	#USB_EP3R_DTOG_TX_Pos
 (6U)

	)

5081 
	#USB_EP3R_DTOG_TX_Msk
 (0x1U << 
USB_EP3R_DTOG_TX_Pos
è

	)

5082 
	#USB_EP3R_DTOG_TX
 
USB_EP3R_DTOG_TX_Msk


	)

5083 
	#USB_EP3R_CTR_TX_Pos
 (7U)

	)

5084 
	#USB_EP3R_CTR_TX_Msk
 (0x1U << 
USB_EP3R_CTR_TX_Pos
è

	)

5085 
	#USB_EP3R_CTR_TX
 
USB_EP3R_CTR_TX_Msk


	)

5086 
	#USB_EP3R_EP_KIND_Pos
 (8U)

	)

5087 
	#USB_EP3R_EP_KIND_Msk
 (0x1U << 
USB_EP3R_EP_KIND_Pos
è

	)

5088 
	#USB_EP3R_EP_KIND
 
USB_EP3R_EP_KIND_Msk


	)

5090 
	#USB_EP3R_EP_TYPE_Pos
 (9U)

	)

5091 
	#USB_EP3R_EP_TYPE_Msk
 (0x3U << 
USB_EP3R_EP_TYPE_Pos
è

	)

5092 
	#USB_EP3R_EP_TYPE
 
USB_EP3R_EP_TYPE_Msk


	)

5093 
	#USB_EP3R_EP_TYPE_0
 (0x1U << 
USB_EP3R_EP_TYPE_Pos
è

	)

5094 
	#USB_EP3R_EP_TYPE_1
 (0x2U << 
USB_EP3R_EP_TYPE_Pos
è

	)

5096 
	#USB_EP3R_SETUP_Pos
 (11U)

	)

5097 
	#USB_EP3R_SETUP_Msk
 (0x1U << 
USB_EP3R_SETUP_Pos
è

	)

5098 
	#USB_EP3R_SETUP
 
USB_EP3R_SETUP_Msk


	)

5100 
	#USB_EP3R_STAT_RX_Pos
 (12U)

	)

5101 
	#USB_EP3R_STAT_RX_Msk
 (0x3U << 
USB_EP3R_STAT_RX_Pos
è

	)

5102 
	#USB_EP3R_STAT_RX
 
USB_EP3R_STAT_RX_Msk


	)

5103 
	#USB_EP3R_STAT_RX_0
 (0x1U << 
USB_EP3R_STAT_RX_Pos
è

	)

5104 
	#USB_EP3R_STAT_RX_1
 (0x2U << 
USB_EP3R_STAT_RX_Pos
è

	)

5106 
	#USB_EP3R_DTOG_RX_Pos
 (14U)

	)

5107 
	#USB_EP3R_DTOG_RX_Msk
 (0x1U << 
USB_EP3R_DTOG_RX_Pos
è

	)

5108 
	#USB_EP3R_DTOG_RX
 
USB_EP3R_DTOG_RX_Msk


	)

5109 
	#USB_EP3R_CTR_RX_Pos
 (15U)

	)

5110 
	#USB_EP3R_CTR_RX_Msk
 (0x1U << 
USB_EP3R_CTR_RX_Pos
è

	)

5111 
	#USB_EP3R_CTR_RX
 
USB_EP3R_CTR_RX_Msk


	)

5114 
	#USB_EP4R_EA_Pos
 (0U)

	)

5115 
	#USB_EP4R_EA_Msk
 (0xFU << 
USB_EP4R_EA_Pos
è

	)

5116 
	#USB_EP4R_EA
 
USB_EP4R_EA_Msk


	)

5118 
	#USB_EP4R_STAT_TX_Pos
 (4U)

	)

5119 
	#USB_EP4R_STAT_TX_Msk
 (0x3U << 
USB_EP4R_STAT_TX_Pos
è

	)

5120 
	#USB_EP4R_STAT_TX
 
USB_EP4R_STAT_TX_Msk


	)

5121 
	#USB_EP4R_STAT_TX_0
 (0x1U << 
USB_EP4R_STAT_TX_Pos
è

	)

5122 
	#USB_EP4R_STAT_TX_1
 (0x2U << 
USB_EP4R_STAT_TX_Pos
è

	)

5124 
	#USB_EP4R_DTOG_TX_Pos
 (6U)

	)

5125 
	#USB_EP4R_DTOG_TX_Msk
 (0x1U << 
USB_EP4R_DTOG_TX_Pos
è

	)

5126 
	#USB_EP4R_DTOG_TX
 
USB_EP4R_DTOG_TX_Msk


	)

5127 
	#USB_EP4R_CTR_TX_Pos
 (7U)

	)

5128 
	#USB_EP4R_CTR_TX_Msk
 (0x1U << 
USB_EP4R_CTR_TX_Pos
è

	)

5129 
	#USB_EP4R_CTR_TX
 
USB_EP4R_CTR_TX_Msk


	)

5130 
	#USB_EP4R_EP_KIND_Pos
 (8U)

	)

5131 
	#USB_EP4R_EP_KIND_Msk
 (0x1U << 
USB_EP4R_EP_KIND_Pos
è

	)

5132 
	#USB_EP4R_EP_KIND
 
USB_EP4R_EP_KIND_Msk


	)

5134 
	#USB_EP4R_EP_TYPE_Pos
 (9U)

	)

5135 
	#USB_EP4R_EP_TYPE_Msk
 (0x3U << 
USB_EP4R_EP_TYPE_Pos
è

	)

5136 
	#USB_EP4R_EP_TYPE
 
USB_EP4R_EP_TYPE_Msk


	)

5137 
	#USB_EP4R_EP_TYPE_0
 (0x1U << 
USB_EP4R_EP_TYPE_Pos
è

	)

5138 
	#USB_EP4R_EP_TYPE_1
 (0x2U << 
USB_EP4R_EP_TYPE_Pos
è

	)

5140 
	#USB_EP4R_SETUP_Pos
 (11U)

	)

5141 
	#USB_EP4R_SETUP_Msk
 (0x1U << 
USB_EP4R_SETUP_Pos
è

	)

5142 
	#USB_EP4R_SETUP
 
USB_EP4R_SETUP_Msk


	)

5144 
	#USB_EP4R_STAT_RX_Pos
 (12U)

	)

5145 
	#USB_EP4R_STAT_RX_Msk
 (0x3U << 
USB_EP4R_STAT_RX_Pos
è

	)

5146 
	#USB_EP4R_STAT_RX
 
USB_EP4R_STAT_RX_Msk


	)

5147 
	#USB_EP4R_STAT_RX_0
 (0x1U << 
USB_EP4R_STAT_RX_Pos
è

	)

5148 
	#USB_EP4R_STAT_RX_1
 (0x2U << 
USB_EP4R_STAT_RX_Pos
è

	)

5150 
	#USB_EP4R_DTOG_RX_Pos
 (14U)

	)

5151 
	#USB_EP4R_DTOG_RX_Msk
 (0x1U << 
USB_EP4R_DTOG_RX_Pos
è

	)

5152 
	#USB_EP4R_DTOG_RX
 
USB_EP4R_DTOG_RX_Msk


	)

5153 
	#USB_EP4R_CTR_RX_Pos
 (15U)

	)

5154 
	#USB_EP4R_CTR_RX_Msk
 (0x1U << 
USB_EP4R_CTR_RX_Pos
è

	)

5155 
	#USB_EP4R_CTR_RX
 
USB_EP4R_CTR_RX_Msk


	)

5158 
	#USB_EP5R_EA_Pos
 (0U)

	)

5159 
	#USB_EP5R_EA_Msk
 (0xFU << 
USB_EP5R_EA_Pos
è

	)

5160 
	#USB_EP5R_EA
 
USB_EP5R_EA_Msk


	)

5162 
	#USB_EP5R_STAT_TX_Pos
 (4U)

	)

5163 
	#USB_EP5R_STAT_TX_Msk
 (0x3U << 
USB_EP5R_STAT_TX_Pos
è

	)

5164 
	#USB_EP5R_STAT_TX
 
USB_EP5R_STAT_TX_Msk


	)

5165 
	#USB_EP5R_STAT_TX_0
 (0x1U << 
USB_EP5R_STAT_TX_Pos
è

	)

5166 
	#USB_EP5R_STAT_TX_1
 (0x2U << 
USB_EP5R_STAT_TX_Pos
è

	)

5168 
	#USB_EP5R_DTOG_TX_Pos
 (6U)

	)

5169 
	#USB_EP5R_DTOG_TX_Msk
 (0x1U << 
USB_EP5R_DTOG_TX_Pos
è

	)

5170 
	#USB_EP5R_DTOG_TX
 
USB_EP5R_DTOG_TX_Msk


	)

5171 
	#USB_EP5R_CTR_TX_Pos
 (7U)

	)

5172 
	#USB_EP5R_CTR_TX_Msk
 (0x1U << 
USB_EP5R_CTR_TX_Pos
è

	)

5173 
	#USB_EP5R_CTR_TX
 
USB_EP5R_CTR_TX_Msk


	)

5174 
	#USB_EP5R_EP_KIND_Pos
 (8U)

	)

5175 
	#USB_EP5R_EP_KIND_Msk
 (0x1U << 
USB_EP5R_EP_KIND_Pos
è

	)

5176 
	#USB_EP5R_EP_KIND
 
USB_EP5R_EP_KIND_Msk


	)

5178 
	#USB_EP5R_EP_TYPE_Pos
 (9U)

	)

5179 
	#USB_EP5R_EP_TYPE_Msk
 (0x3U << 
USB_EP5R_EP_TYPE_Pos
è

	)

5180 
	#USB_EP5R_EP_TYPE
 
USB_EP5R_EP_TYPE_Msk


	)

5181 
	#USB_EP5R_EP_TYPE_0
 (0x1U << 
USB_EP5R_EP_TYPE_Pos
è

	)

5182 
	#USB_EP5R_EP_TYPE_1
 (0x2U << 
USB_EP5R_EP_TYPE_Pos
è

	)

5184 
	#USB_EP5R_SETUP_Pos
 (11U)

	)

5185 
	#USB_EP5R_SETUP_Msk
 (0x1U << 
USB_EP5R_SETUP_Pos
è

	)

5186 
	#USB_EP5R_SETUP
 
USB_EP5R_SETUP_Msk


	)

5188 
	#USB_EP5R_STAT_RX_Pos
 (12U)

	)

5189 
	#USB_EP5R_STAT_RX_Msk
 (0x3U << 
USB_EP5R_STAT_RX_Pos
è

	)

5190 
	#USB_EP5R_STAT_RX
 
USB_EP5R_STAT_RX_Msk


	)

5191 
	#USB_EP5R_STAT_RX_0
 (0x1U << 
USB_EP5R_STAT_RX_Pos
è

	)

5192 
	#USB_EP5R_STAT_RX_1
 (0x2U << 
USB_EP5R_STAT_RX_Pos
è

	)

5194 
	#USB_EP5R_DTOG_RX_Pos
 (14U)

	)

5195 
	#USB_EP5R_DTOG_RX_Msk
 (0x1U << 
USB_EP5R_DTOG_RX_Pos
è

	)

5196 
	#USB_EP5R_DTOG_RX
 
USB_EP5R_DTOG_RX_Msk


	)

5197 
	#USB_EP5R_CTR_RX_Pos
 (15U)

	)

5198 
	#USB_EP5R_CTR_RX_Msk
 (0x1U << 
USB_EP5R_CTR_RX_Pos
è

	)

5199 
	#USB_EP5R_CTR_RX
 
USB_EP5R_CTR_RX_Msk


	)

5202 
	#USB_EP6R_EA_Pos
 (0U)

	)

5203 
	#USB_EP6R_EA_Msk
 (0xFU << 
USB_EP6R_EA_Pos
è

	)

5204 
	#USB_EP6R_EA
 
USB_EP6R_EA_Msk


	)

5206 
	#USB_EP6R_STAT_TX_Pos
 (4U)

	)

5207 
	#USB_EP6R_STAT_TX_Msk
 (0x3U << 
USB_EP6R_STAT_TX_Pos
è

	)

5208 
	#USB_EP6R_STAT_TX
 
USB_EP6R_STAT_TX_Msk


	)

5209 
	#USB_EP6R_STAT_TX_0
 (0x1U << 
USB_EP6R_STAT_TX_Pos
è

	)

5210 
	#USB_EP6R_STAT_TX_1
 (0x2U << 
USB_EP6R_STAT_TX_Pos
è

	)

5212 
	#USB_EP6R_DTOG_TX_Pos
 (6U)

	)

5213 
	#USB_EP6R_DTOG_TX_Msk
 (0x1U << 
USB_EP6R_DTOG_TX_Pos
è

	)

5214 
	#USB_EP6R_DTOG_TX
 
USB_EP6R_DTOG_TX_Msk


	)

5215 
	#USB_EP6R_CTR_TX_Pos
 (7U)

	)

5216 
	#USB_EP6R_CTR_TX_Msk
 (0x1U << 
USB_EP6R_CTR_TX_Pos
è

	)

5217 
	#USB_EP6R_CTR_TX
 
USB_EP6R_CTR_TX_Msk


	)

5218 
	#USB_EP6R_EP_KIND_Pos
 (8U)

	)

5219 
	#USB_EP6R_EP_KIND_Msk
 (0x1U << 
USB_EP6R_EP_KIND_Pos
è

	)

5220 
	#USB_EP6R_EP_KIND
 
USB_EP6R_EP_KIND_Msk


	)

5222 
	#USB_EP6R_EP_TYPE_Pos
 (9U)

	)

5223 
	#USB_EP6R_EP_TYPE_Msk
 (0x3U << 
USB_EP6R_EP_TYPE_Pos
è

	)

5224 
	#USB_EP6R_EP_TYPE
 
USB_EP6R_EP_TYPE_Msk


	)

5225 
	#USB_EP6R_EP_TYPE_0
 (0x1U << 
USB_EP6R_EP_TYPE_Pos
è

	)

5226 
	#USB_EP6R_EP_TYPE_1
 (0x2U << 
USB_EP6R_EP_TYPE_Pos
è

	)

5228 
	#USB_EP6R_SETUP_Pos
 (11U)

	)

5229 
	#USB_EP6R_SETUP_Msk
 (0x1U << 
USB_EP6R_SETUP_Pos
è

	)

5230 
	#USB_EP6R_SETUP
 
USB_EP6R_SETUP_Msk


	)

5232 
	#USB_EP6R_STAT_RX_Pos
 (12U)

	)

5233 
	#USB_EP6R_STAT_RX_Msk
 (0x3U << 
USB_EP6R_STAT_RX_Pos
è

	)

5234 
	#USB_EP6R_STAT_RX
 
USB_EP6R_STAT_RX_Msk


	)

5235 
	#USB_EP6R_STAT_RX_0
 (0x1U << 
USB_EP6R_STAT_RX_Pos
è

	)

5236 
	#USB_EP6R_STAT_RX_1
 (0x2U << 
USB_EP6R_STAT_RX_Pos
è

	)

5238 
	#USB_EP6R_DTOG_RX_Pos
 (14U)

	)

5239 
	#USB_EP6R_DTOG_RX_Msk
 (0x1U << 
USB_EP6R_DTOG_RX_Pos
è

	)

5240 
	#USB_EP6R_DTOG_RX
 
USB_EP6R_DTOG_RX_Msk


	)

5241 
	#USB_EP6R_CTR_RX_Pos
 (15U)

	)

5242 
	#USB_EP6R_CTR_RX_Msk
 (0x1U << 
USB_EP6R_CTR_RX_Pos
è

	)

5243 
	#USB_EP6R_CTR_RX
 
USB_EP6R_CTR_RX_Msk


	)

5246 
	#USB_EP7R_EA_Pos
 (0U)

	)

5247 
	#USB_EP7R_EA_Msk
 (0xFU << 
USB_EP7R_EA_Pos
è

	)

5248 
	#USB_EP7R_EA
 
USB_EP7R_EA_Msk


	)

5250 
	#USB_EP7R_STAT_TX_Pos
 (4U)

	)

5251 
	#USB_EP7R_STAT_TX_Msk
 (0x3U << 
USB_EP7R_STAT_TX_Pos
è

	)

5252 
	#USB_EP7R_STAT_TX
 
USB_EP7R_STAT_TX_Msk


	)

5253 
	#USB_EP7R_STAT_TX_0
 (0x1U << 
USB_EP7R_STAT_TX_Pos
è

	)

5254 
	#USB_EP7R_STAT_TX_1
 (0x2U << 
USB_EP7R_STAT_TX_Pos
è

	)

5256 
	#USB_EP7R_DTOG_TX_Pos
 (6U)

	)

5257 
	#USB_EP7R_DTOG_TX_Msk
 (0x1U << 
USB_EP7R_DTOG_TX_Pos
è

	)

5258 
	#USB_EP7R_DTOG_TX
 
USB_EP7R_DTOG_TX_Msk


	)

5259 
	#USB_EP7R_CTR_TX_Pos
 (7U)

	)

5260 
	#USB_EP7R_CTR_TX_Msk
 (0x1U << 
USB_EP7R_CTR_TX_Pos
è

	)

5261 
	#USB_EP7R_CTR_TX
 
USB_EP7R_CTR_TX_Msk


	)

5262 
	#USB_EP7R_EP_KIND_Pos
 (8U)

	)

5263 
	#USB_EP7R_EP_KIND_Msk
 (0x1U << 
USB_EP7R_EP_KIND_Pos
è

	)

5264 
	#USB_EP7R_EP_KIND
 
USB_EP7R_EP_KIND_Msk


	)

5266 
	#USB_EP7R_EP_TYPE_Pos
 (9U)

	)

5267 
	#USB_EP7R_EP_TYPE_Msk
 (0x3U << 
USB_EP7R_EP_TYPE_Pos
è

	)

5268 
	#USB_EP7R_EP_TYPE
 
USB_EP7R_EP_TYPE_Msk


	)

5269 
	#USB_EP7R_EP_TYPE_0
 (0x1U << 
USB_EP7R_EP_TYPE_Pos
è

	)

5270 
	#USB_EP7R_EP_TYPE_1
 (0x2U << 
USB_EP7R_EP_TYPE_Pos
è

	)

5272 
	#USB_EP7R_SETUP_Pos
 (11U)

	)

5273 
	#USB_EP7R_SETUP_Msk
 (0x1U << 
USB_EP7R_SETUP_Pos
è

	)

5274 
	#USB_EP7R_SETUP
 
USB_EP7R_SETUP_Msk


	)

5276 
	#USB_EP7R_STAT_RX_Pos
 (12U)

	)

5277 
	#USB_EP7R_STAT_RX_Msk
 (0x3U << 
USB_EP7R_STAT_RX_Pos
è

	)

5278 
	#USB_EP7R_STAT_RX
 
USB_EP7R_STAT_RX_Msk


	)

5279 
	#USB_EP7R_STAT_RX_0
 (0x1U << 
USB_EP7R_STAT_RX_Pos
è

	)

5280 
	#USB_EP7R_STAT_RX_1
 (0x2U << 
USB_EP7R_STAT_RX_Pos
è

	)

5282 
	#USB_EP7R_DTOG_RX_Pos
 (14U)

	)

5283 
	#USB_EP7R_DTOG_RX_Msk
 (0x1U << 
USB_EP7R_DTOG_RX_Pos
è

	)

5284 
	#USB_EP7R_DTOG_RX
 
USB_EP7R_DTOG_RX_Msk


	)

5285 
	#USB_EP7R_CTR_RX_Pos
 (15U)

	)

5286 
	#USB_EP7R_CTR_RX_Msk
 (0x1U << 
USB_EP7R_CTR_RX_Pos
è

	)

5287 
	#USB_EP7R_CTR_RX
 
USB_EP7R_CTR_RX_Msk


	)

5291 
	#USB_CNTR_FRES_Pos
 (0U)

	)

5292 
	#USB_CNTR_FRES_Msk
 (0x1U << 
USB_CNTR_FRES_Pos
è

	)

5293 
	#USB_CNTR_FRES
 
USB_CNTR_FRES_Msk


	)

5294 
	#USB_CNTR_PDWN_Pos
 (1U)

	)

5295 
	#USB_CNTR_PDWN_Msk
 (0x1U << 
USB_CNTR_PDWN_Pos
è

	)

5296 
	#USB_CNTR_PDWN
 
USB_CNTR_PDWN_Msk


	)

5297 
	#USB_CNTR_LP_MODE_Pos
 (2U)

	)

5298 
	#USB_CNTR_LP_MODE_Msk
 (0x1U << 
USB_CNTR_LP_MODE_Pos
è

	)

5299 
	#USB_CNTR_LP_MODE
 
USB_CNTR_LP_MODE_Msk


	)

5300 
	#USB_CNTR_FSUSP_Pos
 (3U)

	)

5301 
	#USB_CNTR_FSUSP_Msk
 (0x1U << 
USB_CNTR_FSUSP_Pos
è

	)

5302 
	#USB_CNTR_FSUSP
 
USB_CNTR_FSUSP_Msk


	)

5303 
	#USB_CNTR_RESUME_Pos
 (4U)

	)

5304 
	#USB_CNTR_RESUME_Msk
 (0x1U << 
USB_CNTR_RESUME_Pos
è

	)

5305 
	#USB_CNTR_RESUME
 
USB_CNTR_RESUME_Msk


	)

5306 
	#USB_CNTR_ESOFM_Pos
 (8U)

	)

5307 
	#USB_CNTR_ESOFM_Msk
 (0x1U << 
USB_CNTR_ESOFM_Pos
è

	)

5308 
	#USB_CNTR_ESOFM
 
USB_CNTR_ESOFM_Msk


	)

5309 
	#USB_CNTR_SOFM_Pos
 (9U)

	)

5310 
	#USB_CNTR_SOFM_Msk
 (0x1U << 
USB_CNTR_SOFM_Pos
è

	)

5311 
	#USB_CNTR_SOFM
 
USB_CNTR_SOFM_Msk


	)

5312 
	#USB_CNTR_RESETM_Pos
 (10U)

	)

5313 
	#USB_CNTR_RESETM_Msk
 (0x1U << 
USB_CNTR_RESETM_Pos
è

	)

5314 
	#USB_CNTR_RESETM
 
USB_CNTR_RESETM_Msk


	)

5315 
	#USB_CNTR_SUSPM_Pos
 (11U)

	)

5316 
	#USB_CNTR_SUSPM_Msk
 (0x1U << 
USB_CNTR_SUSPM_Pos
è

	)

5317 
	#USB_CNTR_SUSPM
 
USB_CNTR_SUSPM_Msk


	)

5318 
	#USB_CNTR_WKUPM_Pos
 (12U)

	)

5319 
	#USB_CNTR_WKUPM_Msk
 (0x1U << 
USB_CNTR_WKUPM_Pos
è

	)

5320 
	#USB_CNTR_WKUPM
 
USB_CNTR_WKUPM_Msk


	)

5321 
	#USB_CNTR_ERRM_Pos
 (13U)

	)

5322 
	#USB_CNTR_ERRM_Msk
 (0x1U << 
USB_CNTR_ERRM_Pos
è

	)

5323 
	#USB_CNTR_ERRM
 
USB_CNTR_ERRM_Msk


	)

5324 
	#USB_CNTR_PMAOVRM_Pos
 (14U)

	)

5325 
	#USB_CNTR_PMAOVRM_Msk
 (0x1U << 
USB_CNTR_PMAOVRM_Pos
è

	)

5326 
	#USB_CNTR_PMAOVRM
 
USB_CNTR_PMAOVRM_Msk


	)

5327 
	#USB_CNTR_CTRM_Pos
 (15U)

	)

5328 
	#USB_CNTR_CTRM_Msk
 (0x1U << 
USB_CNTR_CTRM_Pos
è

	)

5329 
	#USB_CNTR_CTRM
 
USB_CNTR_CTRM_Msk


	)

5332 
	#USB_ISTR_EP_ID_Pos
 (0U)

	)

5333 
	#USB_ISTR_EP_ID_Msk
 (0xFU << 
USB_ISTR_EP_ID_Pos
è

	)

5334 
	#USB_ISTR_EP_ID
 
USB_ISTR_EP_ID_Msk


	)

5335 
	#USB_ISTR_DIR_Pos
 (4U)

	)

5336 
	#USB_ISTR_DIR_Msk
 (0x1U << 
USB_ISTR_DIR_Pos
è

	)

5337 
	#USB_ISTR_DIR
 
USB_ISTR_DIR_Msk


	)

5338 
	#USB_ISTR_ESOF_Pos
 (8U)

	)

5339 
	#USB_ISTR_ESOF_Msk
 (0x1U << 
USB_ISTR_ESOF_Pos
è

	)

5340 
	#USB_ISTR_ESOF
 
USB_ISTR_ESOF_Msk


	)

5341 
	#USB_ISTR_SOF_Pos
 (9U)

	)

5342 
	#USB_ISTR_SOF_Msk
 (0x1U << 
USB_ISTR_SOF_Pos
è

	)

5343 
	#USB_ISTR_SOF
 
USB_ISTR_SOF_Msk


	)

5344 
	#USB_ISTR_RESET_Pos
 (10U)

	)

5345 
	#USB_ISTR_RESET_Msk
 (0x1U << 
USB_ISTR_RESET_Pos
è

	)

5346 
	#USB_ISTR_RESET
 
USB_ISTR_RESET_Msk


	)

5347 
	#USB_ISTR_SUSP_Pos
 (11U)

	)

5348 
	#USB_ISTR_SUSP_Msk
 (0x1U << 
USB_ISTR_SUSP_Pos
è

	)

5349 
	#USB_ISTR_SUSP
 
USB_ISTR_SUSP_Msk


	)

5350 
	#USB_ISTR_WKUP_Pos
 (12U)

	)

5351 
	#USB_ISTR_WKUP_Msk
 (0x1U << 
USB_ISTR_WKUP_Pos
è

	)

5352 
	#USB_ISTR_WKUP
 
USB_ISTR_WKUP_Msk


	)

5353 
	#USB_ISTR_ERR_Pos
 (13U)

	)

5354 
	#USB_ISTR_ERR_Msk
 (0x1U << 
USB_ISTR_ERR_Pos
è

	)

5355 
	#USB_ISTR_ERR
 
USB_ISTR_ERR_Msk


	)

5356 
	#USB_ISTR_PMAOVR_Pos
 (14U)

	)

5357 
	#USB_ISTR_PMAOVR_Msk
 (0x1U << 
USB_ISTR_PMAOVR_Pos
è

	)

5358 
	#USB_ISTR_PMAOVR
 
USB_ISTR_PMAOVR_Msk


	)

5359 
	#USB_ISTR_CTR_Pos
 (15U)

	)

5360 
	#USB_ISTR_CTR_Msk
 (0x1U << 
USB_ISTR_CTR_Pos
è

	)

5361 
	#USB_ISTR_CTR
 
USB_ISTR_CTR_Msk


	)

5364 
	#USB_FNR_FN_Pos
 (0U)

	)

5365 
	#USB_FNR_FN_Msk
 (0x7FFU << 
USB_FNR_FN_Pos
è

	)

5366 
	#USB_FNR_FN
 
USB_FNR_FN_Msk


	)

5367 
	#USB_FNR_LSOF_Pos
 (11U)

	)

5368 
	#USB_FNR_LSOF_Msk
 (0x3U << 
USB_FNR_LSOF_Pos
è

	)

5369 
	#USB_FNR_LSOF
 
USB_FNR_LSOF_Msk


	)

5370 
	#USB_FNR_LCK_Pos
 (13U)

	)

5371 
	#USB_FNR_LCK_Msk
 (0x1U << 
USB_FNR_LCK_Pos
è

	)

5372 
	#USB_FNR_LCK
 
USB_FNR_LCK_Msk


	)

5373 
	#USB_FNR_RXDM_Pos
 (14U)

	)

5374 
	#USB_FNR_RXDM_Msk
 (0x1U << 
USB_FNR_RXDM_Pos
è

	)

5375 
	#USB_FNR_RXDM
 
USB_FNR_RXDM_Msk


	)

5376 
	#USB_FNR_RXDP_Pos
 (15U)

	)

5377 
	#USB_FNR_RXDP_Msk
 (0x1U << 
USB_FNR_RXDP_Pos
è

	)

5378 
	#USB_FNR_RXDP
 
USB_FNR_RXDP_Msk


	)

5381 
	#USB_DADDR_ADD_Pos
 (0U)

	)

5382 
	#USB_DADDR_ADD_Msk
 (0x7FU << 
USB_DADDR_ADD_Pos
è

	)

5383 
	#USB_DADDR_ADD
 
USB_DADDR_ADD_Msk


	)

5384 
	#USB_DADDR_ADD0_Pos
 (0U)

	)

5385 
	#USB_DADDR_ADD0_Msk
 (0x1U << 
USB_DADDR_ADD0_Pos
è

	)

5386 
	#USB_DADDR_ADD0
 
USB_DADDR_ADD0_Msk


	)

5387 
	#USB_DADDR_ADD1_Pos
 (1U)

	)

5388 
	#USB_DADDR_ADD1_Msk
 (0x1U << 
USB_DADDR_ADD1_Pos
è

	)

5389 
	#USB_DADDR_ADD1
 
USB_DADDR_ADD1_Msk


	)

5390 
	#USB_DADDR_ADD2_Pos
 (2U)

	)

5391 
	#USB_DADDR_ADD2_Msk
 (0x1U << 
USB_DADDR_ADD2_Pos
è

	)

5392 
	#USB_DADDR_ADD2
 
USB_DADDR_ADD2_Msk


	)

5393 
	#USB_DADDR_ADD3_Pos
 (3U)

	)

5394 
	#USB_DADDR_ADD3_Msk
 (0x1U << 
USB_DADDR_ADD3_Pos
è

	)

5395 
	#USB_DADDR_ADD3
 
USB_DADDR_ADD3_Msk


	)

5396 
	#USB_DADDR_ADD4_Pos
 (4U)

	)

5397 
	#USB_DADDR_ADD4_Msk
 (0x1U << 
USB_DADDR_ADD4_Pos
è

	)

5398 
	#USB_DADDR_ADD4
 
USB_DADDR_ADD4_Msk


	)

5399 
	#USB_DADDR_ADD5_Pos
 (5U)

	)

5400 
	#USB_DADDR_ADD5_Msk
 (0x1U << 
USB_DADDR_ADD5_Pos
è

	)

5401 
	#USB_DADDR_ADD5
 
USB_DADDR_ADD5_Msk


	)

5402 
	#USB_DADDR_ADD6_Pos
 (6U)

	)

5403 
	#USB_DADDR_ADD6_Msk
 (0x1U << 
USB_DADDR_ADD6_Pos
è

	)

5404 
	#USB_DADDR_ADD6
 
USB_DADDR_ADD6_Msk


	)

5406 
	#USB_DADDR_EF_Pos
 (7U)

	)

5407 
	#USB_DADDR_EF_Msk
 (0x1U << 
USB_DADDR_EF_Pos
è

	)

5408 
	#USB_DADDR_EF
 
USB_DADDR_EF_Msk


	)

5411 
	#USB_BTABLE_BTABLE_Pos
 (3U)

	)

5412 
	#USB_BTABLE_BTABLE_Msk
 (0x1FFFU << 
USB_BTABLE_BTABLE_Pos
è

	)

5413 
	#USB_BTABLE_BTABLE
 
USB_BTABLE_BTABLE_Msk


	)

5417 
	#USB_ADDR0_TX_ADDR0_TX_Pos
 (1U)

	)

5418 
	#USB_ADDR0_TX_ADDR0_TX_Msk
 (0x7FFFU << 
USB_ADDR0_TX_ADDR0_TX_Pos
è

	)

5419 
	#USB_ADDR0_TX_ADDR0_TX
 
USB_ADDR0_TX_ADDR0_TX_Msk


	)

5422 
	#USB_ADDR1_TX_ADDR1_TX_Pos
 (1U)

	)

5423 
	#USB_ADDR1_TX_ADDR1_TX_Msk
 (0x7FFFU << 
USB_ADDR1_TX_ADDR1_TX_Pos
è

	)

5424 
	#USB_ADDR1_TX_ADDR1_TX
 
USB_ADDR1_TX_ADDR1_TX_Msk


	)

5427 
	#USB_ADDR2_TX_ADDR2_TX_Pos
 (1U)

	)

5428 
	#USB_ADDR2_TX_ADDR2_TX_Msk
 (0x7FFFU << 
USB_ADDR2_TX_ADDR2_TX_Pos
è

	)

5429 
	#USB_ADDR2_TX_ADDR2_TX
 
USB_ADDR2_TX_ADDR2_TX_Msk


	)

5432 
	#USB_ADDR3_TX_ADDR3_TX_Pos
 (1U)

	)

5433 
	#USB_ADDR3_TX_ADDR3_TX_Msk
 (0x7FFFU << 
USB_ADDR3_TX_ADDR3_TX_Pos
è

	)

5434 
	#USB_ADDR3_TX_ADDR3_TX
 
USB_ADDR3_TX_ADDR3_TX_Msk


	)

5437 
	#USB_ADDR4_TX_ADDR4_TX_Pos
 (1U)

	)

5438 
	#USB_ADDR4_TX_ADDR4_TX_Msk
 (0x7FFFU << 
USB_ADDR4_TX_ADDR4_TX_Pos
è

	)

5439 
	#USB_ADDR4_TX_ADDR4_TX
 
USB_ADDR4_TX_ADDR4_TX_Msk


	)

5442 
	#USB_ADDR5_TX_ADDR5_TX_Pos
 (1U)

	)

5443 
	#USB_ADDR5_TX_ADDR5_TX_Msk
 (0x7FFFU << 
USB_ADDR5_TX_ADDR5_TX_Pos
è

	)

5444 
	#USB_ADDR5_TX_ADDR5_TX
 
USB_ADDR5_TX_ADDR5_TX_Msk


	)

5447 
	#USB_ADDR6_TX_ADDR6_TX_Pos
 (1U)

	)

5448 
	#USB_ADDR6_TX_ADDR6_TX_Msk
 (0x7FFFU << 
USB_ADDR6_TX_ADDR6_TX_Pos
è

	)

5449 
	#USB_ADDR6_TX_ADDR6_TX
 
USB_ADDR6_TX_ADDR6_TX_Msk


	)

5452 
	#USB_ADDR7_TX_ADDR7_TX_Pos
 (1U)

	)

5453 
	#USB_ADDR7_TX_ADDR7_TX_Msk
 (0x7FFFU << 
USB_ADDR7_TX_ADDR7_TX_Pos
è

	)

5454 
	#USB_ADDR7_TX_ADDR7_TX
 
USB_ADDR7_TX_ADDR7_TX_Msk


	)

5459 
	#USB_COUNT0_TX_COUNT0_TX_Pos
 (0U)

	)

5460 
	#USB_COUNT0_TX_COUNT0_TX_Msk
 (0x3FFU << 
USB_COUNT0_TX_COUNT0_TX_Pos
è

	)

5461 
	#USB_COUNT0_TX_COUNT0_TX
 
USB_COUNT0_TX_COUNT0_TX_Msk


	)

5464 
	#USB_COUNT1_TX_COUNT1_TX_Pos
 (0U)

	)

5465 
	#USB_COUNT1_TX_COUNT1_TX_Msk
 (0x3FFU << 
USB_COUNT1_TX_COUNT1_TX_Pos
è

	)

5466 
	#USB_COUNT1_TX_COUNT1_TX
 
USB_COUNT1_TX_COUNT1_TX_Msk


	)

5469 
	#USB_COUNT2_TX_COUNT2_TX_Pos
 (0U)

	)

5470 
	#USB_COUNT2_TX_COUNT2_TX_Msk
 (0x3FFU << 
USB_COUNT2_TX_COUNT2_TX_Pos
è

	)

5471 
	#USB_COUNT2_TX_COUNT2_TX
 
USB_COUNT2_TX_COUNT2_TX_Msk


	)

5474 
	#USB_COUNT3_TX_COUNT3_TX_Pos
 (0U)

	)

5475 
	#USB_COUNT3_TX_COUNT3_TX_Msk
 (0x3FFU << 
USB_COUNT3_TX_COUNT3_TX_Pos
è

	)

5476 
	#USB_COUNT3_TX_COUNT3_TX
 
USB_COUNT3_TX_COUNT3_TX_Msk


	)

5479 
	#USB_COUNT4_TX_COUNT4_TX_Pos
 (0U)

	)

5480 
	#USB_COUNT4_TX_COUNT4_TX_Msk
 (0x3FFU << 
USB_COUNT4_TX_COUNT4_TX_Pos
è

	)

5481 
	#USB_COUNT4_TX_COUNT4_TX
 
USB_COUNT4_TX_COUNT4_TX_Msk


	)

5484 
	#USB_COUNT5_TX_COUNT5_TX_Pos
 (0U)

	)

5485 
	#USB_COUNT5_TX_COUNT5_TX_Msk
 (0x3FFU << 
USB_COUNT5_TX_COUNT5_TX_Pos
è

	)

5486 
	#USB_COUNT5_TX_COUNT5_TX
 
USB_COUNT5_TX_COUNT5_TX_Msk


	)

5489 
	#USB_COUNT6_TX_COUNT6_TX_Pos
 (0U)

	)

5490 
	#USB_COUNT6_TX_COUNT6_TX_Msk
 (0x3FFU << 
USB_COUNT6_TX_COUNT6_TX_Pos
è

	)

5491 
	#USB_COUNT6_TX_COUNT6_TX
 
USB_COUNT6_TX_COUNT6_TX_Msk


	)

5494 
	#USB_COUNT7_TX_COUNT7_TX_Pos
 (0U)

	)

5495 
	#USB_COUNT7_TX_COUNT7_TX_Msk
 (0x3FFU << 
USB_COUNT7_TX_COUNT7_TX_Pos
è

	)

5496 
	#USB_COUNT7_TX_COUNT7_TX
 
USB_COUNT7_TX_COUNT7_TX_Msk


	)

5501 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 0x000003FFU

	)

5504 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 0x03FF0000U

	)

5507 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 0x000003FFU

	)

5510 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 0x03FF0000U

	)

5513 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 0x000003FFU

	)

5516 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 0x03FF0000U

	)

5519 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 0x000003FFU

	)

5522 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 0x03FF0000U

	)

5525 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 0x000003FFU

	)

5528 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 0x03FF0000U

	)

5531 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 0x000003FFU

	)

5534 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 0x03FF0000U

	)

5537 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 0x000003FFU

	)

5540 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 0x03FF0000U

	)

5543 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 0x000003FFU

	)

5546 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 0x03FF0000U

	)

5551 
	#USB_ADDR0_RX_ADDR0_RX_Pos
 (1U)

	)

5552 
	#USB_ADDR0_RX_ADDR0_RX_Msk
 (0x7FFFU << 
USB_ADDR0_RX_ADDR0_RX_Pos
è

	)

5553 
	#USB_ADDR0_RX_ADDR0_RX
 
USB_ADDR0_RX_ADDR0_RX_Msk


	)

5556 
	#USB_ADDR1_RX_ADDR1_RX_Pos
 (1U)

	)

5557 
	#USB_ADDR1_RX_ADDR1_RX_Msk
 (0x7FFFU << 
USB_ADDR1_RX_ADDR1_RX_Pos
è

	)

5558 
	#USB_ADDR1_RX_ADDR1_RX
 
USB_ADDR1_RX_ADDR1_RX_Msk


	)

5561 
	#USB_ADDR2_RX_ADDR2_RX_Pos
 (1U)

	)

5562 
	#USB_ADDR2_RX_ADDR2_RX_Msk
 (0x7FFFU << 
USB_ADDR2_RX_ADDR2_RX_Pos
è

	)

5563 
	#USB_ADDR2_RX_ADDR2_RX
 
USB_ADDR2_RX_ADDR2_RX_Msk


	)

5566 
	#USB_ADDR3_RX_ADDR3_RX_Pos
 (1U)

	)

5567 
	#USB_ADDR3_RX_ADDR3_RX_Msk
 (0x7FFFU << 
USB_ADDR3_RX_ADDR3_RX_Pos
è

	)

5568 
	#USB_ADDR3_RX_ADDR3_RX
 
USB_ADDR3_RX_ADDR3_RX_Msk


	)

5571 
	#USB_ADDR4_RX_ADDR4_RX_Pos
 (1U)

	)

5572 
	#USB_ADDR4_RX_ADDR4_RX_Msk
 (0x7FFFU << 
USB_ADDR4_RX_ADDR4_RX_Pos
è

	)

5573 
	#USB_ADDR4_RX_ADDR4_RX
 
USB_ADDR4_RX_ADDR4_RX_Msk


	)

5576 
	#USB_ADDR5_RX_ADDR5_RX_Pos
 (1U)

	)

5577 
	#USB_ADDR5_RX_ADDR5_RX_Msk
 (0x7FFFU << 
USB_ADDR5_RX_ADDR5_RX_Pos
è

	)

5578 
	#USB_ADDR5_RX_ADDR5_RX
 
USB_ADDR5_RX_ADDR5_RX_Msk


	)

5581 
	#USB_ADDR6_RX_ADDR6_RX_Pos
 (1U)

	)

5582 
	#USB_ADDR6_RX_ADDR6_RX_Msk
 (0x7FFFU << 
USB_ADDR6_RX_ADDR6_RX_Pos
è

	)

5583 
	#USB_ADDR6_RX_ADDR6_RX
 
USB_ADDR6_RX_ADDR6_RX_Msk


	)

5586 
	#USB_ADDR7_RX_ADDR7_RX_Pos
 (1U)

	)

5587 
	#USB_ADDR7_RX_ADDR7_RX_Msk
 (0x7FFFU << 
USB_ADDR7_RX_ADDR7_RX_Pos
è

	)

5588 
	#USB_ADDR7_RX_ADDR7_RX
 
USB_ADDR7_RX_ADDR7_RX_Msk


	)

5593 
	#USB_COUNT0_RX_COUNT0_RX_Pos
 (0U)

	)

5594 
	#USB_COUNT0_RX_COUNT0_RX_Msk
 (0x3FFU << 
USB_COUNT0_RX_COUNT0_RX_Pos
è

	)

5595 
	#USB_COUNT0_RX_COUNT0_RX
 
USB_COUNT0_RX_COUNT0_RX_Msk


	)

5597 
	#USB_COUNT0_RX_NUM_BLOCK_Pos
 (10U)

	)

5598 
	#USB_COUNT0_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5599 
	#USB_COUNT0_RX_NUM_BLOCK
 
USB_COUNT0_RX_NUM_BLOCK_Msk


	)

5600 
	#USB_COUNT0_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5601 
	#USB_COUNT0_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5602 
	#USB_COUNT0_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5603 
	#USB_COUNT0_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5604 
	#USB_COUNT0_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT0_RX_NUM_BLOCK_Pos
è

	)

5606 
	#USB_COUNT0_RX_BLSIZE_Pos
 (15U)

	)

5607 
	#USB_COUNT0_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT0_RX_BLSIZE_Pos
è

	)

5608 
	#USB_COUNT0_RX_BLSIZE
 
USB_COUNT0_RX_BLSIZE_Msk


	)

5611 
	#USB_COUNT1_RX_COUNT1_RX_Pos
 (0U)

	)

5612 
	#USB_COUNT1_RX_COUNT1_RX_Msk
 (0x3FFU << 
USB_COUNT1_RX_COUNT1_RX_Pos
è

	)

5613 
	#USB_COUNT1_RX_COUNT1_RX
 
USB_COUNT1_RX_COUNT1_RX_Msk


	)

5615 
	#USB_COUNT1_RX_NUM_BLOCK_Pos
 (10U)

	)

5616 
	#USB_COUNT1_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5617 
	#USB_COUNT1_RX_NUM_BLOCK
 
USB_COUNT1_RX_NUM_BLOCK_Msk


	)

5618 
	#USB_COUNT1_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5619 
	#USB_COUNT1_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5620 
	#USB_COUNT1_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5621 
	#USB_COUNT1_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5622 
	#USB_COUNT1_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT1_RX_NUM_BLOCK_Pos
è

	)

5624 
	#USB_COUNT1_RX_BLSIZE_Pos
 (15U)

	)

5625 
	#USB_COUNT1_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT1_RX_BLSIZE_Pos
è

	)

5626 
	#USB_COUNT1_RX_BLSIZE
 
USB_COUNT1_RX_BLSIZE_Msk


	)

5629 
	#USB_COUNT2_RX_COUNT2_RX_Pos
 (0U)

	)

5630 
	#USB_COUNT2_RX_COUNT2_RX_Msk
 (0x3FFU << 
USB_COUNT2_RX_COUNT2_RX_Pos
è

	)

5631 
	#USB_COUNT2_RX_COUNT2_RX
 
USB_COUNT2_RX_COUNT2_RX_Msk


	)

5633 
	#USB_COUNT2_RX_NUM_BLOCK_Pos
 (10U)

	)

5634 
	#USB_COUNT2_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5635 
	#USB_COUNT2_RX_NUM_BLOCK
 
USB_COUNT2_RX_NUM_BLOCK_Msk


	)

5636 
	#USB_COUNT2_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5637 
	#USB_COUNT2_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5638 
	#USB_COUNT2_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5639 
	#USB_COUNT2_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5640 
	#USB_COUNT2_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT2_RX_NUM_BLOCK_Pos
è

	)

5642 
	#USB_COUNT2_RX_BLSIZE_Pos
 (15U)

	)

5643 
	#USB_COUNT2_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT2_RX_BLSIZE_Pos
è

	)

5644 
	#USB_COUNT2_RX_BLSIZE
 
USB_COUNT2_RX_BLSIZE_Msk


	)

5647 
	#USB_COUNT3_RX_COUNT3_RX_Pos
 (0U)

	)

5648 
	#USB_COUNT3_RX_COUNT3_RX_Msk
 (0x3FFU << 
USB_COUNT3_RX_COUNT3_RX_Pos
è

	)

5649 
	#USB_COUNT3_RX_COUNT3_RX
 
USB_COUNT3_RX_COUNT3_RX_Msk


	)

5651 
	#USB_COUNT3_RX_NUM_BLOCK_Pos
 (10U)

	)

5652 
	#USB_COUNT3_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5653 
	#USB_COUNT3_RX_NUM_BLOCK
 
USB_COUNT3_RX_NUM_BLOCK_Msk


	)

5654 
	#USB_COUNT3_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5655 
	#USB_COUNT3_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5656 
	#USB_COUNT3_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5657 
	#USB_COUNT3_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5658 
	#USB_COUNT3_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT3_RX_NUM_BLOCK_Pos
è

	)

5660 
	#USB_COUNT3_RX_BLSIZE_Pos
 (15U)

	)

5661 
	#USB_COUNT3_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT3_RX_BLSIZE_Pos
è

	)

5662 
	#USB_COUNT3_RX_BLSIZE
 
USB_COUNT3_RX_BLSIZE_Msk


	)

5665 
	#USB_COUNT4_RX_COUNT4_RX_Pos
 (0U)

	)

5666 
	#USB_COUNT4_RX_COUNT4_RX_Msk
 (0x3FFU << 
USB_COUNT4_RX_COUNT4_RX_Pos
è

	)

5667 
	#USB_COUNT4_RX_COUNT4_RX
 
USB_COUNT4_RX_COUNT4_RX_Msk


	)

5669 
	#USB_COUNT4_RX_NUM_BLOCK_Pos
 (10U)

	)

5670 
	#USB_COUNT4_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5671 
	#USB_COUNT4_RX_NUM_BLOCK
 
USB_COUNT4_RX_NUM_BLOCK_Msk


	)

5672 
	#USB_COUNT4_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5673 
	#USB_COUNT4_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5674 
	#USB_COUNT4_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5675 
	#USB_COUNT4_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5676 
	#USB_COUNT4_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT4_RX_NUM_BLOCK_Pos
è

	)

5678 
	#USB_COUNT4_RX_BLSIZE_Pos
 (15U)

	)

5679 
	#USB_COUNT4_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT4_RX_BLSIZE_Pos
è

	)

5680 
	#USB_COUNT4_RX_BLSIZE
 
USB_COUNT4_RX_BLSIZE_Msk


	)

5683 
	#USB_COUNT5_RX_COUNT5_RX_Pos
 (0U)

	)

5684 
	#USB_COUNT5_RX_COUNT5_RX_Msk
 (0x3FFU << 
USB_COUNT5_RX_COUNT5_RX_Pos
è

	)

5685 
	#USB_COUNT5_RX_COUNT5_RX
 
USB_COUNT5_RX_COUNT5_RX_Msk


	)

5687 
	#USB_COUNT5_RX_NUM_BLOCK_Pos
 (10U)

	)

5688 
	#USB_COUNT5_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5689 
	#USB_COUNT5_RX_NUM_BLOCK
 
USB_COUNT5_RX_NUM_BLOCK_Msk


	)

5690 
	#USB_COUNT5_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5691 
	#USB_COUNT5_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5692 
	#USB_COUNT5_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5693 
	#USB_COUNT5_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5694 
	#USB_COUNT5_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT5_RX_NUM_BLOCK_Pos
è

	)

5696 
	#USB_COUNT5_RX_BLSIZE_Pos
 (15U)

	)

5697 
	#USB_COUNT5_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT5_RX_BLSIZE_Pos
è

	)

5698 
	#USB_COUNT5_RX_BLSIZE
 
USB_COUNT5_RX_BLSIZE_Msk


	)

5701 
	#USB_COUNT6_RX_COUNT6_RX_Pos
 (0U)

	)

5702 
	#USB_COUNT6_RX_COUNT6_RX_Msk
 (0x3FFU << 
USB_COUNT6_RX_COUNT6_RX_Pos
è

	)

5703 
	#USB_COUNT6_RX_COUNT6_RX
 
USB_COUNT6_RX_COUNT6_RX_Msk


	)

5705 
	#USB_COUNT6_RX_NUM_BLOCK_Pos
 (10U)

	)

5706 
	#USB_COUNT6_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5707 
	#USB_COUNT6_RX_NUM_BLOCK
 
USB_COUNT6_RX_NUM_BLOCK_Msk


	)

5708 
	#USB_COUNT6_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5709 
	#USB_COUNT6_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5710 
	#USB_COUNT6_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5711 
	#USB_COUNT6_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5712 
	#USB_COUNT6_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT6_RX_NUM_BLOCK_Pos
è

	)

5714 
	#USB_COUNT6_RX_BLSIZE_Pos
 (15U)

	)

5715 
	#USB_COUNT6_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT6_RX_BLSIZE_Pos
è

	)

5716 
	#USB_COUNT6_RX_BLSIZE
 
USB_COUNT6_RX_BLSIZE_Msk


	)

5719 
	#USB_COUNT7_RX_COUNT7_RX_Pos
 (0U)

	)

5720 
	#USB_COUNT7_RX_COUNT7_RX_Msk
 (0x3FFU << 
USB_COUNT7_RX_COUNT7_RX_Pos
è

	)

5721 
	#USB_COUNT7_RX_COUNT7_RX
 
USB_COUNT7_RX_COUNT7_RX_Msk


	)

5723 
	#USB_COUNT7_RX_NUM_BLOCK_Pos
 (10U)

	)

5724 
	#USB_COUNT7_RX_NUM_BLOCK_Msk
 (0x1FU << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5725 
	#USB_COUNT7_RX_NUM_BLOCK
 
USB_COUNT7_RX_NUM_BLOCK_Msk


	)

5726 
	#USB_COUNT7_RX_NUM_BLOCK_0
 (0x01U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5727 
	#USB_COUNT7_RX_NUM_BLOCK_1
 (0x02U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5728 
	#USB_COUNT7_RX_NUM_BLOCK_2
 (0x04U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5729 
	#USB_COUNT7_RX_NUM_BLOCK_3
 (0x08U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5730 
	#USB_COUNT7_RX_NUM_BLOCK_4
 (0x10U << 
USB_COUNT7_RX_NUM_BLOCK_Pos
è

	)

5732 
	#USB_COUNT7_RX_BLSIZE_Pos
 (15U)

	)

5733 
	#USB_COUNT7_RX_BLSIZE_Msk
 (0x1U << 
USB_COUNT7_RX_BLSIZE_Pos
è

	)

5734 
	#USB_COUNT7_RX_BLSIZE
 
USB_COUNT7_RX_BLSIZE_Msk


	)

5739 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 0x000003FFU

	)

5741 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5742 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5743 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5744 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5745 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5746 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5748 
	#USB_COUNT0_RX_0_BLSIZE_0
 0x00008000U

	)

5751 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 0x03FF0000U

	)

5753 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5754 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5755 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5756 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5757 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5758 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5760 
	#USB_COUNT0_RX_1_BLSIZE_1
 0x80000000U

	)

5763 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 0x000003FFU

	)

5765 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5766 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5767 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5768 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5769 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5770 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5772 
	#USB_COUNT1_RX_0_BLSIZE_0
 0x00008000U

	)

5775 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 0x03FF0000U

	)

5777 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5778 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5779 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5780 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5781 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5782 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5784 
	#USB_COUNT1_RX_1_BLSIZE_1
 0x80000000U

	)

5787 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 0x000003FFU

	)

5789 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5790 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5791 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5792 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5793 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5794 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5796 
	#USB_COUNT2_RX_0_BLSIZE_0
 0x00008000U

	)

5799 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 0x03FF0000U

	)

5801 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5802 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5803 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5804 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5805 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5806 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5808 
	#USB_COUNT2_RX_1_BLSIZE_1
 0x80000000U

	)

5811 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 0x000003FFU

	)

5813 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5814 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5815 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5816 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5817 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5818 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5820 
	#USB_COUNT3_RX_0_BLSIZE_0
 0x00008000U

	)

5823 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 0x03FF0000U

	)

5825 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5826 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5827 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5828 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5829 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5830 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5832 
	#USB_COUNT3_RX_1_BLSIZE_1
 0x80000000U

	)

5835 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 0x000003FFU

	)

5837 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5838 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5839 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5840 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5841 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5842 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5844 
	#USB_COUNT4_RX_0_BLSIZE_0
 0x00008000U

	)

5847 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 0x03FF0000U

	)

5849 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5850 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5851 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5852 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5853 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5854 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5856 
	#USB_COUNT4_RX_1_BLSIZE_1
 0x80000000U

	)

5859 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 0x000003FFU

	)

5861 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5862 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5863 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5864 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5865 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5866 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5868 
	#USB_COUNT5_RX_0_BLSIZE_0
 0x00008000U

	)

5871 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 0x03FF0000U

	)

5873 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5874 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5875 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5876 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5877 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5878 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5880 
	#USB_COUNT5_RX_1_BLSIZE_1
 0x80000000U

	)

5883 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 0x000003FFU

	)

5885 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5886 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5887 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5888 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5889 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5890 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5892 
	#USB_COUNT6_RX_0_BLSIZE_0
 0x00008000U

	)

5895 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 0x03FF0000U

	)

5897 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5898 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5899 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5900 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5901 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5902 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5904 
	#USB_COUNT6_RX_1_BLSIZE_1
 0x80000000U

	)

5907 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 0x000003FFU

	)

5909 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 0x00007C00U

	)

5910 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 0x00000400U

	)

5911 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 0x00000800U

	)

5912 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 0x00001000U

	)

5913 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 0x00002000U

	)

5914 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 0x00004000U

	)

5916 
	#USB_COUNT7_RX_0_BLSIZE_0
 0x00008000U

	)

5919 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 0x03FF0000U

	)

5921 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 0x7C000000U

	)

5922 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 0x04000000U

	)

5923 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 0x08000000U

	)

5924 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 0x10000000U

	)

5925 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 0x20000000U

	)

5926 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 0x40000000U

	)

5928 
	#USB_COUNT7_RX_1_BLSIZE_1
 0x80000000U

	)

5938 
	#CAN_MCR_INRQ_Pos
 (0U)

	)

5939 
	#CAN_MCR_INRQ_Msk
 (0x1U << 
CAN_MCR_INRQ_Pos
è

	)

5940 
	#CAN_MCR_INRQ
 
CAN_MCR_INRQ_Msk


	)

5941 
	#CAN_MCR_SLEEP_Pos
 (1U)

	)

5942 
	#CAN_MCR_SLEEP_Msk
 (0x1U << 
CAN_MCR_SLEEP_Pos
è

	)

5943 
	#CAN_MCR_SLEEP
 
CAN_MCR_SLEEP_Msk


	)

5944 
	#CAN_MCR_TXFP_Pos
 (2U)

	)

5945 
	#CAN_MCR_TXFP_Msk
 (0x1U << 
CAN_MCR_TXFP_Pos
è

	)

5946 
	#CAN_MCR_TXFP
 
CAN_MCR_TXFP_Msk


	)

5947 
	#CAN_MCR_RFLM_Pos
 (3U)

	)

5948 
	#CAN_MCR_RFLM_Msk
 (0x1U << 
CAN_MCR_RFLM_Pos
è

	)

5949 
	#CAN_MCR_RFLM
 
CAN_MCR_RFLM_Msk


	)

5950 
	#CAN_MCR_NART_Pos
 (4U)

	)

5951 
	#CAN_MCR_NART_Msk
 (0x1U << 
CAN_MCR_NART_Pos
è

	)

5952 
	#CAN_MCR_NART
 
CAN_MCR_NART_Msk


	)

5953 
	#CAN_MCR_AWUM_Pos
 (5U)

	)

5954 
	#CAN_MCR_AWUM_Msk
 (0x1U << 
CAN_MCR_AWUM_Pos
è

	)

5955 
	#CAN_MCR_AWUM
 
CAN_MCR_AWUM_Msk


	)

5956 
	#CAN_MCR_ABOM_Pos
 (6U)

	)

5957 
	#CAN_MCR_ABOM_Msk
 (0x1U << 
CAN_MCR_ABOM_Pos
è

	)

5958 
	#CAN_MCR_ABOM
 
CAN_MCR_ABOM_Msk


	)

5959 
	#CAN_MCR_TTCM_Pos
 (7U)

	)

5960 
	#CAN_MCR_TTCM_Msk
 (0x1U << 
CAN_MCR_TTCM_Pos
è

	)

5961 
	#CAN_MCR_TTCM
 
CAN_MCR_TTCM_Msk


	)

5962 
	#CAN_MCR_RESET_Pos
 (15U)

	)

5963 
	#CAN_MCR_RESET_Msk
 (0x1U << 
CAN_MCR_RESET_Pos
è

	)

5964 
	#CAN_MCR_RESET
 
CAN_MCR_RESET_Msk


	)

5965 
	#CAN_MCR_DBF_Pos
 (16U)

	)

5966 
	#CAN_MCR_DBF_Msk
 (0x1U << 
CAN_MCR_DBF_Pos
è

	)

5967 
	#CAN_MCR_DBF
 
CAN_MCR_DBF_Msk


	)

5970 
	#CAN_MSR_INAK_Pos
 (0U)

	)

5971 
	#CAN_MSR_INAK_Msk
 (0x1U << 
CAN_MSR_INAK_Pos
è

	)

5972 
	#CAN_MSR_INAK
 
CAN_MSR_INAK_Msk


	)

5973 
	#CAN_MSR_SLAK_Pos
 (1U)

	)

5974 
	#CAN_MSR_SLAK_Msk
 (0x1U << 
CAN_MSR_SLAK_Pos
è

	)

5975 
	#CAN_MSR_SLAK
 
CAN_MSR_SLAK_Msk


	)

5976 
	#CAN_MSR_ERRI_Pos
 (2U)

	)

5977 
	#CAN_MSR_ERRI_Msk
 (0x1U << 
CAN_MSR_ERRI_Pos
è

	)

5978 
	#CAN_MSR_ERRI
 
CAN_MSR_ERRI_Msk


	)

5979 
	#CAN_MSR_WKUI_Pos
 (3U)

	)

5980 
	#CAN_MSR_WKUI_Msk
 (0x1U << 
CAN_MSR_WKUI_Pos
è

	)

5981 
	#CAN_MSR_WKUI
 
CAN_MSR_WKUI_Msk


	)

5982 
	#CAN_MSR_SLAKI_Pos
 (4U)

	)

5983 
	#CAN_MSR_SLAKI_Msk
 (0x1U << 
CAN_MSR_SLAKI_Pos
è

	)

5984 
	#CAN_MSR_SLAKI
 
CAN_MSR_SLAKI_Msk


	)

5985 
	#CAN_MSR_TXM_Pos
 (8U)

	)

5986 
	#CAN_MSR_TXM_Msk
 (0x1U << 
CAN_MSR_TXM_Pos
è

	)

5987 
	#CAN_MSR_TXM
 
CAN_MSR_TXM_Msk


	)

5988 
	#CAN_MSR_RXM_Pos
 (9U)

	)

5989 
	#CAN_MSR_RXM_Msk
 (0x1U << 
CAN_MSR_RXM_Pos
è

	)

5990 
	#CAN_MSR_RXM
 
CAN_MSR_RXM_Msk


	)

5991 
	#CAN_MSR_SAMP_Pos
 (10U)

	)

5992 
	#CAN_MSR_SAMP_Msk
 (0x1U << 
CAN_MSR_SAMP_Pos
è

	)

5993 
	#CAN_MSR_SAMP
 
CAN_MSR_SAMP_Msk


	)

5994 
	#CAN_MSR_RX_Pos
 (11U)

	)

5995 
	#CAN_MSR_RX_Msk
 (0x1U << 
CAN_MSR_RX_Pos
è

	)

5996 
	#CAN_MSR_RX
 
CAN_MSR_RX_Msk


	)

5999 
	#CAN_TSR_RQCP0_Pos
 (0U)

	)

6000 
	#CAN_TSR_RQCP0_Msk
 (0x1U << 
CAN_TSR_RQCP0_Pos
è

	)

6001 
	#CAN_TSR_RQCP0
 
CAN_TSR_RQCP0_Msk


	)

6002 
	#CAN_TSR_TXOK0_Pos
 (1U)

	)

6003 
	#CAN_TSR_TXOK0_Msk
 (0x1U << 
CAN_TSR_TXOK0_Pos
è

	)

6004 
	#CAN_TSR_TXOK0
 
CAN_TSR_TXOK0_Msk


	)

6005 
	#CAN_TSR_ALST0_Pos
 (2U)

	)

6006 
	#CAN_TSR_ALST0_Msk
 (0x1U << 
CAN_TSR_ALST0_Pos
è

	)

6007 
	#CAN_TSR_ALST0
 
CAN_TSR_ALST0_Msk


	)

6008 
	#CAN_TSR_TERR0_Pos
 (3U)

	)

6009 
	#CAN_TSR_TERR0_Msk
 (0x1U << 
CAN_TSR_TERR0_Pos
è

	)

6010 
	#CAN_TSR_TERR0
 
CAN_TSR_TERR0_Msk


	)

6011 
	#CAN_TSR_ABRQ0_Pos
 (7U)

	)

6012 
	#CAN_TSR_ABRQ0_Msk
 (0x1U << 
CAN_TSR_ABRQ0_Pos
è

	)

6013 
	#CAN_TSR_ABRQ0
 
CAN_TSR_ABRQ0_Msk


	)

6014 
	#CAN_TSR_RQCP1_Pos
 (8U)

	)

6015 
	#CAN_TSR_RQCP1_Msk
 (0x1U << 
CAN_TSR_RQCP1_Pos
è

	)

6016 
	#CAN_TSR_RQCP1
 
CAN_TSR_RQCP1_Msk


	)

6017 
	#CAN_TSR_TXOK1_Pos
 (9U)

	)

6018 
	#CAN_TSR_TXOK1_Msk
 (0x1U << 
CAN_TSR_TXOK1_Pos
è

	)

6019 
	#CAN_TSR_TXOK1
 
CAN_TSR_TXOK1_Msk


	)

6020 
	#CAN_TSR_ALST1_Pos
 (10U)

	)

6021 
	#CAN_TSR_ALST1_Msk
 (0x1U << 
CAN_TSR_ALST1_Pos
è

	)

6022 
	#CAN_TSR_ALST1
 
CAN_TSR_ALST1_Msk


	)

6023 
	#CAN_TSR_TERR1_Pos
 (11U)

	)

6024 
	#CAN_TSR_TERR1_Msk
 (0x1U << 
CAN_TSR_TERR1_Pos
è

	)

6025 
	#CAN_TSR_TERR1
 
CAN_TSR_TERR1_Msk


	)

6026 
	#CAN_TSR_ABRQ1_Pos
 (15U)

	)

6027 
	#CAN_TSR_ABRQ1_Msk
 (0x1U << 
CAN_TSR_ABRQ1_Pos
è

	)

6028 
	#CAN_TSR_ABRQ1
 
CAN_TSR_ABRQ1_Msk


	)

6029 
	#CAN_TSR_RQCP2_Pos
 (16U)

	)

6030 
	#CAN_TSR_RQCP2_Msk
 (0x1U << 
CAN_TSR_RQCP2_Pos
è

	)

6031 
	#CAN_TSR_RQCP2
 
CAN_TSR_RQCP2_Msk


	)

6032 
	#CAN_TSR_TXOK2_Pos
 (17U)

	)

6033 
	#CAN_TSR_TXOK2_Msk
 (0x1U << 
CAN_TSR_TXOK2_Pos
è

	)

6034 
	#CAN_TSR_TXOK2
 
CAN_TSR_TXOK2_Msk


	)

6035 
	#CAN_TSR_ALST2_Pos
 (18U)

	)

6036 
	#CAN_TSR_ALST2_Msk
 (0x1U << 
CAN_TSR_ALST2_Pos
è

	)

6037 
	#CAN_TSR_ALST2
 
CAN_TSR_ALST2_Msk


	)

6038 
	#CAN_TSR_TERR2_Pos
 (19U)

	)

6039 
	#CAN_TSR_TERR2_Msk
 (0x1U << 
CAN_TSR_TERR2_Pos
è

	)

6040 
	#CAN_TSR_TERR2
 
CAN_TSR_TERR2_Msk


	)

6041 
	#CAN_TSR_ABRQ2_Pos
 (23U)

	)

6042 
	#CAN_TSR_ABRQ2_Msk
 (0x1U << 
CAN_TSR_ABRQ2_Pos
è

	)

6043 
	#CAN_TSR_ABRQ2
 
CAN_TSR_ABRQ2_Msk


	)

6044 
	#CAN_TSR_CODE_Pos
 (24U)

	)

6045 
	#CAN_TSR_CODE_Msk
 (0x3U << 
CAN_TSR_CODE_Pos
è

	)

6046 
	#CAN_TSR_CODE
 
CAN_TSR_CODE_Msk


	)

6048 
	#CAN_TSR_TME_Pos
 (26U)

	)

6049 
	#CAN_TSR_TME_Msk
 (0x7U << 
CAN_TSR_TME_Pos
è

	)

6050 
	#CAN_TSR_TME
 
CAN_TSR_TME_Msk


	)

6051 
	#CAN_TSR_TME0_Pos
 (26U)

	)

6052 
	#CAN_TSR_TME0_Msk
 (0x1U << 
CAN_TSR_TME0_Pos
è

	)

6053 
	#CAN_TSR_TME0
 
CAN_TSR_TME0_Msk


	)

6054 
	#CAN_TSR_TME1_Pos
 (27U)

	)

6055 
	#CAN_TSR_TME1_Msk
 (0x1U << 
CAN_TSR_TME1_Pos
è

	)

6056 
	#CAN_TSR_TME1
 
CAN_TSR_TME1_Msk


	)

6057 
	#CAN_TSR_TME2_Pos
 (28U)

	)

6058 
	#CAN_TSR_TME2_Msk
 (0x1U << 
CAN_TSR_TME2_Pos
è

	)

6059 
	#CAN_TSR_TME2
 
CAN_TSR_TME2_Msk


	)

6061 
	#CAN_TSR_LOW_Pos
 (29U)

	)

6062 
	#CAN_TSR_LOW_Msk
 (0x7U << 
CAN_TSR_LOW_Pos
è

	)

6063 
	#CAN_TSR_LOW
 
CAN_TSR_LOW_Msk


	)

6064 
	#CAN_TSR_LOW0_Pos
 (29U)

	)

6065 
	#CAN_TSR_LOW0_Msk
 (0x1U << 
CAN_TSR_LOW0_Pos
è

	)

6066 
	#CAN_TSR_LOW0
 
CAN_TSR_LOW0_Msk


	)

6067 
	#CAN_TSR_LOW1_Pos
 (30U)

	)

6068 
	#CAN_TSR_LOW1_Msk
 (0x1U << 
CAN_TSR_LOW1_Pos
è

	)

6069 
	#CAN_TSR_LOW1
 
CAN_TSR_LOW1_Msk


	)

6070 
	#CAN_TSR_LOW2_Pos
 (31U)

	)

6071 
	#CAN_TSR_LOW2_Msk
 (0x1U << 
CAN_TSR_LOW2_Pos
è

	)

6072 
	#CAN_TSR_LOW2
 
CAN_TSR_LOW2_Msk


	)

6075 
	#CAN_RF0R_FMP0_Pos
 (0U)

	)

6076 
	#CAN_RF0R_FMP0_Msk
 (0x3U << 
CAN_RF0R_FMP0_Pos
è

	)

6077 
	#CAN_RF0R_FMP0
 
CAN_RF0R_FMP0_Msk


	)

6078 
	#CAN_RF0R_FULL0_Pos
 (3U)

	)

6079 
	#CAN_RF0R_FULL0_Msk
 (0x1U << 
CAN_RF0R_FULL0_Pos
è

	)

6080 
	#CAN_RF0R_FULL0
 
CAN_RF0R_FULL0_Msk


	)

6081 
	#CAN_RF0R_FOVR0_Pos
 (4U)

	)

6082 
	#CAN_RF0R_FOVR0_Msk
 (0x1U << 
CAN_RF0R_FOVR0_Pos
è

	)

6083 
	#CAN_RF0R_FOVR0
 
CAN_RF0R_FOVR0_Msk


	)

6084 
	#CAN_RF0R_RFOM0_Pos
 (5U)

	)

6085 
	#CAN_RF0R_RFOM0_Msk
 (0x1U << 
CAN_RF0R_RFOM0_Pos
è

	)

6086 
	#CAN_RF0R_RFOM0
 
CAN_RF0R_RFOM0_Msk


	)

6089 
	#CAN_RF1R_FMP1_Pos
 (0U)

	)

6090 
	#CAN_RF1R_FMP1_Msk
 (0x3U << 
CAN_RF1R_FMP1_Pos
è

	)

6091 
	#CAN_RF1R_FMP1
 
CAN_RF1R_FMP1_Msk


	)

6092 
	#CAN_RF1R_FULL1_Pos
 (3U)

	)

6093 
	#CAN_RF1R_FULL1_Msk
 (0x1U << 
CAN_RF1R_FULL1_Pos
è

	)

6094 
	#CAN_RF1R_FULL1
 
CAN_RF1R_FULL1_Msk


	)

6095 
	#CAN_RF1R_FOVR1_Pos
 (4U)

	)

6096 
	#CAN_RF1R_FOVR1_Msk
 (0x1U << 
CAN_RF1R_FOVR1_Pos
è

	)

6097 
	#CAN_RF1R_FOVR1
 
CAN_RF1R_FOVR1_Msk


	)

6098 
	#CAN_RF1R_RFOM1_Pos
 (5U)

	)

6099 
	#CAN_RF1R_RFOM1_Msk
 (0x1U << 
CAN_RF1R_RFOM1_Pos
è

	)

6100 
	#CAN_RF1R_RFOM1
 
CAN_RF1R_RFOM1_Msk


	)

6103 
	#CAN_IER_TMEIE_Pos
 (0U)

	)

6104 
	#CAN_IER_TMEIE_Msk
 (0x1U << 
CAN_IER_TMEIE_Pos
è

	)

6105 
	#CAN_IER_TMEIE
 
CAN_IER_TMEIE_Msk


	)

6106 
	#CAN_IER_FMPIE0_Pos
 (1U)

	)

6107 
	#CAN_IER_FMPIE0_Msk
 (0x1U << 
CAN_IER_FMPIE0_Pos
è

	)

6108 
	#CAN_IER_FMPIE0
 
CAN_IER_FMPIE0_Msk


	)

6109 
	#CAN_IER_FFIE0_Pos
 (2U)

	)

6110 
	#CAN_IER_FFIE0_Msk
 (0x1U << 
CAN_IER_FFIE0_Pos
è

	)

6111 
	#CAN_IER_FFIE0
 
CAN_IER_FFIE0_Msk


	)

6112 
	#CAN_IER_FOVIE0_Pos
 (3U)

	)

6113 
	#CAN_IER_FOVIE0_Msk
 (0x1U << 
CAN_IER_FOVIE0_Pos
è

	)

6114 
	#CAN_IER_FOVIE0
 
CAN_IER_FOVIE0_Msk


	)

6115 
	#CAN_IER_FMPIE1_Pos
 (4U)

	)

6116 
	#CAN_IER_FMPIE1_Msk
 (0x1U << 
CAN_IER_FMPIE1_Pos
è

	)

6117 
	#CAN_IER_FMPIE1
 
CAN_IER_FMPIE1_Msk


	)

6118 
	#CAN_IER_FFIE1_Pos
 (5U)

	)

6119 
	#CAN_IER_FFIE1_Msk
 (0x1U << 
CAN_IER_FFIE1_Pos
è

	)

6120 
	#CAN_IER_FFIE1
 
CAN_IER_FFIE1_Msk


	)

6121 
	#CAN_IER_FOVIE1_Pos
 (6U)

	)

6122 
	#CAN_IER_FOVIE1_Msk
 (0x1U << 
CAN_IER_FOVIE1_Pos
è

	)

6123 
	#CAN_IER_FOVIE1
 
CAN_IER_FOVIE1_Msk


	)

6124 
	#CAN_IER_EWGIE_Pos
 (8U)

	)

6125 
	#CAN_IER_EWGIE_Msk
 (0x1U << 
CAN_IER_EWGIE_Pos
è

	)

6126 
	#CAN_IER_EWGIE
 
CAN_IER_EWGIE_Msk


	)

6127 
	#CAN_IER_EPVIE_Pos
 (9U)

	)

6128 
	#CAN_IER_EPVIE_Msk
 (0x1U << 
CAN_IER_EPVIE_Pos
è

	)

6129 
	#CAN_IER_EPVIE
 
CAN_IER_EPVIE_Msk


	)

6130 
	#CAN_IER_BOFIE_Pos
 (10U)

	)

6131 
	#CAN_IER_BOFIE_Msk
 (0x1U << 
CAN_IER_BOFIE_Pos
è

	)

6132 
	#CAN_IER_BOFIE
 
CAN_IER_BOFIE_Msk


	)

6133 
	#CAN_IER_LECIE_Pos
 (11U)

	)

6134 
	#CAN_IER_LECIE_Msk
 (0x1U << 
CAN_IER_LECIE_Pos
è

	)

6135 
	#CAN_IER_LECIE
 
CAN_IER_LECIE_Msk


	)

6136 
	#CAN_IER_ERRIE_Pos
 (15U)

	)

6137 
	#CAN_IER_ERRIE_Msk
 (0x1U << 
CAN_IER_ERRIE_Pos
è

	)

6138 
	#CAN_IER_ERRIE
 
CAN_IER_ERRIE_Msk


	)

6139 
	#CAN_IER_WKUIE_Pos
 (16U)

	)

6140 
	#CAN_IER_WKUIE_Msk
 (0x1U << 
CAN_IER_WKUIE_Pos
è

	)

6141 
	#CAN_IER_WKUIE
 
CAN_IER_WKUIE_Msk


	)

6142 
	#CAN_IER_SLKIE_Pos
 (17U)

	)

6143 
	#CAN_IER_SLKIE_Msk
 (0x1U << 
CAN_IER_SLKIE_Pos
è

	)

6144 
	#CAN_IER_SLKIE
 
CAN_IER_SLKIE_Msk


	)

6147 
	#CAN_ESR_EWGF_Pos
 (0U)

	)

6148 
	#CAN_ESR_EWGF_Msk
 (0x1U << 
CAN_ESR_EWGF_Pos
è

	)

6149 
	#CAN_ESR_EWGF
 
CAN_ESR_EWGF_Msk


	)

6150 
	#CAN_ESR_EPVF_Pos
 (1U)

	)

6151 
	#CAN_ESR_EPVF_Msk
 (0x1U << 
CAN_ESR_EPVF_Pos
è

	)

6152 
	#CAN_ESR_EPVF
 
CAN_ESR_EPVF_Msk


	)

6153 
	#CAN_ESR_BOFF_Pos
 (2U)

	)

6154 
	#CAN_ESR_BOFF_Msk
 (0x1U << 
CAN_ESR_BOFF_Pos
è

	)

6155 
	#CAN_ESR_BOFF
 
CAN_ESR_BOFF_Msk


	)

6157 
	#CAN_ESR_LEC_Pos
 (4U)

	)

6158 
	#CAN_ESR_LEC_Msk
 (0x7U << 
CAN_ESR_LEC_Pos
è

	)

6159 
	#CAN_ESR_LEC
 
CAN_ESR_LEC_Msk


	)

6160 
	#CAN_ESR_LEC_0
 (0x1U << 
CAN_ESR_LEC_Pos
è

	)

6161 
	#CAN_ESR_LEC_1
 (0x2U << 
CAN_ESR_LEC_Pos
è

	)

6162 
	#CAN_ESR_LEC_2
 (0x4U << 
CAN_ESR_LEC_Pos
è

	)

6164 
	#CAN_ESR_TEC_Pos
 (16U)

	)

6165 
	#CAN_ESR_TEC_Msk
 (0xFFU << 
CAN_ESR_TEC_Pos
è

	)

6166 
	#CAN_ESR_TEC
 
CAN_ESR_TEC_Msk


	)

6167 
	#CAN_ESR_REC_Pos
 (24U)

	)

6168 
	#CAN_ESR_REC_Msk
 (0xFFU << 
CAN_ESR_REC_Pos
è

	)

6169 
	#CAN_ESR_REC
 
CAN_ESR_REC_Msk


	)

6172 
	#CAN_BTR_BRP_Pos
 (0U)

	)

6173 
	#CAN_BTR_BRP_Msk
 (0x3FFU << 
CAN_BTR_BRP_Pos
è

	)

6174 
	#CAN_BTR_BRP
 
CAN_BTR_BRP_Msk


	)

6175 
	#CAN_BTR_TS1_Pos
 (16U)

	)

6176 
	#CAN_BTR_TS1_Msk
 (0xFU << 
CAN_BTR_TS1_Pos
è

	)

6177 
	#CAN_BTR_TS1
 
CAN_BTR_TS1_Msk


	)

6178 
	#CAN_BTR_TS1_0
 (0x1U << 
CAN_BTR_TS1_Pos
è

	)

6179 
	#CAN_BTR_TS1_1
 (0x2U << 
CAN_BTR_TS1_Pos
è

	)

6180 
	#CAN_BTR_TS1_2
 (0x4U << 
CAN_BTR_TS1_Pos
è

	)

6181 
	#CAN_BTR_TS1_3
 (0x8U << 
CAN_BTR_TS1_Pos
è

	)

6182 
	#CAN_BTR_TS2_Pos
 (20U)

	)

6183 
	#CAN_BTR_TS2_Msk
 (0x7U << 
CAN_BTR_TS2_Pos
è

	)

6184 
	#CAN_BTR_TS2
 
CAN_BTR_TS2_Msk


	)

6185 
	#CAN_BTR_TS2_0
 (0x1U << 
CAN_BTR_TS2_Pos
è

	)

6186 
	#CAN_BTR_TS2_1
 (0x2U << 
CAN_BTR_TS2_Pos
è

	)

6187 
	#CAN_BTR_TS2_2
 (0x4U << 
CAN_BTR_TS2_Pos
è

	)

6188 
	#CAN_BTR_SJW_Pos
 (24U)

	)

6189 
	#CAN_BTR_SJW_Msk
 (0x3U << 
CAN_BTR_SJW_Pos
è

	)

6190 
	#CAN_BTR_SJW
 
CAN_BTR_SJW_Msk


	)

6191 
	#CAN_BTR_SJW_0
 (0x1U << 
CAN_BTR_SJW_Pos
è

	)

6192 
	#CAN_BTR_SJW_1
 (0x2U << 
CAN_BTR_SJW_Pos
è

	)

6193 
	#CAN_BTR_LBKM_Pos
 (30U)

	)

6194 
	#CAN_BTR_LBKM_Msk
 (0x1U << 
CAN_BTR_LBKM_Pos
è

	)

6195 
	#CAN_BTR_LBKM
 
CAN_BTR_LBKM_Msk


	)

6196 
	#CAN_BTR_SILM_Pos
 (31U)

	)

6197 
	#CAN_BTR_SILM_Msk
 (0x1U << 
CAN_BTR_SILM_Pos
è

	)

6198 
	#CAN_BTR_SILM
 
CAN_BTR_SILM_Msk


	)

6202 
	#CAN_TI0R_TXRQ_Pos
 (0U)

	)

6203 
	#CAN_TI0R_TXRQ_Msk
 (0x1U << 
CAN_TI0R_TXRQ_Pos
è

	)

6204 
	#CAN_TI0R_TXRQ
 
CAN_TI0R_TXRQ_Msk


	)

6205 
	#CAN_TI0R_RTR_Pos
 (1U)

	)

6206 
	#CAN_TI0R_RTR_Msk
 (0x1U << 
CAN_TI0R_RTR_Pos
è

	)

6207 
	#CAN_TI0R_RTR
 
CAN_TI0R_RTR_Msk


	)

6208 
	#CAN_TI0R_IDE_Pos
 (2U)

	)

6209 
	#CAN_TI0R_IDE_Msk
 (0x1U << 
CAN_TI0R_IDE_Pos
è

	)

6210 
	#CAN_TI0R_IDE
 
CAN_TI0R_IDE_Msk


	)

6211 
	#CAN_TI0R_EXID_Pos
 (3U)

	)

6212 
	#CAN_TI0R_EXID_Msk
 (0x3FFFFU << 
CAN_TI0R_EXID_Pos
è

	)

6213 
	#CAN_TI0R_EXID
 
CAN_TI0R_EXID_Msk


	)

6214 
	#CAN_TI0R_STID_Pos
 (21U)

	)

6215 
	#CAN_TI0R_STID_Msk
 (0x7FFU << 
CAN_TI0R_STID_Pos
è

	)

6216 
	#CAN_TI0R_STID
 
CAN_TI0R_STID_Msk


	)

6219 
	#CAN_TDT0R_DLC_Pos
 (0U)

	)

6220 
	#CAN_TDT0R_DLC_Msk
 (0xFU << 
CAN_TDT0R_DLC_Pos
è

	)

6221 
	#CAN_TDT0R_DLC
 
CAN_TDT0R_DLC_Msk


	)

6222 
	#CAN_TDT0R_TGT_Pos
 (8U)

	)

6223 
	#CAN_TDT0R_TGT_Msk
 (0x1U << 
CAN_TDT0R_TGT_Pos
è

	)

6224 
	#CAN_TDT0R_TGT
 
CAN_TDT0R_TGT_Msk


	)

6225 
	#CAN_TDT0R_TIME_Pos
 (16U)

	)

6226 
	#CAN_TDT0R_TIME_Msk
 (0xFFFFU << 
CAN_TDT0R_TIME_Pos
è

	)

6227 
	#CAN_TDT0R_TIME
 
CAN_TDT0R_TIME_Msk


	)

6230 
	#CAN_TDL0R_DATA0_Pos
 (0U)

	)

6231 
	#CAN_TDL0R_DATA0_Msk
 (0xFFU << 
CAN_TDL0R_DATA0_Pos
è

	)

6232 
	#CAN_TDL0R_DATA0
 
CAN_TDL0R_DATA0_Msk


	)

6233 
	#CAN_TDL0R_DATA1_Pos
 (8U)

	)

6234 
	#CAN_TDL0R_DATA1_Msk
 (0xFFU << 
CAN_TDL0R_DATA1_Pos
è

	)

6235 
	#CAN_TDL0R_DATA1
 
CAN_TDL0R_DATA1_Msk


	)

6236 
	#CAN_TDL0R_DATA2_Pos
 (16U)

	)

6237 
	#CAN_TDL0R_DATA2_Msk
 (0xFFU << 
CAN_TDL0R_DATA2_Pos
è

	)

6238 
	#CAN_TDL0R_DATA2
 
CAN_TDL0R_DATA2_Msk


	)

6239 
	#CAN_TDL0R_DATA3_Pos
 (24U)

	)

6240 
	#CAN_TDL0R_DATA3_Msk
 (0xFFU << 
CAN_TDL0R_DATA3_Pos
è

	)

6241 
	#CAN_TDL0R_DATA3
 
CAN_TDL0R_DATA3_Msk


	)

6244 
	#CAN_TDH0R_DATA4_Pos
 (0U)

	)

6245 
	#CAN_TDH0R_DATA4_Msk
 (0xFFU << 
CAN_TDH0R_DATA4_Pos
è

	)

6246 
	#CAN_TDH0R_DATA4
 
CAN_TDH0R_DATA4_Msk


	)

6247 
	#CAN_TDH0R_DATA5_Pos
 (8U)

	)

6248 
	#CAN_TDH0R_DATA5_Msk
 (0xFFU << 
CAN_TDH0R_DATA5_Pos
è

	)

6249 
	#CAN_TDH0R_DATA5
 
CAN_TDH0R_DATA5_Msk


	)

6250 
	#CAN_TDH0R_DATA6_Pos
 (16U)

	)

6251 
	#CAN_TDH0R_DATA6_Msk
 (0xFFU << 
CAN_TDH0R_DATA6_Pos
è

	)

6252 
	#CAN_TDH0R_DATA6
 
CAN_TDH0R_DATA6_Msk


	)

6253 
	#CAN_TDH0R_DATA7_Pos
 (24U)

	)

6254 
	#CAN_TDH0R_DATA7_Msk
 (0xFFU << 
CAN_TDH0R_DATA7_Pos
è

	)

6255 
	#CAN_TDH0R_DATA7
 
CAN_TDH0R_DATA7_Msk


	)

6258 
	#CAN_TI1R_TXRQ_Pos
 (0U)

	)

6259 
	#CAN_TI1R_TXRQ_Msk
 (0x1U << 
CAN_TI1R_TXRQ_Pos
è

	)

6260 
	#CAN_TI1R_TXRQ
 
CAN_TI1R_TXRQ_Msk


	)

6261 
	#CAN_TI1R_RTR_Pos
 (1U)

	)

6262 
	#CAN_TI1R_RTR_Msk
 (0x1U << 
CAN_TI1R_RTR_Pos
è

	)

6263 
	#CAN_TI1R_RTR
 
CAN_TI1R_RTR_Msk


	)

6264 
	#CAN_TI1R_IDE_Pos
 (2U)

	)

6265 
	#CAN_TI1R_IDE_Msk
 (0x1U << 
CAN_TI1R_IDE_Pos
è

	)

6266 
	#CAN_TI1R_IDE
 
CAN_TI1R_IDE_Msk


	)

6267 
	#CAN_TI1R_EXID_Pos
 (3U)

	)

6268 
	#CAN_TI1R_EXID_Msk
 (0x3FFFFU << 
CAN_TI1R_EXID_Pos
è

	)

6269 
	#CAN_TI1R_EXID
 
CAN_TI1R_EXID_Msk


	)

6270 
	#CAN_TI1R_STID_Pos
 (21U)

	)

6271 
	#CAN_TI1R_STID_Msk
 (0x7FFU << 
CAN_TI1R_STID_Pos
è

	)

6272 
	#CAN_TI1R_STID
 
CAN_TI1R_STID_Msk


	)

6275 
	#CAN_TDT1R_DLC_Pos
 (0U)

	)

6276 
	#CAN_TDT1R_DLC_Msk
 (0xFU << 
CAN_TDT1R_DLC_Pos
è

	)

6277 
	#CAN_TDT1R_DLC
 
CAN_TDT1R_DLC_Msk


	)

6278 
	#CAN_TDT1R_TGT_Pos
 (8U)

	)

6279 
	#CAN_TDT1R_TGT_Msk
 (0x1U << 
CAN_TDT1R_TGT_Pos
è

	)

6280 
	#CAN_TDT1R_TGT
 
CAN_TDT1R_TGT_Msk


	)

6281 
	#CAN_TDT1R_TIME_Pos
 (16U)

	)

6282 
	#CAN_TDT1R_TIME_Msk
 (0xFFFFU << 
CAN_TDT1R_TIME_Pos
è

	)

6283 
	#CAN_TDT1R_TIME
 
CAN_TDT1R_TIME_Msk


	)

6286 
	#CAN_TDL1R_DATA0_Pos
 (0U)

	)

6287 
	#CAN_TDL1R_DATA0_Msk
 (0xFFU << 
CAN_TDL1R_DATA0_Pos
è

	)

6288 
	#CAN_TDL1R_DATA0
 
CAN_TDL1R_DATA0_Msk


	)

6289 
	#CAN_TDL1R_DATA1_Pos
 (8U)

	)

6290 
	#CAN_TDL1R_DATA1_Msk
 (0xFFU << 
CAN_TDL1R_DATA1_Pos
è

	)

6291 
	#CAN_TDL1R_DATA1
 
CAN_TDL1R_DATA1_Msk


	)

6292 
	#CAN_TDL1R_DATA2_Pos
 (16U)

	)

6293 
	#CAN_TDL1R_DATA2_Msk
 (0xFFU << 
CAN_TDL1R_DATA2_Pos
è

	)

6294 
	#CAN_TDL1R_DATA2
 
CAN_TDL1R_DATA2_Msk


	)

6295 
	#CAN_TDL1R_DATA3_Pos
 (24U)

	)

6296 
	#CAN_TDL1R_DATA3_Msk
 (0xFFU << 
CAN_TDL1R_DATA3_Pos
è

	)

6297 
	#CAN_TDL1R_DATA3
 
CAN_TDL1R_DATA3_Msk


	)

6300 
	#CAN_TDH1R_DATA4_Pos
 (0U)

	)

6301 
	#CAN_TDH1R_DATA4_Msk
 (0xFFU << 
CAN_TDH1R_DATA4_Pos
è

	)

6302 
	#CAN_TDH1R_DATA4
 
CAN_TDH1R_DATA4_Msk


	)

6303 
	#CAN_TDH1R_DATA5_Pos
 (8U)

	)

6304 
	#CAN_TDH1R_DATA5_Msk
 (0xFFU << 
CAN_TDH1R_DATA5_Pos
è

	)

6305 
	#CAN_TDH1R_DATA5
 
CAN_TDH1R_DATA5_Msk


	)

6306 
	#CAN_TDH1R_DATA6_Pos
 (16U)

	)

6307 
	#CAN_TDH1R_DATA6_Msk
 (0xFFU << 
CAN_TDH1R_DATA6_Pos
è

	)

6308 
	#CAN_TDH1R_DATA6
 
CAN_TDH1R_DATA6_Msk


	)

6309 
	#CAN_TDH1R_DATA7_Pos
 (24U)

	)

6310 
	#CAN_TDH1R_DATA7_Msk
 (0xFFU << 
CAN_TDH1R_DATA7_Pos
è

	)

6311 
	#CAN_TDH1R_DATA7
 
CAN_TDH1R_DATA7_Msk


	)

6314 
	#CAN_TI2R_TXRQ_Pos
 (0U)

	)

6315 
	#CAN_TI2R_TXRQ_Msk
 (0x1U << 
CAN_TI2R_TXRQ_Pos
è

	)

6316 
	#CAN_TI2R_TXRQ
 
CAN_TI2R_TXRQ_Msk


	)

6317 
	#CAN_TI2R_RTR_Pos
 (1U)

	)

6318 
	#CAN_TI2R_RTR_Msk
 (0x1U << 
CAN_TI2R_RTR_Pos
è

	)

6319 
	#CAN_TI2R_RTR
 
CAN_TI2R_RTR_Msk


	)

6320 
	#CAN_TI2R_IDE_Pos
 (2U)

	)

6321 
	#CAN_TI2R_IDE_Msk
 (0x1U << 
CAN_TI2R_IDE_Pos
è

	)

6322 
	#CAN_TI2R_IDE
 
CAN_TI2R_IDE_Msk


	)

6323 
	#CAN_TI2R_EXID_Pos
 (3U)

	)

6324 
	#CAN_TI2R_EXID_Msk
 (0x3FFFFU << 
CAN_TI2R_EXID_Pos
è

	)

6325 
	#CAN_TI2R_EXID
 
CAN_TI2R_EXID_Msk


	)

6326 
	#CAN_TI2R_STID_Pos
 (21U)

	)

6327 
	#CAN_TI2R_STID_Msk
 (0x7FFU << 
CAN_TI2R_STID_Pos
è

	)

6328 
	#CAN_TI2R_STID
 
CAN_TI2R_STID_Msk


	)

6331 
	#CAN_TDT2R_DLC_Pos
 (0U)

	)

6332 
	#CAN_TDT2R_DLC_Msk
 (0xFU << 
CAN_TDT2R_DLC_Pos
è

	)

6333 
	#CAN_TDT2R_DLC
 
CAN_TDT2R_DLC_Msk


	)

6334 
	#CAN_TDT2R_TGT_Pos
 (8U)

	)

6335 
	#CAN_TDT2R_TGT_Msk
 (0x1U << 
CAN_TDT2R_TGT_Pos
è

	)

6336 
	#CAN_TDT2R_TGT
 
CAN_TDT2R_TGT_Msk


	)

6337 
	#CAN_TDT2R_TIME_Pos
 (16U)

	)

6338 
	#CAN_TDT2R_TIME_Msk
 (0xFFFFU << 
CAN_TDT2R_TIME_Pos
è

	)

6339 
	#CAN_TDT2R_TIME
 
CAN_TDT2R_TIME_Msk


	)

6342 
	#CAN_TDL2R_DATA0_Pos
 (0U)

	)

6343 
	#CAN_TDL2R_DATA0_Msk
 (0xFFU << 
CAN_TDL2R_DATA0_Pos
è

	)

6344 
	#CAN_TDL2R_DATA0
 
CAN_TDL2R_DATA0_Msk


	)

6345 
	#CAN_TDL2R_DATA1_Pos
 (8U)

	)

6346 
	#CAN_TDL2R_DATA1_Msk
 (0xFFU << 
CAN_TDL2R_DATA1_Pos
è

	)

6347 
	#CAN_TDL2R_DATA1
 
CAN_TDL2R_DATA1_Msk


	)

6348 
	#CAN_TDL2R_DATA2_Pos
 (16U)

	)

6349 
	#CAN_TDL2R_DATA2_Msk
 (0xFFU << 
CAN_TDL2R_DATA2_Pos
è

	)

6350 
	#CAN_TDL2R_DATA2
 
CAN_TDL2R_DATA2_Msk


	)

6351 
	#CAN_TDL2R_DATA3_Pos
 (24U)

	)

6352 
	#CAN_TDL2R_DATA3_Msk
 (0xFFU << 
CAN_TDL2R_DATA3_Pos
è

	)

6353 
	#CAN_TDL2R_DATA3
 
CAN_TDL2R_DATA3_Msk


	)

6356 
	#CAN_TDH2R_DATA4_Pos
 (0U)

	)

6357 
	#CAN_TDH2R_DATA4_Msk
 (0xFFU << 
CAN_TDH2R_DATA4_Pos
è

	)

6358 
	#CAN_TDH2R_DATA4
 
CAN_TDH2R_DATA4_Msk


	)

6359 
	#CAN_TDH2R_DATA5_Pos
 (8U)

	)

6360 
	#CAN_TDH2R_DATA5_Msk
 (0xFFU << 
CAN_TDH2R_DATA5_Pos
è

	)

6361 
	#CAN_TDH2R_DATA5
 
CAN_TDH2R_DATA5_Msk


	)

6362 
	#CAN_TDH2R_DATA6_Pos
 (16U)

	)

6363 
	#CAN_TDH2R_DATA6_Msk
 (0xFFU << 
CAN_TDH2R_DATA6_Pos
è

	)

6364 
	#CAN_TDH2R_DATA6
 
CAN_TDH2R_DATA6_Msk


	)

6365 
	#CAN_TDH2R_DATA7_Pos
 (24U)

	)

6366 
	#CAN_TDH2R_DATA7_Msk
 (0xFFU << 
CAN_TDH2R_DATA7_Pos
è

	)

6367 
	#CAN_TDH2R_DATA7
 
CAN_TDH2R_DATA7_Msk


	)

6370 
	#CAN_RI0R_RTR_Pos
 (1U)

	)

6371 
	#CAN_RI0R_RTR_Msk
 (0x1U << 
CAN_RI0R_RTR_Pos
è

	)

6372 
	#CAN_RI0R_RTR
 
CAN_RI0R_RTR_Msk


	)

6373 
	#CAN_RI0R_IDE_Pos
 (2U)

	)

6374 
	#CAN_RI0R_IDE_Msk
 (0x1U << 
CAN_RI0R_IDE_Pos
è

	)

6375 
	#CAN_RI0R_IDE
 
CAN_RI0R_IDE_Msk


	)

6376 
	#CAN_RI0R_EXID_Pos
 (3U)

	)

6377 
	#CAN_RI0R_EXID_Msk
 (0x3FFFFU << 
CAN_RI0R_EXID_Pos
è

	)

6378 
	#CAN_RI0R_EXID
 
CAN_RI0R_EXID_Msk


	)

6379 
	#CAN_RI0R_STID_Pos
 (21U)

	)

6380 
	#CAN_RI0R_STID_Msk
 (0x7FFU << 
CAN_RI0R_STID_Pos
è

	)

6381 
	#CAN_RI0R_STID
 
CAN_RI0R_STID_Msk


	)

6384 
	#CAN_RDT0R_DLC_Pos
 (0U)

	)

6385 
	#CAN_RDT0R_DLC_Msk
 (0xFU << 
CAN_RDT0R_DLC_Pos
è

	)

6386 
	#CAN_RDT0R_DLC
 
CAN_RDT0R_DLC_Msk


	)

6387 
	#CAN_RDT0R_FMI_Pos
 (8U)

	)

6388 
	#CAN_RDT0R_FMI_Msk
 (0xFFU << 
CAN_RDT0R_FMI_Pos
è

	)

6389 
	#CAN_RDT0R_FMI
 
CAN_RDT0R_FMI_Msk


	)

6390 
	#CAN_RDT0R_TIME_Pos
 (16U)

	)

6391 
	#CAN_RDT0R_TIME_Msk
 (0xFFFFU << 
CAN_RDT0R_TIME_Pos
è

	)

6392 
	#CAN_RDT0R_TIME
 
CAN_RDT0R_TIME_Msk


	)

6395 
	#CAN_RDL0R_DATA0_Pos
 (0U)

	)

6396 
	#CAN_RDL0R_DATA0_Msk
 (0xFFU << 
CAN_RDL0R_DATA0_Pos
è

	)

6397 
	#CAN_RDL0R_DATA0
 
CAN_RDL0R_DATA0_Msk


	)

6398 
	#CAN_RDL0R_DATA1_Pos
 (8U)

	)

6399 
	#CAN_RDL0R_DATA1_Msk
 (0xFFU << 
CAN_RDL0R_DATA1_Pos
è

	)

6400 
	#CAN_RDL0R_DATA1
 
CAN_RDL0R_DATA1_Msk


	)

6401 
	#CAN_RDL0R_DATA2_Pos
 (16U)

	)

6402 
	#CAN_RDL0R_DATA2_Msk
 (0xFFU << 
CAN_RDL0R_DATA2_Pos
è

	)

6403 
	#CAN_RDL0R_DATA2
 
CAN_RDL0R_DATA2_Msk


	)

6404 
	#CAN_RDL0R_DATA3_Pos
 (24U)

	)

6405 
	#CAN_RDL0R_DATA3_Msk
 (0xFFU << 
CAN_RDL0R_DATA3_Pos
è

	)

6406 
	#CAN_RDL0R_DATA3
 
CAN_RDL0R_DATA3_Msk


	)

6409 
	#CAN_RDH0R_DATA4_Pos
 (0U)

	)

6410 
	#CAN_RDH0R_DATA4_Msk
 (0xFFU << 
CAN_RDH0R_DATA4_Pos
è

	)

6411 
	#CAN_RDH0R_DATA4
 
CAN_RDH0R_DATA4_Msk


	)

6412 
	#CAN_RDH0R_DATA5_Pos
 (8U)

	)

6413 
	#CAN_RDH0R_DATA5_Msk
 (0xFFU << 
CAN_RDH0R_DATA5_Pos
è

	)

6414 
	#CAN_RDH0R_DATA5
 
CAN_RDH0R_DATA5_Msk


	)

6415 
	#CAN_RDH0R_DATA6_Pos
 (16U)

	)

6416 
	#CAN_RDH0R_DATA6_Msk
 (0xFFU << 
CAN_RDH0R_DATA6_Pos
è

	)

6417 
	#CAN_RDH0R_DATA6
 
CAN_RDH0R_DATA6_Msk


	)

6418 
	#CAN_RDH0R_DATA7_Pos
 (24U)

	)

6419 
	#CAN_RDH0R_DATA7_Msk
 (0xFFU << 
CAN_RDH0R_DATA7_Pos
è

	)

6420 
	#CAN_RDH0R_DATA7
 
CAN_RDH0R_DATA7_Msk


	)

6423 
	#CAN_RI1R_RTR_Pos
 (1U)

	)

6424 
	#CAN_RI1R_RTR_Msk
 (0x1U << 
CAN_RI1R_RTR_Pos
è

	)

6425 
	#CAN_RI1R_RTR
 
CAN_RI1R_RTR_Msk


	)

6426 
	#CAN_RI1R_IDE_Pos
 (2U)

	)

6427 
	#CAN_RI1R_IDE_Msk
 (0x1U << 
CAN_RI1R_IDE_Pos
è

	)

6428 
	#CAN_RI1R_IDE
 
CAN_RI1R_IDE_Msk


	)

6429 
	#CAN_RI1R_EXID_Pos
 (3U)

	)

6430 
	#CAN_RI1R_EXID_Msk
 (0x3FFFFU << 
CAN_RI1R_EXID_Pos
è

	)

6431 
	#CAN_RI1R_EXID
 
CAN_RI1R_EXID_Msk


	)

6432 
	#CAN_RI1R_STID_Pos
 (21U)

	)

6433 
	#CAN_RI1R_STID_Msk
 (0x7FFU << 
CAN_RI1R_STID_Pos
è

	)

6434 
	#CAN_RI1R_STID
 
CAN_RI1R_STID_Msk


	)

6437 
	#CAN_RDT1R_DLC_Pos
 (0U)

	)

6438 
	#CAN_RDT1R_DLC_Msk
 (0xFU << 
CAN_RDT1R_DLC_Pos
è

	)

6439 
	#CAN_RDT1R_DLC
 
CAN_RDT1R_DLC_Msk


	)

6440 
	#CAN_RDT1R_FMI_Pos
 (8U)

	)

6441 
	#CAN_RDT1R_FMI_Msk
 (0xFFU << 
CAN_RDT1R_FMI_Pos
è

	)

6442 
	#CAN_RDT1R_FMI
 
CAN_RDT1R_FMI_Msk


	)

6443 
	#CAN_RDT1R_TIME_Pos
 (16U)

	)

6444 
	#CAN_RDT1R_TIME_Msk
 (0xFFFFU << 
CAN_RDT1R_TIME_Pos
è

	)

6445 
	#CAN_RDT1R_TIME
 
CAN_RDT1R_TIME_Msk


	)

6448 
	#CAN_RDL1R_DATA0_Pos
 (0U)

	)

6449 
	#CAN_RDL1R_DATA0_Msk
 (0xFFU << 
CAN_RDL1R_DATA0_Pos
è

	)

6450 
	#CAN_RDL1R_DATA0
 
CAN_RDL1R_DATA0_Msk


	)

6451 
	#CAN_RDL1R_DATA1_Pos
 (8U)

	)

6452 
	#CAN_RDL1R_DATA1_Msk
 (0xFFU << 
CAN_RDL1R_DATA1_Pos
è

	)

6453 
	#CAN_RDL1R_DATA1
 
CAN_RDL1R_DATA1_Msk


	)

6454 
	#CAN_RDL1R_DATA2_Pos
 (16U)

	)

6455 
	#CAN_RDL1R_DATA2_Msk
 (0xFFU << 
CAN_RDL1R_DATA2_Pos
è

	)

6456 
	#CAN_RDL1R_DATA2
 
CAN_RDL1R_DATA2_Msk


	)

6457 
	#CAN_RDL1R_DATA3_Pos
 (24U)

	)

6458 
	#CAN_RDL1R_DATA3_Msk
 (0xFFU << 
CAN_RDL1R_DATA3_Pos
è

	)

6459 
	#CAN_RDL1R_DATA3
 
CAN_RDL1R_DATA3_Msk


	)

6462 
	#CAN_RDH1R_DATA4_Pos
 (0U)

	)

6463 
	#CAN_RDH1R_DATA4_Msk
 (0xFFU << 
CAN_RDH1R_DATA4_Pos
è

	)

6464 
	#CAN_RDH1R_DATA4
 
CAN_RDH1R_DATA4_Msk


	)

6465 
	#CAN_RDH1R_DATA5_Pos
 (8U)

	)

6466 
	#CAN_RDH1R_DATA5_Msk
 (0xFFU << 
CAN_RDH1R_DATA5_Pos
è

	)

6467 
	#CAN_RDH1R_DATA5
 
CAN_RDH1R_DATA5_Msk


	)

6468 
	#CAN_RDH1R_DATA6_Pos
 (16U)

	)

6469 
	#CAN_RDH1R_DATA6_Msk
 (0xFFU << 
CAN_RDH1R_DATA6_Pos
è

	)

6470 
	#CAN_RDH1R_DATA6
 
CAN_RDH1R_DATA6_Msk


	)

6471 
	#CAN_RDH1R_DATA7_Pos
 (24U)

	)

6472 
	#CAN_RDH1R_DATA7_Msk
 (0xFFU << 
CAN_RDH1R_DATA7_Pos
è

	)

6473 
	#CAN_RDH1R_DATA7
 
CAN_RDH1R_DATA7_Msk


	)

6477 
	#CAN_FMR_FINIT_Pos
 (0U)

	)

6478 
	#CAN_FMR_FINIT_Msk
 (0x1U << 
CAN_FMR_FINIT_Pos
è

	)

6479 
	#CAN_FMR_FINIT
 
CAN_FMR_FINIT_Msk


	)

6480 
	#CAN_FMR_CAN2SB_Pos
 (8U)

	)

6481 
	#CAN_FMR_CAN2SB_Msk
 (0x3FU << 
CAN_FMR_CAN2SB_Pos
è

	)

6482 
	#CAN_FMR_CAN2SB
 
CAN_FMR_CAN2SB_Msk


	)

6485 
	#CAN_FM1R_FBM_Pos
 (0U)

	)

6486 
	#CAN_FM1R_FBM_Msk
 (0x3FFFU << 
CAN_FM1R_FBM_Pos
è

	)

6487 
	#CAN_FM1R_FBM
 
CAN_FM1R_FBM_Msk


	)

6488 
	#CAN_FM1R_FBM0_Pos
 (0U)

	)

6489 
	#CAN_FM1R_FBM0_Msk
 (0x1U << 
CAN_FM1R_FBM0_Pos
è

	)

6490 
	#CAN_FM1R_FBM0
 
CAN_FM1R_FBM0_Msk


	)

6491 
	#CAN_FM1R_FBM1_Pos
 (1U)

	)

6492 
	#CAN_FM1R_FBM1_Msk
 (0x1U << 
CAN_FM1R_FBM1_Pos
è

	)

6493 
	#CAN_FM1R_FBM1
 
CAN_FM1R_FBM1_Msk


	)

6494 
	#CAN_FM1R_FBM2_Pos
 (2U)

	)

6495 
	#CAN_FM1R_FBM2_Msk
 (0x1U << 
CAN_FM1R_FBM2_Pos
è

	)

6496 
	#CAN_FM1R_FBM2
 
CAN_FM1R_FBM2_Msk


	)

6497 
	#CAN_FM1R_FBM3_Pos
 (3U)

	)

6498 
	#CAN_FM1R_FBM3_Msk
 (0x1U << 
CAN_FM1R_FBM3_Pos
è

	)

6499 
	#CAN_FM1R_FBM3
 
CAN_FM1R_FBM3_Msk


	)

6500 
	#CAN_FM1R_FBM4_Pos
 (4U)

	)

6501 
	#CAN_FM1R_FBM4_Msk
 (0x1U << 
CAN_FM1R_FBM4_Pos
è

	)

6502 
	#CAN_FM1R_FBM4
 
CAN_FM1R_FBM4_Msk


	)

6503 
	#CAN_FM1R_FBM5_Pos
 (5U)

	)

6504 
	#CAN_FM1R_FBM5_Msk
 (0x1U << 
CAN_FM1R_FBM5_Pos
è

	)

6505 
	#CAN_FM1R_FBM5
 
CAN_FM1R_FBM5_Msk


	)

6506 
	#CAN_FM1R_FBM6_Pos
 (6U)

	)

6507 
	#CAN_FM1R_FBM6_Msk
 (0x1U << 
CAN_FM1R_FBM6_Pos
è

	)

6508 
	#CAN_FM1R_FBM6
 
CAN_FM1R_FBM6_Msk


	)

6509 
	#CAN_FM1R_FBM7_Pos
 (7U)

	)

6510 
	#CAN_FM1R_FBM7_Msk
 (0x1U << 
CAN_FM1R_FBM7_Pos
è

	)

6511 
	#CAN_FM1R_FBM7
 
CAN_FM1R_FBM7_Msk


	)

6512 
	#CAN_FM1R_FBM8_Pos
 (8U)

	)

6513 
	#CAN_FM1R_FBM8_Msk
 (0x1U << 
CAN_FM1R_FBM8_Pos
è

	)

6514 
	#CAN_FM1R_FBM8
 
CAN_FM1R_FBM8_Msk


	)

6515 
	#CAN_FM1R_FBM9_Pos
 (9U)

	)

6516 
	#CAN_FM1R_FBM9_Msk
 (0x1U << 
CAN_FM1R_FBM9_Pos
è

	)

6517 
	#CAN_FM1R_FBM9
 
CAN_FM1R_FBM9_Msk


	)

6518 
	#CAN_FM1R_FBM10_Pos
 (10U)

	)

6519 
	#CAN_FM1R_FBM10_Msk
 (0x1U << 
CAN_FM1R_FBM10_Pos
è

	)

6520 
	#CAN_FM1R_FBM10
 
CAN_FM1R_FBM10_Msk


	)

6521 
	#CAN_FM1R_FBM11_Pos
 (11U)

	)

6522 
	#CAN_FM1R_FBM11_Msk
 (0x1U << 
CAN_FM1R_FBM11_Pos
è

	)

6523 
	#CAN_FM1R_FBM11
 
CAN_FM1R_FBM11_Msk


	)

6524 
	#CAN_FM1R_FBM12_Pos
 (12U)

	)

6525 
	#CAN_FM1R_FBM12_Msk
 (0x1U << 
CAN_FM1R_FBM12_Pos
è

	)

6526 
	#CAN_FM1R_FBM12
 
CAN_FM1R_FBM12_Msk


	)

6527 
	#CAN_FM1R_FBM13_Pos
 (13U)

	)

6528 
	#CAN_FM1R_FBM13_Msk
 (0x1U << 
CAN_FM1R_FBM13_Pos
è

	)

6529 
	#CAN_FM1R_FBM13
 
CAN_FM1R_FBM13_Msk


	)

6532 
	#CAN_FS1R_FSC_Pos
 (0U)

	)

6533 
	#CAN_FS1R_FSC_Msk
 (0x3FFFU << 
CAN_FS1R_FSC_Pos
è

	)

6534 
	#CAN_FS1R_FSC
 
CAN_FS1R_FSC_Msk


	)

6535 
	#CAN_FS1R_FSC0_Pos
 (0U)

	)

6536 
	#CAN_FS1R_FSC0_Msk
 (0x1U << 
CAN_FS1R_FSC0_Pos
è

	)

6537 
	#CAN_FS1R_FSC0
 
CAN_FS1R_FSC0_Msk


	)

6538 
	#CAN_FS1R_FSC1_Pos
 (1U)

	)

6539 
	#CAN_FS1R_FSC1_Msk
 (0x1U << 
CAN_FS1R_FSC1_Pos
è

	)

6540 
	#CAN_FS1R_FSC1
 
CAN_FS1R_FSC1_Msk


	)

6541 
	#CAN_FS1R_FSC2_Pos
 (2U)

	)

6542 
	#CAN_FS1R_FSC2_Msk
 (0x1U << 
CAN_FS1R_FSC2_Pos
è

	)

6543 
	#CAN_FS1R_FSC2
 
CAN_FS1R_FSC2_Msk


	)

6544 
	#CAN_FS1R_FSC3_Pos
 (3U)

	)

6545 
	#CAN_FS1R_FSC3_Msk
 (0x1U << 
CAN_FS1R_FSC3_Pos
è

	)

6546 
	#CAN_FS1R_FSC3
 
CAN_FS1R_FSC3_Msk


	)

6547 
	#CAN_FS1R_FSC4_Pos
 (4U)

	)

6548 
	#CAN_FS1R_FSC4_Msk
 (0x1U << 
CAN_FS1R_FSC4_Pos
è

	)

6549 
	#CAN_FS1R_FSC4
 
CAN_FS1R_FSC4_Msk


	)

6550 
	#CAN_FS1R_FSC5_Pos
 (5U)

	)

6551 
	#CAN_FS1R_FSC5_Msk
 (0x1U << 
CAN_FS1R_FSC5_Pos
è

	)

6552 
	#CAN_FS1R_FSC5
 
CAN_FS1R_FSC5_Msk


	)

6553 
	#CAN_FS1R_FSC6_Pos
 (6U)

	)

6554 
	#CAN_FS1R_FSC6_Msk
 (0x1U << 
CAN_FS1R_FSC6_Pos
è

	)

6555 
	#CAN_FS1R_FSC6
 
CAN_FS1R_FSC6_Msk


	)

6556 
	#CAN_FS1R_FSC7_Pos
 (7U)

	)

6557 
	#CAN_FS1R_FSC7_Msk
 (0x1U << 
CAN_FS1R_FSC7_Pos
è

	)

6558 
	#CAN_FS1R_FSC7
 
CAN_FS1R_FSC7_Msk


	)

6559 
	#CAN_FS1R_FSC8_Pos
 (8U)

	)

6560 
	#CAN_FS1R_FSC8_Msk
 (0x1U << 
CAN_FS1R_FSC8_Pos
è

	)

6561 
	#CAN_FS1R_FSC8
 
CAN_FS1R_FSC8_Msk


	)

6562 
	#CAN_FS1R_FSC9_Pos
 (9U)

	)

6563 
	#CAN_FS1R_FSC9_Msk
 (0x1U << 
CAN_FS1R_FSC9_Pos
è

	)

6564 
	#CAN_FS1R_FSC9
 
CAN_FS1R_FSC9_Msk


	)

6565 
	#CAN_FS1R_FSC10_Pos
 (10U)

	)

6566 
	#CAN_FS1R_FSC10_Msk
 (0x1U << 
CAN_FS1R_FSC10_Pos
è

	)

6567 
	#CAN_FS1R_FSC10
 
CAN_FS1R_FSC10_Msk


	)

6568 
	#CAN_FS1R_FSC11_Pos
 (11U)

	)

6569 
	#CAN_FS1R_FSC11_Msk
 (0x1U << 
CAN_FS1R_FSC11_Pos
è

	)

6570 
	#CAN_FS1R_FSC11
 
CAN_FS1R_FSC11_Msk


	)

6571 
	#CAN_FS1R_FSC12_Pos
 (12U)

	)

6572 
	#CAN_FS1R_FSC12_Msk
 (0x1U << 
CAN_FS1R_FSC12_Pos
è

	)

6573 
	#CAN_FS1R_FSC12
 
CAN_FS1R_FSC12_Msk


	)

6574 
	#CAN_FS1R_FSC13_Pos
 (13U)

	)

6575 
	#CAN_FS1R_FSC13_Msk
 (0x1U << 
CAN_FS1R_FSC13_Pos
è

	)

6576 
	#CAN_FS1R_FSC13
 
CAN_FS1R_FSC13_Msk


	)

6579 
	#CAN_FFA1R_FFA_Pos
 (0U)

	)

6580 
	#CAN_FFA1R_FFA_Msk
 (0x3FFFU << 
CAN_FFA1R_FFA_Pos
è

	)

6581 
	#CAN_FFA1R_FFA
 
CAN_FFA1R_FFA_Msk


	)

6582 
	#CAN_FFA1R_FFA0_Pos
 (0U)

	)

6583 
	#CAN_FFA1R_FFA0_Msk
 (0x1U << 
CAN_FFA1R_FFA0_Pos
è

	)

6584 
	#CAN_FFA1R_FFA0
 
CAN_FFA1R_FFA0_Msk


	)

6585 
	#CAN_FFA1R_FFA1_Pos
 (1U)

	)

6586 
	#CAN_FFA1R_FFA1_Msk
 (0x1U << 
CAN_FFA1R_FFA1_Pos
è

	)

6587 
	#CAN_FFA1R_FFA1
 
CAN_FFA1R_FFA1_Msk


	)

6588 
	#CAN_FFA1R_FFA2_Pos
 (2U)

	)

6589 
	#CAN_FFA1R_FFA2_Msk
 (0x1U << 
CAN_FFA1R_FFA2_Pos
è

	)

6590 
	#CAN_FFA1R_FFA2
 
CAN_FFA1R_FFA2_Msk


	)

6591 
	#CAN_FFA1R_FFA3_Pos
 (3U)

	)

6592 
	#CAN_FFA1R_FFA3_Msk
 (0x1U << 
CAN_FFA1R_FFA3_Pos
è

	)

6593 
	#CAN_FFA1R_FFA3
 
CAN_FFA1R_FFA3_Msk


	)

6594 
	#CAN_FFA1R_FFA4_Pos
 (4U)

	)

6595 
	#CAN_FFA1R_FFA4_Msk
 (0x1U << 
CAN_FFA1R_FFA4_Pos
è

	)

6596 
	#CAN_FFA1R_FFA4
 
CAN_FFA1R_FFA4_Msk


	)

6597 
	#CAN_FFA1R_FFA5_Pos
 (5U)

	)

6598 
	#CAN_FFA1R_FFA5_Msk
 (0x1U << 
CAN_FFA1R_FFA5_Pos
è

	)

6599 
	#CAN_FFA1R_FFA5
 
CAN_FFA1R_FFA5_Msk


	)

6600 
	#CAN_FFA1R_FFA6_Pos
 (6U)

	)

6601 
	#CAN_FFA1R_FFA6_Msk
 (0x1U << 
CAN_FFA1R_FFA6_Pos
è

	)

6602 
	#CAN_FFA1R_FFA6
 
CAN_FFA1R_FFA6_Msk


	)

6603 
	#CAN_FFA1R_FFA7_Pos
 (7U)

	)

6604 
	#CAN_FFA1R_FFA7_Msk
 (0x1U << 
CAN_FFA1R_FFA7_Pos
è

	)

6605 
	#CAN_FFA1R_FFA7
 
CAN_FFA1R_FFA7_Msk


	)

6606 
	#CAN_FFA1R_FFA8_Pos
 (8U)

	)

6607 
	#CAN_FFA1R_FFA8_Msk
 (0x1U << 
CAN_FFA1R_FFA8_Pos
è

	)

6608 
	#CAN_FFA1R_FFA8
 
CAN_FFA1R_FFA8_Msk


	)

6609 
	#CAN_FFA1R_FFA9_Pos
 (9U)

	)

6610 
	#CAN_FFA1R_FFA9_Msk
 (0x1U << 
CAN_FFA1R_FFA9_Pos
è

	)

6611 
	#CAN_FFA1R_FFA9
 
CAN_FFA1R_FFA9_Msk


	)

6612 
	#CAN_FFA1R_FFA10_Pos
 (10U)

	)

6613 
	#CAN_FFA1R_FFA10_Msk
 (0x1U << 
CAN_FFA1R_FFA10_Pos
è

	)

6614 
	#CAN_FFA1R_FFA10
 
CAN_FFA1R_FFA10_Msk


	)

6615 
	#CAN_FFA1R_FFA11_Pos
 (11U)

	)

6616 
	#CAN_FFA1R_FFA11_Msk
 (0x1U << 
CAN_FFA1R_FFA11_Pos
è

	)

6617 
	#CAN_FFA1R_FFA11
 
CAN_FFA1R_FFA11_Msk


	)

6618 
	#CAN_FFA1R_FFA12_Pos
 (12U)

	)

6619 
	#CAN_FFA1R_FFA12_Msk
 (0x1U << 
CAN_FFA1R_FFA12_Pos
è

	)

6620 
	#CAN_FFA1R_FFA12
 
CAN_FFA1R_FFA12_Msk


	)

6621 
	#CAN_FFA1R_FFA13_Pos
 (13U)

	)

6622 
	#CAN_FFA1R_FFA13_Msk
 (0x1U << 
CAN_FFA1R_FFA13_Pos
è

	)

6623 
	#CAN_FFA1R_FFA13
 
CAN_FFA1R_FFA13_Msk


	)

6626 
	#CAN_FA1R_FACT_Pos
 (0U)

	)

6627 
	#CAN_FA1R_FACT_Msk
 (0x3FFFU << 
CAN_FA1R_FACT_Pos
è

	)

6628 
	#CAN_FA1R_FACT
 
CAN_FA1R_FACT_Msk


	)

6629 
	#CAN_FA1R_FACT0_Pos
 (0U)

	)

6630 
	#CAN_FA1R_FACT0_Msk
 (0x1U << 
CAN_FA1R_FACT0_Pos
è

	)

6631 
	#CAN_FA1R_FACT0
 
CAN_FA1R_FACT0_Msk


	)

6632 
	#CAN_FA1R_FACT1_Pos
 (1U)

	)

6633 
	#CAN_FA1R_FACT1_Msk
 (0x1U << 
CAN_FA1R_FACT1_Pos
è

	)

6634 
	#CAN_FA1R_FACT1
 
CAN_FA1R_FACT1_Msk


	)

6635 
	#CAN_FA1R_FACT2_Pos
 (2U)

	)

6636 
	#CAN_FA1R_FACT2_Msk
 (0x1U << 
CAN_FA1R_FACT2_Pos
è

	)

6637 
	#CAN_FA1R_FACT2
 
CAN_FA1R_FACT2_Msk


	)

6638 
	#CAN_FA1R_FACT3_Pos
 (3U)

	)

6639 
	#CAN_FA1R_FACT3_Msk
 (0x1U << 
CAN_FA1R_FACT3_Pos
è

	)

6640 
	#CAN_FA1R_FACT3
 
CAN_FA1R_FACT3_Msk


	)

6641 
	#CAN_FA1R_FACT4_Pos
 (4U)

	)

6642 
	#CAN_FA1R_FACT4_Msk
 (0x1U << 
CAN_FA1R_FACT4_Pos
è

	)

6643 
	#CAN_FA1R_FACT4
 
CAN_FA1R_FACT4_Msk


	)

6644 
	#CAN_FA1R_FACT5_Pos
 (5U)

	)

6645 
	#CAN_FA1R_FACT5_Msk
 (0x1U << 
CAN_FA1R_FACT5_Pos
è

	)

6646 
	#CAN_FA1R_FACT5
 
CAN_FA1R_FACT5_Msk


	)

6647 
	#CAN_FA1R_FACT6_Pos
 (6U)

	)

6648 
	#CAN_FA1R_FACT6_Msk
 (0x1U << 
CAN_FA1R_FACT6_Pos
è

	)

6649 
	#CAN_FA1R_FACT6
 
CAN_FA1R_FACT6_Msk


	)

6650 
	#CAN_FA1R_FACT7_Pos
 (7U)

	)

6651 
	#CAN_FA1R_FACT7_Msk
 (0x1U << 
CAN_FA1R_FACT7_Pos
è

	)

6652 
	#CAN_FA1R_FACT7
 
CAN_FA1R_FACT7_Msk


	)

6653 
	#CAN_FA1R_FACT8_Pos
 (8U)

	)

6654 
	#CAN_FA1R_FACT8_Msk
 (0x1U << 
CAN_FA1R_FACT8_Pos
è

	)

6655 
	#CAN_FA1R_FACT8
 
CAN_FA1R_FACT8_Msk


	)

6656 
	#CAN_FA1R_FACT9_Pos
 (9U)

	)

6657 
	#CAN_FA1R_FACT9_Msk
 (0x1U << 
CAN_FA1R_FACT9_Pos
è

	)

6658 
	#CAN_FA1R_FACT9
 
CAN_FA1R_FACT9_Msk


	)

6659 
	#CAN_FA1R_FACT10_Pos
 (10U)

	)

6660 
	#CAN_FA1R_FACT10_Msk
 (0x1U << 
CAN_FA1R_FACT10_Pos
è

	)

6661 
	#CAN_FA1R_FACT10
 
CAN_FA1R_FACT10_Msk


	)

6662 
	#CAN_FA1R_FACT11_Pos
 (11U)

	)

6663 
	#CAN_FA1R_FACT11_Msk
 (0x1U << 
CAN_FA1R_FACT11_Pos
è

	)

6664 
	#CAN_FA1R_FACT11
 
CAN_FA1R_FACT11_Msk


	)

6665 
	#CAN_FA1R_FACT12_Pos
 (12U)

	)

6666 
	#CAN_FA1R_FACT12_Msk
 (0x1U << 
CAN_FA1R_FACT12_Pos
è

	)

6667 
	#CAN_FA1R_FACT12
 
CAN_FA1R_FACT12_Msk


	)

6668 
	#CAN_FA1R_FACT13_Pos
 (13U)

	)

6669 
	#CAN_FA1R_FACT13_Msk
 (0x1U << 
CAN_FA1R_FACT13_Pos
è

	)

6670 
	#CAN_FA1R_FACT13
 
CAN_FA1R_FACT13_Msk


	)

6673 
	#CAN_F0R1_FB0_Pos
 (0U)

	)

6674 
	#CAN_F0R1_FB0_Msk
 (0x1U << 
CAN_F0R1_FB0_Pos
è

	)

6675 
	#CAN_F0R1_FB0
 
CAN_F0R1_FB0_Msk


	)

6676 
	#CAN_F0R1_FB1_Pos
 (1U)

	)

6677 
	#CAN_F0R1_FB1_Msk
 (0x1U << 
CAN_F0R1_FB1_Pos
è

	)

6678 
	#CAN_F0R1_FB1
 
CAN_F0R1_FB1_Msk


	)

6679 
	#CAN_F0R1_FB2_Pos
 (2U)

	)

6680 
	#CAN_F0R1_FB2_Msk
 (0x1U << 
CAN_F0R1_FB2_Pos
è

	)

6681 
	#CAN_F0R1_FB2
 
CAN_F0R1_FB2_Msk


	)

6682 
	#CAN_F0R1_FB3_Pos
 (3U)

	)

6683 
	#CAN_F0R1_FB3_Msk
 (0x1U << 
CAN_F0R1_FB3_Pos
è

	)

6684 
	#CAN_F0R1_FB3
 
CAN_F0R1_FB3_Msk


	)

6685 
	#CAN_F0R1_FB4_Pos
 (4U)

	)

6686 
	#CAN_F0R1_FB4_Msk
 (0x1U << 
CAN_F0R1_FB4_Pos
è

	)

6687 
	#CAN_F0R1_FB4
 
CAN_F0R1_FB4_Msk


	)

6688 
	#CAN_F0R1_FB5_Pos
 (5U)

	)

6689 
	#CAN_F0R1_FB5_Msk
 (0x1U << 
CAN_F0R1_FB5_Pos
è

	)

6690 
	#CAN_F0R1_FB5
 
CAN_F0R1_FB5_Msk


	)

6691 
	#CAN_F0R1_FB6_Pos
 (6U)

	)

6692 
	#CAN_F0R1_FB6_Msk
 (0x1U << 
CAN_F0R1_FB6_Pos
è

	)

6693 
	#CAN_F0R1_FB6
 
CAN_F0R1_FB6_Msk


	)

6694 
	#CAN_F0R1_FB7_Pos
 (7U)

	)

6695 
	#CAN_F0R1_FB7_Msk
 (0x1U << 
CAN_F0R1_FB7_Pos
è

	)

6696 
	#CAN_F0R1_FB7
 
CAN_F0R1_FB7_Msk


	)

6697 
	#CAN_F0R1_FB8_Pos
 (8U)

	)

6698 
	#CAN_F0R1_FB8_Msk
 (0x1U << 
CAN_F0R1_FB8_Pos
è

	)

6699 
	#CAN_F0R1_FB8
 
CAN_F0R1_FB8_Msk


	)

6700 
	#CAN_F0R1_FB9_Pos
 (9U)

	)

6701 
	#CAN_F0R1_FB9_Msk
 (0x1U << 
CAN_F0R1_FB9_Pos
è

	)

6702 
	#CAN_F0R1_FB9
 
CAN_F0R1_FB9_Msk


	)

6703 
	#CAN_F0R1_FB10_Pos
 (10U)

	)

6704 
	#CAN_F0R1_FB10_Msk
 (0x1U << 
CAN_F0R1_FB10_Pos
è

	)

6705 
	#CAN_F0R1_FB10
 
CAN_F0R1_FB10_Msk


	)

6706 
	#CAN_F0R1_FB11_Pos
 (11U)

	)

6707 
	#CAN_F0R1_FB11_Msk
 (0x1U << 
CAN_F0R1_FB11_Pos
è

	)

6708 
	#CAN_F0R1_FB11
 
CAN_F0R1_FB11_Msk


	)

6709 
	#CAN_F0R1_FB12_Pos
 (12U)

	)

6710 
	#CAN_F0R1_FB12_Msk
 (0x1U << 
CAN_F0R1_FB12_Pos
è

	)

6711 
	#CAN_F0R1_FB12
 
CAN_F0R1_FB12_Msk


	)

6712 
	#CAN_F0R1_FB13_Pos
 (13U)

	)

6713 
	#CAN_F0R1_FB13_Msk
 (0x1U << 
CAN_F0R1_FB13_Pos
è

	)

6714 
	#CAN_F0R1_FB13
 
CAN_F0R1_FB13_Msk


	)

6715 
	#CAN_F0R1_FB14_Pos
 (14U)

	)

6716 
	#CAN_F0R1_FB14_Msk
 (0x1U << 
CAN_F0R1_FB14_Pos
è

	)

6717 
	#CAN_F0R1_FB14
 
CAN_F0R1_FB14_Msk


	)

6718 
	#CAN_F0R1_FB15_Pos
 (15U)

	)

6719 
	#CAN_F0R1_FB15_Msk
 (0x1U << 
CAN_F0R1_FB15_Pos
è

	)

6720 
	#CAN_F0R1_FB15
 
CAN_F0R1_FB15_Msk


	)

6721 
	#CAN_F0R1_FB16_Pos
 (16U)

	)

6722 
	#CAN_F0R1_FB16_Msk
 (0x1U << 
CAN_F0R1_FB16_Pos
è

	)

6723 
	#CAN_F0R1_FB16
 
CAN_F0R1_FB16_Msk


	)

6724 
	#CAN_F0R1_FB17_Pos
 (17U)

	)

6725 
	#CAN_F0R1_FB17_Msk
 (0x1U << 
CAN_F0R1_FB17_Pos
è

	)

6726 
	#CAN_F0R1_FB17
 
CAN_F0R1_FB17_Msk


	)

6727 
	#CAN_F0R1_FB18_Pos
 (18U)

	)

6728 
	#CAN_F0R1_FB18_Msk
 (0x1U << 
CAN_F0R1_FB18_Pos
è

	)

6729 
	#CAN_F0R1_FB18
 
CAN_F0R1_FB18_Msk


	)

6730 
	#CAN_F0R1_FB19_Pos
 (19U)

	)

6731 
	#CAN_F0R1_FB19_Msk
 (0x1U << 
CAN_F0R1_FB19_Pos
è

	)

6732 
	#CAN_F0R1_FB19
 
CAN_F0R1_FB19_Msk


	)

6733 
	#CAN_F0R1_FB20_Pos
 (20U)

	)

6734 
	#CAN_F0R1_FB20_Msk
 (0x1U << 
CAN_F0R1_FB20_Pos
è

	)

6735 
	#CAN_F0R1_FB20
 
CAN_F0R1_FB20_Msk


	)

6736 
	#CAN_F0R1_FB21_Pos
 (21U)

	)

6737 
	#CAN_F0R1_FB21_Msk
 (0x1U << 
CAN_F0R1_FB21_Pos
è

	)

6738 
	#CAN_F0R1_FB21
 
CAN_F0R1_FB21_Msk


	)

6739 
	#CAN_F0R1_FB22_Pos
 (22U)

	)

6740 
	#CAN_F0R1_FB22_Msk
 (0x1U << 
CAN_F0R1_FB22_Pos
è

	)

6741 
	#CAN_F0R1_FB22
 
CAN_F0R1_FB22_Msk


	)

6742 
	#CAN_F0R1_FB23_Pos
 (23U)

	)

6743 
	#CAN_F0R1_FB23_Msk
 (0x1U << 
CAN_F0R1_FB23_Pos
è

	)

6744 
	#CAN_F0R1_FB23
 
CAN_F0R1_FB23_Msk


	)

6745 
	#CAN_F0R1_FB24_Pos
 (24U)

	)

6746 
	#CAN_F0R1_FB24_Msk
 (0x1U << 
CAN_F0R1_FB24_Pos
è

	)

6747 
	#CAN_F0R1_FB24
 
CAN_F0R1_FB24_Msk


	)

6748 
	#CAN_F0R1_FB25_Pos
 (25U)

	)

6749 
	#CAN_F0R1_FB25_Msk
 (0x1U << 
CAN_F0R1_FB25_Pos
è

	)

6750 
	#CAN_F0R1_FB25
 
CAN_F0R1_FB25_Msk


	)

6751 
	#CAN_F0R1_FB26_Pos
 (26U)

	)

6752 
	#CAN_F0R1_FB26_Msk
 (0x1U << 
CAN_F0R1_FB26_Pos
è

	)

6753 
	#CAN_F0R1_FB26
 
CAN_F0R1_FB26_Msk


	)

6754 
	#CAN_F0R1_FB27_Pos
 (27U)

	)

6755 
	#CAN_F0R1_FB27_Msk
 (0x1U << 
CAN_F0R1_FB27_Pos
è

	)

6756 
	#CAN_F0R1_FB27
 
CAN_F0R1_FB27_Msk


	)

6757 
	#CAN_F0R1_FB28_Pos
 (28U)

	)

6758 
	#CAN_F0R1_FB28_Msk
 (0x1U << 
CAN_F0R1_FB28_Pos
è

	)

6759 
	#CAN_F0R1_FB28
 
CAN_F0R1_FB28_Msk


	)

6760 
	#CAN_F0R1_FB29_Pos
 (29U)

	)

6761 
	#CAN_F0R1_FB29_Msk
 (0x1U << 
CAN_F0R1_FB29_Pos
è

	)

6762 
	#CAN_F0R1_FB29
 
CAN_F0R1_FB29_Msk


	)

6763 
	#CAN_F0R1_FB30_Pos
 (30U)

	)

6764 
	#CAN_F0R1_FB30_Msk
 (0x1U << 
CAN_F0R1_FB30_Pos
è

	)

6765 
	#CAN_F0R1_FB30
 
CAN_F0R1_FB30_Msk


	)

6766 
	#CAN_F0R1_FB31_Pos
 (31U)

	)

6767 
	#CAN_F0R1_FB31_Msk
 (0x1U << 
CAN_F0R1_FB31_Pos
è

	)

6768 
	#CAN_F0R1_FB31
 
CAN_F0R1_FB31_Msk


	)

6771 
	#CAN_F1R1_FB0_Pos
 (0U)

	)

6772 
	#CAN_F1R1_FB0_Msk
 (0x1U << 
CAN_F1R1_FB0_Pos
è

	)

6773 
	#CAN_F1R1_FB0
 
CAN_F1R1_FB0_Msk


	)

6774 
	#CAN_F1R1_FB1_Pos
 (1U)

	)

6775 
	#CAN_F1R1_FB1_Msk
 (0x1U << 
CAN_F1R1_FB1_Pos
è

	)

6776 
	#CAN_F1R1_FB1
 
CAN_F1R1_FB1_Msk


	)

6777 
	#CAN_F1R1_FB2_Pos
 (2U)

	)

6778 
	#CAN_F1R1_FB2_Msk
 (0x1U << 
CAN_F1R1_FB2_Pos
è

	)

6779 
	#CAN_F1R1_FB2
 
CAN_F1R1_FB2_Msk


	)

6780 
	#CAN_F1R1_FB3_Pos
 (3U)

	)

6781 
	#CAN_F1R1_FB3_Msk
 (0x1U << 
CAN_F1R1_FB3_Pos
è

	)

6782 
	#CAN_F1R1_FB3
 
CAN_F1R1_FB3_Msk


	)

6783 
	#CAN_F1R1_FB4_Pos
 (4U)

	)

6784 
	#CAN_F1R1_FB4_Msk
 (0x1U << 
CAN_F1R1_FB4_Pos
è

	)

6785 
	#CAN_F1R1_FB4
 
CAN_F1R1_FB4_Msk


	)

6786 
	#CAN_F1R1_FB5_Pos
 (5U)

	)

6787 
	#CAN_F1R1_FB5_Msk
 (0x1U << 
CAN_F1R1_FB5_Pos
è

	)

6788 
	#CAN_F1R1_FB5
 
CAN_F1R1_FB5_Msk


	)

6789 
	#CAN_F1R1_FB6_Pos
 (6U)

	)

6790 
	#CAN_F1R1_FB6_Msk
 (0x1U << 
CAN_F1R1_FB6_Pos
è

	)

6791 
	#CAN_F1R1_FB6
 
CAN_F1R1_FB6_Msk


	)

6792 
	#CAN_F1R1_FB7_Pos
 (7U)

	)

6793 
	#CAN_F1R1_FB7_Msk
 (0x1U << 
CAN_F1R1_FB7_Pos
è

	)

6794 
	#CAN_F1R1_FB7
 
CAN_F1R1_FB7_Msk


	)

6795 
	#CAN_F1R1_FB8_Pos
 (8U)

	)

6796 
	#CAN_F1R1_FB8_Msk
 (0x1U << 
CAN_F1R1_FB8_Pos
è

	)

6797 
	#CAN_F1R1_FB8
 
CAN_F1R1_FB8_Msk


	)

6798 
	#CAN_F1R1_FB9_Pos
 (9U)

	)

6799 
	#CAN_F1R1_FB9_Msk
 (0x1U << 
CAN_F1R1_FB9_Pos
è

	)

6800 
	#CAN_F1R1_FB9
 
CAN_F1R1_FB9_Msk


	)

6801 
	#CAN_F1R1_FB10_Pos
 (10U)

	)

6802 
	#CAN_F1R1_FB10_Msk
 (0x1U << 
CAN_F1R1_FB10_Pos
è

	)

6803 
	#CAN_F1R1_FB10
 
CAN_F1R1_FB10_Msk


	)

6804 
	#CAN_F1R1_FB11_Pos
 (11U)

	)

6805 
	#CAN_F1R1_FB11_Msk
 (0x1U << 
CAN_F1R1_FB11_Pos
è

	)

6806 
	#CAN_F1R1_FB11
 
CAN_F1R1_FB11_Msk


	)

6807 
	#CAN_F1R1_FB12_Pos
 (12U)

	)

6808 
	#CAN_F1R1_FB12_Msk
 (0x1U << 
CAN_F1R1_FB12_Pos
è

	)

6809 
	#CAN_F1R1_FB12
 
CAN_F1R1_FB12_Msk


	)

6810 
	#CAN_F1R1_FB13_Pos
 (13U)

	)

6811 
	#CAN_F1R1_FB13_Msk
 (0x1U << 
CAN_F1R1_FB13_Pos
è

	)

6812 
	#CAN_F1R1_FB13
 
CAN_F1R1_FB13_Msk


	)

6813 
	#CAN_F1R1_FB14_Pos
 (14U)

	)

6814 
	#CAN_F1R1_FB14_Msk
 (0x1U << 
CAN_F1R1_FB14_Pos
è

	)

6815 
	#CAN_F1R1_FB14
 
CAN_F1R1_FB14_Msk


	)

6816 
	#CAN_F1R1_FB15_Pos
 (15U)

	)

6817 
	#CAN_F1R1_FB15_Msk
 (0x1U << 
CAN_F1R1_FB15_Pos
è

	)

6818 
	#CAN_F1R1_FB15
 
CAN_F1R1_FB15_Msk


	)

6819 
	#CAN_F1R1_FB16_Pos
 (16U)

	)

6820 
	#CAN_F1R1_FB16_Msk
 (0x1U << 
CAN_F1R1_FB16_Pos
è

	)

6821 
	#CAN_F1R1_FB16
 
CAN_F1R1_FB16_Msk


	)

6822 
	#CAN_F1R1_FB17_Pos
 (17U)

	)

6823 
	#CAN_F1R1_FB17_Msk
 (0x1U << 
CAN_F1R1_FB17_Pos
è

	)

6824 
	#CAN_F1R1_FB17
 
CAN_F1R1_FB17_Msk


	)

6825 
	#CAN_F1R1_FB18_Pos
 (18U)

	)

6826 
	#CAN_F1R1_FB18_Msk
 (0x1U << 
CAN_F1R1_FB18_Pos
è

	)

6827 
	#CAN_F1R1_FB18
 
CAN_F1R1_FB18_Msk


	)

6828 
	#CAN_F1R1_FB19_Pos
 (19U)

	)

6829 
	#CAN_F1R1_FB19_Msk
 (0x1U << 
CAN_F1R1_FB19_Pos
è

	)

6830 
	#CAN_F1R1_FB19
 
CAN_F1R1_FB19_Msk


	)

6831 
	#CAN_F1R1_FB20_Pos
 (20U)

	)

6832 
	#CAN_F1R1_FB20_Msk
 (0x1U << 
CAN_F1R1_FB20_Pos
è

	)

6833 
	#CAN_F1R1_FB20
 
CAN_F1R1_FB20_Msk


	)

6834 
	#CAN_F1R1_FB21_Pos
 (21U)

	)

6835 
	#CAN_F1R1_FB21_Msk
 (0x1U << 
CAN_F1R1_FB21_Pos
è

	)

6836 
	#CAN_F1R1_FB21
 
CAN_F1R1_FB21_Msk


	)

6837 
	#CAN_F1R1_FB22_Pos
 (22U)

	)

6838 
	#CAN_F1R1_FB22_Msk
 (0x1U << 
CAN_F1R1_FB22_Pos
è

	)

6839 
	#CAN_F1R1_FB22
 
CAN_F1R1_FB22_Msk


	)

6840 
	#CAN_F1R1_FB23_Pos
 (23U)

	)

6841 
	#CAN_F1R1_FB23_Msk
 (0x1U << 
CAN_F1R1_FB23_Pos
è

	)

6842 
	#CAN_F1R1_FB23
 
CAN_F1R1_FB23_Msk


	)

6843 
	#CAN_F1R1_FB24_Pos
 (24U)

	)

6844 
	#CAN_F1R1_FB24_Msk
 (0x1U << 
CAN_F1R1_FB24_Pos
è

	)

6845 
	#CAN_F1R1_FB24
 
CAN_F1R1_FB24_Msk


	)

6846 
	#CAN_F1R1_FB25_Pos
 (25U)

	)

6847 
	#CAN_F1R1_FB25_Msk
 (0x1U << 
CAN_F1R1_FB25_Pos
è

	)

6848 
	#CAN_F1R1_FB25
 
CAN_F1R1_FB25_Msk


	)

6849 
	#CAN_F1R1_FB26_Pos
 (26U)

	)

6850 
	#CAN_F1R1_FB26_Msk
 (0x1U << 
CAN_F1R1_FB26_Pos
è

	)

6851 
	#CAN_F1R1_FB26
 
CAN_F1R1_FB26_Msk


	)

6852 
	#CAN_F1R1_FB27_Pos
 (27U)

	)

6853 
	#CAN_F1R1_FB27_Msk
 (0x1U << 
CAN_F1R1_FB27_Pos
è

	)

6854 
	#CAN_F1R1_FB27
 
CAN_F1R1_FB27_Msk


	)

6855 
	#CAN_F1R1_FB28_Pos
 (28U)

	)

6856 
	#CAN_F1R1_FB28_Msk
 (0x1U << 
CAN_F1R1_FB28_Pos
è

	)

6857 
	#CAN_F1R1_FB28
 
CAN_F1R1_FB28_Msk


	)

6858 
	#CAN_F1R1_FB29_Pos
 (29U)

	)

6859 
	#CAN_F1R1_FB29_Msk
 (0x1U << 
CAN_F1R1_FB29_Pos
è

	)

6860 
	#CAN_F1R1_FB29
 
CAN_F1R1_FB29_Msk


	)

6861 
	#CAN_F1R1_FB30_Pos
 (30U)

	)

6862 
	#CAN_F1R1_FB30_Msk
 (0x1U << 
CAN_F1R1_FB30_Pos
è

	)

6863 
	#CAN_F1R1_FB30
 
CAN_F1R1_FB30_Msk


	)

6864 
	#CAN_F1R1_FB31_Pos
 (31U)

	)

6865 
	#CAN_F1R1_FB31_Msk
 (0x1U << 
CAN_F1R1_FB31_Pos
è

	)

6866 
	#CAN_F1R1_FB31
 
CAN_F1R1_FB31_Msk


	)

6869 
	#CAN_F2R1_FB0_Pos
 (0U)

	)

6870 
	#CAN_F2R1_FB0_Msk
 (0x1U << 
CAN_F2R1_FB0_Pos
è

	)

6871 
	#CAN_F2R1_FB0
 
CAN_F2R1_FB0_Msk


	)

6872 
	#CAN_F2R1_FB1_Pos
 (1U)

	)

6873 
	#CAN_F2R1_FB1_Msk
 (0x1U << 
CAN_F2R1_FB1_Pos
è

	)

6874 
	#CAN_F2R1_FB1
 
CAN_F2R1_FB1_Msk


	)

6875 
	#CAN_F2R1_FB2_Pos
 (2U)

	)

6876 
	#CAN_F2R1_FB2_Msk
 (0x1U << 
CAN_F2R1_FB2_Pos
è

	)

6877 
	#CAN_F2R1_FB2
 
CAN_F2R1_FB2_Msk


	)

6878 
	#CAN_F2R1_FB3_Pos
 (3U)

	)

6879 
	#CAN_F2R1_FB3_Msk
 (0x1U << 
CAN_F2R1_FB3_Pos
è

	)

6880 
	#CAN_F2R1_FB3
 
CAN_F2R1_FB3_Msk


	)

6881 
	#CAN_F2R1_FB4_Pos
 (4U)

	)

6882 
	#CAN_F2R1_FB4_Msk
 (0x1U << 
CAN_F2R1_FB4_Pos
è

	)

6883 
	#CAN_F2R1_FB4
 
CAN_F2R1_FB4_Msk


	)

6884 
	#CAN_F2R1_FB5_Pos
 (5U)

	)

6885 
	#CAN_F2R1_FB5_Msk
 (0x1U << 
CAN_F2R1_FB5_Pos
è

	)

6886 
	#CAN_F2R1_FB5
 
CAN_F2R1_FB5_Msk


	)

6887 
	#CAN_F2R1_FB6_Pos
 (6U)

	)

6888 
	#CAN_F2R1_FB6_Msk
 (0x1U << 
CAN_F2R1_FB6_Pos
è

	)

6889 
	#CAN_F2R1_FB6
 
CAN_F2R1_FB6_Msk


	)

6890 
	#CAN_F2R1_FB7_Pos
 (7U)

	)

6891 
	#CAN_F2R1_FB7_Msk
 (0x1U << 
CAN_F2R1_FB7_Pos
è

	)

6892 
	#CAN_F2R1_FB7
 
CAN_F2R1_FB7_Msk


	)

6893 
	#CAN_F2R1_FB8_Pos
 (8U)

	)

6894 
	#CAN_F2R1_FB8_Msk
 (0x1U << 
CAN_F2R1_FB8_Pos
è

	)

6895 
	#CAN_F2R1_FB8
 
CAN_F2R1_FB8_Msk


	)

6896 
	#CAN_F2R1_FB9_Pos
 (9U)

	)

6897 
	#CAN_F2R1_FB9_Msk
 (0x1U << 
CAN_F2R1_FB9_Pos
è

	)

6898 
	#CAN_F2R1_FB9
 
CAN_F2R1_FB9_Msk


	)

6899 
	#CAN_F2R1_FB10_Pos
 (10U)

	)

6900 
	#CAN_F2R1_FB10_Msk
 (0x1U << 
CAN_F2R1_FB10_Pos
è

	)

6901 
	#CAN_F2R1_FB10
 
CAN_F2R1_FB10_Msk


	)

6902 
	#CAN_F2R1_FB11_Pos
 (11U)

	)

6903 
	#CAN_F2R1_FB11_Msk
 (0x1U << 
CAN_F2R1_FB11_Pos
è

	)

6904 
	#CAN_F2R1_FB11
 
CAN_F2R1_FB11_Msk


	)

6905 
	#CAN_F2R1_FB12_Pos
 (12U)

	)

6906 
	#CAN_F2R1_FB12_Msk
 (0x1U << 
CAN_F2R1_FB12_Pos
è

	)

6907 
	#CAN_F2R1_FB12
 
CAN_F2R1_FB12_Msk


	)

6908 
	#CAN_F2R1_FB13_Pos
 (13U)

	)

6909 
	#CAN_F2R1_FB13_Msk
 (0x1U << 
CAN_F2R1_FB13_Pos
è

	)

6910 
	#CAN_F2R1_FB13
 
CAN_F2R1_FB13_Msk


	)

6911 
	#CAN_F2R1_FB14_Pos
 (14U)

	)

6912 
	#CAN_F2R1_FB14_Msk
 (0x1U << 
CAN_F2R1_FB14_Pos
è

	)

6913 
	#CAN_F2R1_FB14
 
CAN_F2R1_FB14_Msk


	)

6914 
	#CAN_F2R1_FB15_Pos
 (15U)

	)

6915 
	#CAN_F2R1_FB15_Msk
 (0x1U << 
CAN_F2R1_FB15_Pos
è

	)

6916 
	#CAN_F2R1_FB15
 
CAN_F2R1_FB15_Msk


	)

6917 
	#CAN_F2R1_FB16_Pos
 (16U)

	)

6918 
	#CAN_F2R1_FB16_Msk
 (0x1U << 
CAN_F2R1_FB16_Pos
è

	)

6919 
	#CAN_F2R1_FB16
 
CAN_F2R1_FB16_Msk


	)

6920 
	#CAN_F2R1_FB17_Pos
 (17U)

	)

6921 
	#CAN_F2R1_FB17_Msk
 (0x1U << 
CAN_F2R1_FB17_Pos
è

	)

6922 
	#CAN_F2R1_FB17
 
CAN_F2R1_FB17_Msk


	)

6923 
	#CAN_F2R1_FB18_Pos
 (18U)

	)

6924 
	#CAN_F2R1_FB18_Msk
 (0x1U << 
CAN_F2R1_FB18_Pos
è

	)

6925 
	#CAN_F2R1_FB18
 
CAN_F2R1_FB18_Msk


	)

6926 
	#CAN_F2R1_FB19_Pos
 (19U)

	)

6927 
	#CAN_F2R1_FB19_Msk
 (0x1U << 
CAN_F2R1_FB19_Pos
è

	)

6928 
	#CAN_F2R1_FB19
 
CAN_F2R1_FB19_Msk


	)

6929 
	#CAN_F2R1_FB20_Pos
 (20U)

	)

6930 
	#CAN_F2R1_FB20_Msk
 (0x1U << 
CAN_F2R1_FB20_Pos
è

	)

6931 
	#CAN_F2R1_FB20
 
CAN_F2R1_FB20_Msk


	)

6932 
	#CAN_F2R1_FB21_Pos
 (21U)

	)

6933 
	#CAN_F2R1_FB21_Msk
 (0x1U << 
CAN_F2R1_FB21_Pos
è

	)

6934 
	#CAN_F2R1_FB21
 
CAN_F2R1_FB21_Msk


	)

6935 
	#CAN_F2R1_FB22_Pos
 (22U)

	)

6936 
	#CAN_F2R1_FB22_Msk
 (0x1U << 
CAN_F2R1_FB22_Pos
è

	)

6937 
	#CAN_F2R1_FB22
 
CAN_F2R1_FB22_Msk


	)

6938 
	#CAN_F2R1_FB23_Pos
 (23U)

	)

6939 
	#CAN_F2R1_FB23_Msk
 (0x1U << 
CAN_F2R1_FB23_Pos
è

	)

6940 
	#CAN_F2R1_FB23
 
CAN_F2R1_FB23_Msk


	)

6941 
	#CAN_F2R1_FB24_Pos
 (24U)

	)

6942 
	#CAN_F2R1_FB24_Msk
 (0x1U << 
CAN_F2R1_FB24_Pos
è

	)

6943 
	#CAN_F2R1_FB24
 
CAN_F2R1_FB24_Msk


	)

6944 
	#CAN_F2R1_FB25_Pos
 (25U)

	)

6945 
	#CAN_F2R1_FB25_Msk
 (0x1U << 
CAN_F2R1_FB25_Pos
è

	)

6946 
	#CAN_F2R1_FB25
 
CAN_F2R1_FB25_Msk


	)

6947 
	#CAN_F2R1_FB26_Pos
 (26U)

	)

6948 
	#CAN_F2R1_FB26_Msk
 (0x1U << 
CAN_F2R1_FB26_Pos
è

	)

6949 
	#CAN_F2R1_FB26
 
CAN_F2R1_FB26_Msk


	)

6950 
	#CAN_F2R1_FB27_Pos
 (27U)

	)

6951 
	#CAN_F2R1_FB27_Msk
 (0x1U << 
CAN_F2R1_FB27_Pos
è

	)

6952 
	#CAN_F2R1_FB27
 
CAN_F2R1_FB27_Msk


	)

6953 
	#CAN_F2R1_FB28_Pos
 (28U)

	)

6954 
	#CAN_F2R1_FB28_Msk
 (0x1U << 
CAN_F2R1_FB28_Pos
è

	)

6955 
	#CAN_F2R1_FB28
 
CAN_F2R1_FB28_Msk


	)

6956 
	#CAN_F2R1_FB29_Pos
 (29U)

	)

6957 
	#CAN_F2R1_FB29_Msk
 (0x1U << 
CAN_F2R1_FB29_Pos
è

	)

6958 
	#CAN_F2R1_FB29
 
CAN_F2R1_FB29_Msk


	)

6959 
	#CAN_F2R1_FB30_Pos
 (30U)

	)

6960 
	#CAN_F2R1_FB30_Msk
 (0x1U << 
CAN_F2R1_FB30_Pos
è

	)

6961 
	#CAN_F2R1_FB30
 
CAN_F2R1_FB30_Msk


	)

6962 
	#CAN_F2R1_FB31_Pos
 (31U)

	)

6963 
	#CAN_F2R1_FB31_Msk
 (0x1U << 
CAN_F2R1_FB31_Pos
è

	)

6964 
	#CAN_F2R1_FB31
 
CAN_F2R1_FB31_Msk


	)

6967 
	#CAN_F3R1_FB0_Pos
 (0U)

	)

6968 
	#CAN_F3R1_FB0_Msk
 (0x1U << 
CAN_F3R1_FB0_Pos
è

	)

6969 
	#CAN_F3R1_FB0
 
CAN_F3R1_FB0_Msk


	)

6970 
	#CAN_F3R1_FB1_Pos
 (1U)

	)

6971 
	#CAN_F3R1_FB1_Msk
 (0x1U << 
CAN_F3R1_FB1_Pos
è

	)

6972 
	#CAN_F3R1_FB1
 
CAN_F3R1_FB1_Msk


	)

6973 
	#CAN_F3R1_FB2_Pos
 (2U)

	)

6974 
	#CAN_F3R1_FB2_Msk
 (0x1U << 
CAN_F3R1_FB2_Pos
è

	)

6975 
	#CAN_F3R1_FB2
 
CAN_F3R1_FB2_Msk


	)

6976 
	#CAN_F3R1_FB3_Pos
 (3U)

	)

6977 
	#CAN_F3R1_FB3_Msk
 (0x1U << 
CAN_F3R1_FB3_Pos
è

	)

6978 
	#CAN_F3R1_FB3
 
CAN_F3R1_FB3_Msk


	)

6979 
	#CAN_F3R1_FB4_Pos
 (4U)

	)

6980 
	#CAN_F3R1_FB4_Msk
 (0x1U << 
CAN_F3R1_FB4_Pos
è

	)

6981 
	#CAN_F3R1_FB4
 
CAN_F3R1_FB4_Msk


	)

6982 
	#CAN_F3R1_FB5_Pos
 (5U)

	)

6983 
	#CAN_F3R1_FB5_Msk
 (0x1U << 
CAN_F3R1_FB5_Pos
è

	)

6984 
	#CAN_F3R1_FB5
 
CAN_F3R1_FB5_Msk


	)

6985 
	#CAN_F3R1_FB6_Pos
 (6U)

	)

6986 
	#CAN_F3R1_FB6_Msk
 (0x1U << 
CAN_F3R1_FB6_Pos
è

	)

6987 
	#CAN_F3R1_FB6
 
CAN_F3R1_FB6_Msk


	)

6988 
	#CAN_F3R1_FB7_Pos
 (7U)

	)

6989 
	#CAN_F3R1_FB7_Msk
 (0x1U << 
CAN_F3R1_FB7_Pos
è

	)

6990 
	#CAN_F3R1_FB7
 
CAN_F3R1_FB7_Msk


	)

6991 
	#CAN_F3R1_FB8_Pos
 (8U)

	)

6992 
	#CAN_F3R1_FB8_Msk
 (0x1U << 
CAN_F3R1_FB8_Pos
è

	)

6993 
	#CAN_F3R1_FB8
 
CAN_F3R1_FB8_Msk


	)

6994 
	#CAN_F3R1_FB9_Pos
 (9U)

	)

6995 
	#CAN_F3R1_FB9_Msk
 (0x1U << 
CAN_F3R1_FB9_Pos
è

	)

6996 
	#CAN_F3R1_FB9
 
CAN_F3R1_FB9_Msk


	)

6997 
	#CAN_F3R1_FB10_Pos
 (10U)

	)

6998 
	#CAN_F3R1_FB10_Msk
 (0x1U << 
CAN_F3R1_FB10_Pos
è

	)

6999 
	#CAN_F3R1_FB10
 
CAN_F3R1_FB10_Msk


	)

7000 
	#CAN_F3R1_FB11_Pos
 (11U)

	)

7001 
	#CAN_F3R1_FB11_Msk
 (0x1U << 
CAN_F3R1_FB11_Pos
è

	)

7002 
	#CAN_F3R1_FB11
 
CAN_F3R1_FB11_Msk


	)

7003 
	#CAN_F3R1_FB12_Pos
 (12U)

	)

7004 
	#CAN_F3R1_FB12_Msk
 (0x1U << 
CAN_F3R1_FB12_Pos
è

	)

7005 
	#CAN_F3R1_FB12
 
CAN_F3R1_FB12_Msk


	)

7006 
	#CAN_F3R1_FB13_Pos
 (13U)

	)

7007 
	#CAN_F3R1_FB13_Msk
 (0x1U << 
CAN_F3R1_FB13_Pos
è

	)

7008 
	#CAN_F3R1_FB13
 
CAN_F3R1_FB13_Msk


	)

7009 
	#CAN_F3R1_FB14_Pos
 (14U)

	)

7010 
	#CAN_F3R1_FB14_Msk
 (0x1U << 
CAN_F3R1_FB14_Pos
è

	)

7011 
	#CAN_F3R1_FB14
 
CAN_F3R1_FB14_Msk


	)

7012 
	#CAN_F3R1_FB15_Pos
 (15U)

	)

7013 
	#CAN_F3R1_FB15_Msk
 (0x1U << 
CAN_F3R1_FB15_Pos
è

	)

7014 
	#CAN_F3R1_FB15
 
CAN_F3R1_FB15_Msk


	)

7015 
	#CAN_F3R1_FB16_Pos
 (16U)

	)

7016 
	#CAN_F3R1_FB16_Msk
 (0x1U << 
CAN_F3R1_FB16_Pos
è

	)

7017 
	#CAN_F3R1_FB16
 
CAN_F3R1_FB16_Msk


	)

7018 
	#CAN_F3R1_FB17_Pos
 (17U)

	)

7019 
	#CAN_F3R1_FB17_Msk
 (0x1U << 
CAN_F3R1_FB17_Pos
è

	)

7020 
	#CAN_F3R1_FB17
 
CAN_F3R1_FB17_Msk


	)

7021 
	#CAN_F3R1_FB18_Pos
 (18U)

	)

7022 
	#CAN_F3R1_FB18_Msk
 (0x1U << 
CAN_F3R1_FB18_Pos
è

	)

7023 
	#CAN_F3R1_FB18
 
CAN_F3R1_FB18_Msk


	)

7024 
	#CAN_F3R1_FB19_Pos
 (19U)

	)

7025 
	#CAN_F3R1_FB19_Msk
 (0x1U << 
CAN_F3R1_FB19_Pos
è

	)

7026 
	#CAN_F3R1_FB19
 
CAN_F3R1_FB19_Msk


	)

7027 
	#CAN_F3R1_FB20_Pos
 (20U)

	)

7028 
	#CAN_F3R1_FB20_Msk
 (0x1U << 
CAN_F3R1_FB20_Pos
è

	)

7029 
	#CAN_F3R1_FB20
 
CAN_F3R1_FB20_Msk


	)

7030 
	#CAN_F3R1_FB21_Pos
 (21U)

	)

7031 
	#CAN_F3R1_FB21_Msk
 (0x1U << 
CAN_F3R1_FB21_Pos
è

	)

7032 
	#CAN_F3R1_FB21
 
CAN_F3R1_FB21_Msk


	)

7033 
	#CAN_F3R1_FB22_Pos
 (22U)

	)

7034 
	#CAN_F3R1_FB22_Msk
 (0x1U << 
CAN_F3R1_FB22_Pos
è

	)

7035 
	#CAN_F3R1_FB22
 
CAN_F3R1_FB22_Msk


	)

7036 
	#CAN_F3R1_FB23_Pos
 (23U)

	)

7037 
	#CAN_F3R1_FB23_Msk
 (0x1U << 
CAN_F3R1_FB23_Pos
è

	)

7038 
	#CAN_F3R1_FB23
 
CAN_F3R1_FB23_Msk


	)

7039 
	#CAN_F3R1_FB24_Pos
 (24U)

	)

7040 
	#CAN_F3R1_FB24_Msk
 (0x1U << 
CAN_F3R1_FB24_Pos
è

	)

7041 
	#CAN_F3R1_FB24
 
CAN_F3R1_FB24_Msk


	)

7042 
	#CAN_F3R1_FB25_Pos
 (25U)

	)

7043 
	#CAN_F3R1_FB25_Msk
 (0x1U << 
CAN_F3R1_FB25_Pos
è

	)

7044 
	#CAN_F3R1_FB25
 
CAN_F3R1_FB25_Msk


	)

7045 
	#CAN_F3R1_FB26_Pos
 (26U)

	)

7046 
	#CAN_F3R1_FB26_Msk
 (0x1U << 
CAN_F3R1_FB26_Pos
è

	)

7047 
	#CAN_F3R1_FB26
 
CAN_F3R1_FB26_Msk


	)

7048 
	#CAN_F3R1_FB27_Pos
 (27U)

	)

7049 
	#CAN_F3R1_FB27_Msk
 (0x1U << 
CAN_F3R1_FB27_Pos
è

	)

7050 
	#CAN_F3R1_FB27
 
CAN_F3R1_FB27_Msk


	)

7051 
	#CAN_F3R1_FB28_Pos
 (28U)

	)

7052 
	#CAN_F3R1_FB28_Msk
 (0x1U << 
CAN_F3R1_FB28_Pos
è

	)

7053 
	#CAN_F3R1_FB28
 
CAN_F3R1_FB28_Msk


	)

7054 
	#CAN_F3R1_FB29_Pos
 (29U)

	)

7055 
	#CAN_F3R1_FB29_Msk
 (0x1U << 
CAN_F3R1_FB29_Pos
è

	)

7056 
	#CAN_F3R1_FB29
 
CAN_F3R1_FB29_Msk


	)

7057 
	#CAN_F3R1_FB30_Pos
 (30U)

	)

7058 
	#CAN_F3R1_FB30_Msk
 (0x1U << 
CAN_F3R1_FB30_Pos
è

	)

7059 
	#CAN_F3R1_FB30
 
CAN_F3R1_FB30_Msk


	)

7060 
	#CAN_F3R1_FB31_Pos
 (31U)

	)

7061 
	#CAN_F3R1_FB31_Msk
 (0x1U << 
CAN_F3R1_FB31_Pos
è

	)

7062 
	#CAN_F3R1_FB31
 
CAN_F3R1_FB31_Msk


	)

7065 
	#CAN_F4R1_FB0_Pos
 (0U)

	)

7066 
	#CAN_F4R1_FB0_Msk
 (0x1U << 
CAN_F4R1_FB0_Pos
è

	)

7067 
	#CAN_F4R1_FB0
 
CAN_F4R1_FB0_Msk


	)

7068 
	#CAN_F4R1_FB1_Pos
 (1U)

	)

7069 
	#CAN_F4R1_FB1_Msk
 (0x1U << 
CAN_F4R1_FB1_Pos
è

	)

7070 
	#CAN_F4R1_FB1
 
CAN_F4R1_FB1_Msk


	)

7071 
	#CAN_F4R1_FB2_Pos
 (2U)

	)

7072 
	#CAN_F4R1_FB2_Msk
 (0x1U << 
CAN_F4R1_FB2_Pos
è

	)

7073 
	#CAN_F4R1_FB2
 
CAN_F4R1_FB2_Msk


	)

7074 
	#CAN_F4R1_FB3_Pos
 (3U)

	)

7075 
	#CAN_F4R1_FB3_Msk
 (0x1U << 
CAN_F4R1_FB3_Pos
è

	)

7076 
	#CAN_F4R1_FB3
 
CAN_F4R1_FB3_Msk


	)

7077 
	#CAN_F4R1_FB4_Pos
 (4U)

	)

7078 
	#CAN_F4R1_FB4_Msk
 (0x1U << 
CAN_F4R1_FB4_Pos
è

	)

7079 
	#CAN_F4R1_FB4
 
CAN_F4R1_FB4_Msk


	)

7080 
	#CAN_F4R1_FB5_Pos
 (5U)

	)

7081 
	#CAN_F4R1_FB5_Msk
 (0x1U << 
CAN_F4R1_FB5_Pos
è

	)

7082 
	#CAN_F4R1_FB5
 
CAN_F4R1_FB5_Msk


	)

7083 
	#CAN_F4R1_FB6_Pos
 (6U)

	)

7084 
	#CAN_F4R1_FB6_Msk
 (0x1U << 
CAN_F4R1_FB6_Pos
è

	)

7085 
	#CAN_F4R1_FB6
 
CAN_F4R1_FB6_Msk


	)

7086 
	#CAN_F4R1_FB7_Pos
 (7U)

	)

7087 
	#CAN_F4R1_FB7_Msk
 (0x1U << 
CAN_F4R1_FB7_Pos
è

	)

7088 
	#CAN_F4R1_FB7
 
CAN_F4R1_FB7_Msk


	)

7089 
	#CAN_F4R1_FB8_Pos
 (8U)

	)

7090 
	#CAN_F4R1_FB8_Msk
 (0x1U << 
CAN_F4R1_FB8_Pos
è

	)

7091 
	#CAN_F4R1_FB8
 
CAN_F4R1_FB8_Msk


	)

7092 
	#CAN_F4R1_FB9_Pos
 (9U)

	)

7093 
	#CAN_F4R1_FB9_Msk
 (0x1U << 
CAN_F4R1_FB9_Pos
è

	)

7094 
	#CAN_F4R1_FB9
 
CAN_F4R1_FB9_Msk


	)

7095 
	#CAN_F4R1_FB10_Pos
 (10U)

	)

7096 
	#CAN_F4R1_FB10_Msk
 (0x1U << 
CAN_F4R1_FB10_Pos
è

	)

7097 
	#CAN_F4R1_FB10
 
CAN_F4R1_FB10_Msk


	)

7098 
	#CAN_F4R1_FB11_Pos
 (11U)

	)

7099 
	#CAN_F4R1_FB11_Msk
 (0x1U << 
CAN_F4R1_FB11_Pos
è

	)

7100 
	#CAN_F4R1_FB11
 
CAN_F4R1_FB11_Msk


	)

7101 
	#CAN_F4R1_FB12_Pos
 (12U)

	)

7102 
	#CAN_F4R1_FB12_Msk
 (0x1U << 
CAN_F4R1_FB12_Pos
è

	)

7103 
	#CAN_F4R1_FB12
 
CAN_F4R1_FB12_Msk


	)

7104 
	#CAN_F4R1_FB13_Pos
 (13U)

	)

7105 
	#CAN_F4R1_FB13_Msk
 (0x1U << 
CAN_F4R1_FB13_Pos
è

	)

7106 
	#CAN_F4R1_FB13
 
CAN_F4R1_FB13_Msk


	)

7107 
	#CAN_F4R1_FB14_Pos
 (14U)

	)

7108 
	#CAN_F4R1_FB14_Msk
 (0x1U << 
CAN_F4R1_FB14_Pos
è

	)

7109 
	#CAN_F4R1_FB14
 
CAN_F4R1_FB14_Msk


	)

7110 
	#CAN_F4R1_FB15_Pos
 (15U)

	)

7111 
	#CAN_F4R1_FB15_Msk
 (0x1U << 
CAN_F4R1_FB15_Pos
è

	)

7112 
	#CAN_F4R1_FB15
 
CAN_F4R1_FB15_Msk


	)

7113 
	#CAN_F4R1_FB16_Pos
 (16U)

	)

7114 
	#CAN_F4R1_FB16_Msk
 (0x1U << 
CAN_F4R1_FB16_Pos
è

	)

7115 
	#CAN_F4R1_FB16
 
CAN_F4R1_FB16_Msk


	)

7116 
	#CAN_F4R1_FB17_Pos
 (17U)

	)

7117 
	#CAN_F4R1_FB17_Msk
 (0x1U << 
CAN_F4R1_FB17_Pos
è

	)

7118 
	#CAN_F4R1_FB17
 
CAN_F4R1_FB17_Msk


	)

7119 
	#CAN_F4R1_FB18_Pos
 (18U)

	)

7120 
	#CAN_F4R1_FB18_Msk
 (0x1U << 
CAN_F4R1_FB18_Pos
è

	)

7121 
	#CAN_F4R1_FB18
 
CAN_F4R1_FB18_Msk


	)

7122 
	#CAN_F4R1_FB19_Pos
 (19U)

	)

7123 
	#CAN_F4R1_FB19_Msk
 (0x1U << 
CAN_F4R1_FB19_Pos
è

	)

7124 
	#CAN_F4R1_FB19
 
CAN_F4R1_FB19_Msk


	)

7125 
	#CAN_F4R1_FB20_Pos
 (20U)

	)

7126 
	#CAN_F4R1_FB20_Msk
 (0x1U << 
CAN_F4R1_FB20_Pos
è

	)

7127 
	#CAN_F4R1_FB20
 
CAN_F4R1_FB20_Msk


	)

7128 
	#CAN_F4R1_FB21_Pos
 (21U)

	)

7129 
	#CAN_F4R1_FB21_Msk
 (0x1U << 
CAN_F4R1_FB21_Pos
è

	)

7130 
	#CAN_F4R1_FB21
 
CAN_F4R1_FB21_Msk


	)

7131 
	#CAN_F4R1_FB22_Pos
 (22U)

	)

7132 
	#CAN_F4R1_FB22_Msk
 (0x1U << 
CAN_F4R1_FB22_Pos
è

	)

7133 
	#CAN_F4R1_FB22
 
CAN_F4R1_FB22_Msk


	)

7134 
	#CAN_F4R1_FB23_Pos
 (23U)

	)

7135 
	#CAN_F4R1_FB23_Msk
 (0x1U << 
CAN_F4R1_FB23_Pos
è

	)

7136 
	#CAN_F4R1_FB23
 
CAN_F4R1_FB23_Msk


	)

7137 
	#CAN_F4R1_FB24_Pos
 (24U)

	)

7138 
	#CAN_F4R1_FB24_Msk
 (0x1U << 
CAN_F4R1_FB24_Pos
è

	)

7139 
	#CAN_F4R1_FB24
 
CAN_F4R1_FB24_Msk


	)

7140 
	#CAN_F4R1_FB25_Pos
 (25U)

	)

7141 
	#CAN_F4R1_FB25_Msk
 (0x1U << 
CAN_F4R1_FB25_Pos
è

	)

7142 
	#CAN_F4R1_FB25
 
CAN_F4R1_FB25_Msk


	)

7143 
	#CAN_F4R1_FB26_Pos
 (26U)

	)

7144 
	#CAN_F4R1_FB26_Msk
 (0x1U << 
CAN_F4R1_FB26_Pos
è

	)

7145 
	#CAN_F4R1_FB26
 
CAN_F4R1_FB26_Msk


	)

7146 
	#CAN_F4R1_FB27_Pos
 (27U)

	)

7147 
	#CAN_F4R1_FB27_Msk
 (0x1U << 
CAN_F4R1_FB27_Pos
è

	)

7148 
	#CAN_F4R1_FB27
 
CAN_F4R1_FB27_Msk


	)

7149 
	#CAN_F4R1_FB28_Pos
 (28U)

	)

7150 
	#CAN_F4R1_FB28_Msk
 (0x1U << 
CAN_F4R1_FB28_Pos
è

	)

7151 
	#CAN_F4R1_FB28
 
CAN_F4R1_FB28_Msk


	)

7152 
	#CAN_F4R1_FB29_Pos
 (29U)

	)

7153 
	#CAN_F4R1_FB29_Msk
 (0x1U << 
CAN_F4R1_FB29_Pos
è

	)

7154 
	#CAN_F4R1_FB29
 
CAN_F4R1_FB29_Msk


	)

7155 
	#CAN_F4R1_FB30_Pos
 (30U)

	)

7156 
	#CAN_F4R1_FB30_Msk
 (0x1U << 
CAN_F4R1_FB30_Pos
è

	)

7157 
	#CAN_F4R1_FB30
 
CAN_F4R1_FB30_Msk


	)

7158 
	#CAN_F4R1_FB31_Pos
 (31U)

	)

7159 
	#CAN_F4R1_FB31_Msk
 (0x1U << 
CAN_F4R1_FB31_Pos
è

	)

7160 
	#CAN_F4R1_FB31
 
CAN_F4R1_FB31_Msk


	)

7163 
	#CAN_F5R1_FB0_Pos
 (0U)

	)

7164 
	#CAN_F5R1_FB0_Msk
 (0x1U << 
CAN_F5R1_FB0_Pos
è

	)

7165 
	#CAN_F5R1_FB0
 
CAN_F5R1_FB0_Msk


	)

7166 
	#CAN_F5R1_FB1_Pos
 (1U)

	)

7167 
	#CAN_F5R1_FB1_Msk
 (0x1U << 
CAN_F5R1_FB1_Pos
è

	)

7168 
	#CAN_F5R1_FB1
 
CAN_F5R1_FB1_Msk


	)

7169 
	#CAN_F5R1_FB2_Pos
 (2U)

	)

7170 
	#CAN_F5R1_FB2_Msk
 (0x1U << 
CAN_F5R1_FB2_Pos
è

	)

7171 
	#CAN_F5R1_FB2
 
CAN_F5R1_FB2_Msk


	)

7172 
	#CAN_F5R1_FB3_Pos
 (3U)

	)

7173 
	#CAN_F5R1_FB3_Msk
 (0x1U << 
CAN_F5R1_FB3_Pos
è

	)

7174 
	#CAN_F5R1_FB3
 
CAN_F5R1_FB3_Msk


	)

7175 
	#CAN_F5R1_FB4_Pos
 (4U)

	)

7176 
	#CAN_F5R1_FB4_Msk
 (0x1U << 
CAN_F5R1_FB4_Pos
è

	)

7177 
	#CAN_F5R1_FB4
 
CAN_F5R1_FB4_Msk


	)

7178 
	#CAN_F5R1_FB5_Pos
 (5U)

	)

7179 
	#CAN_F5R1_FB5_Msk
 (0x1U << 
CAN_F5R1_FB5_Pos
è

	)

7180 
	#CAN_F5R1_FB5
 
CAN_F5R1_FB5_Msk


	)

7181 
	#CAN_F5R1_FB6_Pos
 (6U)

	)

7182 
	#CAN_F5R1_FB6_Msk
 (0x1U << 
CAN_F5R1_FB6_Pos
è

	)

7183 
	#CAN_F5R1_FB6
 
CAN_F5R1_FB6_Msk


	)

7184 
	#CAN_F5R1_FB7_Pos
 (7U)

	)

7185 
	#CAN_F5R1_FB7_Msk
 (0x1U << 
CAN_F5R1_FB7_Pos
è

	)

7186 
	#CAN_F5R1_FB7
 
CAN_F5R1_FB7_Msk


	)

7187 
	#CAN_F5R1_FB8_Pos
 (8U)

	)

7188 
	#CAN_F5R1_FB8_Msk
 (0x1U << 
CAN_F5R1_FB8_Pos
è

	)

7189 
	#CAN_F5R1_FB8
 
CAN_F5R1_FB8_Msk


	)

7190 
	#CAN_F5R1_FB9_Pos
 (9U)

	)

7191 
	#CAN_F5R1_FB9_Msk
 (0x1U << 
CAN_F5R1_FB9_Pos
è

	)

7192 
	#CAN_F5R1_FB9
 
CAN_F5R1_FB9_Msk


	)

7193 
	#CAN_F5R1_FB10_Pos
 (10U)

	)

7194 
	#CAN_F5R1_FB10_Msk
 (0x1U << 
CAN_F5R1_FB10_Pos
è

	)

7195 
	#CAN_F5R1_FB10
 
CAN_F5R1_FB10_Msk


	)

7196 
	#CAN_F5R1_FB11_Pos
 (11U)

	)

7197 
	#CAN_F5R1_FB11_Msk
 (0x1U << 
CAN_F5R1_FB11_Pos
è

	)

7198 
	#CAN_F5R1_FB11
 
CAN_F5R1_FB11_Msk


	)

7199 
	#CAN_F5R1_FB12_Pos
 (12U)

	)

7200 
	#CAN_F5R1_FB12_Msk
 (0x1U << 
CAN_F5R1_FB12_Pos
è

	)

7201 
	#CAN_F5R1_FB12
 
CAN_F5R1_FB12_Msk


	)

7202 
	#CAN_F5R1_FB13_Pos
 (13U)

	)

7203 
	#CAN_F5R1_FB13_Msk
 (0x1U << 
CAN_F5R1_FB13_Pos
è

	)

7204 
	#CAN_F5R1_FB13
 
CAN_F5R1_FB13_Msk


	)

7205 
	#CAN_F5R1_FB14_Pos
 (14U)

	)

7206 
	#CAN_F5R1_FB14_Msk
 (0x1U << 
CAN_F5R1_FB14_Pos
è

	)

7207 
	#CAN_F5R1_FB14
 
CAN_F5R1_FB14_Msk


	)

7208 
	#CAN_F5R1_FB15_Pos
 (15U)

	)

7209 
	#CAN_F5R1_FB15_Msk
 (0x1U << 
CAN_F5R1_FB15_Pos
è

	)

7210 
	#CAN_F5R1_FB15
 
CAN_F5R1_FB15_Msk


	)

7211 
	#CAN_F5R1_FB16_Pos
 (16U)

	)

7212 
	#CAN_F5R1_FB16_Msk
 (0x1U << 
CAN_F5R1_FB16_Pos
è

	)

7213 
	#CAN_F5R1_FB16
 
CAN_F5R1_FB16_Msk


	)

7214 
	#CAN_F5R1_FB17_Pos
 (17U)

	)

7215 
	#CAN_F5R1_FB17_Msk
 (0x1U << 
CAN_F5R1_FB17_Pos
è

	)

7216 
	#CAN_F5R1_FB17
 
CAN_F5R1_FB17_Msk


	)

7217 
	#CAN_F5R1_FB18_Pos
 (18U)

	)

7218 
	#CAN_F5R1_FB18_Msk
 (0x1U << 
CAN_F5R1_FB18_Pos
è

	)

7219 
	#CAN_F5R1_FB18
 
CAN_F5R1_FB18_Msk


	)

7220 
	#CAN_F5R1_FB19_Pos
 (19U)

	)

7221 
	#CAN_F5R1_FB19_Msk
 (0x1U << 
CAN_F5R1_FB19_Pos
è

	)

7222 
	#CAN_F5R1_FB19
 
CAN_F5R1_FB19_Msk


	)

7223 
	#CAN_F5R1_FB20_Pos
 (20U)

	)

7224 
	#CAN_F5R1_FB20_Msk
 (0x1U << 
CAN_F5R1_FB20_Pos
è

	)

7225 
	#CAN_F5R1_FB20
 
CAN_F5R1_FB20_Msk


	)

7226 
	#CAN_F5R1_FB21_Pos
 (21U)

	)

7227 
	#CAN_F5R1_FB21_Msk
 (0x1U << 
CAN_F5R1_FB21_Pos
è

	)

7228 
	#CAN_F5R1_FB21
 
CAN_F5R1_FB21_Msk


	)

7229 
	#CAN_F5R1_FB22_Pos
 (22U)

	)

7230 
	#CAN_F5R1_FB22_Msk
 (0x1U << 
CAN_F5R1_FB22_Pos
è

	)

7231 
	#CAN_F5R1_FB22
 
CAN_F5R1_FB22_Msk


	)

7232 
	#CAN_F5R1_FB23_Pos
 (23U)

	)

7233 
	#CAN_F5R1_FB23_Msk
 (0x1U << 
CAN_F5R1_FB23_Pos
è

	)

7234 
	#CAN_F5R1_FB23
 
CAN_F5R1_FB23_Msk


	)

7235 
	#CAN_F5R1_FB24_Pos
 (24U)

	)

7236 
	#CAN_F5R1_FB24_Msk
 (0x1U << 
CAN_F5R1_FB24_Pos
è

	)

7237 
	#CAN_F5R1_FB24
 
CAN_F5R1_FB24_Msk


	)

7238 
	#CAN_F5R1_FB25_Pos
 (25U)

	)

7239 
	#CAN_F5R1_FB25_Msk
 (0x1U << 
CAN_F5R1_FB25_Pos
è

	)

7240 
	#CAN_F5R1_FB25
 
CAN_F5R1_FB25_Msk


	)

7241 
	#CAN_F5R1_FB26_Pos
 (26U)

	)

7242 
	#CAN_F5R1_FB26_Msk
 (0x1U << 
CAN_F5R1_FB26_Pos
è

	)

7243 
	#CAN_F5R1_FB26
 
CAN_F5R1_FB26_Msk


	)

7244 
	#CAN_F5R1_FB27_Pos
 (27U)

	)

7245 
	#CAN_F5R1_FB27_Msk
 (0x1U << 
CAN_F5R1_FB27_Pos
è

	)

7246 
	#CAN_F5R1_FB27
 
CAN_F5R1_FB27_Msk


	)

7247 
	#CAN_F5R1_FB28_Pos
 (28U)

	)

7248 
	#CAN_F5R1_FB28_Msk
 (0x1U << 
CAN_F5R1_FB28_Pos
è

	)

7249 
	#CAN_F5R1_FB28
 
CAN_F5R1_FB28_Msk


	)

7250 
	#CAN_F5R1_FB29_Pos
 (29U)

	)

7251 
	#CAN_F5R1_FB29_Msk
 (0x1U << 
CAN_F5R1_FB29_Pos
è

	)

7252 
	#CAN_F5R1_FB29
 
CAN_F5R1_FB29_Msk


	)

7253 
	#CAN_F5R1_FB30_Pos
 (30U)

	)

7254 
	#CAN_F5R1_FB30_Msk
 (0x1U << 
CAN_F5R1_FB30_Pos
è

	)

7255 
	#CAN_F5R1_FB30
 
CAN_F5R1_FB30_Msk


	)

7256 
	#CAN_F5R1_FB31_Pos
 (31U)

	)

7257 
	#CAN_F5R1_FB31_Msk
 (0x1U << 
CAN_F5R1_FB31_Pos
è

	)

7258 
	#CAN_F5R1_FB31
 
CAN_F5R1_FB31_Msk


	)

7261 
	#CAN_F6R1_FB0_Pos
 (0U)

	)

7262 
	#CAN_F6R1_FB0_Msk
 (0x1U << 
CAN_F6R1_FB0_Pos
è

	)

7263 
	#CAN_F6R1_FB0
 
CAN_F6R1_FB0_Msk


	)

7264 
	#CAN_F6R1_FB1_Pos
 (1U)

	)

7265 
	#CAN_F6R1_FB1_Msk
 (0x1U << 
CAN_F6R1_FB1_Pos
è

	)

7266 
	#CAN_F6R1_FB1
 
CAN_F6R1_FB1_Msk


	)

7267 
	#CAN_F6R1_FB2_Pos
 (2U)

	)

7268 
	#CAN_F6R1_FB2_Msk
 (0x1U << 
CAN_F6R1_FB2_Pos
è

	)

7269 
	#CAN_F6R1_FB2
 
CAN_F6R1_FB2_Msk


	)

7270 
	#CAN_F6R1_FB3_Pos
 (3U)

	)

7271 
	#CAN_F6R1_FB3_Msk
 (0x1U << 
CAN_F6R1_FB3_Pos
è

	)

7272 
	#CAN_F6R1_FB3
 
CAN_F6R1_FB3_Msk


	)

7273 
	#CAN_F6R1_FB4_Pos
 (4U)

	)

7274 
	#CAN_F6R1_FB4_Msk
 (0x1U << 
CAN_F6R1_FB4_Pos
è

	)

7275 
	#CAN_F6R1_FB4
 
CAN_F6R1_FB4_Msk


	)

7276 
	#CAN_F6R1_FB5_Pos
 (5U)

	)

7277 
	#CAN_F6R1_FB5_Msk
 (0x1U << 
CAN_F6R1_FB5_Pos
è

	)

7278 
	#CAN_F6R1_FB5
 
CAN_F6R1_FB5_Msk


	)

7279 
	#CAN_F6R1_FB6_Pos
 (6U)

	)

7280 
	#CAN_F6R1_FB6_Msk
 (0x1U << 
CAN_F6R1_FB6_Pos
è

	)

7281 
	#CAN_F6R1_FB6
 
CAN_F6R1_FB6_Msk


	)

7282 
	#CAN_F6R1_FB7_Pos
 (7U)

	)

7283 
	#CAN_F6R1_FB7_Msk
 (0x1U << 
CAN_F6R1_FB7_Pos
è

	)

7284 
	#CAN_F6R1_FB7
 
CAN_F6R1_FB7_Msk


	)

7285 
	#CAN_F6R1_FB8_Pos
 (8U)

	)

7286 
	#CAN_F6R1_FB8_Msk
 (0x1U << 
CAN_F6R1_FB8_Pos
è

	)

7287 
	#CAN_F6R1_FB8
 
CAN_F6R1_FB8_Msk


	)

7288 
	#CAN_F6R1_FB9_Pos
 (9U)

	)

7289 
	#CAN_F6R1_FB9_Msk
 (0x1U << 
CAN_F6R1_FB9_Pos
è

	)

7290 
	#CAN_F6R1_FB9
 
CAN_F6R1_FB9_Msk


	)

7291 
	#CAN_F6R1_FB10_Pos
 (10U)

	)

7292 
	#CAN_F6R1_FB10_Msk
 (0x1U << 
CAN_F6R1_FB10_Pos
è

	)

7293 
	#CAN_F6R1_FB10
 
CAN_F6R1_FB10_Msk


	)

7294 
	#CAN_F6R1_FB11_Pos
 (11U)

	)

7295 
	#CAN_F6R1_FB11_Msk
 (0x1U << 
CAN_F6R1_FB11_Pos
è

	)

7296 
	#CAN_F6R1_FB11
 
CAN_F6R1_FB11_Msk


	)

7297 
	#CAN_F6R1_FB12_Pos
 (12U)

	)

7298 
	#CAN_F6R1_FB12_Msk
 (0x1U << 
CAN_F6R1_FB12_Pos
è

	)

7299 
	#CAN_F6R1_FB12
 
CAN_F6R1_FB12_Msk


	)

7300 
	#CAN_F6R1_FB13_Pos
 (13U)

	)

7301 
	#CAN_F6R1_FB13_Msk
 (0x1U << 
CAN_F6R1_FB13_Pos
è

	)

7302 
	#CAN_F6R1_FB13
 
CAN_F6R1_FB13_Msk


	)

7303 
	#CAN_F6R1_FB14_Pos
 (14U)

	)

7304 
	#CAN_F6R1_FB14_Msk
 (0x1U << 
CAN_F6R1_FB14_Pos
è

	)

7305 
	#CAN_F6R1_FB14
 
CAN_F6R1_FB14_Msk


	)

7306 
	#CAN_F6R1_FB15_Pos
 (15U)

	)

7307 
	#CAN_F6R1_FB15_Msk
 (0x1U << 
CAN_F6R1_FB15_Pos
è

	)

7308 
	#CAN_F6R1_FB15
 
CAN_F6R1_FB15_Msk


	)

7309 
	#CAN_F6R1_FB16_Pos
 (16U)

	)

7310 
	#CAN_F6R1_FB16_Msk
 (0x1U << 
CAN_F6R1_FB16_Pos
è

	)

7311 
	#CAN_F6R1_FB16
 
CAN_F6R1_FB16_Msk


	)

7312 
	#CAN_F6R1_FB17_Pos
 (17U)

	)

7313 
	#CAN_F6R1_FB17_Msk
 (0x1U << 
CAN_F6R1_FB17_Pos
è

	)

7314 
	#CAN_F6R1_FB17
 
CAN_F6R1_FB17_Msk


	)

7315 
	#CAN_F6R1_FB18_Pos
 (18U)

	)

7316 
	#CAN_F6R1_FB18_Msk
 (0x1U << 
CAN_F6R1_FB18_Pos
è

	)

7317 
	#CAN_F6R1_FB18
 
CAN_F6R1_FB18_Msk


	)

7318 
	#CAN_F6R1_FB19_Pos
 (19U)

	)

7319 
	#CAN_F6R1_FB19_Msk
 (0x1U << 
CAN_F6R1_FB19_Pos
è

	)

7320 
	#CAN_F6R1_FB19
 
CAN_F6R1_FB19_Msk


	)

7321 
	#CAN_F6R1_FB20_Pos
 (20U)

	)

7322 
	#CAN_F6R1_FB20_Msk
 (0x1U << 
CAN_F6R1_FB20_Pos
è

	)

7323 
	#CAN_F6R1_FB20
 
CAN_F6R1_FB20_Msk


	)

7324 
	#CAN_F6R1_FB21_Pos
 (21U)

	)

7325 
	#CAN_F6R1_FB21_Msk
 (0x1U << 
CAN_F6R1_FB21_Pos
è

	)

7326 
	#CAN_F6R1_FB21
 
CAN_F6R1_FB21_Msk


	)

7327 
	#CAN_F6R1_FB22_Pos
 (22U)

	)

7328 
	#CAN_F6R1_FB22_Msk
 (0x1U << 
CAN_F6R1_FB22_Pos
è

	)

7329 
	#CAN_F6R1_FB22
 
CAN_F6R1_FB22_Msk


	)

7330 
	#CAN_F6R1_FB23_Pos
 (23U)

	)

7331 
	#CAN_F6R1_FB23_Msk
 (0x1U << 
CAN_F6R1_FB23_Pos
è

	)

7332 
	#CAN_F6R1_FB23
 
CAN_F6R1_FB23_Msk


	)

7333 
	#CAN_F6R1_FB24_Pos
 (24U)

	)

7334 
	#CAN_F6R1_FB24_Msk
 (0x1U << 
CAN_F6R1_FB24_Pos
è

	)

7335 
	#CAN_F6R1_FB24
 
CAN_F6R1_FB24_Msk


	)

7336 
	#CAN_F6R1_FB25_Pos
 (25U)

	)

7337 
	#CAN_F6R1_FB25_Msk
 (0x1U << 
CAN_F6R1_FB25_Pos
è

	)

7338 
	#CAN_F6R1_FB25
 
CAN_F6R1_FB25_Msk


	)

7339 
	#CAN_F6R1_FB26_Pos
 (26U)

	)

7340 
	#CAN_F6R1_FB26_Msk
 (0x1U << 
CAN_F6R1_FB26_Pos
è

	)

7341 
	#CAN_F6R1_FB26
 
CAN_F6R1_FB26_Msk


	)

7342 
	#CAN_F6R1_FB27_Pos
 (27U)

	)

7343 
	#CAN_F6R1_FB27_Msk
 (0x1U << 
CAN_F6R1_FB27_Pos
è

	)

7344 
	#CAN_F6R1_FB27
 
CAN_F6R1_FB27_Msk


	)

7345 
	#CAN_F6R1_FB28_Pos
 (28U)

	)

7346 
	#CAN_F6R1_FB28_Msk
 (0x1U << 
CAN_F6R1_FB28_Pos
è

	)

7347 
	#CAN_F6R1_FB28
 
CAN_F6R1_FB28_Msk


	)

7348 
	#CAN_F6R1_FB29_Pos
 (29U)

	)

7349 
	#CAN_F6R1_FB29_Msk
 (0x1U << 
CAN_F6R1_FB29_Pos
è

	)

7350 
	#CAN_F6R1_FB29
 
CAN_F6R1_FB29_Msk


	)

7351 
	#CAN_F6R1_FB30_Pos
 (30U)

	)

7352 
	#CAN_F6R1_FB30_Msk
 (0x1U << 
CAN_F6R1_FB30_Pos
è

	)

7353 
	#CAN_F6R1_FB30
 
CAN_F6R1_FB30_Msk


	)

7354 
	#CAN_F6R1_FB31_Pos
 (31U)

	)

7355 
	#CAN_F6R1_FB31_Msk
 (0x1U << 
CAN_F6R1_FB31_Pos
è

	)

7356 
	#CAN_F6R1_FB31
 
CAN_F6R1_FB31_Msk


	)

7359 
	#CAN_F7R1_FB0_Pos
 (0U)

	)

7360 
	#CAN_F7R1_FB0_Msk
 (0x1U << 
CAN_F7R1_FB0_Pos
è

	)

7361 
	#CAN_F7R1_FB0
 
CAN_F7R1_FB0_Msk


	)

7362 
	#CAN_F7R1_FB1_Pos
 (1U)

	)

7363 
	#CAN_F7R1_FB1_Msk
 (0x1U << 
CAN_F7R1_FB1_Pos
è

	)

7364 
	#CAN_F7R1_FB1
 
CAN_F7R1_FB1_Msk


	)

7365 
	#CAN_F7R1_FB2_Pos
 (2U)

	)

7366 
	#CAN_F7R1_FB2_Msk
 (0x1U << 
CAN_F7R1_FB2_Pos
è

	)

7367 
	#CAN_F7R1_FB2
 
CAN_F7R1_FB2_Msk


	)

7368 
	#CAN_F7R1_FB3_Pos
 (3U)

	)

7369 
	#CAN_F7R1_FB3_Msk
 (0x1U << 
CAN_F7R1_FB3_Pos
è

	)

7370 
	#CAN_F7R1_FB3
 
CAN_F7R1_FB3_Msk


	)

7371 
	#CAN_F7R1_FB4_Pos
 (4U)

	)

7372 
	#CAN_F7R1_FB4_Msk
 (0x1U << 
CAN_F7R1_FB4_Pos
è

	)

7373 
	#CAN_F7R1_FB4
 
CAN_F7R1_FB4_Msk


	)

7374 
	#CAN_F7R1_FB5_Pos
 (5U)

	)

7375 
	#CAN_F7R1_FB5_Msk
 (0x1U << 
CAN_F7R1_FB5_Pos
è

	)

7376 
	#CAN_F7R1_FB5
 
CAN_F7R1_FB5_Msk


	)

7377 
	#CAN_F7R1_FB6_Pos
 (6U)

	)

7378 
	#CAN_F7R1_FB6_Msk
 (0x1U << 
CAN_F7R1_FB6_Pos
è

	)

7379 
	#CAN_F7R1_FB6
 
CAN_F7R1_FB6_Msk


	)

7380 
	#CAN_F7R1_FB7_Pos
 (7U)

	)

7381 
	#CAN_F7R1_FB7_Msk
 (0x1U << 
CAN_F7R1_FB7_Pos
è

	)

7382 
	#CAN_F7R1_FB7
 
CAN_F7R1_FB7_Msk


	)

7383 
	#CAN_F7R1_FB8_Pos
 (8U)

	)

7384 
	#CAN_F7R1_FB8_Msk
 (0x1U << 
CAN_F7R1_FB8_Pos
è

	)

7385 
	#CAN_F7R1_FB8
 
CAN_F7R1_FB8_Msk


	)

7386 
	#CAN_F7R1_FB9_Pos
 (9U)

	)

7387 
	#CAN_F7R1_FB9_Msk
 (0x1U << 
CAN_F7R1_FB9_Pos
è

	)

7388 
	#CAN_F7R1_FB9
 
CAN_F7R1_FB9_Msk


	)

7389 
	#CAN_F7R1_FB10_Pos
 (10U)

	)

7390 
	#CAN_F7R1_FB10_Msk
 (0x1U << 
CAN_F7R1_FB10_Pos
è

	)

7391 
	#CAN_F7R1_FB10
 
CAN_F7R1_FB10_Msk


	)

7392 
	#CAN_F7R1_FB11_Pos
 (11U)

	)

7393 
	#CAN_F7R1_FB11_Msk
 (0x1U << 
CAN_F7R1_FB11_Pos
è

	)

7394 
	#CAN_F7R1_FB11
 
CAN_F7R1_FB11_Msk


	)

7395 
	#CAN_F7R1_FB12_Pos
 (12U)

	)

7396 
	#CAN_F7R1_FB12_Msk
 (0x1U << 
CAN_F7R1_FB12_Pos
è

	)

7397 
	#CAN_F7R1_FB12
 
CAN_F7R1_FB12_Msk


	)

7398 
	#CAN_F7R1_FB13_Pos
 (13U)

	)

7399 
	#CAN_F7R1_FB13_Msk
 (0x1U << 
CAN_F7R1_FB13_Pos
è

	)

7400 
	#CAN_F7R1_FB13
 
CAN_F7R1_FB13_Msk


	)

7401 
	#CAN_F7R1_FB14_Pos
 (14U)

	)

7402 
	#CAN_F7R1_FB14_Msk
 (0x1U << 
CAN_F7R1_FB14_Pos
è

	)

7403 
	#CAN_F7R1_FB14
 
CAN_F7R1_FB14_Msk


	)

7404 
	#CAN_F7R1_FB15_Pos
 (15U)

	)

7405 
	#CAN_F7R1_FB15_Msk
 (0x1U << 
CAN_F7R1_FB15_Pos
è

	)

7406 
	#CAN_F7R1_FB15
 
CAN_F7R1_FB15_Msk


	)

7407 
	#CAN_F7R1_FB16_Pos
 (16U)

	)

7408 
	#CAN_F7R1_FB16_Msk
 (0x1U << 
CAN_F7R1_FB16_Pos
è

	)

7409 
	#CAN_F7R1_FB16
 
CAN_F7R1_FB16_Msk


	)

7410 
	#CAN_F7R1_FB17_Pos
 (17U)

	)

7411 
	#CAN_F7R1_FB17_Msk
 (0x1U << 
CAN_F7R1_FB17_Pos
è

	)

7412 
	#CAN_F7R1_FB17
 
CAN_F7R1_FB17_Msk


	)

7413 
	#CAN_F7R1_FB18_Pos
 (18U)

	)

7414 
	#CAN_F7R1_FB18_Msk
 (0x1U << 
CAN_F7R1_FB18_Pos
è

	)

7415 
	#CAN_F7R1_FB18
 
CAN_F7R1_FB18_Msk


	)

7416 
	#CAN_F7R1_FB19_Pos
 (19U)

	)

7417 
	#CAN_F7R1_FB19_Msk
 (0x1U << 
CAN_F7R1_FB19_Pos
è

	)

7418 
	#CAN_F7R1_FB19
 
CAN_F7R1_FB19_Msk


	)

7419 
	#CAN_F7R1_FB20_Pos
 (20U)

	)

7420 
	#CAN_F7R1_FB20_Msk
 (0x1U << 
CAN_F7R1_FB20_Pos
è

	)

7421 
	#CAN_F7R1_FB20
 
CAN_F7R1_FB20_Msk


	)

7422 
	#CAN_F7R1_FB21_Pos
 (21U)

	)

7423 
	#CAN_F7R1_FB21_Msk
 (0x1U << 
CAN_F7R1_FB21_Pos
è

	)

7424 
	#CAN_F7R1_FB21
 
CAN_F7R1_FB21_Msk


	)

7425 
	#CAN_F7R1_FB22_Pos
 (22U)

	)

7426 
	#CAN_F7R1_FB22_Msk
 (0x1U << 
CAN_F7R1_FB22_Pos
è

	)

7427 
	#CAN_F7R1_FB22
 
CAN_F7R1_FB22_Msk


	)

7428 
	#CAN_F7R1_FB23_Pos
 (23U)

	)

7429 
	#CAN_F7R1_FB23_Msk
 (0x1U << 
CAN_F7R1_FB23_Pos
è

	)

7430 
	#CAN_F7R1_FB23
 
CAN_F7R1_FB23_Msk


	)

7431 
	#CAN_F7R1_FB24_Pos
 (24U)

	)

7432 
	#CAN_F7R1_FB24_Msk
 (0x1U << 
CAN_F7R1_FB24_Pos
è

	)

7433 
	#CAN_F7R1_FB24
 
CAN_F7R1_FB24_Msk


	)

7434 
	#CAN_F7R1_FB25_Pos
 (25U)

	)

7435 
	#CAN_F7R1_FB25_Msk
 (0x1U << 
CAN_F7R1_FB25_Pos
è

	)

7436 
	#CAN_F7R1_FB25
 
CAN_F7R1_FB25_Msk


	)

7437 
	#CAN_F7R1_FB26_Pos
 (26U)

	)

7438 
	#CAN_F7R1_FB26_Msk
 (0x1U << 
CAN_F7R1_FB26_Pos
è

	)

7439 
	#CAN_F7R1_FB26
 
CAN_F7R1_FB26_Msk


	)

7440 
	#CAN_F7R1_FB27_Pos
 (27U)

	)

7441 
	#CAN_F7R1_FB27_Msk
 (0x1U << 
CAN_F7R1_FB27_Pos
è

	)

7442 
	#CAN_F7R1_FB27
 
CAN_F7R1_FB27_Msk


	)

7443 
	#CAN_F7R1_FB28_Pos
 (28U)

	)

7444 
	#CAN_F7R1_FB28_Msk
 (0x1U << 
CAN_F7R1_FB28_Pos
è

	)

7445 
	#CAN_F7R1_FB28
 
CAN_F7R1_FB28_Msk


	)

7446 
	#CAN_F7R1_FB29_Pos
 (29U)

	)

7447 
	#CAN_F7R1_FB29_Msk
 (0x1U << 
CAN_F7R1_FB29_Pos
è

	)

7448 
	#CAN_F7R1_FB29
 
CAN_F7R1_FB29_Msk


	)

7449 
	#CAN_F7R1_FB30_Pos
 (30U)

	)

7450 
	#CAN_F7R1_FB30_Msk
 (0x1U << 
CAN_F7R1_FB30_Pos
è

	)

7451 
	#CAN_F7R1_FB30
 
CAN_F7R1_FB30_Msk


	)

7452 
	#CAN_F7R1_FB31_Pos
 (31U)

	)

7453 
	#CAN_F7R1_FB31_Msk
 (0x1U << 
CAN_F7R1_FB31_Pos
è

	)

7454 
	#CAN_F7R1_FB31
 
CAN_F7R1_FB31_Msk


	)

7457 
	#CAN_F8R1_FB0_Pos
 (0U)

	)

7458 
	#CAN_F8R1_FB0_Msk
 (0x1U << 
CAN_F8R1_FB0_Pos
è

	)

7459 
	#CAN_F8R1_FB0
 
CAN_F8R1_FB0_Msk


	)

7460 
	#CAN_F8R1_FB1_Pos
 (1U)

	)

7461 
	#CAN_F8R1_FB1_Msk
 (0x1U << 
CAN_F8R1_FB1_Pos
è

	)

7462 
	#CAN_F8R1_FB1
 
CAN_F8R1_FB1_Msk


	)

7463 
	#CAN_F8R1_FB2_Pos
 (2U)

	)

7464 
	#CAN_F8R1_FB2_Msk
 (0x1U << 
CAN_F8R1_FB2_Pos
è

	)

7465 
	#CAN_F8R1_FB2
 
CAN_F8R1_FB2_Msk


	)

7466 
	#CAN_F8R1_FB3_Pos
 (3U)

	)

7467 
	#CAN_F8R1_FB3_Msk
 (0x1U << 
CAN_F8R1_FB3_Pos
è

	)

7468 
	#CAN_F8R1_FB3
 
CAN_F8R1_FB3_Msk


	)

7469 
	#CAN_F8R1_FB4_Pos
 (4U)

	)

7470 
	#CAN_F8R1_FB4_Msk
 (0x1U << 
CAN_F8R1_FB4_Pos
è

	)

7471 
	#CAN_F8R1_FB4
 
CAN_F8R1_FB4_Msk


	)

7472 
	#CAN_F8R1_FB5_Pos
 (5U)

	)

7473 
	#CAN_F8R1_FB5_Msk
 (0x1U << 
CAN_F8R1_FB5_Pos
è

	)

7474 
	#CAN_F8R1_FB5
 
CAN_F8R1_FB5_Msk


	)

7475 
	#CAN_F8R1_FB6_Pos
 (6U)

	)

7476 
	#CAN_F8R1_FB6_Msk
 (0x1U << 
CAN_F8R1_FB6_Pos
è

	)

7477 
	#CAN_F8R1_FB6
 
CAN_F8R1_FB6_Msk


	)

7478 
	#CAN_F8R1_FB7_Pos
 (7U)

	)

7479 
	#CAN_F8R1_FB7_Msk
 (0x1U << 
CAN_F8R1_FB7_Pos
è

	)

7480 
	#CAN_F8R1_FB7
 
CAN_F8R1_FB7_Msk


	)

7481 
	#CAN_F8R1_FB8_Pos
 (8U)

	)

7482 
	#CAN_F8R1_FB8_Msk
 (0x1U << 
CAN_F8R1_FB8_Pos
è

	)

7483 
	#CAN_F8R1_FB8
 
CAN_F8R1_FB8_Msk


	)

7484 
	#CAN_F8R1_FB9_Pos
 (9U)

	)

7485 
	#CAN_F8R1_FB9_Msk
 (0x1U << 
CAN_F8R1_FB9_Pos
è

	)

7486 
	#CAN_F8R1_FB9
 
CAN_F8R1_FB9_Msk


	)

7487 
	#CAN_F8R1_FB10_Pos
 (10U)

	)

7488 
	#CAN_F8R1_FB10_Msk
 (0x1U << 
CAN_F8R1_FB10_Pos
è

	)

7489 
	#CAN_F8R1_FB10
 
CAN_F8R1_FB10_Msk


	)

7490 
	#CAN_F8R1_FB11_Pos
 (11U)

	)

7491 
	#CAN_F8R1_FB11_Msk
 (0x1U << 
CAN_F8R1_FB11_Pos
è

	)

7492 
	#CAN_F8R1_FB11
 
CAN_F8R1_FB11_Msk


	)

7493 
	#CAN_F8R1_FB12_Pos
 (12U)

	)

7494 
	#CAN_F8R1_FB12_Msk
 (0x1U << 
CAN_F8R1_FB12_Pos
è

	)

7495 
	#CAN_F8R1_FB12
 
CAN_F8R1_FB12_Msk


	)

7496 
	#CAN_F8R1_FB13_Pos
 (13U)

	)

7497 
	#CAN_F8R1_FB13_Msk
 (0x1U << 
CAN_F8R1_FB13_Pos
è

	)

7498 
	#CAN_F8R1_FB13
 
CAN_F8R1_FB13_Msk


	)

7499 
	#CAN_F8R1_FB14_Pos
 (14U)

	)

7500 
	#CAN_F8R1_FB14_Msk
 (0x1U << 
CAN_F8R1_FB14_Pos
è

	)

7501 
	#CAN_F8R1_FB14
 
CAN_F8R1_FB14_Msk


	)

7502 
	#CAN_F8R1_FB15_Pos
 (15U)

	)

7503 
	#CAN_F8R1_FB15_Msk
 (0x1U << 
CAN_F8R1_FB15_Pos
è

	)

7504 
	#CAN_F8R1_FB15
 
CAN_F8R1_FB15_Msk


	)

7505 
	#CAN_F8R1_FB16_Pos
 (16U)

	)

7506 
	#CAN_F8R1_FB16_Msk
 (0x1U << 
CAN_F8R1_FB16_Pos
è

	)

7507 
	#CAN_F8R1_FB16
 
CAN_F8R1_FB16_Msk


	)

7508 
	#CAN_F8R1_FB17_Pos
 (17U)

	)

7509 
	#CAN_F8R1_FB17_Msk
 (0x1U << 
CAN_F8R1_FB17_Pos
è

	)

7510 
	#CAN_F8R1_FB17
 
CAN_F8R1_FB17_Msk


	)

7511 
	#CAN_F8R1_FB18_Pos
 (18U)

	)

7512 
	#CAN_F8R1_FB18_Msk
 (0x1U << 
CAN_F8R1_FB18_Pos
è

	)

7513 
	#CAN_F8R1_FB18
 
CAN_F8R1_FB18_Msk


	)

7514 
	#CAN_F8R1_FB19_Pos
 (19U)

	)

7515 
	#CAN_F8R1_FB19_Msk
 (0x1U << 
CAN_F8R1_FB19_Pos
è

	)

7516 
	#CAN_F8R1_FB19
 
CAN_F8R1_FB19_Msk


	)

7517 
	#CAN_F8R1_FB20_Pos
 (20U)

	)

7518 
	#CAN_F8R1_FB20_Msk
 (0x1U << 
CAN_F8R1_FB20_Pos
è

	)

7519 
	#CAN_F8R1_FB20
 
CAN_F8R1_FB20_Msk


	)

7520 
	#CAN_F8R1_FB21_Pos
 (21U)

	)

7521 
	#CAN_F8R1_FB21_Msk
 (0x1U << 
CAN_F8R1_FB21_Pos
è

	)

7522 
	#CAN_F8R1_FB21
 
CAN_F8R1_FB21_Msk


	)

7523 
	#CAN_F8R1_FB22_Pos
 (22U)

	)

7524 
	#CAN_F8R1_FB22_Msk
 (0x1U << 
CAN_F8R1_FB22_Pos
è

	)

7525 
	#CAN_F8R1_FB22
 
CAN_F8R1_FB22_Msk


	)

7526 
	#CAN_F8R1_FB23_Pos
 (23U)

	)

7527 
	#CAN_F8R1_FB23_Msk
 (0x1U << 
CAN_F8R1_FB23_Pos
è

	)

7528 
	#CAN_F8R1_FB23
 
CAN_F8R1_FB23_Msk


	)

7529 
	#CAN_F8R1_FB24_Pos
 (24U)

	)

7530 
	#CAN_F8R1_FB24_Msk
 (0x1U << 
CAN_F8R1_FB24_Pos
è

	)

7531 
	#CAN_F8R1_FB24
 
CAN_F8R1_FB24_Msk


	)

7532 
	#CAN_F8R1_FB25_Pos
 (25U)

	)

7533 
	#CAN_F8R1_FB25_Msk
 (0x1U << 
CAN_F8R1_FB25_Pos
è

	)

7534 
	#CAN_F8R1_FB25
 
CAN_F8R1_FB25_Msk


	)

7535 
	#CAN_F8R1_FB26_Pos
 (26U)

	)

7536 
	#CAN_F8R1_FB26_Msk
 (0x1U << 
CAN_F8R1_FB26_Pos
è

	)

7537 
	#CAN_F8R1_FB26
 
CAN_F8R1_FB26_Msk


	)

7538 
	#CAN_F8R1_FB27_Pos
 (27U)

	)

7539 
	#CAN_F8R1_FB27_Msk
 (0x1U << 
CAN_F8R1_FB27_Pos
è

	)

7540 
	#CAN_F8R1_FB27
 
CAN_F8R1_FB27_Msk


	)

7541 
	#CAN_F8R1_FB28_Pos
 (28U)

	)

7542 
	#CAN_F8R1_FB28_Msk
 (0x1U << 
CAN_F8R1_FB28_Pos
è

	)

7543 
	#CAN_F8R1_FB28
 
CAN_F8R1_FB28_Msk


	)

7544 
	#CAN_F8R1_FB29_Pos
 (29U)

	)

7545 
	#CAN_F8R1_FB29_Msk
 (0x1U << 
CAN_F8R1_FB29_Pos
è

	)

7546 
	#CAN_F8R1_FB29
 
CAN_F8R1_FB29_Msk


	)

7547 
	#CAN_F8R1_FB30_Pos
 (30U)

	)

7548 
	#CAN_F8R1_FB30_Msk
 (0x1U << 
CAN_F8R1_FB30_Pos
è

	)

7549 
	#CAN_F8R1_FB30
 
CAN_F8R1_FB30_Msk


	)

7550 
	#CAN_F8R1_FB31_Pos
 (31U)

	)

7551 
	#CAN_F8R1_FB31_Msk
 (0x1U << 
CAN_F8R1_FB31_Pos
è

	)

7552 
	#CAN_F8R1_FB31
 
CAN_F8R1_FB31_Msk


	)

7555 
	#CAN_F9R1_FB0_Pos
 (0U)

	)

7556 
	#CAN_F9R1_FB0_Msk
 (0x1U << 
CAN_F9R1_FB0_Pos
è

	)

7557 
	#CAN_F9R1_FB0
 
CAN_F9R1_FB0_Msk


	)

7558 
	#CAN_F9R1_FB1_Pos
 (1U)

	)

7559 
	#CAN_F9R1_FB1_Msk
 (0x1U << 
CAN_F9R1_FB1_Pos
è

	)

7560 
	#CAN_F9R1_FB1
 
CAN_F9R1_FB1_Msk


	)

7561 
	#CAN_F9R1_FB2_Pos
 (2U)

	)

7562 
	#CAN_F9R1_FB2_Msk
 (0x1U << 
CAN_F9R1_FB2_Pos
è

	)

7563 
	#CAN_F9R1_FB2
 
CAN_F9R1_FB2_Msk


	)

7564 
	#CAN_F9R1_FB3_Pos
 (3U)

	)

7565 
	#CAN_F9R1_FB3_Msk
 (0x1U << 
CAN_F9R1_FB3_Pos
è

	)

7566 
	#CAN_F9R1_FB3
 
CAN_F9R1_FB3_Msk


	)

7567 
	#CAN_F9R1_FB4_Pos
 (4U)

	)

7568 
	#CAN_F9R1_FB4_Msk
 (0x1U << 
CAN_F9R1_FB4_Pos
è

	)

7569 
	#CAN_F9R1_FB4
 
CAN_F9R1_FB4_Msk


	)

7570 
	#CAN_F9R1_FB5_Pos
 (5U)

	)

7571 
	#CAN_F9R1_FB5_Msk
 (0x1U << 
CAN_F9R1_FB5_Pos
è

	)

7572 
	#CAN_F9R1_FB5
 
CAN_F9R1_FB5_Msk


	)

7573 
	#CAN_F9R1_FB6_Pos
 (6U)

	)

7574 
	#CAN_F9R1_FB6_Msk
 (0x1U << 
CAN_F9R1_FB6_Pos
è

	)

7575 
	#CAN_F9R1_FB6
 
CAN_F9R1_FB6_Msk


	)

7576 
	#CAN_F9R1_FB7_Pos
 (7U)

	)

7577 
	#CAN_F9R1_FB7_Msk
 (0x1U << 
CAN_F9R1_FB7_Pos
è

	)

7578 
	#CAN_F9R1_FB7
 
CAN_F9R1_FB7_Msk


	)

7579 
	#CAN_F9R1_FB8_Pos
 (8U)

	)

7580 
	#CAN_F9R1_FB8_Msk
 (0x1U << 
CAN_F9R1_FB8_Pos
è

	)

7581 
	#CAN_F9R1_FB8
 
CAN_F9R1_FB8_Msk


	)

7582 
	#CAN_F9R1_FB9_Pos
 (9U)

	)

7583 
	#CAN_F9R1_FB9_Msk
 (0x1U << 
CAN_F9R1_FB9_Pos
è

	)

7584 
	#CAN_F9R1_FB9
 
CAN_F9R1_FB9_Msk


	)

7585 
	#CAN_F9R1_FB10_Pos
 (10U)

	)

7586 
	#CAN_F9R1_FB10_Msk
 (0x1U << 
CAN_F9R1_FB10_Pos
è

	)

7587 
	#CAN_F9R1_FB10
 
CAN_F9R1_FB10_Msk


	)

7588 
	#CAN_F9R1_FB11_Pos
 (11U)

	)

7589 
	#CAN_F9R1_FB11_Msk
 (0x1U << 
CAN_F9R1_FB11_Pos
è

	)

7590 
	#CAN_F9R1_FB11
 
CAN_F9R1_FB11_Msk


	)

7591 
	#CAN_F9R1_FB12_Pos
 (12U)

	)

7592 
	#CAN_F9R1_FB12_Msk
 (0x1U << 
CAN_F9R1_FB12_Pos
è

	)

7593 
	#CAN_F9R1_FB12
 
CAN_F9R1_FB12_Msk


	)

7594 
	#CAN_F9R1_FB13_Pos
 (13U)

	)

7595 
	#CAN_F9R1_FB13_Msk
 (0x1U << 
CAN_F9R1_FB13_Pos
è

	)

7596 
	#CAN_F9R1_FB13
 
CAN_F9R1_FB13_Msk


	)

7597 
	#CAN_F9R1_FB14_Pos
 (14U)

	)

7598 
	#CAN_F9R1_FB14_Msk
 (0x1U << 
CAN_F9R1_FB14_Pos
è

	)

7599 
	#CAN_F9R1_FB14
 
CAN_F9R1_FB14_Msk


	)

7600 
	#CAN_F9R1_FB15_Pos
 (15U)

	)

7601 
	#CAN_F9R1_FB15_Msk
 (0x1U << 
CAN_F9R1_FB15_Pos
è

	)

7602 
	#CAN_F9R1_FB15
 
CAN_F9R1_FB15_Msk


	)

7603 
	#CAN_F9R1_FB16_Pos
 (16U)

	)

7604 
	#CAN_F9R1_FB16_Msk
 (0x1U << 
CAN_F9R1_FB16_Pos
è

	)

7605 
	#CAN_F9R1_FB16
 
CAN_F9R1_FB16_Msk


	)

7606 
	#CAN_F9R1_FB17_Pos
 (17U)

	)

7607 
	#CAN_F9R1_FB17_Msk
 (0x1U << 
CAN_F9R1_FB17_Pos
è

	)

7608 
	#CAN_F9R1_FB17
 
CAN_F9R1_FB17_Msk


	)

7609 
	#CAN_F9R1_FB18_Pos
 (18U)

	)

7610 
	#CAN_F9R1_FB18_Msk
 (0x1U << 
CAN_F9R1_FB18_Pos
è

	)

7611 
	#CAN_F9R1_FB18
 
CAN_F9R1_FB18_Msk


	)

7612 
	#CAN_F9R1_FB19_Pos
 (19U)

	)

7613 
	#CAN_F9R1_FB19_Msk
 (0x1U << 
CAN_F9R1_FB19_Pos
è

	)

7614 
	#CAN_F9R1_FB19
 
CAN_F9R1_FB19_Msk


	)

7615 
	#CAN_F9R1_FB20_Pos
 (20U)

	)

7616 
	#CAN_F9R1_FB20_Msk
 (0x1U << 
CAN_F9R1_FB20_Pos
è

	)

7617 
	#CAN_F9R1_FB20
 
CAN_F9R1_FB20_Msk


	)

7618 
	#CAN_F9R1_FB21_Pos
 (21U)

	)

7619 
	#CAN_F9R1_FB21_Msk
 (0x1U << 
CAN_F9R1_FB21_Pos
è

	)

7620 
	#CAN_F9R1_FB21
 
CAN_F9R1_FB21_Msk


	)

7621 
	#CAN_F9R1_FB22_Pos
 (22U)

	)

7622 
	#CAN_F9R1_FB22_Msk
 (0x1U << 
CAN_F9R1_FB22_Pos
è

	)

7623 
	#CAN_F9R1_FB22
 
CAN_F9R1_FB22_Msk


	)

7624 
	#CAN_F9R1_FB23_Pos
 (23U)

	)

7625 
	#CAN_F9R1_FB23_Msk
 (0x1U << 
CAN_F9R1_FB23_Pos
è

	)

7626 
	#CAN_F9R1_FB23
 
CAN_F9R1_FB23_Msk


	)

7627 
	#CAN_F9R1_FB24_Pos
 (24U)

	)

7628 
	#CAN_F9R1_FB24_Msk
 (0x1U << 
CAN_F9R1_FB24_Pos
è

	)

7629 
	#CAN_F9R1_FB24
 
CAN_F9R1_FB24_Msk


	)

7630 
	#CAN_F9R1_FB25_Pos
 (25U)

	)

7631 
	#CAN_F9R1_FB25_Msk
 (0x1U << 
CAN_F9R1_FB25_Pos
è

	)

7632 
	#CAN_F9R1_FB25
 
CAN_F9R1_FB25_Msk


	)

7633 
	#CAN_F9R1_FB26_Pos
 (26U)

	)

7634 
	#CAN_F9R1_FB26_Msk
 (0x1U << 
CAN_F9R1_FB26_Pos
è

	)

7635 
	#CAN_F9R1_FB26
 
CAN_F9R1_FB26_Msk


	)

7636 
	#CAN_F9R1_FB27_Pos
 (27U)

	)

7637 
	#CAN_F9R1_FB27_Msk
 (0x1U << 
CAN_F9R1_FB27_Pos
è

	)

7638 
	#CAN_F9R1_FB27
 
CAN_F9R1_FB27_Msk


	)

7639 
	#CAN_F9R1_FB28_Pos
 (28U)

	)

7640 
	#CAN_F9R1_FB28_Msk
 (0x1U << 
CAN_F9R1_FB28_Pos
è

	)

7641 
	#CAN_F9R1_FB28
 
CAN_F9R1_FB28_Msk


	)

7642 
	#CAN_F9R1_FB29_Pos
 (29U)

	)

7643 
	#CAN_F9R1_FB29_Msk
 (0x1U << 
CAN_F9R1_FB29_Pos
è

	)

7644 
	#CAN_F9R1_FB29
 
CAN_F9R1_FB29_Msk


	)

7645 
	#CAN_F9R1_FB30_Pos
 (30U)

	)

7646 
	#CAN_F9R1_FB30_Msk
 (0x1U << 
CAN_F9R1_FB30_Pos
è

	)

7647 
	#CAN_F9R1_FB30
 
CAN_F9R1_FB30_Msk


	)

7648 
	#CAN_F9R1_FB31_Pos
 (31U)

	)

7649 
	#CAN_F9R1_FB31_Msk
 (0x1U << 
CAN_F9R1_FB31_Pos
è

	)

7650 
	#CAN_F9R1_FB31
 
CAN_F9R1_FB31_Msk


	)

7653 
	#CAN_F10R1_FB0_Pos
 (0U)

	)

7654 
	#CAN_F10R1_FB0_Msk
 (0x1U << 
CAN_F10R1_FB0_Pos
è

	)

7655 
	#CAN_F10R1_FB0
 
CAN_F10R1_FB0_Msk


	)

7656 
	#CAN_F10R1_FB1_Pos
 (1U)

	)

7657 
	#CAN_F10R1_FB1_Msk
 (0x1U << 
CAN_F10R1_FB1_Pos
è

	)

7658 
	#CAN_F10R1_FB1
 
CAN_F10R1_FB1_Msk


	)

7659 
	#CAN_F10R1_FB2_Pos
 (2U)

	)

7660 
	#CAN_F10R1_FB2_Msk
 (0x1U << 
CAN_F10R1_FB2_Pos
è

	)

7661 
	#CAN_F10R1_FB2
 
CAN_F10R1_FB2_Msk


	)

7662 
	#CAN_F10R1_FB3_Pos
 (3U)

	)

7663 
	#CAN_F10R1_FB3_Msk
 (0x1U << 
CAN_F10R1_FB3_Pos
è

	)

7664 
	#CAN_F10R1_FB3
 
CAN_F10R1_FB3_Msk


	)

7665 
	#CAN_F10R1_FB4_Pos
 (4U)

	)

7666 
	#CAN_F10R1_FB4_Msk
 (0x1U << 
CAN_F10R1_FB4_Pos
è

	)

7667 
	#CAN_F10R1_FB4
 
CAN_F10R1_FB4_Msk


	)

7668 
	#CAN_F10R1_FB5_Pos
 (5U)

	)

7669 
	#CAN_F10R1_FB5_Msk
 (0x1U << 
CAN_F10R1_FB5_Pos
è

	)

7670 
	#CAN_F10R1_FB5
 
CAN_F10R1_FB5_Msk


	)

7671 
	#CAN_F10R1_FB6_Pos
 (6U)

	)

7672 
	#CAN_F10R1_FB6_Msk
 (0x1U << 
CAN_F10R1_FB6_Pos
è

	)

7673 
	#CAN_F10R1_FB6
 
CAN_F10R1_FB6_Msk


	)

7674 
	#CAN_F10R1_FB7_Pos
 (7U)

	)

7675 
	#CAN_F10R1_FB7_Msk
 (0x1U << 
CAN_F10R1_FB7_Pos
è

	)

7676 
	#CAN_F10R1_FB7
 
CAN_F10R1_FB7_Msk


	)

7677 
	#CAN_F10R1_FB8_Pos
 (8U)

	)

7678 
	#CAN_F10R1_FB8_Msk
 (0x1U << 
CAN_F10R1_FB8_Pos
è

	)

7679 
	#CAN_F10R1_FB8
 
CAN_F10R1_FB8_Msk


	)

7680 
	#CAN_F10R1_FB9_Pos
 (9U)

	)

7681 
	#CAN_F10R1_FB9_Msk
 (0x1U << 
CAN_F10R1_FB9_Pos
è

	)

7682 
	#CAN_F10R1_FB9
 
CAN_F10R1_FB9_Msk


	)

7683 
	#CAN_F10R1_FB10_Pos
 (10U)

	)

7684 
	#CAN_F10R1_FB10_Msk
 (0x1U << 
CAN_F10R1_FB10_Pos
è

	)

7685 
	#CAN_F10R1_FB10
 
CAN_F10R1_FB10_Msk


	)

7686 
	#CAN_F10R1_FB11_Pos
 (11U)

	)

7687 
	#CAN_F10R1_FB11_Msk
 (0x1U << 
CAN_F10R1_FB11_Pos
è

	)

7688 
	#CAN_F10R1_FB11
 
CAN_F10R1_FB11_Msk


	)

7689 
	#CAN_F10R1_FB12_Pos
 (12U)

	)

7690 
	#CAN_F10R1_FB12_Msk
 (0x1U << 
CAN_F10R1_FB12_Pos
è

	)

7691 
	#CAN_F10R1_FB12
 
CAN_F10R1_FB12_Msk


	)

7692 
	#CAN_F10R1_FB13_Pos
 (13U)

	)

7693 
	#CAN_F10R1_FB13_Msk
 (0x1U << 
CAN_F10R1_FB13_Pos
è

	)

7694 
	#CAN_F10R1_FB13
 
CAN_F10R1_FB13_Msk


	)

7695 
	#CAN_F10R1_FB14_Pos
 (14U)

	)

7696 
	#CAN_F10R1_FB14_Msk
 (0x1U << 
CAN_F10R1_FB14_Pos
è

	)

7697 
	#CAN_F10R1_FB14
 
CAN_F10R1_FB14_Msk


	)

7698 
	#CAN_F10R1_FB15_Pos
 (15U)

	)

7699 
	#CAN_F10R1_FB15_Msk
 (0x1U << 
CAN_F10R1_FB15_Pos
è

	)

7700 
	#CAN_F10R1_FB15
 
CAN_F10R1_FB15_Msk


	)

7701 
	#CAN_F10R1_FB16_Pos
 (16U)

	)

7702 
	#CAN_F10R1_FB16_Msk
 (0x1U << 
CAN_F10R1_FB16_Pos
è

	)

7703 
	#CAN_F10R1_FB16
 
CAN_F10R1_FB16_Msk


	)

7704 
	#CAN_F10R1_FB17_Pos
 (17U)

	)

7705 
	#CAN_F10R1_FB17_Msk
 (0x1U << 
CAN_F10R1_FB17_Pos
è

	)

7706 
	#CAN_F10R1_FB17
 
CAN_F10R1_FB17_Msk


	)

7707 
	#CAN_F10R1_FB18_Pos
 (18U)

	)

7708 
	#CAN_F10R1_FB18_Msk
 (0x1U << 
CAN_F10R1_FB18_Pos
è

	)

7709 
	#CAN_F10R1_FB18
 
CAN_F10R1_FB18_Msk


	)

7710 
	#CAN_F10R1_FB19_Pos
 (19U)

	)

7711 
	#CAN_F10R1_FB19_Msk
 (0x1U << 
CAN_F10R1_FB19_Pos
è

	)

7712 
	#CAN_F10R1_FB19
 
CAN_F10R1_FB19_Msk


	)

7713 
	#CAN_F10R1_FB20_Pos
 (20U)

	)

7714 
	#CAN_F10R1_FB20_Msk
 (0x1U << 
CAN_F10R1_FB20_Pos
è

	)

7715 
	#CAN_F10R1_FB20
 
CAN_F10R1_FB20_Msk


	)

7716 
	#CAN_F10R1_FB21_Pos
 (21U)

	)

7717 
	#CAN_F10R1_FB21_Msk
 (0x1U << 
CAN_F10R1_FB21_Pos
è

	)

7718 
	#CAN_F10R1_FB21
 
CAN_F10R1_FB21_Msk


	)

7719 
	#CAN_F10R1_FB22_Pos
 (22U)

	)

7720 
	#CAN_F10R1_FB22_Msk
 (0x1U << 
CAN_F10R1_FB22_Pos
è

	)

7721 
	#CAN_F10R1_FB22
 
CAN_F10R1_FB22_Msk


	)

7722 
	#CAN_F10R1_FB23_Pos
 (23U)

	)

7723 
	#CAN_F10R1_FB23_Msk
 (0x1U << 
CAN_F10R1_FB23_Pos
è

	)

7724 
	#CAN_F10R1_FB23
 
CAN_F10R1_FB23_Msk


	)

7725 
	#CAN_F10R1_FB24_Pos
 (24U)

	)

7726 
	#CAN_F10R1_FB24_Msk
 (0x1U << 
CAN_F10R1_FB24_Pos
è

	)

7727 
	#CAN_F10R1_FB24
 
CAN_F10R1_FB24_Msk


	)

7728 
	#CAN_F10R1_FB25_Pos
 (25U)

	)

7729 
	#CAN_F10R1_FB25_Msk
 (0x1U << 
CAN_F10R1_FB25_Pos
è

	)

7730 
	#CAN_F10R1_FB25
 
CAN_F10R1_FB25_Msk


	)

7731 
	#CAN_F10R1_FB26_Pos
 (26U)

	)

7732 
	#CAN_F10R1_FB26_Msk
 (0x1U << 
CAN_F10R1_FB26_Pos
è

	)

7733 
	#CAN_F10R1_FB26
 
CAN_F10R1_FB26_Msk


	)

7734 
	#CAN_F10R1_FB27_Pos
 (27U)

	)

7735 
	#CAN_F10R1_FB27_Msk
 (0x1U << 
CAN_F10R1_FB27_Pos
è

	)

7736 
	#CAN_F10R1_FB27
 
CAN_F10R1_FB27_Msk


	)

7737 
	#CAN_F10R1_FB28_Pos
 (28U)

	)

7738 
	#CAN_F10R1_FB28_Msk
 (0x1U << 
CAN_F10R1_FB28_Pos
è

	)

7739 
	#CAN_F10R1_FB28
 
CAN_F10R1_FB28_Msk


	)

7740 
	#CAN_F10R1_FB29_Pos
 (29U)

	)

7741 
	#CAN_F10R1_FB29_Msk
 (0x1U << 
CAN_F10R1_FB29_Pos
è

	)

7742 
	#CAN_F10R1_FB29
 
CAN_F10R1_FB29_Msk


	)

7743 
	#CAN_F10R1_FB30_Pos
 (30U)

	)

7744 
	#CAN_F10R1_FB30_Msk
 (0x1U << 
CAN_F10R1_FB30_Pos
è

	)

7745 
	#CAN_F10R1_FB30
 
CAN_F10R1_FB30_Msk


	)

7746 
	#CAN_F10R1_FB31_Pos
 (31U)

	)

7747 
	#CAN_F10R1_FB31_Msk
 (0x1U << 
CAN_F10R1_FB31_Pos
è

	)

7748 
	#CAN_F10R1_FB31
 
CAN_F10R1_FB31_Msk


	)

7751 
	#CAN_F11R1_FB0_Pos
 (0U)

	)

7752 
	#CAN_F11R1_FB0_Msk
 (0x1U << 
CAN_F11R1_FB0_Pos
è

	)

7753 
	#CAN_F11R1_FB0
 
CAN_F11R1_FB0_Msk


	)

7754 
	#CAN_F11R1_FB1_Pos
 (1U)

	)

7755 
	#CAN_F11R1_FB1_Msk
 (0x1U << 
CAN_F11R1_FB1_Pos
è

	)

7756 
	#CAN_F11R1_FB1
 
CAN_F11R1_FB1_Msk


	)

7757 
	#CAN_F11R1_FB2_Pos
 (2U)

	)

7758 
	#CAN_F11R1_FB2_Msk
 (0x1U << 
CAN_F11R1_FB2_Pos
è

	)

7759 
	#CAN_F11R1_FB2
 
CAN_F11R1_FB2_Msk


	)

7760 
	#CAN_F11R1_FB3_Pos
 (3U)

	)

7761 
	#CAN_F11R1_FB3_Msk
 (0x1U << 
CAN_F11R1_FB3_Pos
è

	)

7762 
	#CAN_F11R1_FB3
 
CAN_F11R1_FB3_Msk


	)

7763 
	#CAN_F11R1_FB4_Pos
 (4U)

	)

7764 
	#CAN_F11R1_FB4_Msk
 (0x1U << 
CAN_F11R1_FB4_Pos
è

	)

7765 
	#CAN_F11R1_FB4
 
CAN_F11R1_FB4_Msk


	)

7766 
	#CAN_F11R1_FB5_Pos
 (5U)

	)

7767 
	#CAN_F11R1_FB5_Msk
 (0x1U << 
CAN_F11R1_FB5_Pos
è

	)

7768 
	#CAN_F11R1_FB5
 
CAN_F11R1_FB5_Msk


	)

7769 
	#CAN_F11R1_FB6_Pos
 (6U)

	)

7770 
	#CAN_F11R1_FB6_Msk
 (0x1U << 
CAN_F11R1_FB6_Pos
è

	)

7771 
	#CAN_F11R1_FB6
 
CAN_F11R1_FB6_Msk


	)

7772 
	#CAN_F11R1_FB7_Pos
 (7U)

	)

7773 
	#CAN_F11R1_FB7_Msk
 (0x1U << 
CAN_F11R1_FB7_Pos
è

	)

7774 
	#CAN_F11R1_FB7
 
CAN_F11R1_FB7_Msk


	)

7775 
	#CAN_F11R1_FB8_Pos
 (8U)

	)

7776 
	#CAN_F11R1_FB8_Msk
 (0x1U << 
CAN_F11R1_FB8_Pos
è

	)

7777 
	#CAN_F11R1_FB8
 
CAN_F11R1_FB8_Msk


	)

7778 
	#CAN_F11R1_FB9_Pos
 (9U)

	)

7779 
	#CAN_F11R1_FB9_Msk
 (0x1U << 
CAN_F11R1_FB9_Pos
è

	)

7780 
	#CAN_F11R1_FB9
 
CAN_F11R1_FB9_Msk


	)

7781 
	#CAN_F11R1_FB10_Pos
 (10U)

	)

7782 
	#CAN_F11R1_FB10_Msk
 (0x1U << 
CAN_F11R1_FB10_Pos
è

	)

7783 
	#CAN_F11R1_FB10
 
CAN_F11R1_FB10_Msk


	)

7784 
	#CAN_F11R1_FB11_Pos
 (11U)

	)

7785 
	#CAN_F11R1_FB11_Msk
 (0x1U << 
CAN_F11R1_FB11_Pos
è

	)

7786 
	#CAN_F11R1_FB11
 
CAN_F11R1_FB11_Msk


	)

7787 
	#CAN_F11R1_FB12_Pos
 (12U)

	)

7788 
	#CAN_F11R1_FB12_Msk
 (0x1U << 
CAN_F11R1_FB12_Pos
è

	)

7789 
	#CAN_F11R1_FB12
 
CAN_F11R1_FB12_Msk


	)

7790 
	#CAN_F11R1_FB13_Pos
 (13U)

	)

7791 
	#CAN_F11R1_FB13_Msk
 (0x1U << 
CAN_F11R1_FB13_Pos
è

	)

7792 
	#CAN_F11R1_FB13
 
CAN_F11R1_FB13_Msk


	)

7793 
	#CAN_F11R1_FB14_Pos
 (14U)

	)

7794 
	#CAN_F11R1_FB14_Msk
 (0x1U << 
CAN_F11R1_FB14_Pos
è

	)

7795 
	#CAN_F11R1_FB14
 
CAN_F11R1_FB14_Msk


	)

7796 
	#CAN_F11R1_FB15_Pos
 (15U)

	)

7797 
	#CAN_F11R1_FB15_Msk
 (0x1U << 
CAN_F11R1_FB15_Pos
è

	)

7798 
	#CAN_F11R1_FB15
 
CAN_F11R1_FB15_Msk


	)

7799 
	#CAN_F11R1_FB16_Pos
 (16U)

	)

7800 
	#CAN_F11R1_FB16_Msk
 (0x1U << 
CAN_F11R1_FB16_Pos
è

	)

7801 
	#CAN_F11R1_FB16
 
CAN_F11R1_FB16_Msk


	)

7802 
	#CAN_F11R1_FB17_Pos
 (17U)

	)

7803 
	#CAN_F11R1_FB17_Msk
 (0x1U << 
CAN_F11R1_FB17_Pos
è

	)

7804 
	#CAN_F11R1_FB17
 
CAN_F11R1_FB17_Msk


	)

7805 
	#CAN_F11R1_FB18_Pos
 (18U)

	)

7806 
	#CAN_F11R1_FB18_Msk
 (0x1U << 
CAN_F11R1_FB18_Pos
è

	)

7807 
	#CAN_F11R1_FB18
 
CAN_F11R1_FB18_Msk


	)

7808 
	#CAN_F11R1_FB19_Pos
 (19U)

	)

7809 
	#CAN_F11R1_FB19_Msk
 (0x1U << 
CAN_F11R1_FB19_Pos
è

	)

7810 
	#CAN_F11R1_FB19
 
CAN_F11R1_FB19_Msk


	)

7811 
	#CAN_F11R1_FB20_Pos
 (20U)

	)

7812 
	#CAN_F11R1_FB20_Msk
 (0x1U << 
CAN_F11R1_FB20_Pos
è

	)

7813 
	#CAN_F11R1_FB20
 
CAN_F11R1_FB20_Msk


	)

7814 
	#CAN_F11R1_FB21_Pos
 (21U)

	)

7815 
	#CAN_F11R1_FB21_Msk
 (0x1U << 
CAN_F11R1_FB21_Pos
è

	)

7816 
	#CAN_F11R1_FB21
 
CAN_F11R1_FB21_Msk


	)

7817 
	#CAN_F11R1_FB22_Pos
 (22U)

	)

7818 
	#CAN_F11R1_FB22_Msk
 (0x1U << 
CAN_F11R1_FB22_Pos
è

	)

7819 
	#CAN_F11R1_FB22
 
CAN_F11R1_FB22_Msk


	)

7820 
	#CAN_F11R1_FB23_Pos
 (23U)

	)

7821 
	#CAN_F11R1_FB23_Msk
 (0x1U << 
CAN_F11R1_FB23_Pos
è

	)

7822 
	#CAN_F11R1_FB23
 
CAN_F11R1_FB23_Msk


	)

7823 
	#CAN_F11R1_FB24_Pos
 (24U)

	)

7824 
	#CAN_F11R1_FB24_Msk
 (0x1U << 
CAN_F11R1_FB24_Pos
è

	)

7825 
	#CAN_F11R1_FB24
 
CAN_F11R1_FB24_Msk


	)

7826 
	#CAN_F11R1_FB25_Pos
 (25U)

	)

7827 
	#CAN_F11R1_FB25_Msk
 (0x1U << 
CAN_F11R1_FB25_Pos
è

	)

7828 
	#CAN_F11R1_FB25
 
CAN_F11R1_FB25_Msk


	)

7829 
	#CAN_F11R1_FB26_Pos
 (26U)

	)

7830 
	#CAN_F11R1_FB26_Msk
 (0x1U << 
CAN_F11R1_FB26_Pos
è

	)

7831 
	#CAN_F11R1_FB26
 
CAN_F11R1_FB26_Msk


	)

7832 
	#CAN_F11R1_FB27_Pos
 (27U)

	)

7833 
	#CAN_F11R1_FB27_Msk
 (0x1U << 
CAN_F11R1_FB27_Pos
è

	)

7834 
	#CAN_F11R1_FB27
 
CAN_F11R1_FB27_Msk


	)

7835 
	#CAN_F11R1_FB28_Pos
 (28U)

	)

7836 
	#CAN_F11R1_FB28_Msk
 (0x1U << 
CAN_F11R1_FB28_Pos
è

	)

7837 
	#CAN_F11R1_FB28
 
CAN_F11R1_FB28_Msk


	)

7838 
	#CAN_F11R1_FB29_Pos
 (29U)

	)

7839 
	#CAN_F11R1_FB29_Msk
 (0x1U << 
CAN_F11R1_FB29_Pos
è

	)

7840 
	#CAN_F11R1_FB29
 
CAN_F11R1_FB29_Msk


	)

7841 
	#CAN_F11R1_FB30_Pos
 (30U)

	)

7842 
	#CAN_F11R1_FB30_Msk
 (0x1U << 
CAN_F11R1_FB30_Pos
è

	)

7843 
	#CAN_F11R1_FB30
 
CAN_F11R1_FB30_Msk


	)

7844 
	#CAN_F11R1_FB31_Pos
 (31U)

	)

7845 
	#CAN_F11R1_FB31_Msk
 (0x1U << 
CAN_F11R1_FB31_Pos
è

	)

7846 
	#CAN_F11R1_FB31
 
CAN_F11R1_FB31_Msk


	)

7849 
	#CAN_F12R1_FB0_Pos
 (0U)

	)

7850 
	#CAN_F12R1_FB0_Msk
 (0x1U << 
CAN_F12R1_FB0_Pos
è

	)

7851 
	#CAN_F12R1_FB0
 
CAN_F12R1_FB0_Msk


	)

7852 
	#CAN_F12R1_FB1_Pos
 (1U)

	)

7853 
	#CAN_F12R1_FB1_Msk
 (0x1U << 
CAN_F12R1_FB1_Pos
è

	)

7854 
	#CAN_F12R1_FB1
 
CAN_F12R1_FB1_Msk


	)

7855 
	#CAN_F12R1_FB2_Pos
 (2U)

	)

7856 
	#CAN_F12R1_FB2_Msk
 (0x1U << 
CAN_F12R1_FB2_Pos
è

	)

7857 
	#CAN_F12R1_FB2
 
CAN_F12R1_FB2_Msk


	)

7858 
	#CAN_F12R1_FB3_Pos
 (3U)

	)

7859 
	#CAN_F12R1_FB3_Msk
 (0x1U << 
CAN_F12R1_FB3_Pos
è

	)

7860 
	#CAN_F12R1_FB3
 
CAN_F12R1_FB3_Msk


	)

7861 
	#CAN_F12R1_FB4_Pos
 (4U)

	)

7862 
	#CAN_F12R1_FB4_Msk
 (0x1U << 
CAN_F12R1_FB4_Pos
è

	)

7863 
	#CAN_F12R1_FB4
 
CAN_F12R1_FB4_Msk


	)

7864 
	#CAN_F12R1_FB5_Pos
 (5U)

	)

7865 
	#CAN_F12R1_FB5_Msk
 (0x1U << 
CAN_F12R1_FB5_Pos
è

	)

7866 
	#CAN_F12R1_FB5
 
CAN_F12R1_FB5_Msk


	)

7867 
	#CAN_F12R1_FB6_Pos
 (6U)

	)

7868 
	#CAN_F12R1_FB6_Msk
 (0x1U << 
CAN_F12R1_FB6_Pos
è

	)

7869 
	#CAN_F12R1_FB6
 
CAN_F12R1_FB6_Msk


	)

7870 
	#CAN_F12R1_FB7_Pos
 (7U)

	)

7871 
	#CAN_F12R1_FB7_Msk
 (0x1U << 
CAN_F12R1_FB7_Pos
è

	)

7872 
	#CAN_F12R1_FB7
 
CAN_F12R1_FB7_Msk


	)

7873 
	#CAN_F12R1_FB8_Pos
 (8U)

	)

7874 
	#CAN_F12R1_FB8_Msk
 (0x1U << 
CAN_F12R1_FB8_Pos
è

	)

7875 
	#CAN_F12R1_FB8
 
CAN_F12R1_FB8_Msk


	)

7876 
	#CAN_F12R1_FB9_Pos
 (9U)

	)

7877 
	#CAN_F12R1_FB9_Msk
 (0x1U << 
CAN_F12R1_FB9_Pos
è

	)

7878 
	#CAN_F12R1_FB9
 
CAN_F12R1_FB9_Msk


	)

7879 
	#CAN_F12R1_FB10_Pos
 (10U)

	)

7880 
	#CAN_F12R1_FB10_Msk
 (0x1U << 
CAN_F12R1_FB10_Pos
è

	)

7881 
	#CAN_F12R1_FB10
 
CAN_F12R1_FB10_Msk


	)

7882 
	#CAN_F12R1_FB11_Pos
 (11U)

	)

7883 
	#CAN_F12R1_FB11_Msk
 (0x1U << 
CAN_F12R1_FB11_Pos
è

	)

7884 
	#CAN_F12R1_FB11
 
CAN_F12R1_FB11_Msk


	)

7885 
	#CAN_F12R1_FB12_Pos
 (12U)

	)

7886 
	#CAN_F12R1_FB12_Msk
 (0x1U << 
CAN_F12R1_FB12_Pos
è

	)

7887 
	#CAN_F12R1_FB12
 
CAN_F12R1_FB12_Msk


	)

7888 
	#CAN_F12R1_FB13_Pos
 (13U)

	)

7889 
	#CAN_F12R1_FB13_Msk
 (0x1U << 
CAN_F12R1_FB13_Pos
è

	)

7890 
	#CAN_F12R1_FB13
 
CAN_F12R1_FB13_Msk


	)

7891 
	#CAN_F12R1_FB14_Pos
 (14U)

	)

7892 
	#CAN_F12R1_FB14_Msk
 (0x1U << 
CAN_F12R1_FB14_Pos
è

	)

7893 
	#CAN_F12R1_FB14
 
CAN_F12R1_FB14_Msk


	)

7894 
	#CAN_F12R1_FB15_Pos
 (15U)

	)

7895 
	#CAN_F12R1_FB15_Msk
 (0x1U << 
CAN_F12R1_FB15_Pos
è

	)

7896 
	#CAN_F12R1_FB15
 
CAN_F12R1_FB15_Msk


	)

7897 
	#CAN_F12R1_FB16_Pos
 (16U)

	)

7898 
	#CAN_F12R1_FB16_Msk
 (0x1U << 
CAN_F12R1_FB16_Pos
è

	)

7899 
	#CAN_F12R1_FB16
 
CAN_F12R1_FB16_Msk


	)

7900 
	#CAN_F12R1_FB17_Pos
 (17U)

	)

7901 
	#CAN_F12R1_FB17_Msk
 (0x1U << 
CAN_F12R1_FB17_Pos
è

	)

7902 
	#CAN_F12R1_FB17
 
CAN_F12R1_FB17_Msk


	)

7903 
	#CAN_F12R1_FB18_Pos
 (18U)

	)

7904 
	#CAN_F12R1_FB18_Msk
 (0x1U << 
CAN_F12R1_FB18_Pos
è

	)

7905 
	#CAN_F12R1_FB18
 
CAN_F12R1_FB18_Msk


	)

7906 
	#CAN_F12R1_FB19_Pos
 (19U)

	)

7907 
	#CAN_F12R1_FB19_Msk
 (0x1U << 
CAN_F12R1_FB19_Pos
è

	)

7908 
	#CAN_F12R1_FB19
 
CAN_F12R1_FB19_Msk


	)

7909 
	#CAN_F12R1_FB20_Pos
 (20U)

	)

7910 
	#CAN_F12R1_FB20_Msk
 (0x1U << 
CAN_F12R1_FB20_Pos
è

	)

7911 
	#CAN_F12R1_FB20
 
CAN_F12R1_FB20_Msk


	)

7912 
	#CAN_F12R1_FB21_Pos
 (21U)

	)

7913 
	#CAN_F12R1_FB21_Msk
 (0x1U << 
CAN_F12R1_FB21_Pos
è

	)

7914 
	#CAN_F12R1_FB21
 
CAN_F12R1_FB21_Msk


	)

7915 
	#CAN_F12R1_FB22_Pos
 (22U)

	)

7916 
	#CAN_F12R1_FB22_Msk
 (0x1U << 
CAN_F12R1_FB22_Pos
è

	)

7917 
	#CAN_F12R1_FB22
 
CAN_F12R1_FB22_Msk


	)

7918 
	#CAN_F12R1_FB23_Pos
 (23U)

	)

7919 
	#CAN_F12R1_FB23_Msk
 (0x1U << 
CAN_F12R1_FB23_Pos
è

	)

7920 
	#CAN_F12R1_FB23
 
CAN_F12R1_FB23_Msk


	)

7921 
	#CAN_F12R1_FB24_Pos
 (24U)

	)

7922 
	#CAN_F12R1_FB24_Msk
 (0x1U << 
CAN_F12R1_FB24_Pos
è

	)

7923 
	#CAN_F12R1_FB24
 
CAN_F12R1_FB24_Msk


	)

7924 
	#CAN_F12R1_FB25_Pos
 (25U)

	)

7925 
	#CAN_F12R1_FB25_Msk
 (0x1U << 
CAN_F12R1_FB25_Pos
è

	)

7926 
	#CAN_F12R1_FB25
 
CAN_F12R1_FB25_Msk


	)

7927 
	#CAN_F12R1_FB26_Pos
 (26U)

	)

7928 
	#CAN_F12R1_FB26_Msk
 (0x1U << 
CAN_F12R1_FB26_Pos
è

	)

7929 
	#CAN_F12R1_FB26
 
CAN_F12R1_FB26_Msk


	)

7930 
	#CAN_F12R1_FB27_Pos
 (27U)

	)

7931 
	#CAN_F12R1_FB27_Msk
 (0x1U << 
CAN_F12R1_FB27_Pos
è

	)

7932 
	#CAN_F12R1_FB27
 
CAN_F12R1_FB27_Msk


	)

7933 
	#CAN_F12R1_FB28_Pos
 (28U)

	)

7934 
	#CAN_F12R1_FB28_Msk
 (0x1U << 
CAN_F12R1_FB28_Pos
è

	)

7935 
	#CAN_F12R1_FB28
 
CAN_F12R1_FB28_Msk


	)

7936 
	#CAN_F12R1_FB29_Pos
 (29U)

	)

7937 
	#CAN_F12R1_FB29_Msk
 (0x1U << 
CAN_F12R1_FB29_Pos
è

	)

7938 
	#CAN_F12R1_FB29
 
CAN_F12R1_FB29_Msk


	)

7939 
	#CAN_F12R1_FB30_Pos
 (30U)

	)

7940 
	#CAN_F12R1_FB30_Msk
 (0x1U << 
CAN_F12R1_FB30_Pos
è

	)

7941 
	#CAN_F12R1_FB30
 
CAN_F12R1_FB30_Msk


	)

7942 
	#CAN_F12R1_FB31_Pos
 (31U)

	)

7943 
	#CAN_F12R1_FB31_Msk
 (0x1U << 
CAN_F12R1_FB31_Pos
è

	)

7944 
	#CAN_F12R1_FB31
 
CAN_F12R1_FB31_Msk


	)

7947 
	#CAN_F13R1_FB0_Pos
 (0U)

	)

7948 
	#CAN_F13R1_FB0_Msk
 (0x1U << 
CAN_F13R1_FB0_Pos
è

	)

7949 
	#CAN_F13R1_FB0
 
CAN_F13R1_FB0_Msk


	)

7950 
	#CAN_F13R1_FB1_Pos
 (1U)

	)

7951 
	#CAN_F13R1_FB1_Msk
 (0x1U << 
CAN_F13R1_FB1_Pos
è

	)

7952 
	#CAN_F13R1_FB1
 
CAN_F13R1_FB1_Msk


	)

7953 
	#CAN_F13R1_FB2_Pos
 (2U)

	)

7954 
	#CAN_F13R1_FB2_Msk
 (0x1U << 
CAN_F13R1_FB2_Pos
è

	)

7955 
	#CAN_F13R1_FB2
 
CAN_F13R1_FB2_Msk


	)

7956 
	#CAN_F13R1_FB3_Pos
 (3U)

	)

7957 
	#CAN_F13R1_FB3_Msk
 (0x1U << 
CAN_F13R1_FB3_Pos
è

	)

7958 
	#CAN_F13R1_FB3
 
CAN_F13R1_FB3_Msk


	)

7959 
	#CAN_F13R1_FB4_Pos
 (4U)

	)

7960 
	#CAN_F13R1_FB4_Msk
 (0x1U << 
CAN_F13R1_FB4_Pos
è

	)

7961 
	#CAN_F13R1_FB4
 
CAN_F13R1_FB4_Msk


	)

7962 
	#CAN_F13R1_FB5_Pos
 (5U)

	)

7963 
	#CAN_F13R1_FB5_Msk
 (0x1U << 
CAN_F13R1_FB5_Pos
è

	)

7964 
	#CAN_F13R1_FB5
 
CAN_F13R1_FB5_Msk


	)

7965 
	#CAN_F13R1_FB6_Pos
 (6U)

	)

7966 
	#CAN_F13R1_FB6_Msk
 (0x1U << 
CAN_F13R1_FB6_Pos
è

	)

7967 
	#CAN_F13R1_FB6
 
CAN_F13R1_FB6_Msk


	)

7968 
	#CAN_F13R1_FB7_Pos
 (7U)

	)

7969 
	#CAN_F13R1_FB7_Msk
 (0x1U << 
CAN_F13R1_FB7_Pos
è

	)

7970 
	#CAN_F13R1_FB7
 
CAN_F13R1_FB7_Msk


	)

7971 
	#CAN_F13R1_FB8_Pos
 (8U)

	)

7972 
	#CAN_F13R1_FB8_Msk
 (0x1U << 
CAN_F13R1_FB8_Pos
è

	)

7973 
	#CAN_F13R1_FB8
 
CAN_F13R1_FB8_Msk


	)

7974 
	#CAN_F13R1_FB9_Pos
 (9U)

	)

7975 
	#CAN_F13R1_FB9_Msk
 (0x1U << 
CAN_F13R1_FB9_Pos
è

	)

7976 
	#CAN_F13R1_FB9
 
CAN_F13R1_FB9_Msk


	)

7977 
	#CAN_F13R1_FB10_Pos
 (10U)

	)

7978 
	#CAN_F13R1_FB10_Msk
 (0x1U << 
CAN_F13R1_FB10_Pos
è

	)

7979 
	#CAN_F13R1_FB10
 
CAN_F13R1_FB10_Msk


	)

7980 
	#CAN_F13R1_FB11_Pos
 (11U)

	)

7981 
	#CAN_F13R1_FB11_Msk
 (0x1U << 
CAN_F13R1_FB11_Pos
è

	)

7982 
	#CAN_F13R1_FB11
 
CAN_F13R1_FB11_Msk


	)

7983 
	#CAN_F13R1_FB12_Pos
 (12U)

	)

7984 
	#CAN_F13R1_FB12_Msk
 (0x1U << 
CAN_F13R1_FB12_Pos
è

	)

7985 
	#CAN_F13R1_FB12
 
CAN_F13R1_FB12_Msk


	)

7986 
	#CAN_F13R1_FB13_Pos
 (13U)

	)

7987 
	#CAN_F13R1_FB13_Msk
 (0x1U << 
CAN_F13R1_FB13_Pos
è

	)

7988 
	#CAN_F13R1_FB13
 
CAN_F13R1_FB13_Msk


	)

7989 
	#CAN_F13R1_FB14_Pos
 (14U)

	)

7990 
	#CAN_F13R1_FB14_Msk
 (0x1U << 
CAN_F13R1_FB14_Pos
è

	)

7991 
	#CAN_F13R1_FB14
 
CAN_F13R1_FB14_Msk


	)

7992 
	#CAN_F13R1_FB15_Pos
 (15U)

	)

7993 
	#CAN_F13R1_FB15_Msk
 (0x1U << 
CAN_F13R1_FB15_Pos
è

	)

7994 
	#CAN_F13R1_FB15
 
CAN_F13R1_FB15_Msk


	)

7995 
	#CAN_F13R1_FB16_Pos
 (16U)

	)

7996 
	#CAN_F13R1_FB16_Msk
 (0x1U << 
CAN_F13R1_FB16_Pos
è

	)

7997 
	#CAN_F13R1_FB16
 
CAN_F13R1_FB16_Msk


	)

7998 
	#CAN_F13R1_FB17_Pos
 (17U)

	)

7999 
	#CAN_F13R1_FB17_Msk
 (0x1U << 
CAN_F13R1_FB17_Pos
è

	)

8000 
	#CAN_F13R1_FB17
 
CAN_F13R1_FB17_Msk


	)

8001 
	#CAN_F13R1_FB18_Pos
 (18U)

	)

8002 
	#CAN_F13R1_FB18_Msk
 (0x1U << 
CAN_F13R1_FB18_Pos
è

	)

8003 
	#CAN_F13R1_FB18
 
CAN_F13R1_FB18_Msk


	)

8004 
	#CAN_F13R1_FB19_Pos
 (19U)

	)

8005 
	#CAN_F13R1_FB19_Msk
 (0x1U << 
CAN_F13R1_FB19_Pos
è

	)

8006 
	#CAN_F13R1_FB19
 
CAN_F13R1_FB19_Msk


	)

8007 
	#CAN_F13R1_FB20_Pos
 (20U)

	)

8008 
	#CAN_F13R1_FB20_Msk
 (0x1U << 
CAN_F13R1_FB20_Pos
è

	)

8009 
	#CAN_F13R1_FB20
 
CAN_F13R1_FB20_Msk


	)

8010 
	#CAN_F13R1_FB21_Pos
 (21U)

	)

8011 
	#CAN_F13R1_FB21_Msk
 (0x1U << 
CAN_F13R1_FB21_Pos
è

	)

8012 
	#CAN_F13R1_FB21
 
CAN_F13R1_FB21_Msk


	)

8013 
	#CAN_F13R1_FB22_Pos
 (22U)

	)

8014 
	#CAN_F13R1_FB22_Msk
 (0x1U << 
CAN_F13R1_FB22_Pos
è

	)

8015 
	#CAN_F13R1_FB22
 
CAN_F13R1_FB22_Msk


	)

8016 
	#CAN_F13R1_FB23_Pos
 (23U)

	)

8017 
	#CAN_F13R1_FB23_Msk
 (0x1U << 
CAN_F13R1_FB23_Pos
è

	)

8018 
	#CAN_F13R1_FB23
 
CAN_F13R1_FB23_Msk


	)

8019 
	#CAN_F13R1_FB24_Pos
 (24U)

	)

8020 
	#CAN_F13R1_FB24_Msk
 (0x1U << 
CAN_F13R1_FB24_Pos
è

	)

8021 
	#CAN_F13R1_FB24
 
CAN_F13R1_FB24_Msk


	)

8022 
	#CAN_F13R1_FB25_Pos
 (25U)

	)

8023 
	#CAN_F13R1_FB25_Msk
 (0x1U << 
CAN_F13R1_FB25_Pos
è

	)

8024 
	#CAN_F13R1_FB25
 
CAN_F13R1_FB25_Msk


	)

8025 
	#CAN_F13R1_FB26_Pos
 (26U)

	)

8026 
	#CAN_F13R1_FB26_Msk
 (0x1U << 
CAN_F13R1_FB26_Pos
è

	)

8027 
	#CAN_F13R1_FB26
 
CAN_F13R1_FB26_Msk


	)

8028 
	#CAN_F13R1_FB27_Pos
 (27U)

	)

8029 
	#CAN_F13R1_FB27_Msk
 (0x1U << 
CAN_F13R1_FB27_Pos
è

	)

8030 
	#CAN_F13R1_FB27
 
CAN_F13R1_FB27_Msk


	)

8031 
	#CAN_F13R1_FB28_Pos
 (28U)

	)

8032 
	#CAN_F13R1_FB28_Msk
 (0x1U << 
CAN_F13R1_FB28_Pos
è

	)

8033 
	#CAN_F13R1_FB28
 
CAN_F13R1_FB28_Msk


	)

8034 
	#CAN_F13R1_FB29_Pos
 (29U)

	)

8035 
	#CAN_F13R1_FB29_Msk
 (0x1U << 
CAN_F13R1_FB29_Pos
è

	)

8036 
	#CAN_F13R1_FB29
 
CAN_F13R1_FB29_Msk


	)

8037 
	#CAN_F13R1_FB30_Pos
 (30U)

	)

8038 
	#CAN_F13R1_FB30_Msk
 (0x1U << 
CAN_F13R1_FB30_Pos
è

	)

8039 
	#CAN_F13R1_FB30
 
CAN_F13R1_FB30_Msk


	)

8040 
	#CAN_F13R1_FB31_Pos
 (31U)

	)

8041 
	#CAN_F13R1_FB31_Msk
 (0x1U << 
CAN_F13R1_FB31_Pos
è

	)

8042 
	#CAN_F13R1_FB31
 
CAN_F13R1_FB31_Msk


	)

8045 
	#CAN_F0R2_FB0_Pos
 (0U)

	)

8046 
	#CAN_F0R2_FB0_Msk
 (0x1U << 
CAN_F0R2_FB0_Pos
è

	)

8047 
	#CAN_F0R2_FB0
 
CAN_F0R2_FB0_Msk


	)

8048 
	#CAN_F0R2_FB1_Pos
 (1U)

	)

8049 
	#CAN_F0R2_FB1_Msk
 (0x1U << 
CAN_F0R2_FB1_Pos
è

	)

8050 
	#CAN_F0R2_FB1
 
CAN_F0R2_FB1_Msk


	)

8051 
	#CAN_F0R2_FB2_Pos
 (2U)

	)

8052 
	#CAN_F0R2_FB2_Msk
 (0x1U << 
CAN_F0R2_FB2_Pos
è

	)

8053 
	#CAN_F0R2_FB2
 
CAN_F0R2_FB2_Msk


	)

8054 
	#CAN_F0R2_FB3_Pos
 (3U)

	)

8055 
	#CAN_F0R2_FB3_Msk
 (0x1U << 
CAN_F0R2_FB3_Pos
è

	)

8056 
	#CAN_F0R2_FB3
 
CAN_F0R2_FB3_Msk


	)

8057 
	#CAN_F0R2_FB4_Pos
 (4U)

	)

8058 
	#CAN_F0R2_FB4_Msk
 (0x1U << 
CAN_F0R2_FB4_Pos
è

	)

8059 
	#CAN_F0R2_FB4
 
CAN_F0R2_FB4_Msk


	)

8060 
	#CAN_F0R2_FB5_Pos
 (5U)

	)

8061 
	#CAN_F0R2_FB5_Msk
 (0x1U << 
CAN_F0R2_FB5_Pos
è

	)

8062 
	#CAN_F0R2_FB5
 
CAN_F0R2_FB5_Msk


	)

8063 
	#CAN_F0R2_FB6_Pos
 (6U)

	)

8064 
	#CAN_F0R2_FB6_Msk
 (0x1U << 
CAN_F0R2_FB6_Pos
è

	)

8065 
	#CAN_F0R2_FB6
 
CAN_F0R2_FB6_Msk


	)

8066 
	#CAN_F0R2_FB7_Pos
 (7U)

	)

8067 
	#CAN_F0R2_FB7_Msk
 (0x1U << 
CAN_F0R2_FB7_Pos
è

	)

8068 
	#CAN_F0R2_FB7
 
CAN_F0R2_FB7_Msk


	)

8069 
	#CAN_F0R2_FB8_Pos
 (8U)

	)

8070 
	#CAN_F0R2_FB8_Msk
 (0x1U << 
CAN_F0R2_FB8_Pos
è

	)

8071 
	#CAN_F0R2_FB8
 
CAN_F0R2_FB8_Msk


	)

8072 
	#CAN_F0R2_FB9_Pos
 (9U)

	)

8073 
	#CAN_F0R2_FB9_Msk
 (0x1U << 
CAN_F0R2_FB9_Pos
è

	)

8074 
	#CAN_F0R2_FB9
 
CAN_F0R2_FB9_Msk


	)

8075 
	#CAN_F0R2_FB10_Pos
 (10U)

	)

8076 
	#CAN_F0R2_FB10_Msk
 (0x1U << 
CAN_F0R2_FB10_Pos
è

	)

8077 
	#CAN_F0R2_FB10
 
CAN_F0R2_FB10_Msk


	)

8078 
	#CAN_F0R2_FB11_Pos
 (11U)

	)

8079 
	#CAN_F0R2_FB11_Msk
 (0x1U << 
CAN_F0R2_FB11_Pos
è

	)

8080 
	#CAN_F0R2_FB11
 
CAN_F0R2_FB11_Msk


	)

8081 
	#CAN_F0R2_FB12_Pos
 (12U)

	)

8082 
	#CAN_F0R2_FB12_Msk
 (0x1U << 
CAN_F0R2_FB12_Pos
è

	)

8083 
	#CAN_F0R2_FB12
 
CAN_F0R2_FB12_Msk


	)

8084 
	#CAN_F0R2_FB13_Pos
 (13U)

	)

8085 
	#CAN_F0R2_FB13_Msk
 (0x1U << 
CAN_F0R2_FB13_Pos
è

	)

8086 
	#CAN_F0R2_FB13
 
CAN_F0R2_FB13_Msk


	)

8087 
	#CAN_F0R2_FB14_Pos
 (14U)

	)

8088 
	#CAN_F0R2_FB14_Msk
 (0x1U << 
CAN_F0R2_FB14_Pos
è

	)

8089 
	#CAN_F0R2_FB14
 
CAN_F0R2_FB14_Msk


	)

8090 
	#CAN_F0R2_FB15_Pos
 (15U)

	)

8091 
	#CAN_F0R2_FB15_Msk
 (0x1U << 
CAN_F0R2_FB15_Pos
è

	)

8092 
	#CAN_F0R2_FB15
 
CAN_F0R2_FB15_Msk


	)

8093 
	#CAN_F0R2_FB16_Pos
 (16U)

	)

8094 
	#CAN_F0R2_FB16_Msk
 (0x1U << 
CAN_F0R2_FB16_Pos
è

	)

8095 
	#CAN_F0R2_FB16
 
CAN_F0R2_FB16_Msk


	)

8096 
	#CAN_F0R2_FB17_Pos
 (17U)

	)

8097 
	#CAN_F0R2_FB17_Msk
 (0x1U << 
CAN_F0R2_FB17_Pos
è

	)

8098 
	#CAN_F0R2_FB17
 
CAN_F0R2_FB17_Msk


	)

8099 
	#CAN_F0R2_FB18_Pos
 (18U)

	)

8100 
	#CAN_F0R2_FB18_Msk
 (0x1U << 
CAN_F0R2_FB18_Pos
è

	)

8101 
	#CAN_F0R2_FB18
 
CAN_F0R2_FB18_Msk


	)

8102 
	#CAN_F0R2_FB19_Pos
 (19U)

	)

8103 
	#CAN_F0R2_FB19_Msk
 (0x1U << 
CAN_F0R2_FB19_Pos
è

	)

8104 
	#CAN_F0R2_FB19
 
CAN_F0R2_FB19_Msk


	)

8105 
	#CAN_F0R2_FB20_Pos
 (20U)

	)

8106 
	#CAN_F0R2_FB20_Msk
 (0x1U << 
CAN_F0R2_FB20_Pos
è

	)

8107 
	#CAN_F0R2_FB20
 
CAN_F0R2_FB20_Msk


	)

8108 
	#CAN_F0R2_FB21_Pos
 (21U)

	)

8109 
	#CAN_F0R2_FB21_Msk
 (0x1U << 
CAN_F0R2_FB21_Pos
è

	)

8110 
	#CAN_F0R2_FB21
 
CAN_F0R2_FB21_Msk


	)

8111 
	#CAN_F0R2_FB22_Pos
 (22U)

	)

8112 
	#CAN_F0R2_FB22_Msk
 (0x1U << 
CAN_F0R2_FB22_Pos
è

	)

8113 
	#CAN_F0R2_FB22
 
CAN_F0R2_FB22_Msk


	)

8114 
	#CAN_F0R2_FB23_Pos
 (23U)

	)

8115 
	#CAN_F0R2_FB23_Msk
 (0x1U << 
CAN_F0R2_FB23_Pos
è

	)

8116 
	#CAN_F0R2_FB23
 
CAN_F0R2_FB23_Msk


	)

8117 
	#CAN_F0R2_FB24_Pos
 (24U)

	)

8118 
	#CAN_F0R2_FB24_Msk
 (0x1U << 
CAN_F0R2_FB24_Pos
è

	)

8119 
	#CAN_F0R2_FB24
 
CAN_F0R2_FB24_Msk


	)

8120 
	#CAN_F0R2_FB25_Pos
 (25U)

	)

8121 
	#CAN_F0R2_FB25_Msk
 (0x1U << 
CAN_F0R2_FB25_Pos
è

	)

8122 
	#CAN_F0R2_FB25
 
CAN_F0R2_FB25_Msk


	)

8123 
	#CAN_F0R2_FB26_Pos
 (26U)

	)

8124 
	#CAN_F0R2_FB26_Msk
 (0x1U << 
CAN_F0R2_FB26_Pos
è

	)

8125 
	#CAN_F0R2_FB26
 
CAN_F0R2_FB26_Msk


	)

8126 
	#CAN_F0R2_FB27_Pos
 (27U)

	)

8127 
	#CAN_F0R2_FB27_Msk
 (0x1U << 
CAN_F0R2_FB27_Pos
è

	)

8128 
	#CAN_F0R2_FB27
 
CAN_F0R2_FB27_Msk


	)

8129 
	#CAN_F0R2_FB28_Pos
 (28U)

	)

8130 
	#CAN_F0R2_FB28_Msk
 (0x1U << 
CAN_F0R2_FB28_Pos
è

	)

8131 
	#CAN_F0R2_FB28
 
CAN_F0R2_FB28_Msk


	)

8132 
	#CAN_F0R2_FB29_Pos
 (29U)

	)

8133 
	#CAN_F0R2_FB29_Msk
 (0x1U << 
CAN_F0R2_FB29_Pos
è

	)

8134 
	#CAN_F0R2_FB29
 
CAN_F0R2_FB29_Msk


	)

8135 
	#CAN_F0R2_FB30_Pos
 (30U)

	)

8136 
	#CAN_F0R2_FB30_Msk
 (0x1U << 
CAN_F0R2_FB30_Pos
è

	)

8137 
	#CAN_F0R2_FB30
 
CAN_F0R2_FB30_Msk


	)

8138 
	#CAN_F0R2_FB31_Pos
 (31U)

	)

8139 
	#CAN_F0R2_FB31_Msk
 (0x1U << 
CAN_F0R2_FB31_Pos
è

	)

8140 
	#CAN_F0R2_FB31
 
CAN_F0R2_FB31_Msk


	)

8143 
	#CAN_F1R2_FB0_Pos
 (0U)

	)

8144 
	#CAN_F1R2_FB0_Msk
 (0x1U << 
CAN_F1R2_FB0_Pos
è

	)

8145 
	#CAN_F1R2_FB0
 
CAN_F1R2_FB0_Msk


	)

8146 
	#CAN_F1R2_FB1_Pos
 (1U)

	)

8147 
	#CAN_F1R2_FB1_Msk
 (0x1U << 
CAN_F1R2_FB1_Pos
è

	)

8148 
	#CAN_F1R2_FB1
 
CAN_F1R2_FB1_Msk


	)

8149 
	#CAN_F1R2_FB2_Pos
 (2U)

	)

8150 
	#CAN_F1R2_FB2_Msk
 (0x1U << 
CAN_F1R2_FB2_Pos
è

	)

8151 
	#CAN_F1R2_FB2
 
CAN_F1R2_FB2_Msk


	)

8152 
	#CAN_F1R2_FB3_Pos
 (3U)

	)

8153 
	#CAN_F1R2_FB3_Msk
 (0x1U << 
CAN_F1R2_FB3_Pos
è

	)

8154 
	#CAN_F1R2_FB3
 
CAN_F1R2_FB3_Msk


	)

8155 
	#CAN_F1R2_FB4_Pos
 (4U)

	)

8156 
	#CAN_F1R2_FB4_Msk
 (0x1U << 
CAN_F1R2_FB4_Pos
è

	)

8157 
	#CAN_F1R2_FB4
 
CAN_F1R2_FB4_Msk


	)

8158 
	#CAN_F1R2_FB5_Pos
 (5U)

	)

8159 
	#CAN_F1R2_FB5_Msk
 (0x1U << 
CAN_F1R2_FB5_Pos
è

	)

8160 
	#CAN_F1R2_FB5
 
CAN_F1R2_FB5_Msk


	)

8161 
	#CAN_F1R2_FB6_Pos
 (6U)

	)

8162 
	#CAN_F1R2_FB6_Msk
 (0x1U << 
CAN_F1R2_FB6_Pos
è

	)

8163 
	#CAN_F1R2_FB6
 
CAN_F1R2_FB6_Msk


	)

8164 
	#CAN_F1R2_FB7_Pos
 (7U)

	)

8165 
	#CAN_F1R2_FB7_Msk
 (0x1U << 
CAN_F1R2_FB7_Pos
è

	)

8166 
	#CAN_F1R2_FB7
 
CAN_F1R2_FB7_Msk


	)

8167 
	#CAN_F1R2_FB8_Pos
 (8U)

	)

8168 
	#CAN_F1R2_FB8_Msk
 (0x1U << 
CAN_F1R2_FB8_Pos
è

	)

8169 
	#CAN_F1R2_FB8
 
CAN_F1R2_FB8_Msk


	)

8170 
	#CAN_F1R2_FB9_Pos
 (9U)

	)

8171 
	#CAN_F1R2_FB9_Msk
 (0x1U << 
CAN_F1R2_FB9_Pos
è

	)

8172 
	#CAN_F1R2_FB9
 
CAN_F1R2_FB9_Msk


	)

8173 
	#CAN_F1R2_FB10_Pos
 (10U)

	)

8174 
	#CAN_F1R2_FB10_Msk
 (0x1U << 
CAN_F1R2_FB10_Pos
è

	)

8175 
	#CAN_F1R2_FB10
 
CAN_F1R2_FB10_Msk


	)

8176 
	#CAN_F1R2_FB11_Pos
 (11U)

	)

8177 
	#CAN_F1R2_FB11_Msk
 (0x1U << 
CAN_F1R2_FB11_Pos
è

	)

8178 
	#CAN_F1R2_FB11
 
CAN_F1R2_FB11_Msk


	)

8179 
	#CAN_F1R2_FB12_Pos
 (12U)

	)

8180 
	#CAN_F1R2_FB12_Msk
 (0x1U << 
CAN_F1R2_FB12_Pos
è

	)

8181 
	#CAN_F1R2_FB12
 
CAN_F1R2_FB12_Msk


	)

8182 
	#CAN_F1R2_FB13_Pos
 (13U)

	)

8183 
	#CAN_F1R2_FB13_Msk
 (0x1U << 
CAN_F1R2_FB13_Pos
è

	)

8184 
	#CAN_F1R2_FB13
 
CAN_F1R2_FB13_Msk


	)

8185 
	#CAN_F1R2_FB14_Pos
 (14U)

	)

8186 
	#CAN_F1R2_FB14_Msk
 (0x1U << 
CAN_F1R2_FB14_Pos
è

	)

8187 
	#CAN_F1R2_FB14
 
CAN_F1R2_FB14_Msk


	)

8188 
	#CAN_F1R2_FB15_Pos
 (15U)

	)

8189 
	#CAN_F1R2_FB15_Msk
 (0x1U << 
CAN_F1R2_FB15_Pos
è

	)

8190 
	#CAN_F1R2_FB15
 
CAN_F1R2_FB15_Msk


	)

8191 
	#CAN_F1R2_FB16_Pos
 (16U)

	)

8192 
	#CAN_F1R2_FB16_Msk
 (0x1U << 
CAN_F1R2_FB16_Pos
è

	)

8193 
	#CAN_F1R2_FB16
 
CAN_F1R2_FB16_Msk


	)

8194 
	#CAN_F1R2_FB17_Pos
 (17U)

	)

8195 
	#CAN_F1R2_FB17_Msk
 (0x1U << 
CAN_F1R2_FB17_Pos
è

	)

8196 
	#CAN_F1R2_FB17
 
CAN_F1R2_FB17_Msk


	)

8197 
	#CAN_F1R2_FB18_Pos
 (18U)

	)

8198 
	#CAN_F1R2_FB18_Msk
 (0x1U << 
CAN_F1R2_FB18_Pos
è

	)

8199 
	#CAN_F1R2_FB18
 
CAN_F1R2_FB18_Msk


	)

8200 
	#CAN_F1R2_FB19_Pos
 (19U)

	)

8201 
	#CAN_F1R2_FB19_Msk
 (0x1U << 
CAN_F1R2_FB19_Pos
è

	)

8202 
	#CAN_F1R2_FB19
 
CAN_F1R2_FB19_Msk


	)

8203 
	#CAN_F1R2_FB20_Pos
 (20U)

	)

8204 
	#CAN_F1R2_FB20_Msk
 (0x1U << 
CAN_F1R2_FB20_Pos
è

	)

8205 
	#CAN_F1R2_FB20
 
CAN_F1R2_FB20_Msk


	)

8206 
	#CAN_F1R2_FB21_Pos
 (21U)

	)

8207 
	#CAN_F1R2_FB21_Msk
 (0x1U << 
CAN_F1R2_FB21_Pos
è

	)

8208 
	#CAN_F1R2_FB21
 
CAN_F1R2_FB21_Msk


	)

8209 
	#CAN_F1R2_FB22_Pos
 (22U)

	)

8210 
	#CAN_F1R2_FB22_Msk
 (0x1U << 
CAN_F1R2_FB22_Pos
è

	)

8211 
	#CAN_F1R2_FB22
 
CAN_F1R2_FB22_Msk


	)

8212 
	#CAN_F1R2_FB23_Pos
 (23U)

	)

8213 
	#CAN_F1R2_FB23_Msk
 (0x1U << 
CAN_F1R2_FB23_Pos
è

	)

8214 
	#CAN_F1R2_FB23
 
CAN_F1R2_FB23_Msk


	)

8215 
	#CAN_F1R2_FB24_Pos
 (24U)

	)

8216 
	#CAN_F1R2_FB24_Msk
 (0x1U << 
CAN_F1R2_FB24_Pos
è

	)

8217 
	#CAN_F1R2_FB24
 
CAN_F1R2_FB24_Msk


	)

8218 
	#CAN_F1R2_FB25_Pos
 (25U)

	)

8219 
	#CAN_F1R2_FB25_Msk
 (0x1U << 
CAN_F1R2_FB25_Pos
è

	)

8220 
	#CAN_F1R2_FB25
 
CAN_F1R2_FB25_Msk


	)

8221 
	#CAN_F1R2_FB26_Pos
 (26U)

	)

8222 
	#CAN_F1R2_FB26_Msk
 (0x1U << 
CAN_F1R2_FB26_Pos
è

	)

8223 
	#CAN_F1R2_FB26
 
CAN_F1R2_FB26_Msk


	)

8224 
	#CAN_F1R2_FB27_Pos
 (27U)

	)

8225 
	#CAN_F1R2_FB27_Msk
 (0x1U << 
CAN_F1R2_FB27_Pos
è

	)

8226 
	#CAN_F1R2_FB27
 
CAN_F1R2_FB27_Msk


	)

8227 
	#CAN_F1R2_FB28_Pos
 (28U)

	)

8228 
	#CAN_F1R2_FB28_Msk
 (0x1U << 
CAN_F1R2_FB28_Pos
è

	)

8229 
	#CAN_F1R2_FB28
 
CAN_F1R2_FB28_Msk


	)

8230 
	#CAN_F1R2_FB29_Pos
 (29U)

	)

8231 
	#CAN_F1R2_FB29_Msk
 (0x1U << 
CAN_F1R2_FB29_Pos
è

	)

8232 
	#CAN_F1R2_FB29
 
CAN_F1R2_FB29_Msk


	)

8233 
	#CAN_F1R2_FB30_Pos
 (30U)

	)

8234 
	#CAN_F1R2_FB30_Msk
 (0x1U << 
CAN_F1R2_FB30_Pos
è

	)

8235 
	#CAN_F1R2_FB30
 
CAN_F1R2_FB30_Msk


	)

8236 
	#CAN_F1R2_FB31_Pos
 (31U)

	)

8237 
	#CAN_F1R2_FB31_Msk
 (0x1U << 
CAN_F1R2_FB31_Pos
è

	)

8238 
	#CAN_F1R2_FB31
 
CAN_F1R2_FB31_Msk


	)

8241 
	#CAN_F2R2_FB0_Pos
 (0U)

	)

8242 
	#CAN_F2R2_FB0_Msk
 (0x1U << 
CAN_F2R2_FB0_Pos
è

	)

8243 
	#CAN_F2R2_FB0
 
CAN_F2R2_FB0_Msk


	)

8244 
	#CAN_F2R2_FB1_Pos
 (1U)

	)

8245 
	#CAN_F2R2_FB1_Msk
 (0x1U << 
CAN_F2R2_FB1_Pos
è

	)

8246 
	#CAN_F2R2_FB1
 
CAN_F2R2_FB1_Msk


	)

8247 
	#CAN_F2R2_FB2_Pos
 (2U)

	)

8248 
	#CAN_F2R2_FB2_Msk
 (0x1U << 
CAN_F2R2_FB2_Pos
è

	)

8249 
	#CAN_F2R2_FB2
 
CAN_F2R2_FB2_Msk


	)

8250 
	#CAN_F2R2_FB3_Pos
 (3U)

	)

8251 
	#CAN_F2R2_FB3_Msk
 (0x1U << 
CAN_F2R2_FB3_Pos
è

	)

8252 
	#CAN_F2R2_FB3
 
CAN_F2R2_FB3_Msk


	)

8253 
	#CAN_F2R2_FB4_Pos
 (4U)

	)

8254 
	#CAN_F2R2_FB4_Msk
 (0x1U << 
CAN_F2R2_FB4_Pos
è

	)

8255 
	#CAN_F2R2_FB4
 
CAN_F2R2_FB4_Msk


	)

8256 
	#CAN_F2R2_FB5_Pos
 (5U)

	)

8257 
	#CAN_F2R2_FB5_Msk
 (0x1U << 
CAN_F2R2_FB5_Pos
è

	)

8258 
	#CAN_F2R2_FB5
 
CAN_F2R2_FB5_Msk


	)

8259 
	#CAN_F2R2_FB6_Pos
 (6U)

	)

8260 
	#CAN_F2R2_FB6_Msk
 (0x1U << 
CAN_F2R2_FB6_Pos
è

	)

8261 
	#CAN_F2R2_FB6
 
CAN_F2R2_FB6_Msk


	)

8262 
	#CAN_F2R2_FB7_Pos
 (7U)

	)

8263 
	#CAN_F2R2_FB7_Msk
 (0x1U << 
CAN_F2R2_FB7_Pos
è

	)

8264 
	#CAN_F2R2_FB7
 
CAN_F2R2_FB7_Msk


	)

8265 
	#CAN_F2R2_FB8_Pos
 (8U)

	)

8266 
	#CAN_F2R2_FB8_Msk
 (0x1U << 
CAN_F2R2_FB8_Pos
è

	)

8267 
	#CAN_F2R2_FB8
 
CAN_F2R2_FB8_Msk


	)

8268 
	#CAN_F2R2_FB9_Pos
 (9U)

	)

8269 
	#CAN_F2R2_FB9_Msk
 (0x1U << 
CAN_F2R2_FB9_Pos
è

	)

8270 
	#CAN_F2R2_FB9
 
CAN_F2R2_FB9_Msk


	)

8271 
	#CAN_F2R2_FB10_Pos
 (10U)

	)

8272 
	#CAN_F2R2_FB10_Msk
 (0x1U << 
CAN_F2R2_FB10_Pos
è

	)

8273 
	#CAN_F2R2_FB10
 
CAN_F2R2_FB10_Msk


	)

8274 
	#CAN_F2R2_FB11_Pos
 (11U)

	)

8275 
	#CAN_F2R2_FB11_Msk
 (0x1U << 
CAN_F2R2_FB11_Pos
è

	)

8276 
	#CAN_F2R2_FB11
 
CAN_F2R2_FB11_Msk


	)

8277 
	#CAN_F2R2_FB12_Pos
 (12U)

	)

8278 
	#CAN_F2R2_FB12_Msk
 (0x1U << 
CAN_F2R2_FB12_Pos
è

	)

8279 
	#CAN_F2R2_FB12
 
CAN_F2R2_FB12_Msk


	)

8280 
	#CAN_F2R2_FB13_Pos
 (13U)

	)

8281 
	#CAN_F2R2_FB13_Msk
 (0x1U << 
CAN_F2R2_FB13_Pos
è

	)

8282 
	#CAN_F2R2_FB13
 
CAN_F2R2_FB13_Msk


	)

8283 
	#CAN_F2R2_FB14_Pos
 (14U)

	)

8284 
	#CAN_F2R2_FB14_Msk
 (0x1U << 
CAN_F2R2_FB14_Pos
è

	)

8285 
	#CAN_F2R2_FB14
 
CAN_F2R2_FB14_Msk


	)

8286 
	#CAN_F2R2_FB15_Pos
 (15U)

	)

8287 
	#CAN_F2R2_FB15_Msk
 (0x1U << 
CAN_F2R2_FB15_Pos
è

	)

8288 
	#CAN_F2R2_FB15
 
CAN_F2R2_FB15_Msk


	)

8289 
	#CAN_F2R2_FB16_Pos
 (16U)

	)

8290 
	#CAN_F2R2_FB16_Msk
 (0x1U << 
CAN_F2R2_FB16_Pos
è

	)

8291 
	#CAN_F2R2_FB16
 
CAN_F2R2_FB16_Msk


	)

8292 
	#CAN_F2R2_FB17_Pos
 (17U)

	)

8293 
	#CAN_F2R2_FB17_Msk
 (0x1U << 
CAN_F2R2_FB17_Pos
è

	)

8294 
	#CAN_F2R2_FB17
 
CAN_F2R2_FB17_Msk


	)

8295 
	#CAN_F2R2_FB18_Pos
 (18U)

	)

8296 
	#CAN_F2R2_FB18_Msk
 (0x1U << 
CAN_F2R2_FB18_Pos
è

	)

8297 
	#CAN_F2R2_FB18
 
CAN_F2R2_FB18_Msk


	)

8298 
	#CAN_F2R2_FB19_Pos
 (19U)

	)

8299 
	#CAN_F2R2_FB19_Msk
 (0x1U << 
CAN_F2R2_FB19_Pos
è

	)

8300 
	#CAN_F2R2_FB19
 
CAN_F2R2_FB19_Msk


	)

8301 
	#CAN_F2R2_FB20_Pos
 (20U)

	)

8302 
	#CAN_F2R2_FB20_Msk
 (0x1U << 
CAN_F2R2_FB20_Pos
è

	)

8303 
	#CAN_F2R2_FB20
 
CAN_F2R2_FB20_Msk


	)

8304 
	#CAN_F2R2_FB21_Pos
 (21U)

	)

8305 
	#CAN_F2R2_FB21_Msk
 (0x1U << 
CAN_F2R2_FB21_Pos
è

	)

8306 
	#CAN_F2R2_FB21
 
CAN_F2R2_FB21_Msk


	)

8307 
	#CAN_F2R2_FB22_Pos
 (22U)

	)

8308 
	#CAN_F2R2_FB22_Msk
 (0x1U << 
CAN_F2R2_FB22_Pos
è

	)

8309 
	#CAN_F2R2_FB22
 
CAN_F2R2_FB22_Msk


	)

8310 
	#CAN_F2R2_FB23_Pos
 (23U)

	)

8311 
	#CAN_F2R2_FB23_Msk
 (0x1U << 
CAN_F2R2_FB23_Pos
è

	)

8312 
	#CAN_F2R2_FB23
 
CAN_F2R2_FB23_Msk


	)

8313 
	#CAN_F2R2_FB24_Pos
 (24U)

	)

8314 
	#CAN_F2R2_FB24_Msk
 (0x1U << 
CAN_F2R2_FB24_Pos
è

	)

8315 
	#CAN_F2R2_FB24
 
CAN_F2R2_FB24_Msk


	)

8316 
	#CAN_F2R2_FB25_Pos
 (25U)

	)

8317 
	#CAN_F2R2_FB25_Msk
 (0x1U << 
CAN_F2R2_FB25_Pos
è

	)

8318 
	#CAN_F2R2_FB25
 
CAN_F2R2_FB25_Msk


	)

8319 
	#CAN_F2R2_FB26_Pos
 (26U)

	)

8320 
	#CAN_F2R2_FB26_Msk
 (0x1U << 
CAN_F2R2_FB26_Pos
è

	)

8321 
	#CAN_F2R2_FB26
 
CAN_F2R2_FB26_Msk


	)

8322 
	#CAN_F2R2_FB27_Pos
 (27U)

	)

8323 
	#CAN_F2R2_FB27_Msk
 (0x1U << 
CAN_F2R2_FB27_Pos
è

	)

8324 
	#CAN_F2R2_FB27
 
CAN_F2R2_FB27_Msk


	)

8325 
	#CAN_F2R2_FB28_Pos
 (28U)

	)

8326 
	#CAN_F2R2_FB28_Msk
 (0x1U << 
CAN_F2R2_FB28_Pos
è

	)

8327 
	#CAN_F2R2_FB28
 
CAN_F2R2_FB28_Msk


	)

8328 
	#CAN_F2R2_FB29_Pos
 (29U)

	)

8329 
	#CAN_F2R2_FB29_Msk
 (0x1U << 
CAN_F2R2_FB29_Pos
è

	)

8330 
	#CAN_F2R2_FB29
 
CAN_F2R2_FB29_Msk


	)

8331 
	#CAN_F2R2_FB30_Pos
 (30U)

	)

8332 
	#CAN_F2R2_FB30_Msk
 (0x1U << 
CAN_F2R2_FB30_Pos
è

	)

8333 
	#CAN_F2R2_FB30
 
CAN_F2R2_FB30_Msk


	)

8334 
	#CAN_F2R2_FB31_Pos
 (31U)

	)

8335 
	#CAN_F2R2_FB31_Msk
 (0x1U << 
CAN_F2R2_FB31_Pos
è

	)

8336 
	#CAN_F2R2_FB31
 
CAN_F2R2_FB31_Msk


	)

8339 
	#CAN_F3R2_FB0_Pos
 (0U)

	)

8340 
	#CAN_F3R2_FB0_Msk
 (0x1U << 
CAN_F3R2_FB0_Pos
è

	)

8341 
	#CAN_F3R2_FB0
 
CAN_F3R2_FB0_Msk


	)

8342 
	#CAN_F3R2_FB1_Pos
 (1U)

	)

8343 
	#CAN_F3R2_FB1_Msk
 (0x1U << 
CAN_F3R2_FB1_Pos
è

	)

8344 
	#CAN_F3R2_FB1
 
CAN_F3R2_FB1_Msk


	)

8345 
	#CAN_F3R2_FB2_Pos
 (2U)

	)

8346 
	#CAN_F3R2_FB2_Msk
 (0x1U << 
CAN_F3R2_FB2_Pos
è

	)

8347 
	#CAN_F3R2_FB2
 
CAN_F3R2_FB2_Msk


	)

8348 
	#CAN_F3R2_FB3_Pos
 (3U)

	)

8349 
	#CAN_F3R2_FB3_Msk
 (0x1U << 
CAN_F3R2_FB3_Pos
è

	)

8350 
	#CAN_F3R2_FB3
 
CAN_F3R2_FB3_Msk


	)

8351 
	#CAN_F3R2_FB4_Pos
 (4U)

	)

8352 
	#CAN_F3R2_FB4_Msk
 (0x1U << 
CAN_F3R2_FB4_Pos
è

	)

8353 
	#CAN_F3R2_FB4
 
CAN_F3R2_FB4_Msk


	)

8354 
	#CAN_F3R2_FB5_Pos
 (5U)

	)

8355 
	#CAN_F3R2_FB5_Msk
 (0x1U << 
CAN_F3R2_FB5_Pos
è

	)

8356 
	#CAN_F3R2_FB5
 
CAN_F3R2_FB5_Msk


	)

8357 
	#CAN_F3R2_FB6_Pos
 (6U)

	)

8358 
	#CAN_F3R2_FB6_Msk
 (0x1U << 
CAN_F3R2_FB6_Pos
è

	)

8359 
	#CAN_F3R2_FB6
 
CAN_F3R2_FB6_Msk


	)

8360 
	#CAN_F3R2_FB7_Pos
 (7U)

	)

8361 
	#CAN_F3R2_FB7_Msk
 (0x1U << 
CAN_F3R2_FB7_Pos
è

	)

8362 
	#CAN_F3R2_FB7
 
CAN_F3R2_FB7_Msk


	)

8363 
	#CAN_F3R2_FB8_Pos
 (8U)

	)

8364 
	#CAN_F3R2_FB8_Msk
 (0x1U << 
CAN_F3R2_FB8_Pos
è

	)

8365 
	#CAN_F3R2_FB8
 
CAN_F3R2_FB8_Msk


	)

8366 
	#CAN_F3R2_FB9_Pos
 (9U)

	)

8367 
	#CAN_F3R2_FB9_Msk
 (0x1U << 
CAN_F3R2_FB9_Pos
è

	)

8368 
	#CAN_F3R2_FB9
 
CAN_F3R2_FB9_Msk


	)

8369 
	#CAN_F3R2_FB10_Pos
 (10U)

	)

8370 
	#CAN_F3R2_FB10_Msk
 (0x1U << 
CAN_F3R2_FB10_Pos
è

	)

8371 
	#CAN_F3R2_FB10
 
CAN_F3R2_FB10_Msk


	)

8372 
	#CAN_F3R2_FB11_Pos
 (11U)

	)

8373 
	#CAN_F3R2_FB11_Msk
 (0x1U << 
CAN_F3R2_FB11_Pos
è

	)

8374 
	#CAN_F3R2_FB11
 
CAN_F3R2_FB11_Msk


	)

8375 
	#CAN_F3R2_FB12_Pos
 (12U)

	)

8376 
	#CAN_F3R2_FB12_Msk
 (0x1U << 
CAN_F3R2_FB12_Pos
è

	)

8377 
	#CAN_F3R2_FB12
 
CAN_F3R2_FB12_Msk


	)

8378 
	#CAN_F3R2_FB13_Pos
 (13U)

	)

8379 
	#CAN_F3R2_FB13_Msk
 (0x1U << 
CAN_F3R2_FB13_Pos
è

	)

8380 
	#CAN_F3R2_FB13
 
CAN_F3R2_FB13_Msk


	)

8381 
	#CAN_F3R2_FB14_Pos
 (14U)

	)

8382 
	#CAN_F3R2_FB14_Msk
 (0x1U << 
CAN_F3R2_FB14_Pos
è

	)

8383 
	#CAN_F3R2_FB14
 
CAN_F3R2_FB14_Msk


	)

8384 
	#CAN_F3R2_FB15_Pos
 (15U)

	)

8385 
	#CAN_F3R2_FB15_Msk
 (0x1U << 
CAN_F3R2_FB15_Pos
è

	)

8386 
	#CAN_F3R2_FB15
 
CAN_F3R2_FB15_Msk


	)

8387 
	#CAN_F3R2_FB16_Pos
 (16U)

	)

8388 
	#CAN_F3R2_FB16_Msk
 (0x1U << 
CAN_F3R2_FB16_Pos
è

	)

8389 
	#CAN_F3R2_FB16
 
CAN_F3R2_FB16_Msk


	)

8390 
	#CAN_F3R2_FB17_Pos
 (17U)

	)

8391 
	#CAN_F3R2_FB17_Msk
 (0x1U << 
CAN_F3R2_FB17_Pos
è

	)

8392 
	#CAN_F3R2_FB17
 
CAN_F3R2_FB17_Msk


	)

8393 
	#CAN_F3R2_FB18_Pos
 (18U)

	)

8394 
	#CAN_F3R2_FB18_Msk
 (0x1U << 
CAN_F3R2_FB18_Pos
è

	)

8395 
	#CAN_F3R2_FB18
 
CAN_F3R2_FB18_Msk


	)

8396 
	#CAN_F3R2_FB19_Pos
 (19U)

	)

8397 
	#CAN_F3R2_FB19_Msk
 (0x1U << 
CAN_F3R2_FB19_Pos
è

	)

8398 
	#CAN_F3R2_FB19
 
CAN_F3R2_FB19_Msk


	)

8399 
	#CAN_F3R2_FB20_Pos
 (20U)

	)

8400 
	#CAN_F3R2_FB20_Msk
 (0x1U << 
CAN_F3R2_FB20_Pos
è

	)

8401 
	#CAN_F3R2_FB20
 
CAN_F3R2_FB20_Msk


	)

8402 
	#CAN_F3R2_FB21_Pos
 (21U)

	)

8403 
	#CAN_F3R2_FB21_Msk
 (0x1U << 
CAN_F3R2_FB21_Pos
è

	)

8404 
	#CAN_F3R2_FB21
 
CAN_F3R2_FB21_Msk


	)

8405 
	#CAN_F3R2_FB22_Pos
 (22U)

	)

8406 
	#CAN_F3R2_FB22_Msk
 (0x1U << 
CAN_F3R2_FB22_Pos
è

	)

8407 
	#CAN_F3R2_FB22
 
CAN_F3R2_FB22_Msk


	)

8408 
	#CAN_F3R2_FB23_Pos
 (23U)

	)

8409 
	#CAN_F3R2_FB23_Msk
 (0x1U << 
CAN_F3R2_FB23_Pos
è

	)

8410 
	#CAN_F3R2_FB23
 
CAN_F3R2_FB23_Msk


	)

8411 
	#CAN_F3R2_FB24_Pos
 (24U)

	)

8412 
	#CAN_F3R2_FB24_Msk
 (0x1U << 
CAN_F3R2_FB24_Pos
è

	)

8413 
	#CAN_F3R2_FB24
 
CAN_F3R2_FB24_Msk


	)

8414 
	#CAN_F3R2_FB25_Pos
 (25U)

	)

8415 
	#CAN_F3R2_FB25_Msk
 (0x1U << 
CAN_F3R2_FB25_Pos
è

	)

8416 
	#CAN_F3R2_FB25
 
CAN_F3R2_FB25_Msk


	)

8417 
	#CAN_F3R2_FB26_Pos
 (26U)

	)

8418 
	#CAN_F3R2_FB26_Msk
 (0x1U << 
CAN_F3R2_FB26_Pos
è

	)

8419 
	#CAN_F3R2_FB26
 
CAN_F3R2_FB26_Msk


	)

8420 
	#CAN_F3R2_FB27_Pos
 (27U)

	)

8421 
	#CAN_F3R2_FB27_Msk
 (0x1U << 
CAN_F3R2_FB27_Pos
è

	)

8422 
	#CAN_F3R2_FB27
 
CAN_F3R2_FB27_Msk


	)

8423 
	#CAN_F3R2_FB28_Pos
 (28U)

	)

8424 
	#CAN_F3R2_FB28_Msk
 (0x1U << 
CAN_F3R2_FB28_Pos
è

	)

8425 
	#CAN_F3R2_FB28
 
CAN_F3R2_FB28_Msk


	)

8426 
	#CAN_F3R2_FB29_Pos
 (29U)

	)

8427 
	#CAN_F3R2_FB29_Msk
 (0x1U << 
CAN_F3R2_FB29_Pos
è

	)

8428 
	#CAN_F3R2_FB29
 
CAN_F3R2_FB29_Msk


	)

8429 
	#CAN_F3R2_FB30_Pos
 (30U)

	)

8430 
	#CAN_F3R2_FB30_Msk
 (0x1U << 
CAN_F3R2_FB30_Pos
è

	)

8431 
	#CAN_F3R2_FB30
 
CAN_F3R2_FB30_Msk


	)

8432 
	#CAN_F3R2_FB31_Pos
 (31U)

	)

8433 
	#CAN_F3R2_FB31_Msk
 (0x1U << 
CAN_F3R2_FB31_Pos
è

	)

8434 
	#CAN_F3R2_FB31
 
CAN_F3R2_FB31_Msk


	)

8437 
	#CAN_F4R2_FB0_Pos
 (0U)

	)

8438 
	#CAN_F4R2_FB0_Msk
 (0x1U << 
CAN_F4R2_FB0_Pos
è

	)

8439 
	#CAN_F4R2_FB0
 
CAN_F4R2_FB0_Msk


	)

8440 
	#CAN_F4R2_FB1_Pos
 (1U)

	)

8441 
	#CAN_F4R2_FB1_Msk
 (0x1U << 
CAN_F4R2_FB1_Pos
è

	)

8442 
	#CAN_F4R2_FB1
 
CAN_F4R2_FB1_Msk


	)

8443 
	#CAN_F4R2_FB2_Pos
 (2U)

	)

8444 
	#CAN_F4R2_FB2_Msk
 (0x1U << 
CAN_F4R2_FB2_Pos
è

	)

8445 
	#CAN_F4R2_FB2
 
CAN_F4R2_FB2_Msk


	)

8446 
	#CAN_F4R2_FB3_Pos
 (3U)

	)

8447 
	#CAN_F4R2_FB3_Msk
 (0x1U << 
CAN_F4R2_FB3_Pos
è

	)

8448 
	#CAN_F4R2_FB3
 
CAN_F4R2_FB3_Msk


	)

8449 
	#CAN_F4R2_FB4_Pos
 (4U)

	)

8450 
	#CAN_F4R2_FB4_Msk
 (0x1U << 
CAN_F4R2_FB4_Pos
è

	)

8451 
	#CAN_F4R2_FB4
 
CAN_F4R2_FB4_Msk


	)

8452 
	#CAN_F4R2_FB5_Pos
 (5U)

	)

8453 
	#CAN_F4R2_FB5_Msk
 (0x1U << 
CAN_F4R2_FB5_Pos
è

	)

8454 
	#CAN_F4R2_FB5
 
CAN_F4R2_FB5_Msk


	)

8455 
	#CAN_F4R2_FB6_Pos
 (6U)

	)

8456 
	#CAN_F4R2_FB6_Msk
 (0x1U << 
CAN_F4R2_FB6_Pos
è

	)

8457 
	#CAN_F4R2_FB6
 
CAN_F4R2_FB6_Msk


	)

8458 
	#CAN_F4R2_FB7_Pos
 (7U)

	)

8459 
	#CAN_F4R2_FB7_Msk
 (0x1U << 
CAN_F4R2_FB7_Pos
è

	)

8460 
	#CAN_F4R2_FB7
 
CAN_F4R2_FB7_Msk


	)

8461 
	#CAN_F4R2_FB8_Pos
 (8U)

	)

8462 
	#CAN_F4R2_FB8_Msk
 (0x1U << 
CAN_F4R2_FB8_Pos
è

	)

8463 
	#CAN_F4R2_FB8
 
CAN_F4R2_FB8_Msk


	)

8464 
	#CAN_F4R2_FB9_Pos
 (9U)

	)

8465 
	#CAN_F4R2_FB9_Msk
 (0x1U << 
CAN_F4R2_FB9_Pos
è

	)

8466 
	#CAN_F4R2_FB9
 
CAN_F4R2_FB9_Msk


	)

8467 
	#CAN_F4R2_FB10_Pos
 (10U)

	)

8468 
	#CAN_F4R2_FB10_Msk
 (0x1U << 
CAN_F4R2_FB10_Pos
è

	)

8469 
	#CAN_F4R2_FB10
 
CAN_F4R2_FB10_Msk


	)

8470 
	#CAN_F4R2_FB11_Pos
 (11U)

	)

8471 
	#CAN_F4R2_FB11_Msk
 (0x1U << 
CAN_F4R2_FB11_Pos
è

	)

8472 
	#CAN_F4R2_FB11
 
CAN_F4R2_FB11_Msk


	)

8473 
	#CAN_F4R2_FB12_Pos
 (12U)

	)

8474 
	#CAN_F4R2_FB12_Msk
 (0x1U << 
CAN_F4R2_FB12_Pos
è

	)

8475 
	#CAN_F4R2_FB12
 
CAN_F4R2_FB12_Msk


	)

8476 
	#CAN_F4R2_FB13_Pos
 (13U)

	)

8477 
	#CAN_F4R2_FB13_Msk
 (0x1U << 
CAN_F4R2_FB13_Pos
è

	)

8478 
	#CAN_F4R2_FB13
 
CAN_F4R2_FB13_Msk


	)

8479 
	#CAN_F4R2_FB14_Pos
 (14U)

	)

8480 
	#CAN_F4R2_FB14_Msk
 (0x1U << 
CAN_F4R2_FB14_Pos
è

	)

8481 
	#CAN_F4R2_FB14
 
CAN_F4R2_FB14_Msk


	)

8482 
	#CAN_F4R2_FB15_Pos
 (15U)

	)

8483 
	#CAN_F4R2_FB15_Msk
 (0x1U << 
CAN_F4R2_FB15_Pos
è

	)

8484 
	#CAN_F4R2_FB15
 
CAN_F4R2_FB15_Msk


	)

8485 
	#CAN_F4R2_FB16_Pos
 (16U)

	)

8486 
	#CAN_F4R2_FB16_Msk
 (0x1U << 
CAN_F4R2_FB16_Pos
è

	)

8487 
	#CAN_F4R2_FB16
 
CAN_F4R2_FB16_Msk


	)

8488 
	#CAN_F4R2_FB17_Pos
 (17U)

	)

8489 
	#CAN_F4R2_FB17_Msk
 (0x1U << 
CAN_F4R2_FB17_Pos
è

	)

8490 
	#CAN_F4R2_FB17
 
CAN_F4R2_FB17_Msk


	)

8491 
	#CAN_F4R2_FB18_Pos
 (18U)

	)

8492 
	#CAN_F4R2_FB18_Msk
 (0x1U << 
CAN_F4R2_FB18_Pos
è

	)

8493 
	#CAN_F4R2_FB18
 
CAN_F4R2_FB18_Msk


	)

8494 
	#CAN_F4R2_FB19_Pos
 (19U)

	)

8495 
	#CAN_F4R2_FB19_Msk
 (0x1U << 
CAN_F4R2_FB19_Pos
è

	)

8496 
	#CAN_F4R2_FB19
 
CAN_F4R2_FB19_Msk


	)

8497 
	#CAN_F4R2_FB20_Pos
 (20U)

	)

8498 
	#CAN_F4R2_FB20_Msk
 (0x1U << 
CAN_F4R2_FB20_Pos
è

	)

8499 
	#CAN_F4R2_FB20
 
CAN_F4R2_FB20_Msk


	)

8500 
	#CAN_F4R2_FB21_Pos
 (21U)

	)

8501 
	#CAN_F4R2_FB21_Msk
 (0x1U << 
CAN_F4R2_FB21_Pos
è

	)

8502 
	#CAN_F4R2_FB21
 
CAN_F4R2_FB21_Msk


	)

8503 
	#CAN_F4R2_FB22_Pos
 (22U)

	)

8504 
	#CAN_F4R2_FB22_Msk
 (0x1U << 
CAN_F4R2_FB22_Pos
è

	)

8505 
	#CAN_F4R2_FB22
 
CAN_F4R2_FB22_Msk


	)

8506 
	#CAN_F4R2_FB23_Pos
 (23U)

	)

8507 
	#CAN_F4R2_FB23_Msk
 (0x1U << 
CAN_F4R2_FB23_Pos
è

	)

8508 
	#CAN_F4R2_FB23
 
CAN_F4R2_FB23_Msk


	)

8509 
	#CAN_F4R2_FB24_Pos
 (24U)

	)

8510 
	#CAN_F4R2_FB24_Msk
 (0x1U << 
CAN_F4R2_FB24_Pos
è

	)

8511 
	#CAN_F4R2_FB24
 
CAN_F4R2_FB24_Msk


	)

8512 
	#CAN_F4R2_FB25_Pos
 (25U)

	)

8513 
	#CAN_F4R2_FB25_Msk
 (0x1U << 
CAN_F4R2_FB25_Pos
è

	)

8514 
	#CAN_F4R2_FB25
 
CAN_F4R2_FB25_Msk


	)

8515 
	#CAN_F4R2_FB26_Pos
 (26U)

	)

8516 
	#CAN_F4R2_FB26_Msk
 (0x1U << 
CAN_F4R2_FB26_Pos
è

	)

8517 
	#CAN_F4R2_FB26
 
CAN_F4R2_FB26_Msk


	)

8518 
	#CAN_F4R2_FB27_Pos
 (27U)

	)

8519 
	#CAN_F4R2_FB27_Msk
 (0x1U << 
CAN_F4R2_FB27_Pos
è

	)

8520 
	#CAN_F4R2_FB27
 
CAN_F4R2_FB27_Msk


	)

8521 
	#CAN_F4R2_FB28_Pos
 (28U)

	)

8522 
	#CAN_F4R2_FB28_Msk
 (0x1U << 
CAN_F4R2_FB28_Pos
è

	)

8523 
	#CAN_F4R2_FB28
 
CAN_F4R2_FB28_Msk


	)

8524 
	#CAN_F4R2_FB29_Pos
 (29U)

	)

8525 
	#CAN_F4R2_FB29_Msk
 (0x1U << 
CAN_F4R2_FB29_Pos
è

	)

8526 
	#CAN_F4R2_FB29
 
CAN_F4R2_FB29_Msk


	)

8527 
	#CAN_F4R2_FB30_Pos
 (30U)

	)

8528 
	#CAN_F4R2_FB30_Msk
 (0x1U << 
CAN_F4R2_FB30_Pos
è

	)

8529 
	#CAN_F4R2_FB30
 
CAN_F4R2_FB30_Msk


	)

8530 
	#CAN_F4R2_FB31_Pos
 (31U)

	)

8531 
	#CAN_F4R2_FB31_Msk
 (0x1U << 
CAN_F4R2_FB31_Pos
è

	)

8532 
	#CAN_F4R2_FB31
 
CAN_F4R2_FB31_Msk


	)

8535 
	#CAN_F5R2_FB0_Pos
 (0U)

	)

8536 
	#CAN_F5R2_FB0_Msk
 (0x1U << 
CAN_F5R2_FB0_Pos
è

	)

8537 
	#CAN_F5R2_FB0
 
CAN_F5R2_FB0_Msk


	)

8538 
	#CAN_F5R2_FB1_Pos
 (1U)

	)

8539 
	#CAN_F5R2_FB1_Msk
 (0x1U << 
CAN_F5R2_FB1_Pos
è

	)

8540 
	#CAN_F5R2_FB1
 
CAN_F5R2_FB1_Msk


	)

8541 
	#CAN_F5R2_FB2_Pos
 (2U)

	)

8542 
	#CAN_F5R2_FB2_Msk
 (0x1U << 
CAN_F5R2_FB2_Pos
è

	)

8543 
	#CAN_F5R2_FB2
 
CAN_F5R2_FB2_Msk


	)

8544 
	#CAN_F5R2_FB3_Pos
 (3U)

	)

8545 
	#CAN_F5R2_FB3_Msk
 (0x1U << 
CAN_F5R2_FB3_Pos
è

	)

8546 
	#CAN_F5R2_FB3
 
CAN_F5R2_FB3_Msk


	)

8547 
	#CAN_F5R2_FB4_Pos
 (4U)

	)

8548 
	#CAN_F5R2_FB4_Msk
 (0x1U << 
CAN_F5R2_FB4_Pos
è

	)

8549 
	#CAN_F5R2_FB4
 
CAN_F5R2_FB4_Msk


	)

8550 
	#CAN_F5R2_FB5_Pos
 (5U)

	)

8551 
	#CAN_F5R2_FB5_Msk
 (0x1U << 
CAN_F5R2_FB5_Pos
è

	)

8552 
	#CAN_F5R2_FB5
 
CAN_F5R2_FB5_Msk


	)

8553 
	#CAN_F5R2_FB6_Pos
 (6U)

	)

8554 
	#CAN_F5R2_FB6_Msk
 (0x1U << 
CAN_F5R2_FB6_Pos
è

	)

8555 
	#CAN_F5R2_FB6
 
CAN_F5R2_FB6_Msk


	)

8556 
	#CAN_F5R2_FB7_Pos
 (7U)

	)

8557 
	#CAN_F5R2_FB7_Msk
 (0x1U << 
CAN_F5R2_FB7_Pos
è

	)

8558 
	#CAN_F5R2_FB7
 
CAN_F5R2_FB7_Msk


	)

8559 
	#CAN_F5R2_FB8_Pos
 (8U)

	)

8560 
	#CAN_F5R2_FB8_Msk
 (0x1U << 
CAN_F5R2_FB8_Pos
è

	)

8561 
	#CAN_F5R2_FB8
 
CAN_F5R2_FB8_Msk


	)

8562 
	#CAN_F5R2_FB9_Pos
 (9U)

	)

8563 
	#CAN_F5R2_FB9_Msk
 (0x1U << 
CAN_F5R2_FB9_Pos
è

	)

8564 
	#CAN_F5R2_FB9
 
CAN_F5R2_FB9_Msk


	)

8565 
	#CAN_F5R2_FB10_Pos
 (10U)

	)

8566 
	#CAN_F5R2_FB10_Msk
 (0x1U << 
CAN_F5R2_FB10_Pos
è

	)

8567 
	#CAN_F5R2_FB10
 
CAN_F5R2_FB10_Msk


	)

8568 
	#CAN_F5R2_FB11_Pos
 (11U)

	)

8569 
	#CAN_F5R2_FB11_Msk
 (0x1U << 
CAN_F5R2_FB11_Pos
è

	)

8570 
	#CAN_F5R2_FB11
 
CAN_F5R2_FB11_Msk


	)

8571 
	#CAN_F5R2_FB12_Pos
 (12U)

	)

8572 
	#CAN_F5R2_FB12_Msk
 (0x1U << 
CAN_F5R2_FB12_Pos
è

	)

8573 
	#CAN_F5R2_FB12
 
CAN_F5R2_FB12_Msk


	)

8574 
	#CAN_F5R2_FB13_Pos
 (13U)

	)

8575 
	#CAN_F5R2_FB13_Msk
 (0x1U << 
CAN_F5R2_FB13_Pos
è

	)

8576 
	#CAN_F5R2_FB13
 
CAN_F5R2_FB13_Msk


	)

8577 
	#CAN_F5R2_FB14_Pos
 (14U)

	)

8578 
	#CAN_F5R2_FB14_Msk
 (0x1U << 
CAN_F5R2_FB14_Pos
è

	)

8579 
	#CAN_F5R2_FB14
 
CAN_F5R2_FB14_Msk


	)

8580 
	#CAN_F5R2_FB15_Pos
 (15U)

	)

8581 
	#CAN_F5R2_FB15_Msk
 (0x1U << 
CAN_F5R2_FB15_Pos
è

	)

8582 
	#CAN_F5R2_FB15
 
CAN_F5R2_FB15_Msk


	)

8583 
	#CAN_F5R2_FB16_Pos
 (16U)

	)

8584 
	#CAN_F5R2_FB16_Msk
 (0x1U << 
CAN_F5R2_FB16_Pos
è

	)

8585 
	#CAN_F5R2_FB16
 
CAN_F5R2_FB16_Msk


	)

8586 
	#CAN_F5R2_FB17_Pos
 (17U)

	)

8587 
	#CAN_F5R2_FB17_Msk
 (0x1U << 
CAN_F5R2_FB17_Pos
è

	)

8588 
	#CAN_F5R2_FB17
 
CAN_F5R2_FB17_Msk


	)

8589 
	#CAN_F5R2_FB18_Pos
 (18U)

	)

8590 
	#CAN_F5R2_FB18_Msk
 (0x1U << 
CAN_F5R2_FB18_Pos
è

	)

8591 
	#CAN_F5R2_FB18
 
CAN_F5R2_FB18_Msk


	)

8592 
	#CAN_F5R2_FB19_Pos
 (19U)

	)

8593 
	#CAN_F5R2_FB19_Msk
 (0x1U << 
CAN_F5R2_FB19_Pos
è

	)

8594 
	#CAN_F5R2_FB19
 
CAN_F5R2_FB19_Msk


	)

8595 
	#CAN_F5R2_FB20_Pos
 (20U)

	)

8596 
	#CAN_F5R2_FB20_Msk
 (0x1U << 
CAN_F5R2_FB20_Pos
è

	)

8597 
	#CAN_F5R2_FB20
 
CAN_F5R2_FB20_Msk


	)

8598 
	#CAN_F5R2_FB21_Pos
 (21U)

	)

8599 
	#CAN_F5R2_FB21_Msk
 (0x1U << 
CAN_F5R2_FB21_Pos
è

	)

8600 
	#CAN_F5R2_FB21
 
CAN_F5R2_FB21_Msk


	)

8601 
	#CAN_F5R2_FB22_Pos
 (22U)

	)

8602 
	#CAN_F5R2_FB22_Msk
 (0x1U << 
CAN_F5R2_FB22_Pos
è

	)

8603 
	#CAN_F5R2_FB22
 
CAN_F5R2_FB22_Msk


	)

8604 
	#CAN_F5R2_FB23_Pos
 (23U)

	)

8605 
	#CAN_F5R2_FB23_Msk
 (0x1U << 
CAN_F5R2_FB23_Pos
è

	)

8606 
	#CAN_F5R2_FB23
 
CAN_F5R2_FB23_Msk


	)

8607 
	#CAN_F5R2_FB24_Pos
 (24U)

	)

8608 
	#CAN_F5R2_FB24_Msk
 (0x1U << 
CAN_F5R2_FB24_Pos
è

	)

8609 
	#CAN_F5R2_FB24
 
CAN_F5R2_FB24_Msk


	)

8610 
	#CAN_F5R2_FB25_Pos
 (25U)

	)

8611 
	#CAN_F5R2_FB25_Msk
 (0x1U << 
CAN_F5R2_FB25_Pos
è

	)

8612 
	#CAN_F5R2_FB25
 
CAN_F5R2_FB25_Msk


	)

8613 
	#CAN_F5R2_FB26_Pos
 (26U)

	)

8614 
	#CAN_F5R2_FB26_Msk
 (0x1U << 
CAN_F5R2_FB26_Pos
è

	)

8615 
	#CAN_F5R2_FB26
 
CAN_F5R2_FB26_Msk


	)

8616 
	#CAN_F5R2_FB27_Pos
 (27U)

	)

8617 
	#CAN_F5R2_FB27_Msk
 (0x1U << 
CAN_F5R2_FB27_Pos
è

	)

8618 
	#CAN_F5R2_FB27
 
CAN_F5R2_FB27_Msk


	)

8619 
	#CAN_F5R2_FB28_Pos
 (28U)

	)

8620 
	#CAN_F5R2_FB28_Msk
 (0x1U << 
CAN_F5R2_FB28_Pos
è

	)

8621 
	#CAN_F5R2_FB28
 
CAN_F5R2_FB28_Msk


	)

8622 
	#CAN_F5R2_FB29_Pos
 (29U)

	)

8623 
	#CAN_F5R2_FB29_Msk
 (0x1U << 
CAN_F5R2_FB29_Pos
è

	)

8624 
	#CAN_F5R2_FB29
 
CAN_F5R2_FB29_Msk


	)

8625 
	#CAN_F5R2_FB30_Pos
 (30U)

	)

8626 
	#CAN_F5R2_FB30_Msk
 (0x1U << 
CAN_F5R2_FB30_Pos
è

	)

8627 
	#CAN_F5R2_FB30
 
CAN_F5R2_FB30_Msk


	)

8628 
	#CAN_F5R2_FB31_Pos
 (31U)

	)

8629 
	#CAN_F5R2_FB31_Msk
 (0x1U << 
CAN_F5R2_FB31_Pos
è

	)

8630 
	#CAN_F5R2_FB31
 
CAN_F5R2_FB31_Msk


	)

8633 
	#CAN_F6R2_FB0_Pos
 (0U)

	)

8634 
	#CAN_F6R2_FB0_Msk
 (0x1U << 
CAN_F6R2_FB0_Pos
è

	)

8635 
	#CAN_F6R2_FB0
 
CAN_F6R2_FB0_Msk


	)

8636 
	#CAN_F6R2_FB1_Pos
 (1U)

	)

8637 
	#CAN_F6R2_FB1_Msk
 (0x1U << 
CAN_F6R2_FB1_Pos
è

	)

8638 
	#CAN_F6R2_FB1
 
CAN_F6R2_FB1_Msk


	)

8639 
	#CAN_F6R2_FB2_Pos
 (2U)

	)

8640 
	#CAN_F6R2_FB2_Msk
 (0x1U << 
CAN_F6R2_FB2_Pos
è

	)

8641 
	#CAN_F6R2_FB2
 
CAN_F6R2_FB2_Msk


	)

8642 
	#CAN_F6R2_FB3_Pos
 (3U)

	)

8643 
	#CAN_F6R2_FB3_Msk
 (0x1U << 
CAN_F6R2_FB3_Pos
è

	)

8644 
	#CAN_F6R2_FB3
 
CAN_F6R2_FB3_Msk


	)

8645 
	#CAN_F6R2_FB4_Pos
 (4U)

	)

8646 
	#CAN_F6R2_FB4_Msk
 (0x1U << 
CAN_F6R2_FB4_Pos
è

	)

8647 
	#CAN_F6R2_FB4
 
CAN_F6R2_FB4_Msk


	)

8648 
	#CAN_F6R2_FB5_Pos
 (5U)

	)

8649 
	#CAN_F6R2_FB5_Msk
 (0x1U << 
CAN_F6R2_FB5_Pos
è

	)

8650 
	#CAN_F6R2_FB5
 
CAN_F6R2_FB5_Msk


	)

8651 
	#CAN_F6R2_FB6_Pos
 (6U)

	)

8652 
	#CAN_F6R2_FB6_Msk
 (0x1U << 
CAN_F6R2_FB6_Pos
è

	)

8653 
	#CAN_F6R2_FB6
 
CAN_F6R2_FB6_Msk


	)

8654 
	#CAN_F6R2_FB7_Pos
 (7U)

	)

8655 
	#CAN_F6R2_FB7_Msk
 (0x1U << 
CAN_F6R2_FB7_Pos
è

	)

8656 
	#CAN_F6R2_FB7
 
CAN_F6R2_FB7_Msk


	)

8657 
	#CAN_F6R2_FB8_Pos
 (8U)

	)

8658 
	#CAN_F6R2_FB8_Msk
 (0x1U << 
CAN_F6R2_FB8_Pos
è

	)

8659 
	#CAN_F6R2_FB8
 
CAN_F6R2_FB8_Msk


	)

8660 
	#CAN_F6R2_FB9_Pos
 (9U)

	)

8661 
	#CAN_F6R2_FB9_Msk
 (0x1U << 
CAN_F6R2_FB9_Pos
è

	)

8662 
	#CAN_F6R2_FB9
 
CAN_F6R2_FB9_Msk


	)

8663 
	#CAN_F6R2_FB10_Pos
 (10U)

	)

8664 
	#CAN_F6R2_FB10_Msk
 (0x1U << 
CAN_F6R2_FB10_Pos
è

	)

8665 
	#CAN_F6R2_FB10
 
CAN_F6R2_FB10_Msk


	)

8666 
	#CAN_F6R2_FB11_Pos
 (11U)

	)

8667 
	#CAN_F6R2_FB11_Msk
 (0x1U << 
CAN_F6R2_FB11_Pos
è

	)

8668 
	#CAN_F6R2_FB11
 
CAN_F6R2_FB11_Msk


	)

8669 
	#CAN_F6R2_FB12_Pos
 (12U)

	)

8670 
	#CAN_F6R2_FB12_Msk
 (0x1U << 
CAN_F6R2_FB12_Pos
è

	)

8671 
	#CAN_F6R2_FB12
 
CAN_F6R2_FB12_Msk


	)

8672 
	#CAN_F6R2_FB13_Pos
 (13U)

	)

8673 
	#CAN_F6R2_FB13_Msk
 (0x1U << 
CAN_F6R2_FB13_Pos
è

	)

8674 
	#CAN_F6R2_FB13
 
CAN_F6R2_FB13_Msk


	)

8675 
	#CAN_F6R2_FB14_Pos
 (14U)

	)

8676 
	#CAN_F6R2_FB14_Msk
 (0x1U << 
CAN_F6R2_FB14_Pos
è

	)

8677 
	#CAN_F6R2_FB14
 
CAN_F6R2_FB14_Msk


	)

8678 
	#CAN_F6R2_FB15_Pos
 (15U)

	)

8679 
	#CAN_F6R2_FB15_Msk
 (0x1U << 
CAN_F6R2_FB15_Pos
è

	)

8680 
	#CAN_F6R2_FB15
 
CAN_F6R2_FB15_Msk


	)

8681 
	#CAN_F6R2_FB16_Pos
 (16U)

	)

8682 
	#CAN_F6R2_FB16_Msk
 (0x1U << 
CAN_F6R2_FB16_Pos
è

	)

8683 
	#CAN_F6R2_FB16
 
CAN_F6R2_FB16_Msk


	)

8684 
	#CAN_F6R2_FB17_Pos
 (17U)

	)

8685 
	#CAN_F6R2_FB17_Msk
 (0x1U << 
CAN_F6R2_FB17_Pos
è

	)

8686 
	#CAN_F6R2_FB17
 
CAN_F6R2_FB17_Msk


	)

8687 
	#CAN_F6R2_FB18_Pos
 (18U)

	)

8688 
	#CAN_F6R2_FB18_Msk
 (0x1U << 
CAN_F6R2_FB18_Pos
è

	)

8689 
	#CAN_F6R2_FB18
 
CAN_F6R2_FB18_Msk


	)

8690 
	#CAN_F6R2_FB19_Pos
 (19U)

	)

8691 
	#CAN_F6R2_FB19_Msk
 (0x1U << 
CAN_F6R2_FB19_Pos
è

	)

8692 
	#CAN_F6R2_FB19
 
CAN_F6R2_FB19_Msk


	)

8693 
	#CAN_F6R2_FB20_Pos
 (20U)

	)

8694 
	#CAN_F6R2_FB20_Msk
 (0x1U << 
CAN_F6R2_FB20_Pos
è

	)

8695 
	#CAN_F6R2_FB20
 
CAN_F6R2_FB20_Msk


	)

8696 
	#CAN_F6R2_FB21_Pos
 (21U)

	)

8697 
	#CAN_F6R2_FB21_Msk
 (0x1U << 
CAN_F6R2_FB21_Pos
è

	)

8698 
	#CAN_F6R2_FB21
 
CAN_F6R2_FB21_Msk


	)

8699 
	#CAN_F6R2_FB22_Pos
 (22U)

	)

8700 
	#CAN_F6R2_FB22_Msk
 (0x1U << 
CAN_F6R2_FB22_Pos
è

	)

8701 
	#CAN_F6R2_FB22
 
CAN_F6R2_FB22_Msk


	)

8702 
	#CAN_F6R2_FB23_Pos
 (23U)

	)

8703 
	#CAN_F6R2_FB23_Msk
 (0x1U << 
CAN_F6R2_FB23_Pos
è

	)

8704 
	#CAN_F6R2_FB23
 
CAN_F6R2_FB23_Msk


	)

8705 
	#CAN_F6R2_FB24_Pos
 (24U)

	)

8706 
	#CAN_F6R2_FB24_Msk
 (0x1U << 
CAN_F6R2_FB24_Pos
è

	)

8707 
	#CAN_F6R2_FB24
 
CAN_F6R2_FB24_Msk


	)

8708 
	#CAN_F6R2_FB25_Pos
 (25U)

	)

8709 
	#CAN_F6R2_FB25_Msk
 (0x1U << 
CAN_F6R2_FB25_Pos
è

	)

8710 
	#CAN_F6R2_FB25
 
CAN_F6R2_FB25_Msk


	)

8711 
	#CAN_F6R2_FB26_Pos
 (26U)

	)

8712 
	#CAN_F6R2_FB26_Msk
 (0x1U << 
CAN_F6R2_FB26_Pos
è

	)

8713 
	#CAN_F6R2_FB26
 
CAN_F6R2_FB26_Msk


	)

8714 
	#CAN_F6R2_FB27_Pos
 (27U)

	)

8715 
	#CAN_F6R2_FB27_Msk
 (0x1U << 
CAN_F6R2_FB27_Pos
è

	)

8716 
	#CAN_F6R2_FB27
 
CAN_F6R2_FB27_Msk


	)

8717 
	#CAN_F6R2_FB28_Pos
 (28U)

	)

8718 
	#CAN_F6R2_FB28_Msk
 (0x1U << 
CAN_F6R2_FB28_Pos
è

	)

8719 
	#CAN_F6R2_FB28
 
CAN_F6R2_FB28_Msk


	)

8720 
	#CAN_F6R2_FB29_Pos
 (29U)

	)

8721 
	#CAN_F6R2_FB29_Msk
 (0x1U << 
CAN_F6R2_FB29_Pos
è

	)

8722 
	#CAN_F6R2_FB29
 
CAN_F6R2_FB29_Msk


	)

8723 
	#CAN_F6R2_FB30_Pos
 (30U)

	)

8724 
	#CAN_F6R2_FB30_Msk
 (0x1U << 
CAN_F6R2_FB30_Pos
è

	)

8725 
	#CAN_F6R2_FB30
 
CAN_F6R2_FB30_Msk


	)

8726 
	#CAN_F6R2_FB31_Pos
 (31U)

	)

8727 
	#CAN_F6R2_FB31_Msk
 (0x1U << 
CAN_F6R2_FB31_Pos
è

	)

8728 
	#CAN_F6R2_FB31
 
CAN_F6R2_FB31_Msk


	)

8731 
	#CAN_F7R2_FB0_Pos
 (0U)

	)

8732 
	#CAN_F7R2_FB0_Msk
 (0x1U << 
CAN_F7R2_FB0_Pos
è

	)

8733 
	#CAN_F7R2_FB0
 
CAN_F7R2_FB0_Msk


	)

8734 
	#CAN_F7R2_FB1_Pos
 (1U)

	)

8735 
	#CAN_F7R2_FB1_Msk
 (0x1U << 
CAN_F7R2_FB1_Pos
è

	)

8736 
	#CAN_F7R2_FB1
 
CAN_F7R2_FB1_Msk


	)

8737 
	#CAN_F7R2_FB2_Pos
 (2U)

	)

8738 
	#CAN_F7R2_FB2_Msk
 (0x1U << 
CAN_F7R2_FB2_Pos
è

	)

8739 
	#CAN_F7R2_FB2
 
CAN_F7R2_FB2_Msk


	)

8740 
	#CAN_F7R2_FB3_Pos
 (3U)

	)

8741 
	#CAN_F7R2_FB3_Msk
 (0x1U << 
CAN_F7R2_FB3_Pos
è

	)

8742 
	#CAN_F7R2_FB3
 
CAN_F7R2_FB3_Msk


	)

8743 
	#CAN_F7R2_FB4_Pos
 (4U)

	)

8744 
	#CAN_F7R2_FB4_Msk
 (0x1U << 
CAN_F7R2_FB4_Pos
è

	)

8745 
	#CAN_F7R2_FB4
 
CAN_F7R2_FB4_Msk


	)

8746 
	#CAN_F7R2_FB5_Pos
 (5U)

	)

8747 
	#CAN_F7R2_FB5_Msk
 (0x1U << 
CAN_F7R2_FB5_Pos
è

	)

8748 
	#CAN_F7R2_FB5
 
CAN_F7R2_FB5_Msk


	)

8749 
	#CAN_F7R2_FB6_Pos
 (6U)

	)

8750 
	#CAN_F7R2_FB6_Msk
 (0x1U << 
CAN_F7R2_FB6_Pos
è

	)

8751 
	#CAN_F7R2_FB6
 
CAN_F7R2_FB6_Msk


	)

8752 
	#CAN_F7R2_FB7_Pos
 (7U)

	)

8753 
	#CAN_F7R2_FB7_Msk
 (0x1U << 
CAN_F7R2_FB7_Pos
è

	)

8754 
	#CAN_F7R2_FB7
 
CAN_F7R2_FB7_Msk


	)

8755 
	#CAN_F7R2_FB8_Pos
 (8U)

	)

8756 
	#CAN_F7R2_FB8_Msk
 (0x1U << 
CAN_F7R2_FB8_Pos
è

	)

8757 
	#CAN_F7R2_FB8
 
CAN_F7R2_FB8_Msk


	)

8758 
	#CAN_F7R2_FB9_Pos
 (9U)

	)

8759 
	#CAN_F7R2_FB9_Msk
 (0x1U << 
CAN_F7R2_FB9_Pos
è

	)

8760 
	#CAN_F7R2_FB9
 
CAN_F7R2_FB9_Msk


	)

8761 
	#CAN_F7R2_FB10_Pos
 (10U)

	)

8762 
	#CAN_F7R2_FB10_Msk
 (0x1U << 
CAN_F7R2_FB10_Pos
è

	)

8763 
	#CAN_F7R2_FB10
 
CAN_F7R2_FB10_Msk


	)

8764 
	#CAN_F7R2_FB11_Pos
 (11U)

	)

8765 
	#CAN_F7R2_FB11_Msk
 (0x1U << 
CAN_F7R2_FB11_Pos
è

	)

8766 
	#CAN_F7R2_FB11
 
CAN_F7R2_FB11_Msk


	)

8767 
	#CAN_F7R2_FB12_Pos
 (12U)

	)

8768 
	#CAN_F7R2_FB12_Msk
 (0x1U << 
CAN_F7R2_FB12_Pos
è

	)

8769 
	#CAN_F7R2_FB12
 
CAN_F7R2_FB12_Msk


	)

8770 
	#CAN_F7R2_FB13_Pos
 (13U)

	)

8771 
	#CAN_F7R2_FB13_Msk
 (0x1U << 
CAN_F7R2_FB13_Pos
è

	)

8772 
	#CAN_F7R2_FB13
 
CAN_F7R2_FB13_Msk


	)

8773 
	#CAN_F7R2_FB14_Pos
 (14U)

	)

8774 
	#CAN_F7R2_FB14_Msk
 (0x1U << 
CAN_F7R2_FB14_Pos
è

	)

8775 
	#CAN_F7R2_FB14
 
CAN_F7R2_FB14_Msk


	)

8776 
	#CAN_F7R2_FB15_Pos
 (15U)

	)

8777 
	#CAN_F7R2_FB15_Msk
 (0x1U << 
CAN_F7R2_FB15_Pos
è

	)

8778 
	#CAN_F7R2_FB15
 
CAN_F7R2_FB15_Msk


	)

8779 
	#CAN_F7R2_FB16_Pos
 (16U)

	)

8780 
	#CAN_F7R2_FB16_Msk
 (0x1U << 
CAN_F7R2_FB16_Pos
è

	)

8781 
	#CAN_F7R2_FB16
 
CAN_F7R2_FB16_Msk


	)

8782 
	#CAN_F7R2_FB17_Pos
 (17U)

	)

8783 
	#CAN_F7R2_FB17_Msk
 (0x1U << 
CAN_F7R2_FB17_Pos
è

	)

8784 
	#CAN_F7R2_FB17
 
CAN_F7R2_FB17_Msk


	)

8785 
	#CAN_F7R2_FB18_Pos
 (18U)

	)

8786 
	#CAN_F7R2_FB18_Msk
 (0x1U << 
CAN_F7R2_FB18_Pos
è

	)

8787 
	#CAN_F7R2_FB18
 
CAN_F7R2_FB18_Msk


	)

8788 
	#CAN_F7R2_FB19_Pos
 (19U)

	)

8789 
	#CAN_F7R2_FB19_Msk
 (0x1U << 
CAN_F7R2_FB19_Pos
è

	)

8790 
	#CAN_F7R2_FB19
 
CAN_F7R2_FB19_Msk


	)

8791 
	#CAN_F7R2_FB20_Pos
 (20U)

	)

8792 
	#CAN_F7R2_FB20_Msk
 (0x1U << 
CAN_F7R2_FB20_Pos
è

	)

8793 
	#CAN_F7R2_FB20
 
CAN_F7R2_FB20_Msk


	)

8794 
	#CAN_F7R2_FB21_Pos
 (21U)

	)

8795 
	#CAN_F7R2_FB21_Msk
 (0x1U << 
CAN_F7R2_FB21_Pos
è

	)

8796 
	#CAN_F7R2_FB21
 
CAN_F7R2_FB21_Msk


	)

8797 
	#CAN_F7R2_FB22_Pos
 (22U)

	)

8798 
	#CAN_F7R2_FB22_Msk
 (0x1U << 
CAN_F7R2_FB22_Pos
è

	)

8799 
	#CAN_F7R2_FB22
 
CAN_F7R2_FB22_Msk


	)

8800 
	#CAN_F7R2_FB23_Pos
 (23U)

	)

8801 
	#CAN_F7R2_FB23_Msk
 (0x1U << 
CAN_F7R2_FB23_Pos
è

	)

8802 
	#CAN_F7R2_FB23
 
CAN_F7R2_FB23_Msk


	)

8803 
	#CAN_F7R2_FB24_Pos
 (24U)

	)

8804 
	#CAN_F7R2_FB24_Msk
 (0x1U << 
CAN_F7R2_FB24_Pos
è

	)

8805 
	#CAN_F7R2_FB24
 
CAN_F7R2_FB24_Msk


	)

8806 
	#CAN_F7R2_FB25_Pos
 (25U)

	)

8807 
	#CAN_F7R2_FB25_Msk
 (0x1U << 
CAN_F7R2_FB25_Pos
è

	)

8808 
	#CAN_F7R2_FB25
 
CAN_F7R2_FB25_Msk


	)

8809 
	#CAN_F7R2_FB26_Pos
 (26U)

	)

8810 
	#CAN_F7R2_FB26_Msk
 (0x1U << 
CAN_F7R2_FB26_Pos
è

	)

8811 
	#CAN_F7R2_FB26
 
CAN_F7R2_FB26_Msk


	)

8812 
	#CAN_F7R2_FB27_Pos
 (27U)

	)

8813 
	#CAN_F7R2_FB27_Msk
 (0x1U << 
CAN_F7R2_FB27_Pos
è

	)

8814 
	#CAN_F7R2_FB27
 
CAN_F7R2_FB27_Msk


	)

8815 
	#CAN_F7R2_FB28_Pos
 (28U)

	)

8816 
	#CAN_F7R2_FB28_Msk
 (0x1U << 
CAN_F7R2_FB28_Pos
è

	)

8817 
	#CAN_F7R2_FB28
 
CAN_F7R2_FB28_Msk


	)

8818 
	#CAN_F7R2_FB29_Pos
 (29U)

	)

8819 
	#CAN_F7R2_FB29_Msk
 (0x1U << 
CAN_F7R2_FB29_Pos
è

	)

8820 
	#CAN_F7R2_FB29
 
CAN_F7R2_FB29_Msk


	)

8821 
	#CAN_F7R2_FB30_Pos
 (30U)

	)

8822 
	#CAN_F7R2_FB30_Msk
 (0x1U << 
CAN_F7R2_FB30_Pos
è

	)

8823 
	#CAN_F7R2_FB30
 
CAN_F7R2_FB30_Msk


	)

8824 
	#CAN_F7R2_FB31_Pos
 (31U)

	)

8825 
	#CAN_F7R2_FB31_Msk
 (0x1U << 
CAN_F7R2_FB31_Pos
è

	)

8826 
	#CAN_F7R2_FB31
 
CAN_F7R2_FB31_Msk


	)

8829 
	#CAN_F8R2_FB0_Pos
 (0U)

	)

8830 
	#CAN_F8R2_FB0_Msk
 (0x1U << 
CAN_F8R2_FB0_Pos
è

	)

8831 
	#CAN_F8R2_FB0
 
CAN_F8R2_FB0_Msk


	)

8832 
	#CAN_F8R2_FB1_Pos
 (1U)

	)

8833 
	#CAN_F8R2_FB1_Msk
 (0x1U << 
CAN_F8R2_FB1_Pos
è

	)

8834 
	#CAN_F8R2_FB1
 
CAN_F8R2_FB1_Msk


	)

8835 
	#CAN_F8R2_FB2_Pos
 (2U)

	)

8836 
	#CAN_F8R2_FB2_Msk
 (0x1U << 
CAN_F8R2_FB2_Pos
è

	)

8837 
	#CAN_F8R2_FB2
 
CAN_F8R2_FB2_Msk


	)

8838 
	#CAN_F8R2_FB3_Pos
 (3U)

	)

8839 
	#CAN_F8R2_FB3_Msk
 (0x1U << 
CAN_F8R2_FB3_Pos
è

	)

8840 
	#CAN_F8R2_FB3
 
CAN_F8R2_FB3_Msk


	)

8841 
	#CAN_F8R2_FB4_Pos
 (4U)

	)

8842 
	#CAN_F8R2_FB4_Msk
 (0x1U << 
CAN_F8R2_FB4_Pos
è

	)

8843 
	#CAN_F8R2_FB4
 
CAN_F8R2_FB4_Msk


	)

8844 
	#CAN_F8R2_FB5_Pos
 (5U)

	)

8845 
	#CAN_F8R2_FB5_Msk
 (0x1U << 
CAN_F8R2_FB5_Pos
è

	)

8846 
	#CAN_F8R2_FB5
 
CAN_F8R2_FB5_Msk


	)

8847 
	#CAN_F8R2_FB6_Pos
 (6U)

	)

8848 
	#CAN_F8R2_FB6_Msk
 (0x1U << 
CAN_F8R2_FB6_Pos
è

	)

8849 
	#CAN_F8R2_FB6
 
CAN_F8R2_FB6_Msk


	)

8850 
	#CAN_F8R2_FB7_Pos
 (7U)

	)

8851 
	#CAN_F8R2_FB7_Msk
 (0x1U << 
CAN_F8R2_FB7_Pos
è

	)

8852 
	#CAN_F8R2_FB7
 
CAN_F8R2_FB7_Msk


	)

8853 
	#CAN_F8R2_FB8_Pos
 (8U)

	)

8854 
	#CAN_F8R2_FB8_Msk
 (0x1U << 
CAN_F8R2_FB8_Pos
è

	)

8855 
	#CAN_F8R2_FB8
 
CAN_F8R2_FB8_Msk


	)

8856 
	#CAN_F8R2_FB9_Pos
 (9U)

	)

8857 
	#CAN_F8R2_FB9_Msk
 (0x1U << 
CAN_F8R2_FB9_Pos
è

	)

8858 
	#CAN_F8R2_FB9
 
CAN_F8R2_FB9_Msk


	)

8859 
	#CAN_F8R2_FB10_Pos
 (10U)

	)

8860 
	#CAN_F8R2_FB10_Msk
 (0x1U << 
CAN_F8R2_FB10_Pos
è

	)

8861 
	#CAN_F8R2_FB10
 
CAN_F8R2_FB10_Msk


	)

8862 
	#CAN_F8R2_FB11_Pos
 (11U)

	)

8863 
	#CAN_F8R2_FB11_Msk
 (0x1U << 
CAN_F8R2_FB11_Pos
è

	)

8864 
	#CAN_F8R2_FB11
 
CAN_F8R2_FB11_Msk


	)

8865 
	#CAN_F8R2_FB12_Pos
 (12U)

	)

8866 
	#CAN_F8R2_FB12_Msk
 (0x1U << 
CAN_F8R2_FB12_Pos
è

	)

8867 
	#CAN_F8R2_FB12
 
CAN_F8R2_FB12_Msk


	)

8868 
	#CAN_F8R2_FB13_Pos
 (13U)

	)

8869 
	#CAN_F8R2_FB13_Msk
 (0x1U << 
CAN_F8R2_FB13_Pos
è

	)

8870 
	#CAN_F8R2_FB13
 
CAN_F8R2_FB13_Msk


	)

8871 
	#CAN_F8R2_FB14_Pos
 (14U)

	)

8872 
	#CAN_F8R2_FB14_Msk
 (0x1U << 
CAN_F8R2_FB14_Pos
è

	)

8873 
	#CAN_F8R2_FB14
 
CAN_F8R2_FB14_Msk


	)

8874 
	#CAN_F8R2_FB15_Pos
 (15U)

	)

8875 
	#CAN_F8R2_FB15_Msk
 (0x1U << 
CAN_F8R2_FB15_Pos
è

	)

8876 
	#CAN_F8R2_FB15
 
CAN_F8R2_FB15_Msk


	)

8877 
	#CAN_F8R2_FB16_Pos
 (16U)

	)

8878 
	#CAN_F8R2_FB16_Msk
 (0x1U << 
CAN_F8R2_FB16_Pos
è

	)

8879 
	#CAN_F8R2_FB16
 
CAN_F8R2_FB16_Msk


	)

8880 
	#CAN_F8R2_FB17_Pos
 (17U)

	)

8881 
	#CAN_F8R2_FB17_Msk
 (0x1U << 
CAN_F8R2_FB17_Pos
è

	)

8882 
	#CAN_F8R2_FB17
 
CAN_F8R2_FB17_Msk


	)

8883 
	#CAN_F8R2_FB18_Pos
 (18U)

	)

8884 
	#CAN_F8R2_FB18_Msk
 (0x1U << 
CAN_F8R2_FB18_Pos
è

	)

8885 
	#CAN_F8R2_FB18
 
CAN_F8R2_FB18_Msk


	)

8886 
	#CAN_F8R2_FB19_Pos
 (19U)

	)

8887 
	#CAN_F8R2_FB19_Msk
 (0x1U << 
CAN_F8R2_FB19_Pos
è

	)

8888 
	#CAN_F8R2_FB19
 
CAN_F8R2_FB19_Msk


	)

8889 
	#CAN_F8R2_FB20_Pos
 (20U)

	)

8890 
	#CAN_F8R2_FB20_Msk
 (0x1U << 
CAN_F8R2_FB20_Pos
è

	)

8891 
	#CAN_F8R2_FB20
 
CAN_F8R2_FB20_Msk


	)

8892 
	#CAN_F8R2_FB21_Pos
 (21U)

	)

8893 
	#CAN_F8R2_FB21_Msk
 (0x1U << 
CAN_F8R2_FB21_Pos
è

	)

8894 
	#CAN_F8R2_FB21
 
CAN_F8R2_FB21_Msk


	)

8895 
	#CAN_F8R2_FB22_Pos
 (22U)

	)

8896 
	#CAN_F8R2_FB22_Msk
 (0x1U << 
CAN_F8R2_FB22_Pos
è

	)

8897 
	#CAN_F8R2_FB22
 
CAN_F8R2_FB22_Msk


	)

8898 
	#CAN_F8R2_FB23_Pos
 (23U)

	)

8899 
	#CAN_F8R2_FB23_Msk
 (0x1U << 
CAN_F8R2_FB23_Pos
è

	)

8900 
	#CAN_F8R2_FB23
 
CAN_F8R2_FB23_Msk


	)

8901 
	#CAN_F8R2_FB24_Pos
 (24U)

	)

8902 
	#CAN_F8R2_FB24_Msk
 (0x1U << 
CAN_F8R2_FB24_Pos
è

	)

8903 
	#CAN_F8R2_FB24
 
CAN_F8R2_FB24_Msk


	)

8904 
	#CAN_F8R2_FB25_Pos
 (25U)

	)

8905 
	#CAN_F8R2_FB25_Msk
 (0x1U << 
CAN_F8R2_FB25_Pos
è

	)

8906 
	#CAN_F8R2_FB25
 
CAN_F8R2_FB25_Msk


	)

8907 
	#CAN_F8R2_FB26_Pos
 (26U)

	)

8908 
	#CAN_F8R2_FB26_Msk
 (0x1U << 
CAN_F8R2_FB26_Pos
è

	)

8909 
	#CAN_F8R2_FB26
 
CAN_F8R2_FB26_Msk


	)

8910 
	#CAN_F8R2_FB27_Pos
 (27U)

	)

8911 
	#CAN_F8R2_FB27_Msk
 (0x1U << 
CAN_F8R2_FB27_Pos
è

	)

8912 
	#CAN_F8R2_FB27
 
CAN_F8R2_FB27_Msk


	)

8913 
	#CAN_F8R2_FB28_Pos
 (28U)

	)

8914 
	#CAN_F8R2_FB28_Msk
 (0x1U << 
CAN_F8R2_FB28_Pos
è

	)

8915 
	#CAN_F8R2_FB28
 
CAN_F8R2_FB28_Msk


	)

8916 
	#CAN_F8R2_FB29_Pos
 (29U)

	)

8917 
	#CAN_F8R2_FB29_Msk
 (0x1U << 
CAN_F8R2_FB29_Pos
è

	)

8918 
	#CAN_F8R2_FB29
 
CAN_F8R2_FB29_Msk


	)

8919 
	#CAN_F8R2_FB30_Pos
 (30U)

	)

8920 
	#CAN_F8R2_FB30_Msk
 (0x1U << 
CAN_F8R2_FB30_Pos
è

	)

8921 
	#CAN_F8R2_FB30
 
CAN_F8R2_FB30_Msk


	)

8922 
	#CAN_F8R2_FB31_Pos
 (31U)

	)

8923 
	#CAN_F8R2_FB31_Msk
 (0x1U << 
CAN_F8R2_FB31_Pos
è

	)

8924 
	#CAN_F8R2_FB31
 
CAN_F8R2_FB31_Msk


	)

8927 
	#CAN_F9R2_FB0_Pos
 (0U)

	)

8928 
	#CAN_F9R2_FB0_Msk
 (0x1U << 
CAN_F9R2_FB0_Pos
è

	)

8929 
	#CAN_F9R2_FB0
 
CAN_F9R2_FB0_Msk


	)

8930 
	#CAN_F9R2_FB1_Pos
 (1U)

	)

8931 
	#CAN_F9R2_FB1_Msk
 (0x1U << 
CAN_F9R2_FB1_Pos
è

	)

8932 
	#CAN_F9R2_FB1
 
CAN_F9R2_FB1_Msk


	)

8933 
	#CAN_F9R2_FB2_Pos
 (2U)

	)

8934 
	#CAN_F9R2_FB2_Msk
 (0x1U << 
CAN_F9R2_FB2_Pos
è

	)

8935 
	#CAN_F9R2_FB2
 
CAN_F9R2_FB2_Msk


	)

8936 
	#CAN_F9R2_FB3_Pos
 (3U)

	)

8937 
	#CAN_F9R2_FB3_Msk
 (0x1U << 
CAN_F9R2_FB3_Pos
è

	)

8938 
	#CAN_F9R2_FB3
 
CAN_F9R2_FB3_Msk


	)

8939 
	#CAN_F9R2_FB4_Pos
 (4U)

	)

8940 
	#CAN_F9R2_FB4_Msk
 (0x1U << 
CAN_F9R2_FB4_Pos
è

	)

8941 
	#CAN_F9R2_FB4
 
CAN_F9R2_FB4_Msk


	)

8942 
	#CAN_F9R2_FB5_Pos
 (5U)

	)

8943 
	#CAN_F9R2_FB5_Msk
 (0x1U << 
CAN_F9R2_FB5_Pos
è

	)

8944 
	#CAN_F9R2_FB5
 
CAN_F9R2_FB5_Msk


	)

8945 
	#CAN_F9R2_FB6_Pos
 (6U)

	)

8946 
	#CAN_F9R2_FB6_Msk
 (0x1U << 
CAN_F9R2_FB6_Pos
è

	)

8947 
	#CAN_F9R2_FB6
 
CAN_F9R2_FB6_Msk


	)

8948 
	#CAN_F9R2_FB7_Pos
 (7U)

	)

8949 
	#CAN_F9R2_FB7_Msk
 (0x1U << 
CAN_F9R2_FB7_Pos
è

	)

8950 
	#CAN_F9R2_FB7
 
CAN_F9R2_FB7_Msk


	)

8951 
	#CAN_F9R2_FB8_Pos
 (8U)

	)

8952 
	#CAN_F9R2_FB8_Msk
 (0x1U << 
CAN_F9R2_FB8_Pos
è

	)

8953 
	#CAN_F9R2_FB8
 
CAN_F9R2_FB8_Msk


	)

8954 
	#CAN_F9R2_FB9_Pos
 (9U)

	)

8955 
	#CAN_F9R2_FB9_Msk
 (0x1U << 
CAN_F9R2_FB9_Pos
è

	)

8956 
	#CAN_F9R2_FB9
 
CAN_F9R2_FB9_Msk


	)

8957 
	#CAN_F9R2_FB10_Pos
 (10U)

	)

8958 
	#CAN_F9R2_FB10_Msk
 (0x1U << 
CAN_F9R2_FB10_Pos
è

	)

8959 
	#CAN_F9R2_FB10
 
CAN_F9R2_FB10_Msk


	)

8960 
	#CAN_F9R2_FB11_Pos
 (11U)

	)

8961 
	#CAN_F9R2_FB11_Msk
 (0x1U << 
CAN_F9R2_FB11_Pos
è

	)

8962 
	#CAN_F9R2_FB11
 
CAN_F9R2_FB11_Msk


	)

8963 
	#CAN_F9R2_FB12_Pos
 (12U)

	)

8964 
	#CAN_F9R2_FB12_Msk
 (0x1U << 
CAN_F9R2_FB12_Pos
è

	)

8965 
	#CAN_F9R2_FB12
 
CAN_F9R2_FB12_Msk


	)

8966 
	#CAN_F9R2_FB13_Pos
 (13U)

	)

8967 
	#CAN_F9R2_FB13_Msk
 (0x1U << 
CAN_F9R2_FB13_Pos
è

	)

8968 
	#CAN_F9R2_FB13
 
CAN_F9R2_FB13_Msk


	)

8969 
	#CAN_F9R2_FB14_Pos
 (14U)

	)

8970 
	#CAN_F9R2_FB14_Msk
 (0x1U << 
CAN_F9R2_FB14_Pos
è

	)

8971 
	#CAN_F9R2_FB14
 
CAN_F9R2_FB14_Msk


	)

8972 
	#CAN_F9R2_FB15_Pos
 (15U)

	)

8973 
	#CAN_F9R2_FB15_Msk
 (0x1U << 
CAN_F9R2_FB15_Pos
è

	)

8974 
	#CAN_F9R2_FB15
 
CAN_F9R2_FB15_Msk


	)

8975 
	#CAN_F9R2_FB16_Pos
 (16U)

	)

8976 
	#CAN_F9R2_FB16_Msk
 (0x1U << 
CAN_F9R2_FB16_Pos
è

	)

8977 
	#CAN_F9R2_FB16
 
CAN_F9R2_FB16_Msk


	)

8978 
	#CAN_F9R2_FB17_Pos
 (17U)

	)

8979 
	#CAN_F9R2_FB17_Msk
 (0x1U << 
CAN_F9R2_FB17_Pos
è

	)

8980 
	#CAN_F9R2_FB17
 
CAN_F9R2_FB17_Msk


	)

8981 
	#CAN_F9R2_FB18_Pos
 (18U)

	)

8982 
	#CAN_F9R2_FB18_Msk
 (0x1U << 
CAN_F9R2_FB18_Pos
è

	)

8983 
	#CAN_F9R2_FB18
 
CAN_F9R2_FB18_Msk


	)

8984 
	#CAN_F9R2_FB19_Pos
 (19U)

	)

8985 
	#CAN_F9R2_FB19_Msk
 (0x1U << 
CAN_F9R2_FB19_Pos
è

	)

8986 
	#CAN_F9R2_FB19
 
CAN_F9R2_FB19_Msk


	)

8987 
	#CAN_F9R2_FB20_Pos
 (20U)

	)

8988 
	#CAN_F9R2_FB20_Msk
 (0x1U << 
CAN_F9R2_FB20_Pos
è

	)

8989 
	#CAN_F9R2_FB20
 
CAN_F9R2_FB20_Msk


	)

8990 
	#CAN_F9R2_FB21_Pos
 (21U)

	)

8991 
	#CAN_F9R2_FB21_Msk
 (0x1U << 
CAN_F9R2_FB21_Pos
è

	)

8992 
	#CAN_F9R2_FB21
 
CAN_F9R2_FB21_Msk


	)

8993 
	#CAN_F9R2_FB22_Pos
 (22U)

	)

8994 
	#CAN_F9R2_FB22_Msk
 (0x1U << 
CAN_F9R2_FB22_Pos
è

	)

8995 
	#CAN_F9R2_FB22
 
CAN_F9R2_FB22_Msk


	)

8996 
	#CAN_F9R2_FB23_Pos
 (23U)

	)

8997 
	#CAN_F9R2_FB23_Msk
 (0x1U << 
CAN_F9R2_FB23_Pos
è

	)

8998 
	#CAN_F9R2_FB23
 
CAN_F9R2_FB23_Msk


	)

8999 
	#CAN_F9R2_FB24_Pos
 (24U)

	)

9000 
	#CAN_F9R2_FB24_Msk
 (0x1U << 
CAN_F9R2_FB24_Pos
è

	)

9001 
	#CAN_F9R2_FB24
 
CAN_F9R2_FB24_Msk


	)

9002 
	#CAN_F9R2_FB25_Pos
 (25U)

	)

9003 
	#CAN_F9R2_FB25_Msk
 (0x1U << 
CAN_F9R2_FB25_Pos
è

	)

9004 
	#CAN_F9R2_FB25
 
CAN_F9R2_FB25_Msk


	)

9005 
	#CAN_F9R2_FB26_Pos
 (26U)

	)

9006 
	#CAN_F9R2_FB26_Msk
 (0x1U << 
CAN_F9R2_FB26_Pos
è

	)

9007 
	#CAN_F9R2_FB26
 
CAN_F9R2_FB26_Msk


	)

9008 
	#CAN_F9R2_FB27_Pos
 (27U)

	)

9009 
	#CAN_F9R2_FB27_Msk
 (0x1U << 
CAN_F9R2_FB27_Pos
è

	)

9010 
	#CAN_F9R2_FB27
 
CAN_F9R2_FB27_Msk


	)

9011 
	#CAN_F9R2_FB28_Pos
 (28U)

	)

9012 
	#CAN_F9R2_FB28_Msk
 (0x1U << 
CAN_F9R2_FB28_Pos
è

	)

9013 
	#CAN_F9R2_FB28
 
CAN_F9R2_FB28_Msk


	)

9014 
	#CAN_F9R2_FB29_Pos
 (29U)

	)

9015 
	#CAN_F9R2_FB29_Msk
 (0x1U << 
CAN_F9R2_FB29_Pos
è

	)

9016 
	#CAN_F9R2_FB29
 
CAN_F9R2_FB29_Msk


	)

9017 
	#CAN_F9R2_FB30_Pos
 (30U)

	)

9018 
	#CAN_F9R2_FB30_Msk
 (0x1U << 
CAN_F9R2_FB30_Pos
è

	)

9019 
	#CAN_F9R2_FB30
 
CAN_F9R2_FB30_Msk


	)

9020 
	#CAN_F9R2_FB31_Pos
 (31U)

	)

9021 
	#CAN_F9R2_FB31_Msk
 (0x1U << 
CAN_F9R2_FB31_Pos
è

	)

9022 
	#CAN_F9R2_FB31
 
CAN_F9R2_FB31_Msk


	)

9025 
	#CAN_F10R2_FB0_Pos
 (0U)

	)

9026 
	#CAN_F10R2_FB0_Msk
 (0x1U << 
CAN_F10R2_FB0_Pos
è

	)

9027 
	#CAN_F10R2_FB0
 
CAN_F10R2_FB0_Msk


	)

9028 
	#CAN_F10R2_FB1_Pos
 (1U)

	)

9029 
	#CAN_F10R2_FB1_Msk
 (0x1U << 
CAN_F10R2_FB1_Pos
è

	)

9030 
	#CAN_F10R2_FB1
 
CAN_F10R2_FB1_Msk


	)

9031 
	#CAN_F10R2_FB2_Pos
 (2U)

	)

9032 
	#CAN_F10R2_FB2_Msk
 (0x1U << 
CAN_F10R2_FB2_Pos
è

	)

9033 
	#CAN_F10R2_FB2
 
CAN_F10R2_FB2_Msk


	)

9034 
	#CAN_F10R2_FB3_Pos
 (3U)

	)

9035 
	#CAN_F10R2_FB3_Msk
 (0x1U << 
CAN_F10R2_FB3_Pos
è

	)

9036 
	#CAN_F10R2_FB3
 
CAN_F10R2_FB3_Msk


	)

9037 
	#CAN_F10R2_FB4_Pos
 (4U)

	)

9038 
	#CAN_F10R2_FB4_Msk
 (0x1U << 
CAN_F10R2_FB4_Pos
è

	)

9039 
	#CAN_F10R2_FB4
 
CAN_F10R2_FB4_Msk


	)

9040 
	#CAN_F10R2_FB5_Pos
 (5U)

	)

9041 
	#CAN_F10R2_FB5_Msk
 (0x1U << 
CAN_F10R2_FB5_Pos
è

	)

9042 
	#CAN_F10R2_FB5
 
CAN_F10R2_FB5_Msk


	)

9043 
	#CAN_F10R2_FB6_Pos
 (6U)

	)

9044 
	#CAN_F10R2_FB6_Msk
 (0x1U << 
CAN_F10R2_FB6_Pos
è

	)

9045 
	#CAN_F10R2_FB6
 
CAN_F10R2_FB6_Msk


	)

9046 
	#CAN_F10R2_FB7_Pos
 (7U)

	)

9047 
	#CAN_F10R2_FB7_Msk
 (0x1U << 
CAN_F10R2_FB7_Pos
è

	)

9048 
	#CAN_F10R2_FB7
 
CAN_F10R2_FB7_Msk


	)

9049 
	#CAN_F10R2_FB8_Pos
 (8U)

	)

9050 
	#CAN_F10R2_FB8_Msk
 (0x1U << 
CAN_F10R2_FB8_Pos
è

	)

9051 
	#CAN_F10R2_FB8
 
CAN_F10R2_FB8_Msk


	)

9052 
	#CAN_F10R2_FB9_Pos
 (9U)

	)

9053 
	#CAN_F10R2_FB9_Msk
 (0x1U << 
CAN_F10R2_FB9_Pos
è

	)

9054 
	#CAN_F10R2_FB9
 
CAN_F10R2_FB9_Msk


	)

9055 
	#CAN_F10R2_FB10_Pos
 (10U)

	)

9056 
	#CAN_F10R2_FB10_Msk
 (0x1U << 
CAN_F10R2_FB10_Pos
è

	)

9057 
	#CAN_F10R2_FB10
 
CAN_F10R2_FB10_Msk


	)

9058 
	#CAN_F10R2_FB11_Pos
 (11U)

	)

9059 
	#CAN_F10R2_FB11_Msk
 (0x1U << 
CAN_F10R2_FB11_Pos
è

	)

9060 
	#CAN_F10R2_FB11
 
CAN_F10R2_FB11_Msk


	)

9061 
	#CAN_F10R2_FB12_Pos
 (12U)

	)

9062 
	#CAN_F10R2_FB12_Msk
 (0x1U << 
CAN_F10R2_FB12_Pos
è

	)

9063 
	#CAN_F10R2_FB12
 
CAN_F10R2_FB12_Msk


	)

9064 
	#CAN_F10R2_FB13_Pos
 (13U)

	)

9065 
	#CAN_F10R2_FB13_Msk
 (0x1U << 
CAN_F10R2_FB13_Pos
è

	)

9066 
	#CAN_F10R2_FB13
 
CAN_F10R2_FB13_Msk


	)

9067 
	#CAN_F10R2_FB14_Pos
 (14U)

	)

9068 
	#CAN_F10R2_FB14_Msk
 (0x1U << 
CAN_F10R2_FB14_Pos
è

	)

9069 
	#CAN_F10R2_FB14
 
CAN_F10R2_FB14_Msk


	)

9070 
	#CAN_F10R2_FB15_Pos
 (15U)

	)

9071 
	#CAN_F10R2_FB15_Msk
 (0x1U << 
CAN_F10R2_FB15_Pos
è

	)

9072 
	#CAN_F10R2_FB15
 
CAN_F10R2_FB15_Msk


	)

9073 
	#CAN_F10R2_FB16_Pos
 (16U)

	)

9074 
	#CAN_F10R2_FB16_Msk
 (0x1U << 
CAN_F10R2_FB16_Pos
è

	)

9075 
	#CAN_F10R2_FB16
 
CAN_F10R2_FB16_Msk


	)

9076 
	#CAN_F10R2_FB17_Pos
 (17U)

	)

9077 
	#CAN_F10R2_FB17_Msk
 (0x1U << 
CAN_F10R2_FB17_Pos
è

	)

9078 
	#CAN_F10R2_FB17
 
CAN_F10R2_FB17_Msk


	)

9079 
	#CAN_F10R2_FB18_Pos
 (18U)

	)

9080 
	#CAN_F10R2_FB18_Msk
 (0x1U << 
CAN_F10R2_FB18_Pos
è

	)

9081 
	#CAN_F10R2_FB18
 
CAN_F10R2_FB18_Msk


	)

9082 
	#CAN_F10R2_FB19_Pos
 (19U)

	)

9083 
	#CAN_F10R2_FB19_Msk
 (0x1U << 
CAN_F10R2_FB19_Pos
è

	)

9084 
	#CAN_F10R2_FB19
 
CAN_F10R2_FB19_Msk


	)

9085 
	#CAN_F10R2_FB20_Pos
 (20U)

	)

9086 
	#CAN_F10R2_FB20_Msk
 (0x1U << 
CAN_F10R2_FB20_Pos
è

	)

9087 
	#CAN_F10R2_FB20
 
CAN_F10R2_FB20_Msk


	)

9088 
	#CAN_F10R2_FB21_Pos
 (21U)

	)

9089 
	#CAN_F10R2_FB21_Msk
 (0x1U << 
CAN_F10R2_FB21_Pos
è

	)

9090 
	#CAN_F10R2_FB21
 
CAN_F10R2_FB21_Msk


	)

9091 
	#CAN_F10R2_FB22_Pos
 (22U)

	)

9092 
	#CAN_F10R2_FB22_Msk
 (0x1U << 
CAN_F10R2_FB22_Pos
è

	)

9093 
	#CAN_F10R2_FB22
 
CAN_F10R2_FB22_Msk


	)

9094 
	#CAN_F10R2_FB23_Pos
 (23U)

	)

9095 
	#CAN_F10R2_FB23_Msk
 (0x1U << 
CAN_F10R2_FB23_Pos
è

	)

9096 
	#CAN_F10R2_FB23
 
CAN_F10R2_FB23_Msk


	)

9097 
	#CAN_F10R2_FB24_Pos
 (24U)

	)

9098 
	#CAN_F10R2_FB24_Msk
 (0x1U << 
CAN_F10R2_FB24_Pos
è

	)

9099 
	#CAN_F10R2_FB24
 
CAN_F10R2_FB24_Msk


	)

9100 
	#CAN_F10R2_FB25_Pos
 (25U)

	)

9101 
	#CAN_F10R2_FB25_Msk
 (0x1U << 
CAN_F10R2_FB25_Pos
è

	)

9102 
	#CAN_F10R2_FB25
 
CAN_F10R2_FB25_Msk


	)

9103 
	#CAN_F10R2_FB26_Pos
 (26U)

	)

9104 
	#CAN_F10R2_FB26_Msk
 (0x1U << 
CAN_F10R2_FB26_Pos
è

	)

9105 
	#CAN_F10R2_FB26
 
CAN_F10R2_FB26_Msk


	)

9106 
	#CAN_F10R2_FB27_Pos
 (27U)

	)

9107 
	#CAN_F10R2_FB27_Msk
 (0x1U << 
CAN_F10R2_FB27_Pos
è

	)

9108 
	#CAN_F10R2_FB27
 
CAN_F10R2_FB27_Msk


	)

9109 
	#CAN_F10R2_FB28_Pos
 (28U)

	)

9110 
	#CAN_F10R2_FB28_Msk
 (0x1U << 
CAN_F10R2_FB28_Pos
è

	)

9111 
	#CAN_F10R2_FB28
 
CAN_F10R2_FB28_Msk


	)

9112 
	#CAN_F10R2_FB29_Pos
 (29U)

	)

9113 
	#CAN_F10R2_FB29_Msk
 (0x1U << 
CAN_F10R2_FB29_Pos
è

	)

9114 
	#CAN_F10R2_FB29
 
CAN_F10R2_FB29_Msk


	)

9115 
	#CAN_F10R2_FB30_Pos
 (30U)

	)

9116 
	#CAN_F10R2_FB30_Msk
 (0x1U << 
CAN_F10R2_FB30_Pos
è

	)

9117 
	#CAN_F10R2_FB30
 
CAN_F10R2_FB30_Msk


	)

9118 
	#CAN_F10R2_FB31_Pos
 (31U)

	)

9119 
	#CAN_F10R2_FB31_Msk
 (0x1U << 
CAN_F10R2_FB31_Pos
è

	)

9120 
	#CAN_F10R2_FB31
 
CAN_F10R2_FB31_Msk


	)

9123 
	#CAN_F11R2_FB0_Pos
 (0U)

	)

9124 
	#CAN_F11R2_FB0_Msk
 (0x1U << 
CAN_F11R2_FB0_Pos
è

	)

9125 
	#CAN_F11R2_FB0
 
CAN_F11R2_FB0_Msk


	)

9126 
	#CAN_F11R2_FB1_Pos
 (1U)

	)

9127 
	#CAN_F11R2_FB1_Msk
 (0x1U << 
CAN_F11R2_FB1_Pos
è

	)

9128 
	#CAN_F11R2_FB1
 
CAN_F11R2_FB1_Msk


	)

9129 
	#CAN_F11R2_FB2_Pos
 (2U)

	)

9130 
	#CAN_F11R2_FB2_Msk
 (0x1U << 
CAN_F11R2_FB2_Pos
è

	)

9131 
	#CAN_F11R2_FB2
 
CAN_F11R2_FB2_Msk


	)

9132 
	#CAN_F11R2_FB3_Pos
 (3U)

	)

9133 
	#CAN_F11R2_FB3_Msk
 (0x1U << 
CAN_F11R2_FB3_Pos
è

	)

9134 
	#CAN_F11R2_FB3
 
CAN_F11R2_FB3_Msk


	)

9135 
	#CAN_F11R2_FB4_Pos
 (4U)

	)

9136 
	#CAN_F11R2_FB4_Msk
 (0x1U << 
CAN_F11R2_FB4_Pos
è

	)

9137 
	#CAN_F11R2_FB4
 
CAN_F11R2_FB4_Msk


	)

9138 
	#CAN_F11R2_FB5_Pos
 (5U)

	)

9139 
	#CAN_F11R2_FB5_Msk
 (0x1U << 
CAN_F11R2_FB5_Pos
è

	)

9140 
	#CAN_F11R2_FB5
 
CAN_F11R2_FB5_Msk


	)

9141 
	#CAN_F11R2_FB6_Pos
 (6U)

	)

9142 
	#CAN_F11R2_FB6_Msk
 (0x1U << 
CAN_F11R2_FB6_Pos
è

	)

9143 
	#CAN_F11R2_FB6
 
CAN_F11R2_FB6_Msk


	)

9144 
	#CAN_F11R2_FB7_Pos
 (7U)

	)

9145 
	#CAN_F11R2_FB7_Msk
 (0x1U << 
CAN_F11R2_FB7_Pos
è

	)

9146 
	#CAN_F11R2_FB7
 
CAN_F11R2_FB7_Msk


	)

9147 
	#CAN_F11R2_FB8_Pos
 (8U)

	)

9148 
	#CAN_F11R2_FB8_Msk
 (0x1U << 
CAN_F11R2_FB8_Pos
è

	)

9149 
	#CAN_F11R2_FB8
 
CAN_F11R2_FB8_Msk


	)

9150 
	#CAN_F11R2_FB9_Pos
 (9U)

	)

9151 
	#CAN_F11R2_FB9_Msk
 (0x1U << 
CAN_F11R2_FB9_Pos
è

	)

9152 
	#CAN_F11R2_FB9
 
CAN_F11R2_FB9_Msk


	)

9153 
	#CAN_F11R2_FB10_Pos
 (10U)

	)

9154 
	#CAN_F11R2_FB10_Msk
 (0x1U << 
CAN_F11R2_FB10_Pos
è

	)

9155 
	#CAN_F11R2_FB10
 
CAN_F11R2_FB10_Msk


	)

9156 
	#CAN_F11R2_FB11_Pos
 (11U)

	)

9157 
	#CAN_F11R2_FB11_Msk
 (0x1U << 
CAN_F11R2_FB11_Pos
è

	)

9158 
	#CAN_F11R2_FB11
 
CAN_F11R2_FB11_Msk


	)

9159 
	#CAN_F11R2_FB12_Pos
 (12U)

	)

9160 
	#CAN_F11R2_FB12_Msk
 (0x1U << 
CAN_F11R2_FB12_Pos
è

	)

9161 
	#CAN_F11R2_FB12
 
CAN_F11R2_FB12_Msk


	)

9162 
	#CAN_F11R2_FB13_Pos
 (13U)

	)

9163 
	#CAN_F11R2_FB13_Msk
 (0x1U << 
CAN_F11R2_FB13_Pos
è

	)

9164 
	#CAN_F11R2_FB13
 
CAN_F11R2_FB13_Msk


	)

9165 
	#CAN_F11R2_FB14_Pos
 (14U)

	)

9166 
	#CAN_F11R2_FB14_Msk
 (0x1U << 
CAN_F11R2_FB14_Pos
è

	)

9167 
	#CAN_F11R2_FB14
 
CAN_F11R2_FB14_Msk


	)

9168 
	#CAN_F11R2_FB15_Pos
 (15U)

	)

9169 
	#CAN_F11R2_FB15_Msk
 (0x1U << 
CAN_F11R2_FB15_Pos
è

	)

9170 
	#CAN_F11R2_FB15
 
CAN_F11R2_FB15_Msk


	)

9171 
	#CAN_F11R2_FB16_Pos
 (16U)

	)

9172 
	#CAN_F11R2_FB16_Msk
 (0x1U << 
CAN_F11R2_FB16_Pos
è

	)

9173 
	#CAN_F11R2_FB16
 
CAN_F11R2_FB16_Msk


	)

9174 
	#CAN_F11R2_FB17_Pos
 (17U)

	)

9175 
	#CAN_F11R2_FB17_Msk
 (0x1U << 
CAN_F11R2_FB17_Pos
è

	)

9176 
	#CAN_F11R2_FB17
 
CAN_F11R2_FB17_Msk


	)

9177 
	#CAN_F11R2_FB18_Pos
 (18U)

	)

9178 
	#CAN_F11R2_FB18_Msk
 (0x1U << 
CAN_F11R2_FB18_Pos
è

	)

9179 
	#CAN_F11R2_FB18
 
CAN_F11R2_FB18_Msk


	)

9180 
	#CAN_F11R2_FB19_Pos
 (19U)

	)

9181 
	#CAN_F11R2_FB19_Msk
 (0x1U << 
CAN_F11R2_FB19_Pos
è

	)

9182 
	#CAN_F11R2_FB19
 
CAN_F11R2_FB19_Msk


	)

9183 
	#CAN_F11R2_FB20_Pos
 (20U)

	)

9184 
	#CAN_F11R2_FB20_Msk
 (0x1U << 
CAN_F11R2_FB20_Pos
è

	)

9185 
	#CAN_F11R2_FB20
 
CAN_F11R2_FB20_Msk


	)

9186 
	#CAN_F11R2_FB21_Pos
 (21U)

	)

9187 
	#CAN_F11R2_FB21_Msk
 (0x1U << 
CAN_F11R2_FB21_Pos
è

	)

9188 
	#CAN_F11R2_FB21
 
CAN_F11R2_FB21_Msk


	)

9189 
	#CAN_F11R2_FB22_Pos
 (22U)

	)

9190 
	#CAN_F11R2_FB22_Msk
 (0x1U << 
CAN_F11R2_FB22_Pos
è

	)

9191 
	#CAN_F11R2_FB22
 
CAN_F11R2_FB22_Msk


	)

9192 
	#CAN_F11R2_FB23_Pos
 (23U)

	)

9193 
	#CAN_F11R2_FB23_Msk
 (0x1U << 
CAN_F11R2_FB23_Pos
è

	)

9194 
	#CAN_F11R2_FB23
 
CAN_F11R2_FB23_Msk


	)

9195 
	#CAN_F11R2_FB24_Pos
 (24U)

	)

9196 
	#CAN_F11R2_FB24_Msk
 (0x1U << 
CAN_F11R2_FB24_Pos
è

	)

9197 
	#CAN_F11R2_FB24
 
CAN_F11R2_FB24_Msk


	)

9198 
	#CAN_F11R2_FB25_Pos
 (25U)

	)

9199 
	#CAN_F11R2_FB25_Msk
 (0x1U << 
CAN_F11R2_FB25_Pos
è

	)

9200 
	#CAN_F11R2_FB25
 
CAN_F11R2_FB25_Msk


	)

9201 
	#CAN_F11R2_FB26_Pos
 (26U)

	)

9202 
	#CAN_F11R2_FB26_Msk
 (0x1U << 
CAN_F11R2_FB26_Pos
è

	)

9203 
	#CAN_F11R2_FB26
 
CAN_F11R2_FB26_Msk


	)

9204 
	#CAN_F11R2_FB27_Pos
 (27U)

	)

9205 
	#CAN_F11R2_FB27_Msk
 (0x1U << 
CAN_F11R2_FB27_Pos
è

	)

9206 
	#CAN_F11R2_FB27
 
CAN_F11R2_FB27_Msk


	)

9207 
	#CAN_F11R2_FB28_Pos
 (28U)

	)

9208 
	#CAN_F11R2_FB28_Msk
 (0x1U << 
CAN_F11R2_FB28_Pos
è

	)

9209 
	#CAN_F11R2_FB28
 
CAN_F11R2_FB28_Msk


	)

9210 
	#CAN_F11R2_FB29_Pos
 (29U)

	)

9211 
	#CAN_F11R2_FB29_Msk
 (0x1U << 
CAN_F11R2_FB29_Pos
è

	)

9212 
	#CAN_F11R2_FB29
 
CAN_F11R2_FB29_Msk


	)

9213 
	#CAN_F11R2_FB30_Pos
 (30U)

	)

9214 
	#CAN_F11R2_FB30_Msk
 (0x1U << 
CAN_F11R2_FB30_Pos
è

	)

9215 
	#CAN_F11R2_FB30
 
CAN_F11R2_FB30_Msk


	)

9216 
	#CAN_F11R2_FB31_Pos
 (31U)

	)

9217 
	#CAN_F11R2_FB31_Msk
 (0x1U << 
CAN_F11R2_FB31_Pos
è

	)

9218 
	#CAN_F11R2_FB31
 
CAN_F11R2_FB31_Msk


	)

9221 
	#CAN_F12R2_FB0_Pos
 (0U)

	)

9222 
	#CAN_F12R2_FB0_Msk
 (0x1U << 
CAN_F12R2_FB0_Pos
è

	)

9223 
	#CAN_F12R2_FB0
 
CAN_F12R2_FB0_Msk


	)

9224 
	#CAN_F12R2_FB1_Pos
 (1U)

	)

9225 
	#CAN_F12R2_FB1_Msk
 (0x1U << 
CAN_F12R2_FB1_Pos
è

	)

9226 
	#CAN_F12R2_FB1
 
CAN_F12R2_FB1_Msk


	)

9227 
	#CAN_F12R2_FB2_Pos
 (2U)

	)

9228 
	#CAN_F12R2_FB2_Msk
 (0x1U << 
CAN_F12R2_FB2_Pos
è

	)

9229 
	#CAN_F12R2_FB2
 
CAN_F12R2_FB2_Msk


	)

9230 
	#CAN_F12R2_FB3_Pos
 (3U)

	)

9231 
	#CAN_F12R2_FB3_Msk
 (0x1U << 
CAN_F12R2_FB3_Pos
è

	)

9232 
	#CAN_F12R2_FB3
 
CAN_F12R2_FB3_Msk


	)

9233 
	#CAN_F12R2_FB4_Pos
 (4U)

	)

9234 
	#CAN_F12R2_FB4_Msk
 (0x1U << 
CAN_F12R2_FB4_Pos
è

	)

9235 
	#CAN_F12R2_FB4
 
CAN_F12R2_FB4_Msk


	)

9236 
	#CAN_F12R2_FB5_Pos
 (5U)

	)

9237 
	#CAN_F12R2_FB5_Msk
 (0x1U << 
CAN_F12R2_FB5_Pos
è

	)

9238 
	#CAN_F12R2_FB5
 
CAN_F12R2_FB5_Msk


	)

9239 
	#CAN_F12R2_FB6_Pos
 (6U)

	)

9240 
	#CAN_F12R2_FB6_Msk
 (0x1U << 
CAN_F12R2_FB6_Pos
è

	)

9241 
	#CAN_F12R2_FB6
 
CAN_F12R2_FB6_Msk


	)

9242 
	#CAN_F12R2_FB7_Pos
 (7U)

	)

9243 
	#CAN_F12R2_FB7_Msk
 (0x1U << 
CAN_F12R2_FB7_Pos
è

	)

9244 
	#CAN_F12R2_FB7
 
CAN_F12R2_FB7_Msk


	)

9245 
	#CAN_F12R2_FB8_Pos
 (8U)

	)

9246 
	#CAN_F12R2_FB8_Msk
 (0x1U << 
CAN_F12R2_FB8_Pos
è

	)

9247 
	#CAN_F12R2_FB8
 
CAN_F12R2_FB8_Msk


	)

9248 
	#CAN_F12R2_FB9_Pos
 (9U)

	)

9249 
	#CAN_F12R2_FB9_Msk
 (0x1U << 
CAN_F12R2_FB9_Pos
è

	)

9250 
	#CAN_F12R2_FB9
 
CAN_F12R2_FB9_Msk


	)

9251 
	#CAN_F12R2_FB10_Pos
 (10U)

	)

9252 
	#CAN_F12R2_FB10_Msk
 (0x1U << 
CAN_F12R2_FB10_Pos
è

	)

9253 
	#CAN_F12R2_FB10
 
CAN_F12R2_FB10_Msk


	)

9254 
	#CAN_F12R2_FB11_Pos
 (11U)

	)

9255 
	#CAN_F12R2_FB11_Msk
 (0x1U << 
CAN_F12R2_FB11_Pos
è

	)

9256 
	#CAN_F12R2_FB11
 
CAN_F12R2_FB11_Msk


	)

9257 
	#CAN_F12R2_FB12_Pos
 (12U)

	)

9258 
	#CAN_F12R2_FB12_Msk
 (0x1U << 
CAN_F12R2_FB12_Pos
è

	)

9259 
	#CAN_F12R2_FB12
 
CAN_F12R2_FB12_Msk


	)

9260 
	#CAN_F12R2_FB13_Pos
 (13U)

	)

9261 
	#CAN_F12R2_FB13_Msk
 (0x1U << 
CAN_F12R2_FB13_Pos
è

	)

9262 
	#CAN_F12R2_FB13
 
CAN_F12R2_FB13_Msk


	)

9263 
	#CAN_F12R2_FB14_Pos
 (14U)

	)

9264 
	#CAN_F12R2_FB14_Msk
 (0x1U << 
CAN_F12R2_FB14_Pos
è

	)

9265 
	#CAN_F12R2_FB14
 
CAN_F12R2_FB14_Msk


	)

9266 
	#CAN_F12R2_FB15_Pos
 (15U)

	)

9267 
	#CAN_F12R2_FB15_Msk
 (0x1U << 
CAN_F12R2_FB15_Pos
è

	)

9268 
	#CAN_F12R2_FB15
 
CAN_F12R2_FB15_Msk


	)

9269 
	#CAN_F12R2_FB16_Pos
 (16U)

	)

9270 
	#CAN_F12R2_FB16_Msk
 (0x1U << 
CAN_F12R2_FB16_Pos
è

	)

9271 
	#CAN_F12R2_FB16
 
CAN_F12R2_FB16_Msk


	)

9272 
	#CAN_F12R2_FB17_Pos
 (17U)

	)

9273 
	#CAN_F12R2_FB17_Msk
 (0x1U << 
CAN_F12R2_FB17_Pos
è

	)

9274 
	#CAN_F12R2_FB17
 
CAN_F12R2_FB17_Msk


	)

9275 
	#CAN_F12R2_FB18_Pos
 (18U)

	)

9276 
	#CAN_F12R2_FB18_Msk
 (0x1U << 
CAN_F12R2_FB18_Pos
è

	)

9277 
	#CAN_F12R2_FB18
 
CAN_F12R2_FB18_Msk


	)

9278 
	#CAN_F12R2_FB19_Pos
 (19U)

	)

9279 
	#CAN_F12R2_FB19_Msk
 (0x1U << 
CAN_F12R2_FB19_Pos
è

	)

9280 
	#CAN_F12R2_FB19
 
CAN_F12R2_FB19_Msk


	)

9281 
	#CAN_F12R2_FB20_Pos
 (20U)

	)

9282 
	#CAN_F12R2_FB20_Msk
 (0x1U << 
CAN_F12R2_FB20_Pos
è

	)

9283 
	#CAN_F12R2_FB20
 
CAN_F12R2_FB20_Msk


	)

9284 
	#CAN_F12R2_FB21_Pos
 (21U)

	)

9285 
	#CAN_F12R2_FB21_Msk
 (0x1U << 
CAN_F12R2_FB21_Pos
è

	)

9286 
	#CAN_F12R2_FB21
 
CAN_F12R2_FB21_Msk


	)

9287 
	#CAN_F12R2_FB22_Pos
 (22U)

	)

9288 
	#CAN_F12R2_FB22_Msk
 (0x1U << 
CAN_F12R2_FB22_Pos
è

	)

9289 
	#CAN_F12R2_FB22
 
CAN_F12R2_FB22_Msk


	)

9290 
	#CAN_F12R2_FB23_Pos
 (23U)

	)

9291 
	#CAN_F12R2_FB23_Msk
 (0x1U << 
CAN_F12R2_FB23_Pos
è

	)

9292 
	#CAN_F12R2_FB23
 
CAN_F12R2_FB23_Msk


	)

9293 
	#CAN_F12R2_FB24_Pos
 (24U)

	)

9294 
	#CAN_F12R2_FB24_Msk
 (0x1U << 
CAN_F12R2_FB24_Pos
è

	)

9295 
	#CAN_F12R2_FB24
 
CAN_F12R2_FB24_Msk


	)

9296 
	#CAN_F12R2_FB25_Pos
 (25U)

	)

9297 
	#CAN_F12R2_FB25_Msk
 (0x1U << 
CAN_F12R2_FB25_Pos
è

	)

9298 
	#CAN_F12R2_FB25
 
CAN_F12R2_FB25_Msk


	)

9299 
	#CAN_F12R2_FB26_Pos
 (26U)

	)

9300 
	#CAN_F12R2_FB26_Msk
 (0x1U << 
CAN_F12R2_FB26_Pos
è

	)

9301 
	#CAN_F12R2_FB26
 
CAN_F12R2_FB26_Msk


	)

9302 
	#CAN_F12R2_FB27_Pos
 (27U)

	)

9303 
	#CAN_F12R2_FB27_Msk
 (0x1U << 
CAN_F12R2_FB27_Pos
è

	)

9304 
	#CAN_F12R2_FB27
 
CAN_F12R2_FB27_Msk


	)

9305 
	#CAN_F12R2_FB28_Pos
 (28U)

	)

9306 
	#CAN_F12R2_FB28_Msk
 (0x1U << 
CAN_F12R2_FB28_Pos
è

	)

9307 
	#CAN_F12R2_FB28
 
CAN_F12R2_FB28_Msk


	)

9308 
	#CAN_F12R2_FB29_Pos
 (29U)

	)

9309 
	#CAN_F12R2_FB29_Msk
 (0x1U << 
CAN_F12R2_FB29_Pos
è

	)

9310 
	#CAN_F12R2_FB29
 
CAN_F12R2_FB29_Msk


	)

9311 
	#CAN_F12R2_FB30_Pos
 (30U)

	)

9312 
	#CAN_F12R2_FB30_Msk
 (0x1U << 
CAN_F12R2_FB30_Pos
è

	)

9313 
	#CAN_F12R2_FB30
 
CAN_F12R2_FB30_Msk


	)

9314 
	#CAN_F12R2_FB31_Pos
 (31U)

	)

9315 
	#CAN_F12R2_FB31_Msk
 (0x1U << 
CAN_F12R2_FB31_Pos
è

	)

9316 
	#CAN_F12R2_FB31
 
CAN_F12R2_FB31_Msk


	)

9319 
	#CAN_F13R2_FB0_Pos
 (0U)

	)

9320 
	#CAN_F13R2_FB0_Msk
 (0x1U << 
CAN_F13R2_FB0_Pos
è

	)

9321 
	#CAN_F13R2_FB0
 
CAN_F13R2_FB0_Msk


	)

9322 
	#CAN_F13R2_FB1_Pos
 (1U)

	)

9323 
	#CAN_F13R2_FB1_Msk
 (0x1U << 
CAN_F13R2_FB1_Pos
è

	)

9324 
	#CAN_F13R2_FB1
 
CAN_F13R2_FB1_Msk


	)

9325 
	#CAN_F13R2_FB2_Pos
 (2U)

	)

9326 
	#CAN_F13R2_FB2_Msk
 (0x1U << 
CAN_F13R2_FB2_Pos
è

	)

9327 
	#CAN_F13R2_FB2
 
CAN_F13R2_FB2_Msk


	)

9328 
	#CAN_F13R2_FB3_Pos
 (3U)

	)

9329 
	#CAN_F13R2_FB3_Msk
 (0x1U << 
CAN_F13R2_FB3_Pos
è

	)

9330 
	#CAN_F13R2_FB3
 
CAN_F13R2_FB3_Msk


	)

9331 
	#CAN_F13R2_FB4_Pos
 (4U)

	)

9332 
	#CAN_F13R2_FB4_Msk
 (0x1U << 
CAN_F13R2_FB4_Pos
è

	)

9333 
	#CAN_F13R2_FB4
 
CAN_F13R2_FB4_Msk


	)

9334 
	#CAN_F13R2_FB5_Pos
 (5U)

	)

9335 
	#CAN_F13R2_FB5_Msk
 (0x1U << 
CAN_F13R2_FB5_Pos
è

	)

9336 
	#CAN_F13R2_FB5
 
CAN_F13R2_FB5_Msk


	)

9337 
	#CAN_F13R2_FB6_Pos
 (6U)

	)

9338 
	#CAN_F13R2_FB6_Msk
 (0x1U << 
CAN_F13R2_FB6_Pos
è

	)

9339 
	#CAN_F13R2_FB6
 
CAN_F13R2_FB6_Msk


	)

9340 
	#CAN_F13R2_FB7_Pos
 (7U)

	)

9341 
	#CAN_F13R2_FB7_Msk
 (0x1U << 
CAN_F13R2_FB7_Pos
è

	)

9342 
	#CAN_F13R2_FB7
 
CAN_F13R2_FB7_Msk


	)

9343 
	#CAN_F13R2_FB8_Pos
 (8U)

	)

9344 
	#CAN_F13R2_FB8_Msk
 (0x1U << 
CAN_F13R2_FB8_Pos
è

	)

9345 
	#CAN_F13R2_FB8
 
CAN_F13R2_FB8_Msk


	)

9346 
	#CAN_F13R2_FB9_Pos
 (9U)

	)

9347 
	#CAN_F13R2_FB9_Msk
 (0x1U << 
CAN_F13R2_FB9_Pos
è

	)

9348 
	#CAN_F13R2_FB9
 
CAN_F13R2_FB9_Msk


	)

9349 
	#CAN_F13R2_FB10_Pos
 (10U)

	)

9350 
	#CAN_F13R2_FB10_Msk
 (0x1U << 
CAN_F13R2_FB10_Pos
è

	)

9351 
	#CAN_F13R2_FB10
 
CAN_F13R2_FB10_Msk


	)

9352 
	#CAN_F13R2_FB11_Pos
 (11U)

	)

9353 
	#CAN_F13R2_FB11_Msk
 (0x1U << 
CAN_F13R2_FB11_Pos
è

	)

9354 
	#CAN_F13R2_FB11
 
CAN_F13R2_FB11_Msk


	)

9355 
	#CAN_F13R2_FB12_Pos
 (12U)

	)

9356 
	#CAN_F13R2_FB12_Msk
 (0x1U << 
CAN_F13R2_FB12_Pos
è

	)

9357 
	#CAN_F13R2_FB12
 
CAN_F13R2_FB12_Msk


	)

9358 
	#CAN_F13R2_FB13_Pos
 (13U)

	)

9359 
	#CAN_F13R2_FB13_Msk
 (0x1U << 
CAN_F13R2_FB13_Pos
è

	)

9360 
	#CAN_F13R2_FB13
 
CAN_F13R2_FB13_Msk


	)

9361 
	#CAN_F13R2_FB14_Pos
 (14U)

	)

9362 
	#CAN_F13R2_FB14_Msk
 (0x1U << 
CAN_F13R2_FB14_Pos
è

	)

9363 
	#CAN_F13R2_FB14
 
CAN_F13R2_FB14_Msk


	)

9364 
	#CAN_F13R2_FB15_Pos
 (15U)

	)

9365 
	#CAN_F13R2_FB15_Msk
 (0x1U << 
CAN_F13R2_FB15_Pos
è

	)

9366 
	#CAN_F13R2_FB15
 
CAN_F13R2_FB15_Msk


	)

9367 
	#CAN_F13R2_FB16_Pos
 (16U)

	)

9368 
	#CAN_F13R2_FB16_Msk
 (0x1U << 
CAN_F13R2_FB16_Pos
è

	)

9369 
	#CAN_F13R2_FB16
 
CAN_F13R2_FB16_Msk


	)

9370 
	#CAN_F13R2_FB17_Pos
 (17U)

	)

9371 
	#CAN_F13R2_FB17_Msk
 (0x1U << 
CAN_F13R2_FB17_Pos
è

	)

9372 
	#CAN_F13R2_FB17
 
CAN_F13R2_FB17_Msk


	)

9373 
	#CAN_F13R2_FB18_Pos
 (18U)

	)

9374 
	#CAN_F13R2_FB18_Msk
 (0x1U << 
CAN_F13R2_FB18_Pos
è

	)

9375 
	#CAN_F13R2_FB18
 
CAN_F13R2_FB18_Msk


	)

9376 
	#CAN_F13R2_FB19_Pos
 (19U)

	)

9377 
	#CAN_F13R2_FB19_Msk
 (0x1U << 
CAN_F13R2_FB19_Pos
è

	)

9378 
	#CAN_F13R2_FB19
 
CAN_F13R2_FB19_Msk


	)

9379 
	#CAN_F13R2_FB20_Pos
 (20U)

	)

9380 
	#CAN_F13R2_FB20_Msk
 (0x1U << 
CAN_F13R2_FB20_Pos
è

	)

9381 
	#CAN_F13R2_FB20
 
CAN_F13R2_FB20_Msk


	)

9382 
	#CAN_F13R2_FB21_Pos
 (21U)

	)

9383 
	#CAN_F13R2_FB21_Msk
 (0x1U << 
CAN_F13R2_FB21_Pos
è

	)

9384 
	#CAN_F13R2_FB21
 
CAN_F13R2_FB21_Msk


	)

9385 
	#CAN_F13R2_FB22_Pos
 (22U)

	)

9386 
	#CAN_F13R2_FB22_Msk
 (0x1U << 
CAN_F13R2_FB22_Pos
è

	)

9387 
	#CAN_F13R2_FB22
 
CAN_F13R2_FB22_Msk


	)

9388 
	#CAN_F13R2_FB23_Pos
 (23U)

	)

9389 
	#CAN_F13R2_FB23_Msk
 (0x1U << 
CAN_F13R2_FB23_Pos
è

	)

9390 
	#CAN_F13R2_FB23
 
CAN_F13R2_FB23_Msk


	)

9391 
	#CAN_F13R2_FB24_Pos
 (24U)

	)

9392 
	#CAN_F13R2_FB24_Msk
 (0x1U << 
CAN_F13R2_FB24_Pos
è

	)

9393 
	#CAN_F13R2_FB24
 
CAN_F13R2_FB24_Msk


	)

9394 
	#CAN_F13R2_FB25_Pos
 (25U)

	)

9395 
	#CAN_F13R2_FB25_Msk
 (0x1U << 
CAN_F13R2_FB25_Pos
è

	)

9396 
	#CAN_F13R2_FB25
 
CAN_F13R2_FB25_Msk


	)

9397 
	#CAN_F13R2_FB26_Pos
 (26U)

	)

9398 
	#CAN_F13R2_FB26_Msk
 (0x1U << 
CAN_F13R2_FB26_Pos
è

	)

9399 
	#CAN_F13R2_FB26
 
CAN_F13R2_FB26_Msk


	)

9400 
	#CAN_F13R2_FB27_Pos
 (27U)

	)

9401 
	#CAN_F13R2_FB27_Msk
 (0x1U << 
CAN_F13R2_FB27_Pos
è

	)

9402 
	#CAN_F13R2_FB27
 
CAN_F13R2_FB27_Msk


	)

9403 
	#CAN_F13R2_FB28_Pos
 (28U)

	)

9404 
	#CAN_F13R2_FB28_Msk
 (0x1U << 
CAN_F13R2_FB28_Pos
è

	)

9405 
	#CAN_F13R2_FB28
 
CAN_F13R2_FB28_Msk


	)

9406 
	#CAN_F13R2_FB29_Pos
 (29U)

	)

9407 
	#CAN_F13R2_FB29_Msk
 (0x1U << 
CAN_F13R2_FB29_Pos
è

	)

9408 
	#CAN_F13R2_FB29
 
CAN_F13R2_FB29_Msk


	)

9409 
	#CAN_F13R2_FB30_Pos
 (30U)

	)

9410 
	#CAN_F13R2_FB30_Msk
 (0x1U << 
CAN_F13R2_FB30_Pos
è

	)

9411 
	#CAN_F13R2_FB30
 
CAN_F13R2_FB30_Msk


	)

9412 
	#CAN_F13R2_FB31_Pos
 (31U)

	)

9413 
	#CAN_F13R2_FB31_Msk
 (0x1U << 
CAN_F13R2_FB31_Pos
è

	)

9414 
	#CAN_F13R2_FB31
 
CAN_F13R2_FB31_Msk


	)

9423 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

9424 
	#SPI_CR1_CPHA_Msk
 (0x1U << 
SPI_CR1_CPHA_Pos
è

	)

9425 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

9426 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

9427 
	#SPI_CR1_CPOL_Msk
 (0x1U << 
SPI_CR1_CPOL_Pos
è

	)

9428 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

9429 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

9430 
	#SPI_CR1_MSTR_Msk
 (0x1U << 
SPI_CR1_MSTR_Pos
è

	)

9431 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

9433 
	#SPI_CR1_BR_Pos
 (3U)

	)

9434 
	#SPI_CR1_BR_Msk
 (0x7U << 
SPI_CR1_BR_Pos
è

	)

9435 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

9436 
	#SPI_CR1_BR_0
 (0x1U << 
SPI_CR1_BR_Pos
è

	)

9437 
	#SPI_CR1_BR_1
 (0x2U << 
SPI_CR1_BR_Pos
è

	)

9438 
	#SPI_CR1_BR_2
 (0x4U << 
SPI_CR1_BR_Pos
è

	)

9440 
	#SPI_CR1_SPE_Pos
 (6U)

	)

9441 
	#SPI_CR1_SPE_Msk
 (0x1U << 
SPI_CR1_SPE_Pos
è

	)

9442 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

9443 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

9444 
	#SPI_CR1_LSBFIRST_Msk
 (0x1U << 
SPI_CR1_LSBFIRST_Pos
è

	)

9445 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

9446 
	#SPI_CR1_SSI_Pos
 (8U)

	)

9447 
	#SPI_CR1_SSI_Msk
 (0x1U << 
SPI_CR1_SSI_Pos
è

	)

9448 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

9449 
	#SPI_CR1_SSM_Pos
 (9U)

	)

9450 
	#SPI_CR1_SSM_Msk
 (0x1U << 
SPI_CR1_SSM_Pos
è

	)

9451 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

9452 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

9453 
	#SPI_CR1_RXONLY_Msk
 (0x1U << 
SPI_CR1_RXONLY_Pos
è

	)

9454 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

9455 
	#SPI_CR1_DFF_Pos
 (11U)

	)

9456 
	#SPI_CR1_DFF_Msk
 (0x1U << 
SPI_CR1_DFF_Pos
è

	)

9457 
	#SPI_CR1_DFF
 
SPI_CR1_DFF_Msk


	)

9458 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

9459 
	#SPI_CR1_CRCNEXT_Msk
 (0x1U << 
SPI_CR1_CRCNEXT_Pos
è

	)

9460 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

9461 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

9462 
	#SPI_CR1_CRCEN_Msk
 (0x1U << 
SPI_CR1_CRCEN_Pos
è

	)

9463 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

9464 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

9465 
	#SPI_CR1_BIDIOE_Msk
 (0x1U << 
SPI_CR1_BIDIOE_Pos
è

	)

9466 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

9467 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

9468 
	#SPI_CR1_BIDIMODE_Msk
 (0x1U << 
SPI_CR1_BIDIMODE_Pos
è

	)

9469 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

9472 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

9473 
	#SPI_CR2_RXDMAEN_Msk
 (0x1U << 
SPI_CR2_RXDMAEN_Pos
è

	)

9474 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

9475 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

9476 
	#SPI_CR2_TXDMAEN_Msk
 (0x1U << 
SPI_CR2_TXDMAEN_Pos
è

	)

9477 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

9478 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

9479 
	#SPI_CR2_SSOE_Msk
 (0x1U << 
SPI_CR2_SSOE_Pos
è

	)

9480 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

9481 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

9482 
	#SPI_CR2_ERRIE_Msk
 (0x1U << 
SPI_CR2_ERRIE_Pos
è

	)

9483 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

9484 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

9485 
	#SPI_CR2_RXNEIE_Msk
 (0x1U << 
SPI_CR2_RXNEIE_Pos
è

	)

9486 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

9487 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

9488 
	#SPI_CR2_TXEIE_Msk
 (0x1U << 
SPI_CR2_TXEIE_Pos
è

	)

9489 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

9492 
	#SPI_SR_RXNE_Pos
 (0U)

	)

9493 
	#SPI_SR_RXNE_Msk
 (0x1U << 
SPI_SR_RXNE_Pos
è

	)

9494 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

9495 
	#SPI_SR_TXE_Pos
 (1U)

	)

9496 
	#SPI_SR_TXE_Msk
 (0x1U << 
SPI_SR_TXE_Pos
è

	)

9497 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

9498 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

9499 
	#SPI_SR_CHSIDE_Msk
 (0x1U << 
SPI_SR_CHSIDE_Pos
è

	)

9500 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

9501 
	#SPI_SR_UDR_Pos
 (3U)

	)

9502 
	#SPI_SR_UDR_Msk
 (0x1U << 
SPI_SR_UDR_Pos
è

	)

9503 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

9504 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

9505 
	#SPI_SR_CRCERR_Msk
 (0x1U << 
SPI_SR_CRCERR_Pos
è

	)

9506 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

9507 
	#SPI_SR_MODF_Pos
 (5U)

	)

9508 
	#SPI_SR_MODF_Msk
 (0x1U << 
SPI_SR_MODF_Pos
è

	)

9509 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

9510 
	#SPI_SR_OVR_Pos
 (6U)

	)

9511 
	#SPI_SR_OVR_Msk
 (0x1U << 
SPI_SR_OVR_Pos
è

	)

9512 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

9513 
	#SPI_SR_BSY_Pos
 (7U)

	)

9514 
	#SPI_SR_BSY_Msk
 (0x1U << 
SPI_SR_BSY_Pos
è

	)

9515 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

9518 
	#SPI_DR_DR_Pos
 (0U)

	)

9519 
	#SPI_DR_DR_Msk
 (0xFFFFU << 
SPI_DR_DR_Pos
è

	)

9520 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

9523 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

9524 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFU << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

9525 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

9528 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

9529 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFU << 
SPI_RXCRCR_RXCRC_Pos
è

	)

9530 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

9533 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

9534 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFU << 
SPI_TXCRCR_TXCRC_Pos
è

	)

9535 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

9538 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

9539 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1U << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

9540 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

9550 
	#I2C_CR1_PE_Pos
 (0U)

	)

9551 
	#I2C_CR1_PE_Msk
 (0x1U << 
I2C_CR1_PE_Pos
è

	)

9552 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

9553 
	#I2C_CR1_SMBUS_Pos
 (1U)

	)

9554 
	#I2C_CR1_SMBUS_Msk
 (0x1U << 
I2C_CR1_SMBUS_Pos
è

	)

9555 
	#I2C_CR1_SMBUS
 
I2C_CR1_SMBUS_Msk


	)

9556 
	#I2C_CR1_SMBTYPE_Pos
 (3U)

	)

9557 
	#I2C_CR1_SMBTYPE_Msk
 (0x1U << 
I2C_CR1_SMBTYPE_Pos
è

	)

9558 
	#I2C_CR1_SMBTYPE
 
I2C_CR1_SMBTYPE_Msk


	)

9559 
	#I2C_CR1_ENARP_Pos
 (4U)

	)

9560 
	#I2C_CR1_ENARP_Msk
 (0x1U << 
I2C_CR1_ENARP_Pos
è

	)

9561 
	#I2C_CR1_ENARP
 
I2C_CR1_ENARP_Msk


	)

9562 
	#I2C_CR1_ENPEC_Pos
 (5U)

	)

9563 
	#I2C_CR1_ENPEC_Msk
 (0x1U << 
I2C_CR1_ENPEC_Pos
è

	)

9564 
	#I2C_CR1_ENPEC
 
I2C_CR1_ENPEC_Msk


	)

9565 
	#I2C_CR1_ENGC_Pos
 (6U)

	)

9566 
	#I2C_CR1_ENGC_Msk
 (0x1U << 
I2C_CR1_ENGC_Pos
è

	)

9567 
	#I2C_CR1_ENGC
 
I2C_CR1_ENGC_Msk


	)

9568 
	#I2C_CR1_NOSTRETCH_Pos
 (7U)

	)

9569 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1U << 
I2C_CR1_NOSTRETCH_Pos
è

	)

9570 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

9571 
	#I2C_CR1_START_Pos
 (8U)

	)

9572 
	#I2C_CR1_START_Msk
 (0x1U << 
I2C_CR1_START_Pos
è

	)

9573 
	#I2C_CR1_START
 
I2C_CR1_START_Msk


	)

9574 
	#I2C_CR1_STOP_Pos
 (9U)

	)

9575 
	#I2C_CR1_STOP_Msk
 (0x1U << 
I2C_CR1_STOP_Pos
è

	)

9576 
	#I2C_CR1_STOP
 
I2C_CR1_STOP_Msk


	)

9577 
	#I2C_CR1_ACK_Pos
 (10U)

	)

9578 
	#I2C_CR1_ACK_Msk
 (0x1U << 
I2C_CR1_ACK_Pos
è

	)

9579 
	#I2C_CR1_ACK
 
I2C_CR1_ACK_Msk


	)

9580 
	#I2C_CR1_POS_Pos
 (11U)

	)

9581 
	#I2C_CR1_POS_Msk
 (0x1U << 
I2C_CR1_POS_Pos
è

	)

9582 
	#I2C_CR1_POS
 
I2C_CR1_POS_Msk


	)

9583 
	#I2C_CR1_PEC_Pos
 (12U)

	)

9584 
	#I2C_CR1_PEC_Msk
 (0x1U << 
I2C_CR1_PEC_Pos
è

	)

9585 
	#I2C_CR1_PEC
 
I2C_CR1_PEC_Msk


	)

9586 
	#I2C_CR1_ALERT_Pos
 (13U)

	)

9587 
	#I2C_CR1_ALERT_Msk
 (0x1U << 
I2C_CR1_ALERT_Pos
è

	)

9588 
	#I2C_CR1_ALERT
 
I2C_CR1_ALERT_Msk


	)

9589 
	#I2C_CR1_SWRST_Pos
 (15U)

	)

9590 
	#I2C_CR1_SWRST_Msk
 (0x1U << 
I2C_CR1_SWRST_Pos
è

	)

9591 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

9594 
	#I2C_CR2_FREQ_Pos
 (0U)

	)

9595 
	#I2C_CR2_FREQ_Msk
 (0x3FU << 
I2C_CR2_FREQ_Pos
è

	)

9596 
	#I2C_CR2_FREQ
 
I2C_CR2_FREQ_Msk


	)

9597 
	#I2C_CR2_FREQ_0
 (0x01U << 
I2C_CR2_FREQ_Pos
è

	)

9598 
	#I2C_CR2_FREQ_1
 (0x02U << 
I2C_CR2_FREQ_Pos
è

	)

9599 
	#I2C_CR2_FREQ_2
 (0x04U << 
I2C_CR2_FREQ_Pos
è

	)

9600 
	#I2C_CR2_FREQ_3
 (0x08U << 
I2C_CR2_FREQ_Pos
è

	)

9601 
	#I2C_CR2_FREQ_4
 (0x10U << 
I2C_CR2_FREQ_Pos
è

	)

9602 
	#I2C_CR2_FREQ_5
 (0x20U << 
I2C_CR2_FREQ_Pos
è

	)

9604 
	#I2C_CR2_ITERREN_Pos
 (8U)

	)

9605 
	#I2C_CR2_ITERREN_Msk
 (0x1U << 
I2C_CR2_ITERREN_Pos
è

	)

9606 
	#I2C_CR2_ITERREN
 
I2C_CR2_ITERREN_Msk


	)

9607 
	#I2C_CR2_ITEVTEN_Pos
 (9U)

	)

9608 
	#I2C_CR2_ITEVTEN_Msk
 (0x1U << 
I2C_CR2_ITEVTEN_Pos
è

	)

9609 
	#I2C_CR2_ITEVTEN
 
I2C_CR2_ITEVTEN_Msk


	)

9610 
	#I2C_CR2_ITBUFEN_Pos
 (10U)

	)

9611 
	#I2C_CR2_ITBUFEN_Msk
 (0x1U << 
I2C_CR2_ITBUFEN_Pos
è

	)

9612 
	#I2C_CR2_ITBUFEN
 
I2C_CR2_ITBUFEN_Msk


	)

9613 
	#I2C_CR2_DMAEN_Pos
 (11U)

	)

9614 
	#I2C_CR2_DMAEN_Msk
 (0x1U << 
I2C_CR2_DMAEN_Pos
è

	)

9615 
	#I2C_CR2_DMAEN
 
I2C_CR2_DMAEN_Msk


	)

9616 
	#I2C_CR2_LAST_Pos
 (12U)

	)

9617 
	#I2C_CR2_LAST_Msk
 (0x1U << 
I2C_CR2_LAST_Pos
è

	)

9618 
	#I2C_CR2_LAST
 
I2C_CR2_LAST_Msk


	)

9621 
	#I2C_OAR1_ADD1_7
 0x000000FEU

	)

9622 
	#I2C_OAR1_ADD8_9
 0x00000300U

	)

9624 
	#I2C_OAR1_ADD0_Pos
 (0U)

	)

9625 
	#I2C_OAR1_ADD0_Msk
 (0x1U << 
I2C_OAR1_ADD0_Pos
è

	)

9626 
	#I2C_OAR1_ADD0
 
I2C_OAR1_ADD0_Msk


	)

9627 
	#I2C_OAR1_ADD1_Pos
 (1U)

	)

9628 
	#I2C_OAR1_ADD1_Msk
 (0x1U << 
I2C_OAR1_ADD1_Pos
è

	)

9629 
	#I2C_OAR1_ADD1
 
I2C_OAR1_ADD1_Msk


	)

9630 
	#I2C_OAR1_ADD2_Pos
 (2U)

	)

9631 
	#I2C_OAR1_ADD2_Msk
 (0x1U << 
I2C_OAR1_ADD2_Pos
è

	)

9632 
	#I2C_OAR1_ADD2
 
I2C_OAR1_ADD2_Msk


	)

9633 
	#I2C_OAR1_ADD3_Pos
 (3U)

	)

9634 
	#I2C_OAR1_ADD3_Msk
 (0x1U << 
I2C_OAR1_ADD3_Pos
è

	)

9635 
	#I2C_OAR1_ADD3
 
I2C_OAR1_ADD3_Msk


	)

9636 
	#I2C_OAR1_ADD4_Pos
 (4U)

	)

9637 
	#I2C_OAR1_ADD4_Msk
 (0x1U << 
I2C_OAR1_ADD4_Pos
è

	)

9638 
	#I2C_OAR1_ADD4
 
I2C_OAR1_ADD4_Msk


	)

9639 
	#I2C_OAR1_ADD5_Pos
 (5U)

	)

9640 
	#I2C_OAR1_ADD5_Msk
 (0x1U << 
I2C_OAR1_ADD5_Pos
è

	)

9641 
	#I2C_OAR1_ADD5
 
I2C_OAR1_ADD5_Msk


	)

9642 
	#I2C_OAR1_ADD6_Pos
 (6U)

	)

9643 
	#I2C_OAR1_ADD6_Msk
 (0x1U << 
I2C_OAR1_ADD6_Pos
è

	)

9644 
	#I2C_OAR1_ADD6
 
I2C_OAR1_ADD6_Msk


	)

9645 
	#I2C_OAR1_ADD7_Pos
 (7U)

	)

9646 
	#I2C_OAR1_ADD7_Msk
 (0x1U << 
I2C_OAR1_ADD7_Pos
è

	)

9647 
	#I2C_OAR1_ADD7
 
I2C_OAR1_ADD7_Msk


	)

9648 
	#I2C_OAR1_ADD8_Pos
 (8U)

	)

9649 
	#I2C_OAR1_ADD8_Msk
 (0x1U << 
I2C_OAR1_ADD8_Pos
è

	)

9650 
	#I2C_OAR1_ADD8
 
I2C_OAR1_ADD8_Msk


	)

9651 
	#I2C_OAR1_ADD9_Pos
 (9U)

	)

9652 
	#I2C_OAR1_ADD9_Msk
 (0x1U << 
I2C_OAR1_ADD9_Pos
è

	)

9653 
	#I2C_OAR1_ADD9
 
I2C_OAR1_ADD9_Msk


	)

9655 
	#I2C_OAR1_ADDMODE_Pos
 (15U)

	)

9656 
	#I2C_OAR1_ADDMODE_Msk
 (0x1U << 
I2C_OAR1_ADDMODE_Pos
è

	)

9657 
	#I2C_OAR1_ADDMODE
 
I2C_OAR1_ADDMODE_Msk


	)

9660 
	#I2C_OAR2_ENDUAL_Pos
 (0U)

	)

9661 
	#I2C_OAR2_ENDUAL_Msk
 (0x1U << 
I2C_OAR2_ENDUAL_Pos
è

	)

9662 
	#I2C_OAR2_ENDUAL
 
I2C_OAR2_ENDUAL_Msk


	)

9663 
	#I2C_OAR2_ADD2_Pos
 (1U)

	)

9664 
	#I2C_OAR2_ADD2_Msk
 (0x7FU << 
I2C_OAR2_ADD2_Pos
è

	)

9665 
	#I2C_OAR2_ADD2
 
I2C_OAR2_ADD2_Msk


	)

9668 
	#I2C_DR_DR_Pos
 (0U)

	)

9669 
	#I2C_DR_DR_Msk
 (0xFFU << 
I2C_DR_DR_Pos
è

	)

9670 
	#I2C_DR_DR
 
I2C_DR_DR_Msk


	)

9673 
	#I2C_SR1_SB_Pos
 (0U)

	)

9674 
	#I2C_SR1_SB_Msk
 (0x1U << 
I2C_SR1_SB_Pos
è

	)

9675 
	#I2C_SR1_SB
 
I2C_SR1_SB_Msk


	)

9676 
	#I2C_SR1_ADDR_Pos
 (1U)

	)

9677 
	#I2C_SR1_ADDR_Msk
 (0x1U << 
I2C_SR1_ADDR_Pos
è

	)

9678 
	#I2C_SR1_ADDR
 
I2C_SR1_ADDR_Msk


	)

9679 
	#I2C_SR1_BTF_Pos
 (2U)

	)

9680 
	#I2C_SR1_BTF_Msk
 (0x1U << 
I2C_SR1_BTF_Pos
è

	)

9681 
	#I2C_SR1_BTF
 
I2C_SR1_BTF_Msk


	)

9682 
	#I2C_SR1_ADD10_Pos
 (3U)

	)

9683 
	#I2C_SR1_ADD10_Msk
 (0x1U << 
I2C_SR1_ADD10_Pos
è

	)

9684 
	#I2C_SR1_ADD10
 
I2C_SR1_ADD10_Msk


	)

9685 
	#I2C_SR1_STOPF_Pos
 (4U)

	)

9686 
	#I2C_SR1_STOPF_Msk
 (0x1U << 
I2C_SR1_STOPF_Pos
è

	)

9687 
	#I2C_SR1_STOPF
 
I2C_SR1_STOPF_Msk


	)

9688 
	#I2C_SR1_RXNE_Pos
 (6U)

	)

9689 
	#I2C_SR1_RXNE_Msk
 (0x1U << 
I2C_SR1_RXNE_Pos
è

	)

9690 
	#I2C_SR1_RXNE
 
I2C_SR1_RXNE_Msk


	)

9691 
	#I2C_SR1_TXE_Pos
 (7U)

	)

9692 
	#I2C_SR1_TXE_Msk
 (0x1U << 
I2C_SR1_TXE_Pos
è

	)

9693 
	#I2C_SR1_TXE
 
I2C_SR1_TXE_Msk


	)

9694 
	#I2C_SR1_BERR_Pos
 (8U)

	)

9695 
	#I2C_SR1_BERR_Msk
 (0x1U << 
I2C_SR1_BERR_Pos
è

	)

9696 
	#I2C_SR1_BERR
 
I2C_SR1_BERR_Msk


	)

9697 
	#I2C_SR1_ARLO_Pos
 (9U)

	)

9698 
	#I2C_SR1_ARLO_Msk
 (0x1U << 
I2C_SR1_ARLO_Pos
è

	)

9699 
	#I2C_SR1_ARLO
 
I2C_SR1_ARLO_Msk


	)

9700 
	#I2C_SR1_AF_Pos
 (10U)

	)

9701 
	#I2C_SR1_AF_Msk
 (0x1U << 
I2C_SR1_AF_Pos
è

	)

9702 
	#I2C_SR1_AF
 
I2C_SR1_AF_Msk


	)

9703 
	#I2C_SR1_OVR_Pos
 (11U)

	)

9704 
	#I2C_SR1_OVR_Msk
 (0x1U << 
I2C_SR1_OVR_Pos
è

	)

9705 
	#I2C_SR1_OVR
 
I2C_SR1_OVR_Msk


	)

9706 
	#I2C_SR1_PECERR_Pos
 (12U)

	)

9707 
	#I2C_SR1_PECERR_Msk
 (0x1U << 
I2C_SR1_PECERR_Pos
è

	)

9708 
	#I2C_SR1_PECERR
 
I2C_SR1_PECERR_Msk


	)

9709 
	#I2C_SR1_TIMEOUT_Pos
 (14U)

	)

9710 
	#I2C_SR1_TIMEOUT_Msk
 (0x1U << 
I2C_SR1_TIMEOUT_Pos
è

	)

9711 
	#I2C_SR1_TIMEOUT
 
I2C_SR1_TIMEOUT_Msk


	)

9712 
	#I2C_SR1_SMBALERT_Pos
 (15U)

	)

9713 
	#I2C_SR1_SMBALERT_Msk
 (0x1U << 
I2C_SR1_SMBALERT_Pos
è

	)

9714 
	#I2C_SR1_SMBALERT
 
I2C_SR1_SMBALERT_Msk


	)

9717 
	#I2C_SR2_MSL_Pos
 (0U)

	)

9718 
	#I2C_SR2_MSL_Msk
 (0x1U << 
I2C_SR2_MSL_Pos
è

	)

9719 
	#I2C_SR2_MSL
 
I2C_SR2_MSL_Msk


	)

9720 
	#I2C_SR2_BUSY_Pos
 (1U)

	)

9721 
	#I2C_SR2_BUSY_Msk
 (0x1U << 
I2C_SR2_BUSY_Pos
è

	)

9722 
	#I2C_SR2_BUSY
 
I2C_SR2_BUSY_Msk


	)

9723 
	#I2C_SR2_TRA_Pos
 (2U)

	)

9724 
	#I2C_SR2_TRA_Msk
 (0x1U << 
I2C_SR2_TRA_Pos
è

	)

9725 
	#I2C_SR2_TRA
 
I2C_SR2_TRA_Msk


	)

9726 
	#I2C_SR2_GENCALL_Pos
 (4U)

	)

9727 
	#I2C_SR2_GENCALL_Msk
 (0x1U << 
I2C_SR2_GENCALL_Pos
è

	)

9728 
	#I2C_SR2_GENCALL
 
I2C_SR2_GENCALL_Msk


	)

9729 
	#I2C_SR2_SMBDEFAULT_Pos
 (5U)

	)

9730 
	#I2C_SR2_SMBDEFAULT_Msk
 (0x1U << 
I2C_SR2_SMBDEFAULT_Pos
è

	)

9731 
	#I2C_SR2_SMBDEFAULT
 
I2C_SR2_SMBDEFAULT_Msk


	)

9732 
	#I2C_SR2_SMBHOST_Pos
 (6U)

	)

9733 
	#I2C_SR2_SMBHOST_Msk
 (0x1U << 
I2C_SR2_SMBHOST_Pos
è

	)

9734 
	#I2C_SR2_SMBHOST
 
I2C_SR2_SMBHOST_Msk


	)

9735 
	#I2C_SR2_DUALF_Pos
 (7U)

	)

9736 
	#I2C_SR2_DUALF_Msk
 (0x1U << 
I2C_SR2_DUALF_Pos
è

	)

9737 
	#I2C_SR2_DUALF
 
I2C_SR2_DUALF_Msk


	)

9738 
	#I2C_SR2_PEC_Pos
 (8U)

	)

9739 
	#I2C_SR2_PEC_Msk
 (0xFFU << 
I2C_SR2_PEC_Pos
è

	)

9740 
	#I2C_SR2_PEC
 
I2C_SR2_PEC_Msk


	)

9743 
	#I2C_CCR_CCR_Pos
 (0U)

	)

9744 
	#I2C_CCR_CCR_Msk
 (0xFFFU << 
I2C_CCR_CCR_Pos
è

	)

9745 
	#I2C_CCR_CCR
 
I2C_CCR_CCR_Msk


	)

9746 
	#I2C_CCR_DUTY_Pos
 (14U)

	)

9747 
	#I2C_CCR_DUTY_Msk
 (0x1U << 
I2C_CCR_DUTY_Pos
è

	)

9748 
	#I2C_CCR_DUTY
 
I2C_CCR_DUTY_Msk


	)

9749 
	#I2C_CCR_FS_Pos
 (15U)

	)

9750 
	#I2C_CCR_FS_Msk
 (0x1U << 
I2C_CCR_FS_Pos
è

	)

9751 
	#I2C_CCR_FS
 
I2C_CCR_FS_Msk


	)

9754 
	#I2C_TRISE_TRISE_Pos
 (0U)

	)

9755 
	#I2C_TRISE_TRISE_Msk
 (0x3FU << 
I2C_TRISE_TRISE_Pos
è

	)

9756 
	#I2C_TRISE_TRISE
 
I2C_TRISE_TRISE_Msk


	)

9765 
	#USART_SR_PE_Pos
 (0U)

	)

9766 
	#USART_SR_PE_Msk
 (0x1U << 
USART_SR_PE_Pos
è

	)

9767 
	#USART_SR_PE
 
USART_SR_PE_Msk


	)

9768 
	#USART_SR_FE_Pos
 (1U)

	)

9769 
	#USART_SR_FE_Msk
 (0x1U << 
USART_SR_FE_Pos
è

	)

9770 
	#USART_SR_FE
 
USART_SR_FE_Msk


	)

9771 
	#USART_SR_NE_Pos
 (2U)

	)

9772 
	#USART_SR_NE_Msk
 (0x1U << 
USART_SR_NE_Pos
è

	)

9773 
	#USART_SR_NE
 
USART_SR_NE_Msk


	)

9774 
	#USART_SR_ORE_Pos
 (3U)

	)

9775 
	#USART_SR_ORE_Msk
 (0x1U << 
USART_SR_ORE_Pos
è

	)

9776 
	#USART_SR_ORE
 
USART_SR_ORE_Msk


	)

9777 
	#USART_SR_IDLE_Pos
 (4U)

	)

9778 
	#USART_SR_IDLE_Msk
 (0x1U << 
USART_SR_IDLE_Pos
è

	)

9779 
	#USART_SR_IDLE
 
USART_SR_IDLE_Msk


	)

9780 
	#USART_SR_RXNE_Pos
 (5U)

	)

9781 
	#USART_SR_RXNE_Msk
 (0x1U << 
USART_SR_RXNE_Pos
è

	)

9782 
	#USART_SR_RXNE
 
USART_SR_RXNE_Msk


	)

9783 
	#USART_SR_TC_Pos
 (6U)

	)

9784 
	#USART_SR_TC_Msk
 (0x1U << 
USART_SR_TC_Pos
è

	)

9785 
	#USART_SR_TC
 
USART_SR_TC_Msk


	)

9786 
	#USART_SR_TXE_Pos
 (7U)

	)

9787 
	#USART_SR_TXE_Msk
 (0x1U << 
USART_SR_TXE_Pos
è

	)

9788 
	#USART_SR_TXE
 
USART_SR_TXE_Msk


	)

9789 
	#USART_SR_LBD_Pos
 (8U)

	)

9790 
	#USART_SR_LBD_Msk
 (0x1U << 
USART_SR_LBD_Pos
è

	)

9791 
	#USART_SR_LBD
 
USART_SR_LBD_Msk


	)

9792 
	#USART_SR_CTS_Pos
 (9U)

	)

9793 
	#USART_SR_CTS_Msk
 (0x1U << 
USART_SR_CTS_Pos
è

	)

9794 
	#USART_SR_CTS
 
USART_SR_CTS_Msk


	)

9797 
	#USART_DR_DR_Pos
 (0U)

	)

9798 
	#USART_DR_DR_Msk
 (0x1FFU << 
USART_DR_DR_Pos
è

	)

9799 
	#USART_DR_DR
 
USART_DR_DR_Msk


	)

9802 
	#USART_BRR_DIV_F¿ùiÚ_Pos
 (0U)

	)

9803 
	#USART_BRR_DIV_F¿ùiÚ_Msk
 (0xFU << 
USART_BRR_DIV_F¿ùiÚ_Pos
è

	)

9804 
	#USART_BRR_DIV_F¿ùiÚ
 
USART_BRR_DIV_F¿ùiÚ_Msk


	)

9805 
	#USART_BRR_DIV_Mªtis§_Pos
 (4U)

	)

9806 
	#USART_BRR_DIV_Mªtis§_Msk
 (0xFFFU << 
USART_BRR_DIV_Mªtis§_Pos
è

	)

9807 
	#USART_BRR_DIV_Mªtis§
 
USART_BRR_DIV_Mªtis§_Msk


	)

9810 
	#USART_CR1_SBK_Pos
 (0U)

	)

9811 
	#USART_CR1_SBK_Msk
 (0x1U << 
USART_CR1_SBK_Pos
è

	)

9812 
	#USART_CR1_SBK
 
USART_CR1_SBK_Msk


	)

9813 
	#USART_CR1_RWU_Pos
 (1U)

	)

9814 
	#USART_CR1_RWU_Msk
 (0x1U << 
USART_CR1_RWU_Pos
è

	)

9815 
	#USART_CR1_RWU
 
USART_CR1_RWU_Msk


	)

9816 
	#USART_CR1_RE_Pos
 (2U)

	)

9817 
	#USART_CR1_RE_Msk
 (0x1U << 
USART_CR1_RE_Pos
è

	)

9818 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

9819 
	#USART_CR1_TE_Pos
 (3U)

	)

9820 
	#USART_CR1_TE_Msk
 (0x1U << 
USART_CR1_TE_Pos
è

	)

9821 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

9822 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

9823 
	#USART_CR1_IDLEIE_Msk
 (0x1U << 
USART_CR1_IDLEIE_Pos
è

	)

9824 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

9825 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

9826 
	#USART_CR1_RXNEIE_Msk
 (0x1U << 
USART_CR1_RXNEIE_Pos
è

	)

9827 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

9828 
	#USART_CR1_TCIE_Pos
 (6U)

	)

9829 
	#USART_CR1_TCIE_Msk
 (0x1U << 
USART_CR1_TCIE_Pos
è

	)

9830 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

9831 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

9832 
	#USART_CR1_TXEIE_Msk
 (0x1U << 
USART_CR1_TXEIE_Pos
è

	)

9833 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

9834 
	#USART_CR1_PEIE_Pos
 (8U)

	)

9835 
	#USART_CR1_PEIE_Msk
 (0x1U << 
USART_CR1_PEIE_Pos
è

	)

9836 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

9837 
	#USART_CR1_PS_Pos
 (9U)

	)

9838 
	#USART_CR1_PS_Msk
 (0x1U << 
USART_CR1_PS_Pos
è

	)

9839 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

9840 
	#USART_CR1_PCE_Pos
 (10U)

	)

9841 
	#USART_CR1_PCE_Msk
 (0x1U << 
USART_CR1_PCE_Pos
è

	)

9842 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

9843 
	#USART_CR1_WAKE_Pos
 (11U)

	)

9844 
	#USART_CR1_WAKE_Msk
 (0x1U << 
USART_CR1_WAKE_Pos
è

	)

9845 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

9846 
	#USART_CR1_M_Pos
 (12U)

	)

9847 
	#USART_CR1_M_Msk
 (0x1U << 
USART_CR1_M_Pos
è

	)

9848 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

9849 
	#USART_CR1_UE_Pos
 (13U)

	)

9850 
	#USART_CR1_UE_Msk
 (0x1U << 
USART_CR1_UE_Pos
è

	)

9851 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

9854 
	#USART_CR2_ADD_Pos
 (0U)

	)

9855 
	#USART_CR2_ADD_Msk
 (0xFU << 
USART_CR2_ADD_Pos
è

	)

9856 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

9857 
	#USART_CR2_LBDL_Pos
 (5U)

	)

9858 
	#USART_CR2_LBDL_Msk
 (0x1U << 
USART_CR2_LBDL_Pos
è

	)

9859 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

9860 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

9861 
	#USART_CR2_LBDIE_Msk
 (0x1U << 
USART_CR2_LBDIE_Pos
è

	)

9862 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

9863 
	#USART_CR2_LBCL_Pos
 (8U)

	)

9864 
	#USART_CR2_LBCL_Msk
 (0x1U << 
USART_CR2_LBCL_Pos
è

	)

9865 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

9866 
	#USART_CR2_CPHA_Pos
 (9U)

	)

9867 
	#USART_CR2_CPHA_Msk
 (0x1U << 
USART_CR2_CPHA_Pos
è

	)

9868 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

9869 
	#USART_CR2_CPOL_Pos
 (10U)

	)

9870 
	#USART_CR2_CPOL_Msk
 (0x1U << 
USART_CR2_CPOL_Pos
è

	)

9871 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

9872 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

9873 
	#USART_CR2_CLKEN_Msk
 (0x1U << 
USART_CR2_CLKEN_Pos
è

	)

9874 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

9876 
	#USART_CR2_STOP_Pos
 (12U)

	)

9877 
	#USART_CR2_STOP_Msk
 (0x3U << 
USART_CR2_STOP_Pos
è

	)

9878 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

9879 
	#USART_CR2_STOP_0
 (0x1U << 
USART_CR2_STOP_Pos
è

	)

9880 
	#USART_CR2_STOP_1
 (0x2U << 
USART_CR2_STOP_Pos
è

	)

9882 
	#USART_CR2_LINEN_Pos
 (14U)

	)

9883 
	#USART_CR2_LINEN_Msk
 (0x1U << 
USART_CR2_LINEN_Pos
è

	)

9884 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

9887 
	#USART_CR3_EIE_Pos
 (0U)

	)

9888 
	#USART_CR3_EIE_Msk
 (0x1U << 
USART_CR3_EIE_Pos
è

	)

9889 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

9890 
	#USART_CR3_IREN_Pos
 (1U)

	)

9891 
	#USART_CR3_IREN_Msk
 (0x1U << 
USART_CR3_IREN_Pos
è

	)

9892 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

9893 
	#USART_CR3_IRLP_Pos
 (2U)

	)

9894 
	#USART_CR3_IRLP_Msk
 (0x1U << 
USART_CR3_IRLP_Pos
è

	)

9895 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

9896 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

9897 
	#USART_CR3_HDSEL_Msk
 (0x1U << 
USART_CR3_HDSEL_Pos
è

	)

9898 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

9899 
	#USART_CR3_NACK_Pos
 (4U)

	)

9900 
	#USART_CR3_NACK_Msk
 (0x1U << 
USART_CR3_NACK_Pos
è

	)

9901 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

9902 
	#USART_CR3_SCEN_Pos
 (5U)

	)

9903 
	#USART_CR3_SCEN_Msk
 (0x1U << 
USART_CR3_SCEN_Pos
è

	)

9904 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

9905 
	#USART_CR3_DMAR_Pos
 (6U)

	)

9906 
	#USART_CR3_DMAR_Msk
 (0x1U << 
USART_CR3_DMAR_Pos
è

	)

9907 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

9908 
	#USART_CR3_DMAT_Pos
 (7U)

	)

9909 
	#USART_CR3_DMAT_Msk
 (0x1U << 
USART_CR3_DMAT_Pos
è

	)

9910 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

9911 
	#USART_CR3_RTSE_Pos
 (8U)

	)

9912 
	#USART_CR3_RTSE_Msk
 (0x1U << 
USART_CR3_RTSE_Pos
è

	)

9913 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

9914 
	#USART_CR3_CTSE_Pos
 (9U)

	)

9915 
	#USART_CR3_CTSE_Msk
 (0x1U << 
USART_CR3_CTSE_Pos
è

	)

9916 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

9917 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

9918 
	#USART_CR3_CTSIE_Msk
 (0x1U << 
USART_CR3_CTSIE_Pos
è

	)

9919 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

9922 
	#USART_GTPR_PSC_Pos
 (0U)

	)

9923 
	#USART_GTPR_PSC_Msk
 (0xFFU << 
USART_GTPR_PSC_Pos
è

	)

9924 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

9925 
	#USART_GTPR_PSC_0
 (0x01U << 
USART_GTPR_PSC_Pos
è

	)

9926 
	#USART_GTPR_PSC_1
 (0x02U << 
USART_GTPR_PSC_Pos
è

	)

9927 
	#USART_GTPR_PSC_2
 (0x04U << 
USART_GTPR_PSC_Pos
è

	)

9928 
	#USART_GTPR_PSC_3
 (0x08U << 
USART_GTPR_PSC_Pos
è

	)

9929 
	#USART_GTPR_PSC_4
 (0x10U << 
USART_GTPR_PSC_Pos
è

	)

9930 
	#USART_GTPR_PSC_5
 (0x20U << 
USART_GTPR_PSC_Pos
è

	)

9931 
	#USART_GTPR_PSC_6
 (0x40U << 
USART_GTPR_PSC_Pos
è

	)

9932 
	#USART_GTPR_PSC_7
 (0x80U << 
USART_GTPR_PSC_Pos
è

	)

9934 
	#USART_GTPR_GT_Pos
 (8U)

	)

9935 
	#USART_GTPR_GT_Msk
 (0xFFU << 
USART_GTPR_GT_Pos
è

	)

9936 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

9945 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

9946 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFU << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

9947 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

9949 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

9950 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFU << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9951 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

9952 
	#DBGMCU_IDCODE_REV_ID_0
 (0x0001U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9953 
	#DBGMCU_IDCODE_REV_ID_1
 (0x0002U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9954 
	#DBGMCU_IDCODE_REV_ID_2
 (0x0004U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9955 
	#DBGMCU_IDCODE_REV_ID_3
 (0x0008U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9956 
	#DBGMCU_IDCODE_REV_ID_4
 (0x0010U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9957 
	#DBGMCU_IDCODE_REV_ID_5
 (0x0020U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9958 
	#DBGMCU_IDCODE_REV_ID_6
 (0x0040U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9959 
	#DBGMCU_IDCODE_REV_ID_7
 (0x0080U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9960 
	#DBGMCU_IDCODE_REV_ID_8
 (0x0100U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9961 
	#DBGMCU_IDCODE_REV_ID_9
 (0x0200U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9962 
	#DBGMCU_IDCODE_REV_ID_10
 (0x0400U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9963 
	#DBGMCU_IDCODE_REV_ID_11
 (0x0800U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9964 
	#DBGMCU_IDCODE_REV_ID_12
 (0x1000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9965 
	#DBGMCU_IDCODE_REV_ID_13
 (0x2000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9966 
	#DBGMCU_IDCODE_REV_ID_14
 (0x4000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9967 
	#DBGMCU_IDCODE_REV_ID_15
 (0x8000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

9970 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

9971 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1U << 
DBGMCU_CR_DBG_SLEEP_Pos
è

	)

9972 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

9973 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

9974 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

9975 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

9976 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

9977 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1U << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

9978 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

9979 
	#DBGMCU_CR_TRACE_IOEN_Pos
 (5U)

	)

9980 
	#DBGMCU_CR_TRACE_IOEN_Msk
 (0x1U << 
DBGMCU_CR_TRACE_IOEN_Pos
è

	)

9981 
	#DBGMCU_CR_TRACE_IOEN
 
DBGMCU_CR_TRACE_IOEN_Msk


	)

9983 
	#DBGMCU_CR_TRACE_MODE_Pos
 (6U)

	)

9984 
	#DBGMCU_CR_TRACE_MODE_Msk
 (0x3U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

9985 
	#DBGMCU_CR_TRACE_MODE
 
DBGMCU_CR_TRACE_MODE_Msk


	)

9986 
	#DBGMCU_CR_TRACE_MODE_0
 (0x1U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

9987 
	#DBGMCU_CR_TRACE_MODE_1
 (0x2U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

9989 
	#DBGMCU_CR_DBG_IWDG_STOP_Pos
 (8U)

	)

9990 
	#DBGMCU_CR_DBG_IWDG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_IWDG_STOP_Pos
è

	)

9991 
	#DBGMCU_CR_DBG_IWDG_STOP
 
DBGMCU_CR_DBG_IWDG_STOP_Msk


	)

9992 
	#DBGMCU_CR_DBG_WWDG_STOP_Pos
 (9U)

	)

9993 
	#DBGMCU_CR_DBG_WWDG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_WWDG_STOP_Pos
è

	)

9994 
	#DBGMCU_CR_DBG_WWDG_STOP
 
DBGMCU_CR_DBG_WWDG_STOP_Msk


	)

9995 
	#DBGMCU_CR_DBG_TIM1_STOP_Pos
 (10U)

	)

9996 
	#DBGMCU_CR_DBG_TIM1_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM1_STOP_Pos
è

	)

9997 
	#DBGMCU_CR_DBG_TIM1_STOP
 
DBGMCU_CR_DBG_TIM1_STOP_Msk


	)

9998 
	#DBGMCU_CR_DBG_TIM2_STOP_Pos
 (11U)

	)

9999 
	#DBGMCU_CR_DBG_TIM2_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM2_STOP_Pos
è

	)

10000 
	#DBGMCU_CR_DBG_TIM2_STOP
 
DBGMCU_CR_DBG_TIM2_STOP_Msk


	)

10001 
	#DBGMCU_CR_DBG_TIM3_STOP_Pos
 (12U)

	)

10002 
	#DBGMCU_CR_DBG_TIM3_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_TIM3_STOP_Pos
è

	)

10003 
	#DBGMCU_CR_DBG_TIM3_STOP
 
DBGMCU_CR_DBG_TIM3_STOP_Msk


	)

10004 
	#DBGMCU_CR_DBG_CAN1_STOP_Pos
 (14U)

	)

10005 
	#DBGMCU_CR_DBG_CAN1_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_CAN1_STOP_Pos
è

	)

10006 
	#DBGMCU_CR_DBG_CAN1_STOP
 
DBGMCU_CR_DBG_CAN1_STOP_Msk


	)

10007 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos
 (15U)

	)

10008 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos
è

	)

10009 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk


	)

10017 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

10018 
	#FLASH_ACR_LATENCY_Msk
 (0x7U << 
FLASH_ACR_LATENCY_Pos
è

	)

10019 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

10020 
	#FLASH_ACR_LATENCY_0
 (0x1U << 
FLASH_ACR_LATENCY_Pos
è

	)

10021 
	#FLASH_ACR_LATENCY_1
 (0x2U << 
FLASH_ACR_LATENCY_Pos
è

	)

10022 
	#FLASH_ACR_LATENCY_2
 (0x4U << 
FLASH_ACR_LATENCY_Pos
è

	)

10024 
	#FLASH_ACR_HLFCYA_Pos
 (3U)

	)

10025 
	#FLASH_ACR_HLFCYA_Msk
 (0x1U << 
FLASH_ACR_HLFCYA_Pos
è

	)

10026 
	#FLASH_ACR_HLFCYA
 
FLASH_ACR_HLFCYA_Msk


	)

10027 
	#FLASH_ACR_PRFTBE_Pos
 (4U)

	)

10028 
	#FLASH_ACR_PRFTBE_Msk
 (0x1U << 
FLASH_ACR_PRFTBE_Pos
è

	)

10029 
	#FLASH_ACR_PRFTBE
 
FLASH_ACR_PRFTBE_Msk


	)

10030 
	#FLASH_ACR_PRFTBS_Pos
 (5U)

	)

10031 
	#FLASH_ACR_PRFTBS_Msk
 (0x1U << 
FLASH_ACR_PRFTBS_Pos
è

	)

10032 
	#FLASH_ACR_PRFTBS
 
FLASH_ACR_PRFTBS_Msk


	)

10035 
	#FLASH_KEYR_FKEYR_Pos
 (0U)

	)

10036 
	#FLASH_KEYR_FKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_KEYR_FKEYR_Pos
è

	)

10037 
	#FLASH_KEYR_FKEYR
 
FLASH_KEYR_FKEYR_Msk


	)

10039 
	#RDP_KEY_Pos
 (0U)

	)

10040 
	#RDP_KEY_Msk
 (0xA5U << 
RDP_KEY_Pos
è

	)

10041 
	#RDP_KEY
 
RDP_KEY_Msk


	)

10042 
	#FLASH_KEY1_Pos
 (0U)

	)

10043 
	#FLASH_KEY1_Msk
 (0x45670123U << 
FLASH_KEY1_Pos
è

	)

10044 
	#FLASH_KEY1
 
FLASH_KEY1_Msk


	)

10045 
	#FLASH_KEY2_Pos
 (0U)

	)

10046 
	#FLASH_KEY2_Msk
 (0xCDEF89ABU << 
FLASH_KEY2_Pos
è

	)

10047 
	#FLASH_KEY2
 
FLASH_KEY2_Msk


	)

10050 
	#FLASH_OPTKEYR_OPTKEYR_Pos
 (0U)

	)

10051 
	#FLASH_OPTKEYR_OPTKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_OPTKEYR_OPTKEYR_Pos
è

	)

10052 
	#FLASH_OPTKEYR_OPTKEYR
 
FLASH_OPTKEYR_OPTKEYR_Msk


	)

10054 
	#FLASH_OPTKEY1
 
FLASH_KEY1


	)

10055 
	#FLASH_OPTKEY2
 
FLASH_KEY2


	)

10058 
	#FLASH_SR_BSY_Pos
 (0U)

	)

10059 
	#FLASH_SR_BSY_Msk
 (0x1U << 
FLASH_SR_BSY_Pos
è

	)

10060 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

10061 
	#FLASH_SR_PGERR_Pos
 (2U)

	)

10062 
	#FLASH_SR_PGERR_Msk
 (0x1U << 
FLASH_SR_PGERR_Pos
è

	)

10063 
	#FLASH_SR_PGERR
 
FLASH_SR_PGERR_Msk


	)

10064 
	#FLASH_SR_WRPRTERR_Pos
 (4U)

	)

10065 
	#FLASH_SR_WRPRTERR_Msk
 (0x1U << 
FLASH_SR_WRPRTERR_Pos
è

	)

10066 
	#FLASH_SR_WRPRTERR
 
FLASH_SR_WRPRTERR_Msk


	)

10067 
	#FLASH_SR_EOP_Pos
 (5U)

	)

10068 
	#FLASH_SR_EOP_Msk
 (0x1U << 
FLASH_SR_EOP_Pos
è

	)

10069 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

10072 
	#FLASH_CR_PG_Pos
 (0U)

	)

10073 
	#FLASH_CR_PG_Msk
 (0x1U << 
FLASH_CR_PG_Pos
è

	)

10074 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

10075 
	#FLASH_CR_PER_Pos
 (1U)

	)

10076 
	#FLASH_CR_PER_Msk
 (0x1U << 
FLASH_CR_PER_Pos
è

	)

10077 
	#FLASH_CR_PER
 
FLASH_CR_PER_Msk


	)

10078 
	#FLASH_CR_MER_Pos
 (2U)

	)

10079 
	#FLASH_CR_MER_Msk
 (0x1U << 
FLASH_CR_MER_Pos
è

	)

10080 
	#FLASH_CR_MER
 
FLASH_CR_MER_Msk


	)

10081 
	#FLASH_CR_OPTPG_Pos
 (4U)

	)

10082 
	#FLASH_CR_OPTPG_Msk
 (0x1U << 
FLASH_CR_OPTPG_Pos
è

	)

10083 
	#FLASH_CR_OPTPG
 
FLASH_CR_OPTPG_Msk


	)

10084 
	#FLASH_CR_OPTER_Pos
 (5U)

	)

10085 
	#FLASH_CR_OPTER_Msk
 (0x1U << 
FLASH_CR_OPTER_Pos
è

	)

10086 
	#FLASH_CR_OPTER
 
FLASH_CR_OPTER_Msk


	)

10087 
	#FLASH_CR_STRT_Pos
 (6U)

	)

10088 
	#FLASH_CR_STRT_Msk
 (0x1U << 
FLASH_CR_STRT_Pos
è

	)

10089 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

10090 
	#FLASH_CR_LOCK_Pos
 (7U)

	)

10091 
	#FLASH_CR_LOCK_Msk
 (0x1U << 
FLASH_CR_LOCK_Pos
è

	)

10092 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

10093 
	#FLASH_CR_OPTWRE_Pos
 (9U)

	)

10094 
	#FLASH_CR_OPTWRE_Msk
 (0x1U << 
FLASH_CR_OPTWRE_Pos
è

	)

10095 
	#FLASH_CR_OPTWRE
 
FLASH_CR_OPTWRE_Msk


	)

10096 
	#FLASH_CR_ERRIE_Pos
 (10U)

	)

10097 
	#FLASH_CR_ERRIE_Msk
 (0x1U << 
FLASH_CR_ERRIE_Pos
è

	)

10098 
	#FLASH_CR_ERRIE
 
FLASH_CR_ERRIE_Msk


	)

10099 
	#FLASH_CR_EOPIE_Pos
 (12U)

	)

10100 
	#FLASH_CR_EOPIE_Msk
 (0x1U << 
FLASH_CR_EOPIE_Pos
è

	)

10101 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

10104 
	#FLASH_AR_FAR_Pos
 (0U)

	)

10105 
	#FLASH_AR_FAR_Msk
 (0xFFFFFFFFU << 
FLASH_AR_FAR_Pos
è

	)

10106 
	#FLASH_AR_FAR
 
FLASH_AR_FAR_Msk


	)

10109 
	#FLASH_OBR_OPTERR_Pos
 (0U)

	)

10110 
	#FLASH_OBR_OPTERR_Msk
 (0x1U << 
FLASH_OBR_OPTERR_Pos
è

	)

10111 
	#FLASH_OBR_OPTERR
 
FLASH_OBR_OPTERR_Msk


	)

10112 
	#FLASH_OBR_RDPRT_Pos
 (1U)

	)

10113 
	#FLASH_OBR_RDPRT_Msk
 (0x1U << 
FLASH_OBR_RDPRT_Pos
è

	)

10114 
	#FLASH_OBR_RDPRT
 
FLASH_OBR_RDPRT_Msk


	)

10116 
	#FLASH_OBR_IWDG_SW_Pos
 (2U)

	)

10117 
	#FLASH_OBR_IWDG_SW_Msk
 (0x1U << 
FLASH_OBR_IWDG_SW_Pos
è

	)

10118 
	#FLASH_OBR_IWDG_SW
 
FLASH_OBR_IWDG_SW_Msk


	)

10119 
	#FLASH_OBR_nRST_STOP_Pos
 (3U)

	)

10120 
	#FLASH_OBR_nRST_STOP_Msk
 (0x1U << 
FLASH_OBR_nRST_STOP_Pos
è

	)

10121 
	#FLASH_OBR_nRST_STOP
 
FLASH_OBR_nRST_STOP_Msk


	)

10122 
	#FLASH_OBR_nRST_STDBY_Pos
 (4U)

	)

10123 
	#FLASH_OBR_nRST_STDBY_Msk
 (0x1U << 
FLASH_OBR_nRST_STDBY_Pos
è

	)

10124 
	#FLASH_OBR_nRST_STDBY
 
FLASH_OBR_nRST_STDBY_Msk


	)

10125 
	#FLASH_OBR_USER_Pos
 (2U)

	)

10126 
	#FLASH_OBR_USER_Msk
 (0x7U << 
FLASH_OBR_USER_Pos
è

	)

10127 
	#FLASH_OBR_USER
 
FLASH_OBR_USER_Msk


	)

10128 
	#FLASH_OBR_DATA0_Pos
 (10U)

	)

10129 
	#FLASH_OBR_DATA0_Msk
 (0xFFU << 
FLASH_OBR_DATA0_Pos
è

	)

10130 
	#FLASH_OBR_DATA0
 
FLASH_OBR_DATA0_Msk


	)

10131 
	#FLASH_OBR_DATA1_Pos
 (18U)

	)

10132 
	#FLASH_OBR_DATA1_Msk
 (0xFFU << 
FLASH_OBR_DATA1_Pos
è

	)

10133 
	#FLASH_OBR_DATA1
 
FLASH_OBR_DATA1_Msk


	)

10136 
	#FLASH_WRPR_WRP_Pos
 (0U)

	)

10137 
	#FLASH_WRPR_WRP_Msk
 (0xFFFFFFFFU << 
FLASH_WRPR_WRP_Pos
è

	)

10138 
	#FLASH_WRPR_WRP
 
FLASH_WRPR_WRP_Msk


	)

10143 
	#FLASH_RDP_RDP_Pos
 (0U)

	)

10144 
	#FLASH_RDP_RDP_Msk
 (0xFFU << 
FLASH_RDP_RDP_Pos
è

	)

10145 
	#FLASH_RDP_RDP
 
FLASH_RDP_RDP_Msk


	)

10146 
	#FLASH_RDP_nRDP_Pos
 (8U)

	)

10147 
	#FLASH_RDP_nRDP_Msk
 (0xFFU << 
FLASH_RDP_nRDP_Pos
è

	)

10148 
	#FLASH_RDP_nRDP
 
FLASH_RDP_nRDP_Msk


	)

10151 
	#FLASH_USER_USER_Pos
 (16U)

	)

10152 
	#FLASH_USER_USER_Msk
 (0xFFU << 
FLASH_USER_USER_Pos
è

	)

10153 
	#FLASH_USER_USER
 
FLASH_USER_USER_Msk


	)

10154 
	#FLASH_USER_nUSER_Pos
 (24U)

	)

10155 
	#FLASH_USER_nUSER_Msk
 (0xFFU << 
FLASH_USER_nUSER_Pos
è

	)

10156 
	#FLASH_USER_nUSER
 
FLASH_USER_nUSER_Msk


	)

10159 
	#FLASH_DATA0_DATA0_Pos
 (0U)

	)

10160 
	#FLASH_DATA0_DATA0_Msk
 (0xFFU << 
FLASH_DATA0_DATA0_Pos
è

	)

10161 
	#FLASH_DATA0_DATA0
 
FLASH_DATA0_DATA0_Msk


	)

10162 
	#FLASH_DATA0_nDATA0_Pos
 (8U)

	)

10163 
	#FLASH_DATA0_nDATA0_Msk
 (0xFFU << 
FLASH_DATA0_nDATA0_Pos
è

	)

10164 
	#FLASH_DATA0_nDATA0
 
FLASH_DATA0_nDATA0_Msk


	)

10167 
	#FLASH_DATA1_DATA1_Pos
 (16U)

	)

10168 
	#FLASH_DATA1_DATA1_Msk
 (0xFFU << 
FLASH_DATA1_DATA1_Pos
è

	)

10169 
	#FLASH_DATA1_DATA1
 
FLASH_DATA1_DATA1_Msk


	)

10170 
	#FLASH_DATA1_nDATA1_Pos
 (24U)

	)

10171 
	#FLASH_DATA1_nDATA1_Msk
 (0xFFU << 
FLASH_DATA1_nDATA1_Pos
è

	)

10172 
	#FLASH_DATA1_nDATA1
 
FLASH_DATA1_nDATA1_Msk


	)

10175 
	#FLASH_WRP0_WRP0_Pos
 (0U)

	)

10176 
	#FLASH_WRP0_WRP0_Msk
 (0xFFU << 
FLASH_WRP0_WRP0_Pos
è

	)

10177 
	#FLASH_WRP0_WRP0
 
FLASH_WRP0_WRP0_Msk


	)

10178 
	#FLASH_WRP0_nWRP0_Pos
 (8U)

	)

10179 
	#FLASH_WRP0_nWRP0_Msk
 (0xFFU << 
FLASH_WRP0_nWRP0_Pos
è

	)

10180 
	#FLASH_WRP0_nWRP0
 
FLASH_WRP0_nWRP0_Msk


	)

10197 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
ADC1
) || \

10198 ((
INSTANCE
è=ð
ADC2
))

	)

10200 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC12_COMMON
)

	)

10202 
	#IS_ADC_MULTIMODE_MASTER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

10204 
	#IS_ADC_DMA_CAPABILITY_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

10207 
	#IS_CAN_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CAN1
)

	)

10210 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

10215 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
) || \

10216 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

10217 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

10218 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

10219 ((
INSTANCE
è=ð
DMA1_ChªÃl5
) || \

10220 ((
INSTANCE
è=ð
DMA1_ChªÃl6
) || \

10221 ((
INSTANCE
è=ð
DMA1_ChªÃl7
))

	)

10224 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
) || \

10225 ((
INSTANCE
è=ð
GPIOB
) || \

10226 ((
INSTANCE
è=ð
GPIOC
) || \

10227 ((
INSTANCE
è=ð
GPIOD
))

	)

10230 
	#IS_GPIO_AF_INSTANCE
(
INSTANCE
è
	`IS_GPIO_ALL_INSTANCE
(INSTANCE)

	)

10233 
	#IS_GPIO_LOCK_INSTANCE
(
INSTANCE
è
	`IS_GPIO_ALL_INSTANCE
(INSTANCE)

	)

10236 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
I2C1
)

	)

10239 
	#IS_SMBUS_ALL_INSTANCE
 
IS_I2C_ALL_INSTANCE


	)

10242 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

10245 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SPI1
)

	)

10249 
	#IS_TIM_INSTANCE
(
INSTANCE
)\

10250 (((
INSTANCE
è=ð
TIM1
) || \

10251 ((
INSTANCE
è=ð
TIM2
) || \

10252 ((
INSTANCE
è=ð
TIM3
))

	)

10254 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
TIM1
)

	)

10256 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
)\

10257 (((
INSTANCE
è=ð
TIM1
) || \

10258 ((
INSTANCE
è=ð
TIM2
) || \

10259 ((
INSTANCE
è=ð
TIM3
))

	)

10261 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
)\

10262 (((
INSTANCE
è=ð
TIM1
) || \

10263 ((
INSTANCE
è=ð
TIM2
) || \

10264 ((
INSTANCE
è=ð
TIM3
))

	)

10266 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
)\

10267 (((
INSTANCE
è=ð
TIM1
) || \

10268 ((
INSTANCE
è=ð
TIM2
) || \

10269 ((
INSTANCE
è=ð
TIM3
))

	)

10271 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
)\

10272 (((
INSTANCE
è=ð
TIM1
) || \

10273 ((
INSTANCE
è=ð
TIM2
) || \

10274 ((
INSTANCE
è=ð
TIM3
))

	)

10276 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
)\

10277 (((
INSTANCE
è=ð
TIM1
) || \

10278 ((
INSTANCE
è=ð
TIM2
) || \

10279 ((
INSTANCE
è=ð
TIM3
))

	)

10281 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
)\

10282 (((
INSTANCE
è=ð
TIM1
) || \

10283 ((
INSTANCE
è=ð
TIM2
) || \

10284 ((
INSTANCE
è=ð
TIM3
))

	)

10286 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
)\

10287 (((
INSTANCE
è=ð
TIM1
) || \

10288 ((
INSTANCE
è=ð
TIM2
) || \

10289 ((
INSTANCE
è=ð
TIM3
))

	)

10291 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
)\

10292 (((
INSTANCE
è=ð
TIM1
) || \

10293 ((
INSTANCE
è=ð
TIM2
) || \

10294 ((
INSTANCE
è=ð
TIM3
))

	)

10296 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
)\

10297 (((
INSTANCE
è=ð
TIM1
) || \

10298 ((
INSTANCE
è=ð
TIM2
) || \

10299 ((
INSTANCE
è=ð
TIM3
))

	)

10301 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
)\

10302 (((
INSTANCE
è=ð
TIM1
) || \

10303 ((
INSTANCE
è=ð
TIM2
) || \

10304 ((
INSTANCE
è=ð
TIM3
))

	)

10306 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
)\

10307 (((
INSTANCE
è=ð
TIM1
) || \

10308 ((
INSTANCE
è=ð
TIM2
) || \

10309 ((
INSTANCE
è=ð
TIM3
))

	)

10311 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
)\

10312 (((
INSTANCE
è=ð
TIM1
) || \

10313 ((
INSTANCE
è=ð
TIM2
) || \

10314 ((
INSTANCE
è=ð
TIM3
))

	)

10316 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
)\

10317 (((
INSTANCE
è=ð
TIM1
) || \

10318 ((
INSTANCE
è=ð
TIM2
) || \

10319 ((
INSTANCE
è=ð
TIM3
))

	)

10321 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
)\

10322 (((
INSTANCE
è=ð
TIM1
) || \

10323 ((
INSTANCE
è=ð
TIM2
) || \

10324 ((
INSTANCE
è=ð
TIM3
))

	)

10326 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
)\

10327 ((
INSTANCE
è=ð
TIM1
)

	)

10329 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

10330 ((((
INSTANCE
è=ð
TIM1
) && \

10331 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10332 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10333 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10334 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

10336 (((
INSTANCE
è=ð
TIM2
) && \

10337 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10338 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10339 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10340 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

10342 (((
INSTANCE
è=ð
TIM3
) && \

10343 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10344 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10345 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

10346 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))))

	)

10348 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
) \

10349 (((
INSTANCE
è=ð
TIM1
) && \

10350 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

10351 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

10352 ((
CHANNEL
è=ð
TIM_CHANNEL_3
)))

	)

10354 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
)\

10355 (((
INSTANCE
è=ð
TIM1
) || \

10356 ((
INSTANCE
è=ð
TIM2
) || \

10357 ((
INSTANCE
è=ð
TIM3
))

	)

10359 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
)\

10360 ((
INSTANCE
è=ð
TIM1
)

	)

10362 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
)\

10363 (((
INSTANCE
è=ð
TIM1
) || \

10364 ((
INSTANCE
è=ð
TIM2
) || \

10365 ((
INSTANCE
è=ð
TIM3
))

	)

10367 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
)\

10368 (((
INSTANCE
è=ð
TIM1
) || \

10369 ((
INSTANCE
è=ð
TIM2
) || \

10370 ((
INSTANCE
è=ð
TIM3
))

	)

10372 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
)\

10373 (((
INSTANCE
è=ð
TIM1
) || \

10374 ((
INSTANCE
è=ð
TIM2
) || \

10375 ((
INSTANCE
è=ð
TIM3
))

	)

10377 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
)\

10378 ((
INSTANCE
è=ð
TIM1
)

	)

10380 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

10381 ((
INSTANCE
è=ð
TIM2
) || \

10382 ((
INSTANCE
è=ð
TIM3
))

	)

10384 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
) || \

10385 ((
INSTANCE
è=ð
TIM2
) || \

10386 ((
INSTANCE
è=ð
TIM3
))

	)

10388 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
è0U

	)

10394 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10395 ((
INSTANCE
è=ð
USART2
))

	)

10398 
	#IS_UART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10399 ((
INSTANCE
è=ð
USART2
è)

	)

10402 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10403 ((
INSTANCE
è=ð
USART2
è)

	)

10406 
	#IS_UART_LIN_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10407 ((
INSTANCE
è=ð
USART2
è)

	)

10410 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10411 ((
INSTANCE
è=ð
USART2
è)

	)

10414 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10415 ((
INSTANCE
è=ð
USART2
è)

	)

10418 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10419 ((
INSTANCE
è=ð
USART2
è)

	)

10422 
	#IS_UART_MULTIPROCESSOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10423 ((
INSTANCE
è=ð
USART2
è)

	)

10426 
	#IS_UART_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
) || \

10427 ((
INSTANCE
è=ð
USART2
))

	)

10430 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

10433 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

10436 
	#IS_USB_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USB
)

	)

10440 
	#RCC_HSE_MIN
 4000000U

	)

10441 
	#RCC_HSE_MAX
 16000000U

	)

10443 
	#RCC_MAX_FREQUENCY
 72000000U

	)

10457 
	#ADC1_IRQn
 
ADC1_2_IRQn


	)

10458 
	#TIM9_IRQn
 
TIM1_BRK_IRQn


	)

10459 
	#TIM1_BRK_TIM9_IRQn
 
TIM1_BRK_IRQn


	)

10460 
	#TIM1_BRK_TIM15_IRQn
 
TIM1_BRK_IRQn


	)

10461 
	#TIM1_TRG_COM_TIM17_IRQn
 
TIM1_TRG_COM_IRQn


	)

10462 
	#TIM1_TRG_COM_TIM11_IRQn
 
TIM1_TRG_COM_IRQn


	)

10463 
	#TIM11_IRQn
 
TIM1_TRG_COM_IRQn


	)

10464 
	#TIM1_UP_TIM10_IRQn
 
TIM1_UP_IRQn


	)

10465 
	#TIM1_UP_TIM16_IRQn
 
TIM1_UP_IRQn


	)

10466 
	#TIM10_IRQn
 
TIM1_UP_IRQn


	)

10467 
	#OTG_FS_WKUP_IRQn
 
USBWakeUp_IRQn


	)

10468 
	#CEC_IRQn
 
USBWakeUp_IRQn


	)

10469 
	#USB_HP_IRQn
 
USB_HP_CAN1_TX_IRQn


	)

10470 
	#CAN1_TX_IRQn
 
USB_HP_CAN1_TX_IRQn


	)

10471 
	#CAN1_RX0_IRQn
 
USB_LP_CAN1_RX0_IRQn


	)

10472 
	#USB_LP_IRQn
 
USB_LP_CAN1_RX0_IRQn


	)

10476 
	#ADC1_IRQHªdËr
 
ADC1_2_IRQHªdËr


	)

10477 
	#TIM9_IRQHªdËr
 
TIM1_BRK_IRQHªdËr


	)

10478 
	#TIM1_BRK_TIM9_IRQHªdËr
 
TIM1_BRK_IRQHªdËr


	)

10479 
	#TIM1_BRK_TIM15_IRQHªdËr
 
TIM1_BRK_IRQHªdËr


	)

10480 
	#TIM1_TRG_COM_TIM17_IRQHªdËr
 
TIM1_TRG_COM_IRQHªdËr


	)

10481 
	#TIM1_TRG_COM_TIM11_IRQHªdËr
 
TIM1_TRG_COM_IRQHªdËr


	)

10482 
	#TIM11_IRQHªdËr
 
TIM1_TRG_COM_IRQHªdËr


	)

10483 
	#TIM1_UP_TIM10_IRQHªdËr
 
TIM1_UP_IRQHªdËr


	)

10484 
	#TIM1_UP_TIM16_IRQHªdËr
 
TIM1_UP_IRQHªdËr


	)

10485 
	#TIM10_IRQHªdËr
 
TIM1_UP_IRQHªdËr


	)

10486 
	#OTG_FS_WKUP_IRQHªdËr
 
USBWakeUp_IRQHªdËr


	)

10487 
	#CEC_IRQHªdËr
 
USBWakeUp_IRQHªdËr


	)

10488 
	#USB_HP_IRQHªdËr
 
USB_HP_CAN1_TX_IRQHªdËr


	)

10489 
	#CAN1_TX_IRQHªdËr
 
USB_HP_CAN1_TX_IRQHªdËr


	)

10490 
	#CAN1_RX0_IRQHªdËr
 
USB_LP_CAN1_RX0_IRQHªdËr


	)

10491 
	#USB_LP_IRQHªdËr
 
USB_LP_CAN1_RX0_IRQHªdËr


	)

10503 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h

56 #iâdeà
__STM32F1XX_H


57 
	#__STM32F1XX_H


	)

59 #ifdeà
__ýlu¥lus


70 #ià!
defšed
 (
STM32F1
)

71 
	#STM32F1


	)

78 #ià!
defšed
 (
STM32F100xB
è&& !defšed (
STM32F100xE
è&& !defšed (
STM32F101x6
) && \

79 !
defšed
 (
STM32F101xB
è&& !defšed (
STM32F101xE
è&& !defšed (
STM32F101xG
è&& !defšed (
STM32F102x6
è&& !defšed (
STM32F102xB
è&& !defšed (
STM32F103x6
) && \

80 !
defšed
 (
STM32F103xB
è&& !defšed (
STM32F103xE
è&& !defšed (
STM32F103xG
è&& !defšed (
STM32F105xC
è&& !
	$defšed
 (
STM32F107xC
)

89 
	#STM32F103x6


	)

101 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

113 
	#__STM32F1_CMSIS_VERSION_MAIN
 (0x04è

	)

114 
	#__STM32F1_CMSIS_VERSION_SUB1
 (0x02è

	)

115 
	#__STM32F1_CMSIS_VERSION_SUB2
 (0x00è

	)

116 
	#__STM32F1_CMSIS_VERSION_RC
 (0x00è

	)

117 
	#__STM32F1_CMSIS_VERSION
 ((
__STM32F1_CMSIS_VERSION_MAIN
 << 24)\

118 |(
__STM32F1_CMSIS_VERSION_SUB1
 << 16)\

119 |(
__STM32F1_CMSIS_VERSION_SUB2
 << 8 )\

120 |(
__STM32F1_CMSIS_VERSION_RC
))

	)

130 #ià
	`defšed
(
STM32F100xB
)

131 
	~"¡m32f100xb.h
"

132 #–ià
	`defšed
(
STM32F100xE
)

133 
	~"¡m32f100xe.h
"

134 #–ià
	`defšed
(
STM32F101x6
)

135 
	~"¡m32f101x6.h
"

136 #–ià
	`defšed
(
STM32F101xB
)

137 
	~"¡m32f101xb.h
"

138 #–ià
	`defšed
(
STM32F101xE
)

139 
	~"¡m32f101xe.h
"

140 #–ià
	`defšed
(
STM32F101xG
)

141 
	~"¡m32f101xg.h
"

142 #–ià
	`defšed
(
STM32F102x6
)

143 
	~"¡m32f102x6.h
"

144 #–ià
	`defšed
(
STM32F102xB
)

145 
	~"¡m32f102xb.h
"

146 #–ià
	`defšed
(
STM32F103x6
)

147 
	~"¡m32f103x6.h
"

148 #–ià
	`defšed
(
STM32F103xB
)

149 
	~"¡m32f103xb.h
"

150 #–ià
	`defšed
(
STM32F103xE
)

151 
	~"¡m32f103xe.h
"

152 #–ià
	`defšed
(
STM32F103xG
)

153 
	~"¡m32f103xg.h
"

154 #–ià
	`defšed
(
STM32F105xC
)

155 
	~"¡m32f105xc.h
"

156 #–ià
	`defšed
(
STM32F107xC
)

157 
	~"¡m32f107xc.h
"

171 
RESET
 = 0,

172 
SET
 = !
RESET


173 } 
	tFÏgStus
, 
	tITStus
;

177 
DISABLE
 = 0,

178 
ENABLE
 = !
DISABLE


179 } 
	tFunùiÚ®S‹
;

180 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

184 
ERROR
 = 0,

185 
SUCCESS
 = !
ERROR


186 } 
	tE¼ÜStus
;

196 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

198 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

200 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

202 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

204 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

206 
	#READ_REG
(
REG
è((REG))

	)

208 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

210 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

217 #ià
	`defšed
 (
USE_HAL_DRIVER
)

218 
	~"¡m32f1xx_h®.h
"

222 #ifdeà
__ýlu¥lus


223 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Device\ST\STM32F1xx\Include\system_stm32f1xx.h

49 #iâdeà
__SYSTEM_STM32F10X_H


50 
	#__SYSTEM_STM32F10X_H


	)

52 #ifdeà
__ýlu¥lus


69 
ušt32_t
 
Sy¡emCÜeClock
;

70 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16U];

71 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8U];

97 
Sy¡emIn™
();

98 
Sy¡emCÜeClockUpd©e
();

103 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\arm_common_tables.h

41 #iâdeà
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¬m_m©h.h
"

46 cÚ¡ 
ušt16_t
 
¬mB™RevTabË
[1024];

47 cÚ¡ 
q15_t
 
¬mRecTabËQ15
[64];

48 cÚ¡ 
q31_t
 
¬mRecTabËQ31
[64];

51 cÚ¡ 
æßt32_t
 
twiddËCÛf_16
[32];

52 cÚ¡ 
æßt32_t
 
twiddËCÛf_32
[64];

53 cÚ¡ 
æßt32_t
 
twiddËCÛf_64
[128];

54 cÚ¡ 
æßt32_t
 
twiddËCÛf_128
[256];

55 cÚ¡ 
æßt32_t
 
twiddËCÛf_256
[512];

56 cÚ¡ 
æßt32_t
 
twiddËCÛf_512
[1024];

57 cÚ¡ 
æßt32_t
 
twiddËCÛf_1024
[2048];

58 cÚ¡ 
æßt32_t
 
twiddËCÛf_2048
[4096];

59 cÚ¡ 
æßt32_t
 
twiddËCÛf_4096
[8192];

60 
	#twiddËCÛf
 
twiddËCÛf_4096


	)

61 cÚ¡ 
q31_t
 
twiddËCÛf_16_q31
[24];

62 cÚ¡ 
q31_t
 
twiddËCÛf_32_q31
[48];

63 cÚ¡ 
q31_t
 
twiddËCÛf_64_q31
[96];

64 cÚ¡ 
q31_t
 
twiddËCÛf_128_q31
[192];

65 cÚ¡ 
q31_t
 
twiddËCÛf_256_q31
[384];

66 cÚ¡ 
q31_t
 
twiddËCÛf_512_q31
[768];

67 cÚ¡ 
q31_t
 
twiddËCÛf_1024_q31
[1536];

68 cÚ¡ 
q31_t
 
twiddËCÛf_2048_q31
[3072];

69 cÚ¡ 
q31_t
 
twiddËCÛf_4096_q31
[6144];

70 cÚ¡ 
q15_t
 
twiddËCÛf_16_q15
[24];

71 cÚ¡ 
q15_t
 
twiddËCÛf_32_q15
[48];

72 cÚ¡ 
q15_t
 
twiddËCÛf_64_q15
[96];

73 cÚ¡ 
q15_t
 
twiddËCÛf_128_q15
[192];

74 cÚ¡ 
q15_t
 
twiddËCÛf_256_q15
[384];

75 cÚ¡ 
q15_t
 
twiddËCÛf_512_q15
[768];

76 cÚ¡ 
q15_t
 
twiddËCÛf_1024_q15
[1536];

77 cÚ¡ 
q15_t
 
twiddËCÛf_2048_q15
[3072];

78 cÚ¡ 
q15_t
 
twiddËCÛf_4096_q15
[6144];

79 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_32
[32];

80 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_64
[64];

81 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_128
[128];

82 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_256
[256];

83 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_512
[512];

84 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_1024
[1024];

85 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_2048
[2048];

86 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ušt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ušt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ušt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ušt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ušt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ušt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ušt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

100 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ušt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ušt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ušt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ušt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ušt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ušt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ušt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

121 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cÚ¡ 
æßt32_t
 
sšTabË_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cÚ¡ 
q31_t
 
sšTabË_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cÚ¡ 
q15_t
 
sšTabË_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\arm_const_structs.h

43 #iâdeà
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¬m_m©h.h
"

47 
	~"¬m_commÚ_bËs.h
"

49 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën16
;

50 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën32
;

51 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën64
;

52 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën128
;

53 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën256
;

54 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën512
;

55 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën1024
;

56 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën2048
;

57 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën4096
;

59 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën16
;

60 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën32
;

61 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën64
;

62 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën128
;

63 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën256
;

64 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën512
;

65 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën1024
;

66 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën2048
;

67 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën4096
;

69 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën16
;

70 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën32
;

71 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën64
;

72 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën128
;

73 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën256
;

74 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën512
;

75 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën1024
;

76 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën2048
;

77 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën4096
;

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

292 #ià
defšed
 ( 
__GNUC__
 )

293 #´agm¨
GCC
 
dŸgno¡ic
 
push


294 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

295 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

296 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

299 
	#__CMSIS_GENERIC


	)

301 #ià
defšed
(
ARM_MATH_CM7
)

302 
	~"cÜe_cm7.h
"

303 #–ià
defšed
 (
ARM_MATH_CM4
)

304 
	~"cÜe_cm4.h
"

305 #–ià
defšed
 (
ARM_MATH_CM3
)

306 
	~"cÜe_cm3.h
"

307 #–ià
defšed
 (
ARM_MATH_CM0
)

308 
	~"cÜe_cm0.h
"

309 
	#ARM_MATH_CM0_FAMILY


	)

310 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

311 
	~"cÜe_cm0¶us.h
"

312 
	#ARM_MATH_CM0_FAMILY


	)

317 #undeà
__CMSIS_GENERIC


318 
	~"¡ršg.h
"

319 
	~"m©h.h
"

320 #ifdeà 
__ýlu¥lus


330 
	#DELTA_Q31
 (0x100)

	)

331 
	#DELTA_Q15
 0x5

	)

332 
	#INDEX_MASK
 0x0000003F

	)

333 #iâdeà
PI


334 
	#PI
 3.14159265358979f

	)

341 
	#FAST_MATH_TABLE_SIZE
 512

	)

342 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

343 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

344 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

345 
	#TABLE_SIZE
 256

	)

346 
	#TABLE_SPACING_Q31
 0x400000

	)

347 
	#TABLE_SPACING_Q15
 0x80

	)

354 
	#INPUT_SPACING
 0xB60B61

	)

359 #iâdeà
UNALIGNED_SUPPORT_DISABLE


360 
	#ALIGN4


	)

362 #ià
defšed
 (
__GNUC__
)

363 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

365 
	#ALIGN4
 
	`__®ign
(4)

	)

375 
ARM_MATH_SUCCESS
 = 0,

376 
ARM_MATH_ARGUMENT_ERROR
 = -1,

377 
ARM_MATH_LENGTH_ERROR
 = -2,

378 
ARM_MATH_SIZE_MISMATCH
 = -3,

379 
ARM_MATH_NANINF
 = -4,

380 
ARM_MATH_SINGULAR
 = -5,

381 
ARM_MATH_TEST_FAILURE
 = -6

382 } 
	t¬m_¡©us
;

387 
št8_t
 
	tq7_t
;

392 
št16_t
 
	tq15_t
;

397 
št32_t
 
	tq31_t
;

402 
št64_t
 
	tq63_t
;

407 
	tæßt32_t
;

412 
	tæßt64_t
;

417 #ià
defšed
 
__CC_ARM


418 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

419 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

421 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

422 
	#__SIMD32_TYPE
 
št32_t


	)

423 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

425 #–ià
defšed
 
__GNUC__


426 
	#__SIMD32_TYPE
 
št32_t


	)

427 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

429 #–ià
defšed
 
__ICCARM__


430 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

431 
	#CMSIS_UNUSED


	)

433 #–ià
defšed
 
__CSMC__


434 
	#__SIMD32_TYPE
 
št32_t


	)

435 
	#CMSIS_UNUSED


	)

437 #–ià
defšed
 
__TASKING__


438 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

439 
	#CMSIS_UNUSED


	)

442 #”rÜ 
Unknown
 
compž”


445 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

446 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

447 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

448 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

450 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

454 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

455 (((
št32_t
)(
ARG2
è<< 
ARG3
è& (št32_t)0xFFFF0000è)

	)

456 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1) << 0) & (int32_t)0xFFFF0000) | \

457 (((
št32_t
)(
ARG2
è>> 
ARG3
è& (št32_t)0x0000FFFFè)

	)

465 #iâdeà
ARM_MATH_BIG_ENDIAN


467 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

468 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

469 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

470 (((
št32_t
)(
v3
è<< 24è& (št32_t)0xFF000000è)

	)

473 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

474 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

475 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

476 (((
št32_t
)(
v0
è<< 24è& (št32_t)0xFF000000è)

	)

484 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

485 
q63_t
 
x
)

487  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

488 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

494 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

495 
q63_t
 
x
)

497  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

498 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

504 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

505 
q31_t
 
x
)

507  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

508 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

514 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

515 
q31_t
 
x
)

517  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

518 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

525 
__INLINE
 
q63_t
 
muÉ32x64
(

526 
q63_t
 
x
,

527 
q31_t
 
y
)

529  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

530 (((
q63_t
è(
x
 >> 32è* 
y
)));

539 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

540 
__INLINE
 
ušt32_t
 
__CLZ
(

541 
q31_t
 
d©a
);

543 
__INLINE
 
ušt32_t
 
__CLZ
(

544 
q31_t
 
d©a
)

546 
ušt32_t
 
couÁ
 = 0;

547 
ušt32_t
 
mask
 = 0x80000000;

549 (
d©a
 & 
mask
) == 0)

551 
couÁ
 += 1u;

552 
mask
 = mask >> 1u;

555  (
couÁ
);

563 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

564 
q31_t
 
š
,

565 
q31_t
 * 
d¡
,

566 
q31_t
 * 
pRecTabË
)

568 
q31_t
 
out
;

569 
ušt32_t
 
‹mpV®
;

570 
ušt32_t
 
šdex
, 
i
;

571 
ušt32_t
 
signB™s
;

573 if(
š
 > 0)

575 
signB™s
 = ((
ušt32_t
è(
__CLZ
Ð
š
) - 1));

579 
signB™s
 = ((
ušt32_t
è(
__CLZ
(-
š
) - 1));

583 
š
 = (š << 
signB™s
);

586 
šdex
 = (
ušt32_t
)(
š
 >> 24);

587 
šdex
 = (šdex & 
INDEX_MASK
);

590 
out
 = 
pRecTabË
[
šdex
];

594 
i
 = 0u; i < 2u; i++)

596 
‹mpV®
 = (
ušt32_t
è(((
q63_t
è
š
 * 
out
) >> 31);

597 
‹mpV®
 = 0x7FFFFFFFu -empVal;

600 
out
 = 
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30);

604 *
d¡
 = 
out
;

607  (
signB™s
 + 1u);

614 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

615 
q15_t
 
š
,

616 
q15_t
 * 
d¡
,

617 
q15_t
 * 
pRecTabË
)

619 
q15_t
 
out
 = 0;

620 
ušt32_t
 
‹mpV®
 = 0;

621 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

622 
ušt32_t
 
signB™s
 = 0;

624 if(
š
 > 0)

626 
signB™s
 = ((
ušt32_t
)(
__CLZ
Ð
š
) - 17));

630 
signB™s
 = ((
ušt32_t
)(
__CLZ
(-
š
) - 17));

634 
š
 = (š << 
signB™s
);

637 
šdex
 = (
ušt32_t
)(
š
 >> 8);

638 
šdex
 = (šdex & 
INDEX_MASK
);

641 
out
 = 
pRecTabË
[
šdex
];

645 
i
 = 0u; i < 2u; i++)

647 
‹mpV®
 = (
ušt32_t
è(((
q31_t
è
š
 * 
out
) >> 15);

648 
‹mpV®
 = 0x7FFFu -empVal;

650 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

655 *
d¡
 = 
out
;

658  (
signB™s
 + 1);

665 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

666 
__INLINE
 
q31_t
 
__SSAT
(

667 
q31_t
 
x
,

668 
ušt32_t
 
y
)

670 
št32_t
 
posMax
, 
ÃgMš
;

671 
ušt32_t
 
i
;

673 
posMax
 = 1;

674 
i
 = 0; i < (
y
 - 1); i++)

676 
posMax
 =…osMax * 2;

679 if(
x
 > 0)

681 
posMax
 = (posMax - 1);

683 if(
x
 > 
posMax
)

685 
x
 = 
posMax
;

690 
ÃgMš
 = -
posMax
;

692 if(
x
 < 
ÃgMš
)

694 
x
 = 
ÃgMš
;

697  (
x
);

705 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

710 
__INLINE
 
ušt32_t
 
__QADD8
(

711 
ušt32_t
 
x
,

712 
ušt32_t
 
y
)

714 
q31_t
 
r
, 
s
, 
t
, 
u
;

716 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è+ (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

717 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è+ (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

718 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è+ (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

719 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è+ (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

721  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

728 
__INLINE
 
ušt32_t
 
__QSUB8
(

729 
ušt32_t
 
x
,

730 
ušt32_t
 
y
)

732 
q31_t
 
r
, 
s
, 
t
, 
u
;

734 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è- (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

735 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è- (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

736 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è- (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

737 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è- (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

739  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

746 
__INLINE
 
ušt32_t
 
__QADD16
(

747 
ušt32_t
 
x
,

748 
ušt32_t
 
y
)

751 
q31_t
 
r
 = 0, 
s
 = 0;

753 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

754 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

756  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

763 
__INLINE
 
ušt32_t
 
__SHADD16
(

764 
ušt32_t
 
x
,

765 
ušt32_t
 
y
)

767 
q31_t
 
r
, 
s
;

769 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

770 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

772  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

779 
__INLINE
 
ušt32_t
 
__QSUB16
(

780 
ušt32_t
 
x
,

781 
ušt32_t
 
y
)

783 
q31_t
 
r
, 
s
;

785 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

786 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

788  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

795 
__INLINE
 
ušt32_t
 
__SHSUB16
(

796 
ušt32_t
 
x
,

797 
ušt32_t
 
y
)

799 
q31_t
 
r
, 
s
;

801 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

802 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

804  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

811 
__INLINE
 
ušt32_t
 
__QASX
(

812 
ušt32_t
 
x
,

813 
ušt32_t
 
y
)

815 
q31_t
 
r
, 
s
;

817 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

818 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

820  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

827 
__INLINE
 
ušt32_t
 
__SHASX
(

828 
ušt32_t
 
x
,

829 
ušt32_t
 
y
)

831 
q31_t
 
r
, 
s
;

833 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

834 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

836  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

843 
__INLINE
 
ušt32_t
 
__QSAX
(

844 
ušt32_t
 
x
,

845 
ušt32_t
 
y
)

847 
q31_t
 
r
, 
s
;

849 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

850 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

852  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

859 
__INLINE
 
ušt32_t
 
__SHSAX
(

860 
ušt32_t
 
x
,

861 
ušt32_t
 
y
)

863 
q31_t
 
r
, 
s
;

865 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

866 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

868  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

875 
__INLINE
 
ušt32_t
 
__SMUSDX
(

876 
ušt32_t
 
x
,

877 
ušt32_t
 
y
)

879  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

880 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

886 
__INLINE
 
ušt32_t
 
__SMUADX
(

887 
ušt32_t
 
x
,

888 
ušt32_t
 
y
)

890  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

891 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

898 
__INLINE
 
št32_t
 
__QADD
(

899 
št32_t
 
x
,

900 
št32_t
 
y
)

902  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 + (
q31_t
)
y
)));

909 
__INLINE
 
št32_t
 
__QSUB
(

910 
št32_t
 
x
,

911 
št32_t
 
y
)

913  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 - (
q31_t
)
y
)));

920 
__INLINE
 
ušt32_t
 
__SMLAD
(

921 
ušt32_t
 
x
,

922 
ušt32_t
 
y
,

923 
ušt32_t
 
sum
)

925  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

926 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

927 Ð((
q31_t
)
sum
 ) ) ));

934 
__INLINE
 
ušt32_t
 
__SMLADX
(

935 
ušt32_t
 
x
,

936 
ušt32_t
 
y
,

937 
ušt32_t
 
sum
)

939  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

940 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

941 Ð((
q31_t
)
sum
 ) ) ));

948 
__INLINE
 
ušt32_t
 
__SMLSDX
(

949 
ušt32_t
 
x
,

950 
ušt32_t
 
y
,

951 
ušt32_t
 
sum
)

953  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

954 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

955 Ð((
q31_t
)
sum
 ) ) ));

962 
__INLINE
 
ušt64_t
 
__SMLALD
(

963 
ušt32_t
 
x
,

964 
ušt32_t
 
y
,

965 
ušt64_t
 
sum
)

968  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

969 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

970 Ð((
q63_t
)
sum
 ) ) ));

977 
__INLINE
 
ušt64_t
 
__SMLALDX
(

978 
ušt32_t
 
x
,

979 
ušt32_t
 
y
,

980 
ušt64_t
 
sum
)

983  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

984 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

985 Ð((
q63_t
)
sum
 ) ) ));

992 
__INLINE
 
ušt32_t
 
__SMUAD
(

993 
ušt32_t
 
x
,

994 
ušt32_t
 
y
)

996  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

997 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1004 
__INLINE
 
ušt32_t
 
__SMUSD
(

1005 
ušt32_t
 
x
,

1006 
ušt32_t
 
y
)

1008  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) -

1009 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1016 
__INLINE
 
ušt32_t
 
__SXTB16
(

1017 
ušt32_t
 
x
)

1019  ((
ušt32_t
)(((((
q31_t
)
x
 << 24) >> 24) & (q31_t)0x0000FFFF) |

1020 ((((
q31_t
)
x
 << 8) >> 8) & (q31_t)0xFFFF0000) ));

1031 
ušt16_t
 
numT­s
;

1032 
q7_t
 *
pS‹
;

1033 
q7_t
 *
pCÛffs
;

1034 } 
	t¬m_fœ_š¡ªû_q7
;

1041 
ušt16_t
 
numT­s
;

1042 
q15_t
 *
pS‹
;

1043 
q15_t
 *
pCÛffs
;

1044 } 
	t¬m_fœ_š¡ªû_q15
;

1051 
ušt16_t
 
numT­s
;

1052 
q31_t
 *
pS‹
;

1053 
q31_t
 *
pCÛffs
;

1054 } 
	t¬m_fœ_š¡ªû_q31
;

1061 
ušt16_t
 
numT­s
;

1062 
æßt32_t
 *
pS‹
;

1063 
æßt32_t
 *
pCÛffs
;

1064 } 
	t¬m_fœ_š¡ªû_f32
;

1074 
¬m_fœ_q7
(

1075 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1076 
q7_t
 * 
pSrc
,

1077 
q7_t
 * 
pD¡
,

1078 
ušt32_t
 
blockSize
);

1089 
¬m_fœ_š™_q7
(

1090 
¬m_fœ_š¡ªû_q7
 * 
S
,

1091 
ušt16_t
 
numT­s
,

1092 
q7_t
 * 
pCÛffs
,

1093 
q7_t
 * 
pS‹
,

1094 
ušt32_t
 
blockSize
);

1104 
¬m_fœ_q15
(

1105 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1106 
q15_t
 * 
pSrc
,

1107 
q15_t
 * 
pD¡
,

1108 
ušt32_t
 
blockSize
);

1118 
¬m_fœ_ç¡_q15
(

1119 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1120 
q15_t
 * 
pSrc
,

1121 
q15_t
 * 
pD¡
,

1122 
ušt32_t
 
blockSize
);

1135 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1136 
¬m_fœ_š¡ªû_q15
 * 
S
,

1137 
ušt16_t
 
numT­s
,

1138 
q15_t
 * 
pCÛffs
,

1139 
q15_t
 * 
pS‹
,

1140 
ušt32_t
 
blockSize
);

1150 
¬m_fœ_q31
(

1151 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1152 
q31_t
 * 
pSrc
,

1153 
q31_t
 * 
pD¡
,

1154 
ušt32_t
 
blockSize
);

1164 
¬m_fœ_ç¡_q31
(

1165 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1166 
q31_t
 * 
pSrc
,

1167 
q31_t
 * 
pD¡
,

1168 
ušt32_t
 
blockSize
);

1179 
¬m_fœ_š™_q31
(

1180 
¬m_fœ_š¡ªû_q31
 * 
S
,

1181 
ušt16_t
 
numT­s
,

1182 
q31_t
 * 
pCÛffs
,

1183 
q31_t
 * 
pS‹
,

1184 
ušt32_t
 
blockSize
);

1194 
¬m_fœ_f32
(

1195 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1196 
æßt32_t
 * 
pSrc
,

1197 
æßt32_t
 * 
pD¡
,

1198 
ušt32_t
 
blockSize
);

1209 
¬m_fœ_š™_f32
(

1210 
¬m_fœ_š¡ªû_f32
 * 
S
,

1211 
ušt16_t
 
numT­s
,

1212 
æßt32_t
 * 
pCÛffs
,

1213 
æßt32_t
 * 
pS‹
,

1214 
ušt32_t
 
blockSize
);

1222 
št8_t
 
numSges
;

1223 
q15_t
 *
pS‹
;

1224 
q15_t
 *
pCÛffs
;

1225 
št8_t
 
po¡Shiá
;

1226 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1233 
ušt32_t
 
numSges
;

1234 
q31_t
 *
pS‹
;

1235 
q31_t
 *
pCÛffs
;

1236 
ušt8_t
 
po¡Shiá
;

1237 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1244 
ušt32_t
 
numSges
;

1245 
æßt32_t
 *
pS‹
;

1246 
æßt32_t
 *
pCÛffs
;

1247 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1257 
¬m_biquad_ÿsÿde_df1_q15
(

1258 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1259 
q15_t
 * 
pSrc
,

1260 
q15_t
 * 
pD¡
,

1261 
ušt32_t
 
blockSize
);

1272 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1273 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1274 
ušt8_t
 
numSges
,

1275 
q15_t
 * 
pCÛffs
,

1276 
q15_t
 * 
pS‹
,

1277 
št8_t
 
po¡Shiá
);

1287 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1288 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1289 
q15_t
 * 
pSrc
,

1290 
q15_t
 * 
pD¡
,

1291 
ušt32_t
 
blockSize
);

1301 
¬m_biquad_ÿsÿde_df1_q31
(

1302 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1303 
q31_t
 * 
pSrc
,

1304 
q31_t
 * 
pD¡
,

1305 
ušt32_t
 
blockSize
);

1315 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1316 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1317 
q31_t
 * 
pSrc
,

1318 
q31_t
 * 
pD¡
,

1319 
ušt32_t
 
blockSize
);

1330 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1331 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1332 
ušt8_t
 
numSges
,

1333 
q31_t
 * 
pCÛffs
,

1334 
q31_t
 * 
pS‹
,

1335 
št8_t
 
po¡Shiá
);

1345 
¬m_biquad_ÿsÿde_df1_f32
(

1346 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1347 
æßt32_t
 * 
pSrc
,

1348 
æßt32_t
 * 
pD¡
,

1349 
ušt32_t
 
blockSize
);

1359 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1360 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1361 
ušt8_t
 
numSges
,

1362 
æßt32_t
 * 
pCÛffs
,

1363 
æßt32_t
 * 
pS‹
);

1371 
ušt16_t
 
numRows
;

1372 
ušt16_t
 
numCÞs
;

1373 
æßt32_t
 *
pD©a
;

1374 } 
	t¬m_m©rix_š¡ªû_f32
;

1382 
ušt16_t
 
numRows
;

1383 
ušt16_t
 
numCÞs
;

1384 
æßt64_t
 *
pD©a
;

1385 } 
	t¬m_m©rix_š¡ªû_f64
;

1392 
ušt16_t
 
numRows
;

1393 
ušt16_t
 
numCÞs
;

1394 
q15_t
 *
pD©a
;

1395 } 
	t¬m_m©rix_š¡ªû_q15
;

1402 
ušt16_t
 
numRows
;

1403 
ušt16_t
 
numCÞs
;

1404 
q31_t
 *
pD©a
;

1405 } 
	t¬m_m©rix_š¡ªû_q31
;

1416 
¬m_¡©us
 
¬m_m©_add_f32
(

1417 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1418 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1419 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1430 
¬m_¡©us
 
¬m_m©_add_q15
(

1431 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1432 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1433 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1444 
¬m_¡©us
 
¬m_m©_add_q31
(

1445 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1446 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1447 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1458 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1459 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1460 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1461 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1472 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1473 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1474 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1475 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1476 
q15_t
 * 
pSü©ch
);

1487 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1488 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1489 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1490 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1500 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1501 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1502 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1512 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1513 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1514 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1526 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1537 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1538 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1540 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pS‹
);

1568 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1570 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1571 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1572 
q15_t
 * 
pS‹
);

1583 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1584 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1585 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1586 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1597 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1598 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1599 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1600 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1611 
¬m_¡©us
 
¬m_m©_sub_f32
(

1612 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1613 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1614 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1625 
¬m_¡©us
 
¬m_m©_sub_q15
(

1626 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1627 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1628 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1639 
¬m_¡©us
 
¬m_m©_sub_q31
(

1640 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1641 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1642 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1653 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1654 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1655 
æßt32_t
 
sÿË
,

1656 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1668 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1669 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1670 
q15_t
 
sÿËF¿ù
,

1671 
št32_t
 
shiá
,

1672 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1684 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1685 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1686 
q31_t
 
sÿËF¿ù
,

1687 
št32_t
 
shiá
,

1688 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1698 
¬m_m©_š™_q31
(

1699 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1700 
ušt16_t
 
nRows
,

1701 
ušt16_t
 
nCÞumns
,

1702 
q31_t
 * 
pD©a
);

1712 
¬m_m©_š™_q15
(

1713 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1714 
ušt16_t
 
nRows
,

1715 
ušt16_t
 
nCÞumns
,

1716 
q15_t
 * 
pD©a
);

1726 
¬m_m©_š™_f32
(

1727 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1728 
ušt16_t
 
nRows
,

1729 
ušt16_t
 
nCÞumns
,

1730 
æßt32_t
 * 
pD©a
);

1739 
q15_t
 
A0
;

1740 #ifdeà
ARM_MATH_CM0_FAMILY


1741 
q15_t
 
A1
;

1742 
q15_t
 
A2
;

1744 
q31_t
 
A1
;

1746 
q15_t
 
¡©e
[3];

1747 
q15_t
 
Kp
;

1748 
q15_t
 
Ki
;

1749 
q15_t
 
Kd
;

1750 } 
	t¬m_pid_š¡ªû_q15
;

1757 
q31_t
 
A0
;

1758 
q31_t
 
A1
;

1759 
q31_t
 
A2
;

1760 
q31_t
 
¡©e
[3];

1761 
q31_t
 
Kp
;

1762 
q31_t
 
Ki
;

1763 
q31_t
 
Kd
;

1764 } 
	t¬m_pid_š¡ªû_q31
;

1771 
æßt32_t
 
A0
;

1772 
æßt32_t
 
A1
;

1773 
æßt32_t
 
A2
;

1774 
æßt32_t
 
¡©e
[3];

1775 
æßt32_t
 
Kp
;

1776 
æßt32_t
 
Ki
;

1777 
æßt32_t
 
Kd
;

1778 } 
	t¬m_pid_š¡ªû_f32
;

1787 
¬m_pid_š™_f32
(

1788 
¬m_pid_š¡ªû_f32
 * 
S
,

1789 
št32_t
 
»£tS‹FÏg
);

1796 
¬m_pid_»£t_f32
(

1797 
¬m_pid_š¡ªû_f32
 * 
S
);

1805 
¬m_pid_š™_q31
(

1806 
¬m_pid_š¡ªû_q31
 * 
S
,

1807 
št32_t
 
»£tS‹FÏg
);

1815 
¬m_pid_»£t_q31
(

1816 
¬m_pid_š¡ªû_q31
 * 
S
);

1824 
¬m_pid_š™_q15
(

1825 
¬m_pid_š¡ªû_q15
 * 
S
,

1826 
št32_t
 
»£tS‹FÏg
);

1833 
¬m_pid_»£t_q15
(

1834 
¬m_pid_š¡ªû_q15
 * 
S
);

1842 
ušt32_t
 
nV®ues
;

1843 
æßt32_t
 
x1
;

1844 
æßt32_t
 
xS·cšg
;

1845 
æßt32_t
 *
pYD©a
;

1846 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1853 
ušt16_t
 
numRows
;

1854 
ušt16_t
 
numCÞs
;

1855 
æßt32_t
 *
pD©a
;

1856 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1863 
ušt16_t
 
numRows
;

1864 
ušt16_t
 
numCÞs
;

1865 
q31_t
 *
pD©a
;

1866 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1873 
ušt16_t
 
numRows
;

1874 
ušt16_t
 
numCÞs
;

1875 
q15_t
 *
pD©a
;

1876 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1883 
ušt16_t
 
numRows
;

1884 
ušt16_t
 
numCÞs
;

1885 
q7_t
 *
pD©a
;

1886 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1896 
¬m_muÉ_q7
(

1897 
q7_t
 * 
pSrcA
,

1898 
q7_t
 * 
pSrcB
,

1899 
q7_t
 * 
pD¡
,

1900 
ušt32_t
 
blockSize
);

1910 
¬m_muÉ_q15
(

1911 
q15_t
 * 
pSrcA
,

1912 
q15_t
 * 
pSrcB
,

1913 
q15_t
 * 
pD¡
,

1914 
ušt32_t
 
blockSize
);

1924 
¬m_muÉ_q31
(

1925 
q31_t
 * 
pSrcA
,

1926 
q31_t
 * 
pSrcB
,

1927 
q31_t
 * 
pD¡
,

1928 
ušt32_t
 
blockSize
);

1938 
¬m_muÉ_f32
(

1939 
æßt32_t
 * 
pSrcA
,

1940 
æßt32_t
 * 
pSrcB
,

1941 
æßt32_t
 * 
pD¡
,

1942 
ušt32_t
 
blockSize
);

1950 
ušt16_t
 
fáL’
;

1951 
ušt8_t
 
ifáFÏg
;

1952 
ušt8_t
 
b™Rev”£FÏg
;

1953 
q15_t
 *
pTwiddË
;

1954 
ušt16_t
 *
pB™RevTabË
;

1955 
ušt16_t
 
twidCÛfModif›r
;

1956 
ušt16_t
 
b™RevFaùÜ
;

1957 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

1960 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

1961 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1962 
ušt16_t
 
fáL’
,

1963 
ušt8_t
 
ifáFÏg
,

1964 
ušt8_t
 
b™Rev”£FÏg
);

1967 
¬m_cfá_¿dix2_q15
(

1968 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1969 
q15_t
 * 
pSrc
);

1977 
ušt16_t
 
fáL’
;

1978 
ušt8_t
 
ifáFÏg
;

1979 
ušt8_t
 
b™Rev”£FÏg
;

1980 
q15_t
 *
pTwiddË
;

1981 
ušt16_t
 *
pB™RevTabË
;

1982 
ušt16_t
 
twidCÛfModif›r
;

1983 
ušt16_t
 
b™RevFaùÜ
;

1984 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1987 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1988 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1989 
ušt16_t
 
fáL’
,

1990 
ušt8_t
 
ifáFÏg
,

1991 
ušt8_t
 
b™Rev”£FÏg
);

1994 
¬m_cfá_¿dix4_q15
(

1995 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1996 
q15_t
 * 
pSrc
);

2003 
ušt16_t
 
fáL’
;

2004 
ušt8_t
 
ifáFÏg
;

2005 
ušt8_t
 
b™Rev”£FÏg
;

2006 
q31_t
 *
pTwiddË
;

2007 
ušt16_t
 *
pB™RevTabË
;

2008 
ušt16_t
 
twidCÛfModif›r
;

2009 
ušt16_t
 
b™RevFaùÜ
;

2010 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2013 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2014 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2015 
ušt16_t
 
fáL’
,

2016 
ušt8_t
 
ifáFÏg
,

2017 
ušt8_t
 
b™Rev”£FÏg
);

2020 
¬m_cfá_¿dix2_q31
(

2021 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2022 
q31_t
 * 
pSrc
);

2029 
ušt16_t
 
fáL’
;

2030 
ušt8_t
 
ifáFÏg
;

2031 
ušt8_t
 
b™Rev”£FÏg
;

2032 
q31_t
 *
pTwiddË
;

2033 
ušt16_t
 *
pB™RevTabË
;

2034 
ušt16_t
 
twidCÛfModif›r
;

2035 
ušt16_t
 
b™RevFaùÜ
;

2036 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2039 
¬m_cfá_¿dix4_q31
(

2040 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2041 
q31_t
 * 
pSrc
);

2044 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2045 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2046 
ušt16_t
 
fáL’
,

2047 
ušt8_t
 
ifáFÏg
,

2048 
ušt8_t
 
b™Rev”£FÏg
);

2055 
ušt16_t
 
fáL’
;

2056 
ušt8_t
 
ifáFÏg
;

2057 
ušt8_t
 
b™Rev”£FÏg
;

2058 
æßt32_t
 *
pTwiddË
;

2059 
ušt16_t
 *
pB™RevTabË
;

2060 
ušt16_t
 
twidCÛfModif›r
;

2061 
ušt16_t
 
b™RevFaùÜ
;

2062 
æßt32_t
 
ÚebyfáL’
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2067 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_f32
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2075 
æßt32_t
 * 
pSrc
);

2082 
ušt16_t
 
fáL’
;

2083 
ušt8_t
 
ifáFÏg
;

2084 
ušt8_t
 
b™Rev”£FÏg
;

2085 
æßt32_t
 *
pTwiddË
;

2086 
ušt16_t
 *
pB™RevTabË
;

2087 
ušt16_t
 
twidCÛfModif›r
;

2088 
ušt16_t
 
b™RevFaùÜ
;

2089 
æßt32_t
 
ÚebyfáL’
;

2090 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2093 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2094 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2095 
ušt16_t
 
fáL’
,

2096 
ušt8_t
 
ifáFÏg
,

2097 
ušt8_t
 
b™Rev”£FÏg
);

2100 
¬m_cfá_¿dix4_f32
(

2101 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2102 
æßt32_t
 * 
pSrc
);

2109 
ušt16_t
 
fáL’
;

2110 cÚ¡ 
q15_t
 *
pTwiddË
;

2111 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2112 
ušt16_t
 
b™RevL’gth
;

2113 } 
	t¬m_cfá_š¡ªû_q15
;

2115 
¬m_cfá_q15
(

2116 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2117 
q15_t
 * 
p1
,

2118 
ušt8_t
 
ifáFÏg
,

2119 
ušt8_t
 
b™Rev”£FÏg
);

2126 
ušt16_t
 
fáL’
;

2127 cÚ¡ 
q31_t
 *
pTwiddË
;

2128 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2129 
ušt16_t
 
b™RevL’gth
;

2130 } 
	t¬m_cfá_š¡ªû_q31
;

2132 
¬m_cfá_q31
(

2133 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2134 
q31_t
 * 
p1
,

2135 
ušt8_t
 
ifáFÏg
,

2136 
ušt8_t
 
b™Rev”£FÏg
);

2143 
ušt16_t
 
fáL’
;

2144 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2145 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2146 
ušt16_t
 
b™RevL’gth
;

2147 } 
	t¬m_cfá_š¡ªû_f32
;

2149 
¬m_cfá_f32
(

2150 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2151 
æßt32_t
 * 
p1
,

2152 
ušt8_t
 
ifáFÏg
,

2153 
ušt8_t
 
b™Rev”£FÏg
);

2160 
ušt32_t
 
fáL’R—l
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2169 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2170 
¬m_rfá_š¡ªû_q15
 * 
S
,

2171 
ušt32_t
 
fáL’R—l
,

2172 
ušt32_t
 
ifáFÏgR
,

2173 
ušt32_t
 
b™Rev”£FÏg
);

2175 
¬m_rfá_q15
(

2176 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2177 
q15_t
 * 
pSrc
,

2178 
q15_t
 * 
pD¡
);

2185 
ušt32_t
 
fáL’R—l
;

2186 
ušt8_t
 
ifáFÏgR
;

2187 
ušt8_t
 
b™Rev”£FÏgR
;

2188 
ušt32_t
 
twidCÛfRModif›r
;

2189 
q31_t
 *
pTwiddËAR—l
;

2190 
q31_t
 *
pTwiddËBR—l
;

2191 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2192 } 
	t¬m_rfá_š¡ªû_q31
;

2194 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2195 
¬m_rfá_š¡ªû_q31
 * 
S
,

2196 
ušt32_t
 
fáL’R—l
,

2197 
ušt32_t
 
ifáFÏgR
,

2198 
ušt32_t
 
b™Rev”£FÏg
);

2200 
¬m_rfá_q31
(

2201 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2202 
q31_t
 * 
pSrc
,

2203 
q31_t
 * 
pD¡
);

2210 
ušt32_t
 
fáL’R—l
;

2211 
ušt16_t
 
fáL’By2
;

2212 
ušt8_t
 
ifáFÏgR
;

2213 
ušt8_t
 
b™Rev”£FÏgR
;

2214 
ušt32_t
 
twidCÛfRModif›r
;

2215 
æßt32_t
 *
pTwiddËAR—l
;

2216 
æßt32_t
 *
pTwiddËBR—l
;

2217 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2218 } 
	t¬m_rfá_š¡ªû_f32
;

2220 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2221 
¬m_rfá_š¡ªû_f32
 * 
S
,

2222 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2223 
ušt32_t
 
fáL’R—l
,

2224 
ušt32_t
 
ifáFÏgR
,

2225 
ušt32_t
 
b™Rev”£FÏg
);

2227 
¬m_rfá_f32
(

2228 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2229 
æßt32_t
 * 
pSrc
,

2230 
æßt32_t
 * 
pD¡
);

2237 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2238 
ušt16_t
 
fáL’RFFT
;

2239 
æßt32_t
 * 
pTwiddËRFFT
;

2240 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2242 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2243 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2244 
ušt16_t
 
fáL’
);

2246 
¬m_rfá_ç¡_f32
(

2247 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2248 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2249 
ušt8_t
 
ifáFÏg
);

2256 
ušt16_t
 
N
;

2257 
ušt16_t
 
Nby2
;

2258 
æßt32_t
 
nÜm®ize
;

2259 
æßt32_t
 *
pTwiddË
;

2260 
æßt32_t
 *
pCosFaùÜ
;

2261 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2262 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2263 } 
	t¬m_dù4_š¡ªû_f32
;

2276 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2277 
¬m_dù4_š¡ªû_f32
 * 
S
,

2278 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2279 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2280 
ušt16_t
 
N
,

2281 
ušt16_t
 
Nby2
,

2282 
æßt32_t
 
nÜm®ize
);

2291 
¬m_dù4_f32
(

2292 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2293 
æßt32_t
 * 
pS‹
,

2294 
æßt32_t
 * 
pIÆšeBufãr
);

2302 
ušt16_t
 
N
;

2303 
ušt16_t
 
Nby2
;

2304 
q31_t
 
nÜm®ize
;

2305 
q31_t
 *
pTwiddË
;

2306 
q31_t
 *
pCosFaùÜ
;

2307 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2308 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_dù4_š¡ªû_q31
;

2322 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2323 
¬m_dù4_š¡ªû_q31
 * 
S
,

2324 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2325 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2326 
ušt16_t
 
N
,

2327 
ušt16_t
 
Nby2
,

2328 
q31_t
 
nÜm®ize
);

2337 
¬m_dù4_q31
(

2338 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2339 
q31_t
 * 
pS‹
,

2340 
q31_t
 * 
pIÆšeBufãr
);

2348 
ušt16_t
 
N
;

2349 
ušt16_t
 
Nby2
;

2350 
q15_t
 
nÜm®ize
;

2351 
q15_t
 *
pTwiddË
;

2352 
q15_t
 *
pCosFaùÜ
;

2353 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2354 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2355 } 
	t¬m_dù4_š¡ªû_q15
;

2368 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2369 
¬m_dù4_š¡ªû_q15
 * 
S
,

2370 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2371 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2372 
ušt16_t
 
N
,

2373 
ušt16_t
 
Nby2
,

2374 
q15_t
 
nÜm®ize
);

2383 
¬m_dù4_q15
(

2384 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2385 
q15_t
 * 
pS‹
,

2386 
q15_t
 * 
pIÆšeBufãr
);

2396 
¬m_add_f32
(

2397 
æßt32_t
 * 
pSrcA
,

2398 
æßt32_t
 * 
pSrcB
,

2399 
æßt32_t
 * 
pD¡
,

2400 
ušt32_t
 
blockSize
);

2410 
¬m_add_q7
(

2411 
q7_t
 * 
pSrcA
,

2412 
q7_t
 * 
pSrcB
,

2413 
q7_t
 * 
pD¡
,

2414 
ušt32_t
 
blockSize
);

2424 
¬m_add_q15
(

2425 
q15_t
 * 
pSrcA
,

2426 
q15_t
 * 
pSrcB
,

2427 
q15_t
 * 
pD¡
,

2428 
ušt32_t
 
blockSize
);

2438 
¬m_add_q31
(

2439 
q31_t
 * 
pSrcA
,

2440 
q31_t
 * 
pSrcB
,

2441 
q31_t
 * 
pD¡
,

2442 
ušt32_t
 
blockSize
);

2452 
¬m_sub_f32
(

2453 
æßt32_t
 * 
pSrcA
,

2454 
æßt32_t
 * 
pSrcB
,

2455 
æßt32_t
 * 
pD¡
,

2456 
ušt32_t
 
blockSize
);

2466 
¬m_sub_q7
(

2467 
q7_t
 * 
pSrcA
,

2468 
q7_t
 * 
pSrcB
,

2469 
q7_t
 * 
pD¡
,

2470 
ušt32_t
 
blockSize
);

2480 
¬m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD¡
,

2484 
ušt32_t
 
blockSize
);

2494 
¬m_sub_q31
(

2495 
q31_t
 * 
pSrcA
,

2496 
q31_t
 * 
pSrcB
,

2497 
q31_t
 * 
pD¡
,

2498 
ušt32_t
 
blockSize
);

2508 
¬m_sÿË_f32
(

2509 
æßt32_t
 * 
pSrc
,

2510 
æßt32_t
 
sÿË
,

2511 
æßt32_t
 * 
pD¡
,

2512 
ušt32_t
 
blockSize
);

2523 
¬m_sÿË_q7
(

2524 
q7_t
 * 
pSrc
,

2525 
q7_t
 
sÿËF¿ù
,

2526 
št8_t
 
shiá
,

2527 
q7_t
 * 
pD¡
,

2528 
ušt32_t
 
blockSize
);

2539 
¬m_sÿË_q15
(

2540 
q15_t
 * 
pSrc
,

2541 
q15_t
 
sÿËF¿ù
,

2542 
št8_t
 
shiá
,

2543 
q15_t
 * 
pD¡
,

2544 
ušt32_t
 
blockSize
);

2555 
¬m_sÿË_q31
(

2556 
q31_t
 * 
pSrc
,

2557 
q31_t
 
sÿËF¿ù
,

2558 
št8_t
 
shiá
,

2559 
q31_t
 * 
pD¡
,

2560 
ušt32_t
 
blockSize
);

2569 
¬m_abs_q7
(

2570 
q7_t
 * 
pSrc
,

2571 
q7_t
 * 
pD¡
,

2572 
ušt32_t
 
blockSize
);

2581 
¬m_abs_f32
(

2582 
æßt32_t
 * 
pSrc
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2593 
¬m_abs_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 * 
pD¡
,

2596 
ušt32_t
 
blockSize
);

2605 
¬m_abs_q31
(

2606 
q31_t
 * 
pSrc
,

2607 
q31_t
 * 
pD¡
,

2608 
ušt32_t
 
blockSize
);

2618 
¬m_dÙ_´od_f32
(

2619 
æßt32_t
 * 
pSrcA
,

2620 
æßt32_t
 * 
pSrcB
,

2621 
ušt32_t
 
blockSize
,

2622 
æßt32_t
 * 
»suÉ
);

2632 
¬m_dÙ_´od_q7
(

2633 
q7_t
 * 
pSrcA
,

2634 
q7_t
 * 
pSrcB
,

2635 
ušt32_t
 
blockSize
,

2636 
q31_t
 * 
»suÉ
);

2646 
¬m_dÙ_´od_q15
(

2647 
q15_t
 * 
pSrcA
,

2648 
q15_t
 * 
pSrcB
,

2649 
ušt32_t
 
blockSize
,

2650 
q63_t
 * 
»suÉ
);

2660 
¬m_dÙ_´od_q31
(

2661 
q31_t
 * 
pSrcA
,

2662 
q31_t
 * 
pSrcB
,

2663 
ušt32_t
 
blockSize
,

2664 
q63_t
 * 
»suÉ
);

2674 
¬m_shiá_q7
(

2675 
q7_t
 * 
pSrc
,

2676 
št8_t
 
shiáB™s
,

2677 
q7_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2688 
¬m_shiá_q15
(

2689 
q15_t
 * 
pSrc
,

2690 
št8_t
 
shiáB™s
,

2691 
q15_t
 * 
pD¡
,

2692 
ušt32_t
 
blockSize
);

2702 
¬m_shiá_q31
(

2703 
q31_t
 * 
pSrc
,

2704 
št8_t
 
shiáB™s
,

2705 
q31_t
 * 
pD¡
,

2706 
ušt32_t
 
blockSize
);

2716 
¬m_off£t_f32
(

2717 
æßt32_t
 * 
pSrc
,

2718 
æßt32_t
 
off£t
,

2719 
æßt32_t
 * 
pD¡
,

2720 
ušt32_t
 
blockSize
);

2730 
¬m_off£t_q7
(

2731 
q7_t
 * 
pSrc
,

2732 
q7_t
 
off£t
,

2733 
q7_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_off£t_q15
(

2745 
q15_t
 * 
pSrc
,

2746 
q15_t
 
off£t
,

2747 
q15_t
 * 
pD¡
,

2748 
ušt32_t
 
blockSize
);

2758 
¬m_off£t_q31
(

2759 
q31_t
 * 
pSrc
,

2760 
q31_t
 
off£t
,

2761 
q31_t
 * 
pD¡
,

2762 
ušt32_t
 
blockSize
);

2771 
¬m_Ãg©e_f32
(

2772 
æßt32_t
 * 
pSrc
,

2773 
æßt32_t
 * 
pD¡
,

2774 
ušt32_t
 
blockSize
);

2783 
¬m_Ãg©e_q7
(

2784 
q7_t
 * 
pSrc
,

2785 
q7_t
 * 
pD¡
,

2786 
ušt32_t
 
blockSize
);

2795 
¬m_Ãg©e_q15
(

2796 
q15_t
 * 
pSrc
,

2797 
q15_t
 * 
pD¡
,

2798 
ušt32_t
 
blockSize
);

2807 
¬m_Ãg©e_q31
(

2808 
q31_t
 * 
pSrc
,

2809 
q31_t
 * 
pD¡
,

2810 
ušt32_t
 
blockSize
);

2819 
¬m_cÝy_f32
(

2820 
æßt32_t
 * 
pSrc
,

2821 
æßt32_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2831 
¬m_cÝy_q7
(

2832 
q7_t
 * 
pSrc
,

2833 
q7_t
 * 
pD¡
,

2834 
ušt32_t
 
blockSize
);

2843 
¬m_cÝy_q15
(

2844 
q15_t
 * 
pSrc
,

2845 
q15_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2855 
¬m_cÝy_q31
(

2856 
q31_t
 * 
pSrc
,

2857 
q31_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2867 
¬m_fžl_f32
(

2868 
æßt32_t
 
v®ue
,

2869 
æßt32_t
 * 
pD¡
,

2870 
ušt32_t
 
blockSize
);

2879 
¬m_fžl_q7
(

2880 
q7_t
 
v®ue
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2891 
¬m_fžl_q15
(

2892 
q15_t
 
v®ue
,

2893 
q15_t
 * 
pD¡
,

2894 
ušt32_t
 
blockSize
);

2903 
¬m_fžl_q31
(

2904 
q31_t
 
v®ue
,

2905 
q31_t
 * 
pD¡
,

2906 
ušt32_t
 
blockSize
);

2917 
¬m_cÚv_f32
(

2918 
æßt32_t
 * 
pSrcA
,

2919 
ušt32_t
 
¤cAL’
,

2920 
æßt32_t
 * 
pSrcB
,

2921 
ušt32_t
 
¤cBL’
,

2922 
æßt32_t
 * 
pD¡
);

2935 
¬m_cÚv_Ýt_q15
(

2936 
q15_t
 * 
pSrcA
,

2937 
ušt32_t
 
¤cAL’
,

2938 
q15_t
 * 
pSrcB
,

2939 
ušt32_t
 
¤cBL’
,

2940 
q15_t
 * 
pD¡
,

2941 
q15_t
 * 
pSü©ch1
,

2942 
q15_t
 * 
pSü©ch2
);

2953 
¬m_cÚv_q15
(

2954 
q15_t
 * 
pSrcA
,

2955 
ušt32_t
 
¤cAL’
,

2956 
q15_t
 * 
pSrcB
,

2957 
ušt32_t
 
¤cBL’
,

2958 
q15_t
 * 
pD¡
);

2969 
¬m_cÚv_ç¡_q15
(

2970 
q15_t
 * 
pSrcA
,

2971 
ušt32_t
 
¤cAL’
,

2972 
q15_t
 * 
pSrcB
,

2973 
ušt32_t
 
¤cBL’
,

2974 
q15_t
 * 
pD¡
);

2987 
¬m_cÚv_ç¡_Ýt_q15
(

2988 
q15_t
 * 
pSrcA
,

2989 
ušt32_t
 
¤cAL’
,

2990 
q15_t
 * 
pSrcB
,

2991 
ušt32_t
 
¤cBL’
,

2992 
q15_t
 * 
pD¡
,

2993 
q15_t
 * 
pSü©ch1
,

2994 
q15_t
 * 
pSü©ch2
);

3005 
¬m_cÚv_q31
(

3006 
q31_t
 * 
pSrcA
,

3007 
ušt32_t
 
¤cAL’
,

3008 
q31_t
 * 
pSrcB
,

3009 
ušt32_t
 
¤cBL’
,

3010 
q31_t
 * 
pD¡
);

3021 
¬m_cÚv_ç¡_q31
(

3022 
q31_t
 * 
pSrcA
,

3023 
ušt32_t
 
¤cAL’
,

3024 
q31_t
 * 
pSrcB
,

3025 
ušt32_t
 
¤cBL’
,

3026 
q31_t
 * 
pD¡
);

3039 
¬m_cÚv_Ýt_q7
(

3040 
q7_t
 * 
pSrcA
,

3041 
ušt32_t
 
¤cAL’
,

3042 
q7_t
 * 
pSrcB
,

3043 
ušt32_t
 
¤cBL’
,

3044 
q7_t
 * 
pD¡
,

3045 
q15_t
 * 
pSü©ch1
,

3046 
q15_t
 * 
pSü©ch2
);

3057 
¬m_cÚv_q7
(

3058 
q7_t
 * 
pSrcA
,

3059 
ušt32_t
 
¤cAL’
,

3060 
q7_t
 * 
pSrcB
,

3061 
ušt32_t
 
¤cBL’
,

3062 
q7_t
 * 
pD¡
);

3076 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3077 
æßt32_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
æßt32_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
æßt32_t
 * 
pD¡
,

3082 
ušt32_t
 
fœ¡Index
,

3083 
ušt32_t
 
numPošts
);

3099 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q15
(

3100 
q15_t
 * 
pSrcA
,

3101 
ušt32_t
 
¤cAL’
,

3102 
q15_t
 * 
pSrcB
,

3103 
ušt32_t
 
¤cBL’
,

3104 
q15_t
 * 
pD¡
,

3105 
ušt32_t
 
fœ¡Index
,

3106 
ušt32_t
 
numPošts
,

3107 
q15_t
 * 
pSü©ch1
,

3108 
q15_t
 * 
pSü©ch2
);

3122 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3123 
q15_t
 * 
pSrcA
,

3124 
ušt32_t
 
¤cAL’
,

3125 
q15_t
 * 
pSrcB
,

3126 
ušt32_t
 
¤cBL’
,

3127 
q15_t
 * 
pD¡
,

3128 
ušt32_t
 
fœ¡Index
,

3129 
ušt32_t
 
numPošts
);

3143 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3144 
q15_t
 * 
pSrcA
,

3145 
ušt32_t
 
¤cAL’
,

3146 
q15_t
 * 
pSrcB
,

3147 
ušt32_t
 
¤cBL’
,

3148 
q15_t
 * 
pD¡
,

3149 
ušt32_t
 
fœ¡Index
,

3150 
ušt32_t
 
numPošts
);

3166 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_Ýt_q15
(

3167 
q15_t
 * 
pSrcA
,

3168 
ušt32_t
 
¤cAL’
,

3169 
q15_t
 * 
pSrcB
,

3170 
ušt32_t
 
¤cBL’
,

3171 
q15_t
 * 
pD¡
,

3172 
ušt32_t
 
fœ¡Index
,

3173 
ušt32_t
 
numPošts
,

3174 
q15_t
 * 
pSü©ch1
,

3175 
q15_t
 * 
pSü©ch2
);

3189 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3190 
q31_t
 * 
pSrcA
,

3191 
ušt32_t
 
¤cAL’
,

3192 
q31_t
 * 
pSrcB
,

3193 
ušt32_t
 
¤cBL’
,

3194 
q31_t
 * 
pD¡
,

3195 
ušt32_t
 
fœ¡Index
,

3196 
ušt32_t
 
numPošts
);

3210 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3211 
q31_t
 * 
pSrcA
,

3212 
ušt32_t
 
¤cAL’
,

3213 
q31_t
 * 
pSrcB
,

3214 
ušt32_t
 
¤cBL’
,

3215 
q31_t
 * 
pD¡
,

3216 
ušt32_t
 
fœ¡Index
,

3217 
ušt32_t
 
numPošts
);

3233 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q7
(

3234 
q7_t
 * 
pSrcA
,

3235 
ušt32_t
 
¤cAL’
,

3236 
q7_t
 * 
pSrcB
,

3237 
ušt32_t
 
¤cBL’
,

3238 
q7_t
 * 
pD¡
,

3239 
ušt32_t
 
fœ¡Index
,

3240 
ušt32_t
 
numPošts
,

3241 
q15_t
 * 
pSü©ch1
,

3242 
q15_t
 * 
pSü©ch2
);

3256 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3257 
q7_t
 * 
pSrcA
,

3258 
ušt32_t
 
¤cAL’
,

3259 
q7_t
 * 
pSrcB
,

3260 
ušt32_t
 
¤cBL’
,

3261 
q7_t
 * 
pD¡
,

3262 
ušt32_t
 
fœ¡Index
,

3263 
ušt32_t
 
numPošts
);

3271 
ušt8_t
 
M
;

3272 
ušt16_t
 
numT­s
;

3273 
q15_t
 *
pCÛffs
;

3274 
q15_t
 *
pS‹
;

3275 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3282 
ušt8_t
 
M
;

3283 
ušt16_t
 
numT­s
;

3284 
q31_t
 *
pCÛffs
;

3285 
q31_t
 *
pS‹
;

3286 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3293 
ušt8_t
 
M
;

3294 
ušt16_t
 
numT­s
;

3295 
æßt32_t
 *
pCÛffs
;

3296 
æßt32_t
 *
pS‹
;

3297 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3307 
¬m_fœ_decim©e_f32
(

3308 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3309 
æßt32_t
 * 
pSrc
,

3310 
æßt32_t
 * 
pD¡
,

3311 
ušt32_t
 
blockSize
);

3325 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3326 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3327 
ušt16_t
 
numT­s
,

3328 
ušt8_t
 
M
,

3329 
æßt32_t
 * 
pCÛffs
,

3330 
æßt32_t
 * 
pS‹
,

3331 
ušt32_t
 
blockSize
);

3341 
¬m_fœ_decim©e_q15
(

3342 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3343 
q15_t
 * 
pSrc
,

3344 
q15_t
 * 
pD¡
,

3345 
ušt32_t
 
blockSize
);

3355 
¬m_fœ_decim©e_ç¡_q15
(

3356 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3357 
q15_t
 * 
pSrc
,

3358 
q15_t
 * 
pD¡
,

3359 
ušt32_t
 
blockSize
);

3373 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3374 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3375 
ušt16_t
 
numT­s
,

3376 
ušt8_t
 
M
,

3377 
q15_t
 * 
pCÛffs
,

3378 
q15_t
 * 
pS‹
,

3379 
ušt32_t
 
blockSize
);

3389 
¬m_fœ_decim©e_q31
(

3390 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3391 
q31_t
 * 
pSrc
,

3392 
q31_t
 * 
pD¡
,

3393 
ušt32_t
 
blockSize
);

3402 
¬m_fœ_decim©e_ç¡_q31
(

3403 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3404 
q31_t
 * 
pSrc
,

3405 
q31_t
 * 
pD¡
,

3406 
ušt32_t
 
blockSize
);

3420 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3421 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3422 
ušt16_t
 
numT­s
,

3423 
ušt8_t
 
M
,

3424 
q31_t
 * 
pCÛffs
,

3425 
q31_t
 * 
pS‹
,

3426 
ušt32_t
 
blockSize
);

3434 
ušt8_t
 
L
;

3435 
ušt16_t
 
pha£L’gth
;

3436 
q15_t
 *
pCÛffs
;

3437 
q15_t
 *
pS‹
;

3438 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3445 
ušt8_t
 
L
;

3446 
ušt16_t
 
pha£L’gth
;

3447 
q31_t
 *
pCÛffs
;

3448 
q31_t
 *
pS‹
;

3449 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3456 
ušt8_t
 
L
;

3457 
ušt16_t
 
pha£L’gth
;

3458 
æßt32_t
 *
pCÛffs
;

3459 
æßt32_t
 *
pS‹
;

3460 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3470 
¬m_fœ_š‹½Þ©e_q15
(

3471 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3472 
q15_t
 * 
pSrc
,

3473 
q15_t
 * 
pD¡
,

3474 
ušt32_t
 
blockSize
);

3488 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3489 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3490 
ušt8_t
 
L
,

3491 
ušt16_t
 
numT­s
,

3492 
q15_t
 * 
pCÛffs
,

3493 
q15_t
 * 
pS‹
,

3494 
ušt32_t
 
blockSize
);

3504 
¬m_fœ_š‹½Þ©e_q31
(

3505 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3506 
q31_t
 * 
pSrc
,

3507 
q31_t
 * 
pD¡
,

3508 
ušt32_t
 
blockSize
);

3522 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3523 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3524 
ušt8_t
 
L
,

3525 
ušt16_t
 
numT­s
,

3526 
q31_t
 * 
pCÛffs
,

3527 
q31_t
 * 
pS‹
,

3528 
ušt32_t
 
blockSize
);

3538 
¬m_fœ_š‹½Þ©e_f32
(

3539 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3540 
æßt32_t
 * 
pSrc
,

3541 
æßt32_t
 * 
pD¡
,

3542 
ušt32_t
 
blockSize
);

3556 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3557 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3558 
ušt8_t
 
L
,

3559 
ušt16_t
 
numT­s
,

3560 
æßt32_t
 * 
pCÛffs
,

3561 
æßt32_t
 * 
pS‹
,

3562 
ušt32_t
 
blockSize
);

3570 
ušt8_t
 
numSges
;

3571 
q63_t
 *
pS‹
;

3572 
q31_t
 *
pCÛffs
;

3573 
ušt8_t
 
po¡Shiá
;

3574 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3583 
¬m_biquad_ÿs_df1_32x64_q31
(

3584 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3585 
q31_t
 * 
pSrc
,

3586 
q31_t
 * 
pD¡
,

3587 
ušt32_t
 
blockSize
);

3597 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3598 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3599 
ušt8_t
 
numSges
,

3600 
q31_t
 * 
pCÛffs
,

3601 
q63_t
 * 
pS‹
,

3602 
ušt8_t
 
po¡Shiá
);

3610 
ušt8_t
 
numSges
;

3611 
æßt32_t
 *
pS‹
;

3612 
æßt32_t
 *
pCÛffs
;

3613 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3620 
ušt8_t
 
numSges
;

3621 
æßt32_t
 *
pS‹
;

3622 
æßt32_t
 *
pCÛffs
;

3623 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3630 
ušt8_t
 
numSges
;

3631 
æßt64_t
 *
pS‹
;

3632 
æßt64_t
 *
pCÛffs
;

3633 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3643 
¬m_biquad_ÿsÿde_df2T_f32
(

3644 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3645 
æßt32_t
 * 
pSrc
,

3646 
æßt32_t
 * 
pD¡
,

3647 
ušt32_t
 
blockSize
);

3657 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3658 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3659 
æßt32_t
 * 
pSrc
,

3660 
æßt32_t
 * 
pD¡
,

3661 
ušt32_t
 
blockSize
);

3671 
¬m_biquad_ÿsÿde_df2T_f64
(

3672 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3673 
æßt64_t
 * 
pSrc
,

3674 
æßt64_t
 * 
pD¡
,

3675 
ušt32_t
 
blockSize
);

3685 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3686 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3687 
ušt8_t
 
numSges
,

3688 
æßt32_t
 * 
pCÛffs
,

3689 
æßt32_t
 * 
pS‹
);

3699 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3700 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3701 
ušt8_t
 
numSges
,

3702 
æßt32_t
 * 
pCÛffs
,

3703 
æßt32_t
 * 
pS‹
);

3713 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3714 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3715 
ušt8_t
 
numSges
,

3716 
æßt64_t
 * 
pCÛffs
,

3717 
æßt64_t
 * 
pS‹
);

3725 
ušt16_t
 
numSges
;

3726 
q15_t
 *
pS‹
;

3727 
q15_t
 *
pCÛffs
;

3728 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3735 
ušt16_t
 
numSges
;

3736 
q31_t
 *
pS‹
;

3737 
q31_t
 *
pCÛffs
;

3738 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3745 
ušt16_t
 
numSges
;

3746 
æßt32_t
 *
pS‹
;

3747 
æßt32_t
 *
pCÛffs
;

3748 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3758 
¬m_fœ_Ï‰iû_š™_q15
(

3759 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3760 
ušt16_t
 
numSges
,

3761 
q15_t
 * 
pCÛffs
,

3762 
q15_t
 * 
pS‹
);

3772 
¬m_fœ_Ï‰iû_q15
(

3773 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3774 
q15_t
 * 
pSrc
,

3775 
q15_t
 * 
pD¡
,

3776 
ušt32_t
 
blockSize
);

3786 
¬m_fœ_Ï‰iû_š™_q31
(

3787 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3788 
ušt16_t
 
numSges
,

3789 
q31_t
 * 
pCÛffs
,

3790 
q31_t
 * 
pS‹
);

3800 
¬m_fœ_Ï‰iû_q31
(

3801 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3802 
q31_t
 * 
pSrc
,

3803 
q31_t
 * 
pD¡
,

3804 
ušt32_t
 
blockSize
);

3814 
¬m_fœ_Ï‰iû_š™_f32
(

3815 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3816 
ušt16_t
 
numSges
,

3817 
æßt32_t
 * 
pCÛffs
,

3818 
æßt32_t
 * 
pS‹
);

3828 
¬m_fœ_Ï‰iû_f32
(

3829 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3830 
æßt32_t
 * 
pSrc
,

3831 
æßt32_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3840 
ušt16_t
 
numSges
;

3841 
q15_t
 *
pS‹
;

3842 
q15_t
 *
pkCÛffs
;

3843 
q15_t
 *
pvCÛffs
;

3844 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3851 
ušt16_t
 
numSges
;

3852 
q31_t
 *
pS‹
;

3853 
q31_t
 *
pkCÛffs
;

3854 
q31_t
 *
pvCÛffs
;

3855 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3862 
ušt16_t
 
numSges
;

3863 
æßt32_t
 *
pS‹
;

3864 
æßt32_t
 *
pkCÛffs
;

3865 
æßt32_t
 *
pvCÛffs
;

3866 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3876 
¬m_iœ_Ï‰iû_f32
(

3877 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3878 
æßt32_t
 * 
pSrc
,

3879 
æßt32_t
 * 
pD¡
,

3880 
ušt32_t
 
blockSize
);

3892 
¬m_iœ_Ï‰iû_š™_f32
(

3893 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3894 
ušt16_t
 
numSges
,

3895 
æßt32_t
 * 
pkCÛffs
,

3896 
æßt32_t
 * 
pvCÛffs
,

3897 
æßt32_t
 * 
pS‹
,

3898 
ušt32_t
 
blockSize
);

3908 
¬m_iœ_Ï‰iû_q31
(

3909 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3910 
q31_t
 * 
pSrc
,

3911 
q31_t
 * 
pD¡
,

3912 
ušt32_t
 
blockSize
);

3924 
¬m_iœ_Ï‰iû_š™_q31
(

3925 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3926 
ušt16_t
 
numSges
,

3927 
q31_t
 * 
pkCÛffs
,

3928 
q31_t
 * 
pvCÛffs
,

3929 
q31_t
 * 
pS‹
,

3930 
ušt32_t
 
blockSize
);

3940 
¬m_iœ_Ï‰iû_q15
(

3941 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3942 
q15_t
 * 
pSrc
,

3943 
q15_t
 * 
pD¡
,

3944 
ušt32_t
 
blockSize
);

3956 
¬m_iœ_Ï‰iû_š™_q15
(

3957 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3958 
ušt16_t
 
numSges
,

3959 
q15_t
 * 
pkCÛffs
,

3960 
q15_t
 * 
pvCÛffs
,

3961 
q15_t
 * 
pS‹
,

3962 
ušt32_t
 
blockSize
);

3970 
ušt16_t
 
numT­s
;

3971 
æßt32_t
 *
pS‹
;

3972 
æßt32_t
 *
pCÛffs
;

3973 
æßt32_t
 
mu
;

3974 } 
	t¬m_lms_š¡ªû_f32
;

3986 
¬m_lms_f32
(

3987 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3988 
æßt32_t
 * 
pSrc
,

3989 
æßt32_t
 * 
pRef
,

3990 
æßt32_t
 * 
pOut
,

3991 
æßt32_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4004 
¬m_lms_š™_f32
(

4005 
¬m_lms_š¡ªû_f32
 * 
S
,

4006 
ušt16_t
 
numT­s
,

4007 
æßt32_t
 * 
pCÛffs
,

4008 
æßt32_t
 * 
pS‹
,

4009 
æßt32_t
 
mu
,

4010 
ušt32_t
 
blockSize
);

4018 
ušt16_t
 
numT­s
;

4019 
q15_t
 *
pS‹
;

4020 
q15_t
 *
pCÛffs
;

4021 
q15_t
 
mu
;

4022 
ušt32_t
 
po¡Shiá
;

4023 } 
	t¬m_lms_š¡ªû_q15
;

4036 
¬m_lms_š™_q15
(

4037 
¬m_lms_š¡ªû_q15
 * 
S
,

4038 
ušt16_t
 
numT­s
,

4039 
q15_t
 * 
pCÛffs
,

4040 
q15_t
 * 
pS‹
,

4041 
q15_t
 
mu
,

4042 
ušt32_t
 
blockSize
,

4043 
ušt32_t
 
po¡Shiá
);

4055 
¬m_lms_q15
(

4056 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4057 
q15_t
 * 
pSrc
,

4058 
q15_t
 * 
pRef
,

4059 
q15_t
 * 
pOut
,

4060 
q15_t
 * 
pE¼
,

4061 
ušt32_t
 
blockSize
);

4069 
ušt16_t
 
numT­s
;

4070 
q31_t
 *
pS‹
;

4071 
q31_t
 *
pCÛffs
;

4072 
q31_t
 
mu
;

4073 
ušt32_t
 
po¡Shiá
;

4074 } 
	t¬m_lms_š¡ªû_q31
;

4086 
¬m_lms_q31
(

4087 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4088 
q31_t
 * 
pSrc
,

4089 
q31_t
 * 
pRef
,

4090 
q31_t
 * 
pOut
,

4091 
q31_t
 * 
pE¼
,

4092 
ušt32_t
 
blockSize
);

4105 
¬m_lms_š™_q31
(

4106 
¬m_lms_š¡ªû_q31
 * 
S
,

4107 
ušt16_t
 
numT­s
,

4108 
q31_t
 * 
pCÛffs
,

4109 
q31_t
 * 
pS‹
,

4110 
q31_t
 
mu
,

4111 
ušt32_t
 
blockSize
,

4112 
ušt32_t
 
po¡Shiá
);

4120 
ušt16_t
 
numT­s
;

4121 
æßt32_t
 *
pS‹
;

4122 
æßt32_t
 *
pCÛffs
;

4123 
æßt32_t
 
mu
;

4124 
æßt32_t
 
’”gy
;

4125 
æßt32_t
 
x0
;

4126 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4138 
¬m_lms_nÜm_f32
(

4139 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4140 
æßt32_t
 * 
pSrc
,

4141 
æßt32_t
 * 
pRef
,

4142 
æßt32_t
 * 
pOut
,

4143 
æßt32_t
 * 
pE¼
,

4144 
ušt32_t
 
blockSize
);

4156 
¬m_lms_nÜm_š™_f32
(

4157 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4158 
ušt16_t
 
numT­s
,

4159 
æßt32_t
 * 
pCÛffs
,

4160 
æßt32_t
 * 
pS‹
,

4161 
æßt32_t
 
mu
,

4162 
ušt32_t
 
blockSize
);

4170 
ušt16_t
 
numT­s
;

4171 
q31_t
 *
pS‹
;

4172 
q31_t
 *
pCÛffs
;

4173 
q31_t
 
mu
;

4174 
ušt8_t
 
po¡Shiá
;

4175 
q31_t
 *
»cTabË
;

4176 
q31_t
 
’”gy
;

4177 
q31_t
 
x0
;

4178 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4190 
¬m_lms_nÜm_q31
(

4191 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4192 
q31_t
 * 
pSrc
,

4193 
q31_t
 * 
pRef
,

4194 
q31_t
 * 
pOut
,

4195 
q31_t
 * 
pE¼
,

4196 
ušt32_t
 
blockSize
);

4209 
¬m_lms_nÜm_š™_q31
(

4210 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4211 
ušt16_t
 
numT­s
,

4212 
q31_t
 * 
pCÛffs
,

4213 
q31_t
 * 
pS‹
,

4214 
q31_t
 
mu
,

4215 
ušt32_t
 
blockSize
,

4216 
ušt8_t
 
po¡Shiá
);

4224 
ušt16_t
 
numT­s
;

4225 
q15_t
 *
pS‹
;

4226 
q15_t
 *
pCÛffs
;

4227 
q15_t
 
mu
;

4228 
ušt8_t
 
po¡Shiá
;

4229 
q15_t
 *
»cTabË
;

4230 
q15_t
 
’”gy
;

4231 
q15_t
 
x0
;

4232 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4244 
¬m_lms_nÜm_q15
(

4245 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4246 
q15_t
 * 
pSrc
,

4247 
q15_t
 * 
pRef
,

4248 
q15_t
 * 
pOut
,

4249 
q15_t
 * 
pE¼
,

4250 
ušt32_t
 
blockSize
);

4263 
¬m_lms_nÜm_š™_q15
(

4264 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4265 
ušt16_t
 
numT­s
,

4266 
q15_t
 * 
pCÛffs
,

4267 
q15_t
 * 
pS‹
,

4268 
q15_t
 
mu
,

4269 
ušt32_t
 
blockSize
,

4270 
ušt8_t
 
po¡Shiá
);

4281 
¬m_cÜ»Ï‹_f32
(

4282 
æßt32_t
 * 
pSrcA
,

4283 
ušt32_t
 
¤cAL’
,

4284 
æßt32_t
 * 
pSrcB
,

4285 
ušt32_t
 
¤cBL’
,

4286 
æßt32_t
 * 
pD¡
);

4298 
¬m_cÜ»Ï‹_Ýt_q15
(

4299 
q15_t
 * 
pSrcA
,

4300 
ušt32_t
 
¤cAL’
,

4301 
q15_t
 * 
pSrcB
,

4302 
ušt32_t
 
¤cBL’
,

4303 
q15_t
 * 
pD¡
,

4304 
q15_t
 * 
pSü©ch
);

4316 
¬m_cÜ»Ï‹_q15
(

4317 
q15_t
 * 
pSrcA
,

4318 
ušt32_t
 
¤cAL’
,

4319 
q15_t
 * 
pSrcB
,

4320 
ušt32_t
 
¤cBL’
,

4321 
q15_t
 * 
pD¡
);

4333 
¬m_cÜ»Ï‹_ç¡_q15
(

4334 
q15_t
 * 
pSrcA
,

4335 
ušt32_t
 
¤cAL’
,

4336 
q15_t
 * 
pSrcB
,

4337 
ušt32_t
 
¤cBL’
,

4338 
q15_t
 * 
pD¡
);

4350 
¬m_cÜ»Ï‹_ç¡_Ýt_q15
(

4351 
q15_t
 * 
pSrcA
,

4352 
ušt32_t
 
¤cAL’
,

4353 
q15_t
 * 
pSrcB
,

4354 
ušt32_t
 
¤cBL’
,

4355 
q15_t
 * 
pD¡
,

4356 
q15_t
 * 
pSü©ch
);

4367 
¬m_cÜ»Ï‹_q31
(

4368 
q31_t
 * 
pSrcA
,

4369 
ušt32_t
 
¤cAL’
,

4370 
q31_t
 * 
pSrcB
,

4371 
ušt32_t
 
¤cBL’
,

4372 
q31_t
 * 
pD¡
);

4383 
¬m_cÜ»Ï‹_ç¡_q31
(

4384 
q31_t
 * 
pSrcA
,

4385 
ušt32_t
 
¤cAL’
,

4386 
q31_t
 * 
pSrcB
,

4387 
ušt32_t
 
¤cBL’
,

4388 
q31_t
 * 
pD¡
);

4401 
¬m_cÜ»Ï‹_Ýt_q7
(

4402 
q7_t
 * 
pSrcA
,

4403 
ušt32_t
 
¤cAL’
,

4404 
q7_t
 * 
pSrcB
,

4405 
ušt32_t
 
¤cBL’
,

4406 
q7_t
 * 
pD¡
,

4407 
q15_t
 * 
pSü©ch1
,

4408 
q15_t
 * 
pSü©ch2
);

4419 
¬m_cÜ»Ï‹_q7
(

4420 
q7_t
 * 
pSrcA
,

4421 
ušt32_t
 
¤cAL’
,

4422 
q7_t
 * 
pSrcB
,

4423 
ušt32_t
 
¤cBL’
,

4424 
q7_t
 * 
pD¡
);

4432 
ušt16_t
 
numT­s
;

4433 
ušt16_t
 
¡©eIndex
;

4434 
æßt32_t
 *
pS‹
;

4435 
æßt32_t
 *
pCÛffs
;

4436 
ušt16_t
 
maxD–ay
;

4437 
št32_t
 *
pT­D–ay
;

4438 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4445 
ušt16_t
 
numT­s
;

4446 
ušt16_t
 
¡©eIndex
;

4447 
q31_t
 *
pS‹
;

4448 
q31_t
 *
pCÛffs
;

4449 
ušt16_t
 
maxD–ay
;

4450 
št32_t
 *
pT­D–ay
;

4451 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4458 
ušt16_t
 
numT­s
;

4459 
ušt16_t
 
¡©eIndex
;

4460 
q15_t
 *
pS‹
;

4461 
q15_t
 *
pCÛffs
;

4462 
ušt16_t
 
maxD–ay
;

4463 
št32_t
 *
pT­D–ay
;

4464 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4471 
ušt16_t
 
numT­s
;

4472 
ušt16_t
 
¡©eIndex
;

4473 
q7_t
 *
pS‹
;

4474 
q7_t
 *
pCÛffs
;

4475 
ušt16_t
 
maxD–ay
;

4476 
št32_t
 *
pT­D–ay
;

4477 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4488 
¬m_fœ_¥¬£_f32
(

4489 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4490 
æßt32_t
 * 
pSrc
,

4491 
æßt32_t
 * 
pD¡
,

4492 
æßt32_t
 * 
pSü©chIn
,

4493 
ušt32_t
 
blockSize
);

4506 
¬m_fœ_¥¬£_š™_f32
(

4507 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4508 
ušt16_t
 
numT­s
,

4509 
æßt32_t
 * 
pCÛffs
,

4510 
æßt32_t
 * 
pS‹
,

4511 
št32_t
 * 
pT­D–ay
,

4512 
ušt16_t
 
maxD–ay
,

4513 
ušt32_t
 
blockSize
);

4524 
¬m_fœ_¥¬£_q31
(

4525 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4526 
q31_t
 * 
pSrc
,

4527 
q31_t
 * 
pD¡
,

4528 
q31_t
 * 
pSü©chIn
,

4529 
ušt32_t
 
blockSize
);

4542 
¬m_fœ_¥¬£_š™_q31
(

4543 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4544 
ušt16_t
 
numT­s
,

4545 
q31_t
 * 
pCÛffs
,

4546 
q31_t
 * 
pS‹
,

4547 
št32_t
 * 
pT­D–ay
,

4548 
ušt16_t
 
maxD–ay
,

4549 
ušt32_t
 
blockSize
);

4561 
¬m_fœ_¥¬£_q15
(

4562 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4563 
q15_t
 * 
pSrc
,

4564 
q15_t
 * 
pD¡
,

4565 
q15_t
 * 
pSü©chIn
,

4566 
q31_t
 * 
pSü©chOut
,

4567 
ušt32_t
 
blockSize
);

4580 
¬m_fœ_¥¬£_š™_q15
(

4581 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4582 
ušt16_t
 
numT­s
,

4583 
q15_t
 * 
pCÛffs
,

4584 
q15_t
 * 
pS‹
,

4585 
št32_t
 * 
pT­D–ay
,

4586 
ušt16_t
 
maxD–ay
,

4587 
ušt32_t
 
blockSize
);

4599 
¬m_fœ_¥¬£_q7
(

4600 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4601 
q7_t
 * 
pSrc
,

4602 
q7_t
 * 
pD¡
,

4603 
q7_t
 * 
pSü©chIn
,

4604 
q31_t
 * 
pSü©chOut
,

4605 
ušt32_t
 
blockSize
);

4618 
¬m_fœ_¥¬£_š™_q7
(

4619 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4620 
ušt16_t
 
numT­s
,

4621 
q7_t
 * 
pCÛffs
,

4622 
q7_t
 * 
pS‹
,

4623 
št32_t
 * 
pT­D–ay
,

4624 
ušt16_t
 
maxD–ay
,

4625 
ušt32_t
 
blockSize
);

4634 
¬m_sš_cos_f32
(

4635 
æßt32_t
 
th‘a
,

4636 
æßt32_t
 * 
pSšV®
,

4637 
æßt32_t
 * 
pCosV®
);

4646 
¬m_sš_cos_q31
(

4647 
q31_t
 
th‘a
,

4648 
q31_t
 * 
pSšV®
,

4649 
q31_t
 * 
pCosV®
);

4658 
¬m_cm¶x_cÚj_f32
(

4659 
æßt32_t
 * 
pSrc
,

4660 
æßt32_t
 * 
pD¡
,

4661 
ušt32_t
 
numSam¶es
);

4669 
¬m_cm¶x_cÚj_q31
(

4670 
q31_t
 * 
pSrc
,

4671 
q31_t
 * 
pD¡
,

4672 
ušt32_t
 
numSam¶es
);

4681 
¬m_cm¶x_cÚj_q15
(

4682 
q15_t
 * 
pSrc
,

4683 
q15_t
 * 
pD¡
,

4684 
ušt32_t
 
numSam¶es
);

4693 
¬m_cm¶x_mag_squ¬ed_f32
(

4694 
æßt32_t
 * 
pSrc
,

4695 
æßt32_t
 * 
pD¡
,

4696 
ušt32_t
 
numSam¶es
);

4705 
¬m_cm¶x_mag_squ¬ed_q31
(

4706 
q31_t
 * 
pSrc
,

4707 
q31_t
 * 
pD¡
,

4708 
ušt32_t
 
numSam¶es
);

4717 
¬m_cm¶x_mag_squ¬ed_q15
(

4718 
q15_t
 * 
pSrc
,

4719 
q15_t
 * 
pD¡
,

4720 
ušt32_t
 
numSam¶es
);

4795 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4796 
¬m_pid_š¡ªû_f32
 * 
S
,

4797 
æßt32_t
 
š
)

4799 
æßt32_t
 
out
;

4802 
out
 = (
S
->
A0
 * 
š
) +

4803 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4806 
S
->
¡©e
[1] = S->state[0];

4807 
S
->
¡©e
[0] = 
š
;

4808 
S
->
¡©e
[2] = 
out
;

4811  (
out
);

4829 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4830 
¬m_pid_š¡ªû_q31
 * 
S
,

4831 
q31_t
 
š
)

4833 
q63_t
 
acc
;

4834 
q31_t
 
out
;

4837 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4840 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4843 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4846 
out
 = (
q31_t
è(
acc
 >> 31u);

4849 
out
 +ð
S
->
¡©e
[2];

4852 
S
->
¡©e
[1] = S->state[0];

4853 
S
->
¡©e
[0] = 
š
;

4854 
S
->
¡©e
[2] = 
out
;

4857  (
out
);

4876 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4877 
¬m_pid_š¡ªû_q15
 * 
S
,

4878 
q15_t
 
š
)

4880 
q63_t
 
acc
;

4881 
q15_t
 
out
;

4883 #iâdeà
ARM_MATH_CM0_FAMILY


4884 
__SIMD32_TYPE
 *
v¡©e
;

4889 
acc
 = (
q31_t
è
__SMUAD
((
ušt32_t
)
S
->
A0
, (ušt32_t)
š
);

4892 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

4893 
acc
 = (
q63_t
)
__SMLALD
((
ušt32_t
)
S
->
A1
, (ušt32_t)*
v¡©e
, (
ušt64_t
)acc);

4896 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

4899 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

4900 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

4904 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4907 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4910 
S
->
¡©e
[1] = S->state[0];

4911 
S
->
¡©e
[0] = 
š
;

4912 
S
->
¡©e
[2] = 
out
;

4915  (
out
);

4930 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4931 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4932 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4942 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

4943 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

4944 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

4987 
__INLINE
 
¬m_þ¬ke_f32
(

4988 
æßt32_t
 
Ia
,

4989 
æßt32_t
 
Ib
,

4990 
æßt32_t
 * 
pI®pha
,

4991 
æßt32_t
 * 
pIb‘a
)

4994 *
pI®pha
 = 
Ia
;

4997 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5014 
__INLINE
 
¬m_þ¬ke_q31
(

5015 
q31_t
 
Ia
,

5016 
q31_t
 
Ib
,

5017 
q31_t
 * 
pI®pha
,

5018 
q31_t
 * 
pIb‘a
)

5020 
q31_t
 
´oduù1
, 
´oduù2
;

5023 *
pI®pha
 = 
Ia
;

5026 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5029 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5032 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5045 
¬m_q7_to_q31
(

5046 
q7_t
 * 
pSrc
,

5047 
q31_t
 * 
pD¡
,

5048 
ušt32_t
 
blockSize
);

5084 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5085 
æßt32_t
 
I®pha
,

5086 
æßt32_t
 
Ib‘a
,

5087 
æßt32_t
 * 
pIa
,

5088 
æßt32_t
 * 
pIb
)

5091 *
pIa
 = 
I®pha
;

5094 *
pIb
 = -0.5à* 
I®pha
 + 0.8660254039à* 
Ib‘a
;

5111 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5112 
q31_t
 
I®pha
,

5113 
q31_t
 
Ib‘a
,

5114 
q31_t
 * 
pIa
,

5115 
q31_t
 * 
pIb
)

5117 
q31_t
 
´oduù1
, 
´oduù2
;

5120 *
pIa
 = 
I®pha
;

5123 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5126 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5129 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5142 
¬m_q7_to_q15
(

5143 
q7_t
 * 
pSrc
,

5144 
q15_t
 * 
pD¡
,

5145 
ušt32_t
 
blockSize
);

5194 
__INLINE
 
¬m_·rk_f32
(

5195 
æßt32_t
 
I®pha
,

5196 
æßt32_t
 
Ib‘a
,

5197 
æßt32_t
 * 
pId
,

5198 
æßt32_t
 * 
pIq
,

5199 
æßt32_t
 
sšV®
,

5200 
æßt32_t
 
cosV®
)

5203 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5206 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5225 
__INLINE
 
¬m_·rk_q31
(

5226 
q31_t
 
I®pha
,

5227 
q31_t
 
Ib‘a
,

5228 
q31_t
 * 
pId
,

5229 
q31_t
 * 
pIq
,

5230 
q31_t
 
sšV®
,

5231 
q31_t
 
cosV®
)

5233 
q31_t
 
´oduù1
, 
´oduù2
;

5234 
q31_t
 
´oduù3
, 
´oduù4
;

5237 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5240 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5244 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5247 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5250 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5253 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5266 
¬m_q7_to_æßt
(

5267 
q7_t
 * 
pSrc
,

5268 
æßt32_t
 * 
pD¡
,

5269 
ušt32_t
 
blockSize
);

5307 
__INLINE
 
¬m_šv_·rk_f32
(

5308 
æßt32_t
 
Id
,

5309 
æßt32_t
 
Iq
,

5310 
æßt32_t
 * 
pI®pha
,

5311 
æßt32_t
 * 
pIb‘a
,

5312 
æßt32_t
 
sšV®
,

5313 
æßt32_t
 
cosV®
)

5316 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5319 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5338 
__INLINE
 
¬m_šv_·rk_q31
(

5339 
q31_t
 
Id
,

5340 
q31_t
 
Iq
,

5341 
q31_t
 * 
pI®pha
,

5342 
q31_t
 * 
pIb‘a
,

5343 
q31_t
 
sšV®
,

5344 
q31_t
 
cosV®
)

5346 
q31_t
 
´oduù1
, 
´oduù2
;

5347 
q31_t
 
´oduù3
, 
´oduù4
;

5350 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5353 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5357 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5360 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5363 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5366 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5380 
¬m_q31_to_æßt
(

5381 
q31_t
 * 
pSrc
,

5382 
æßt32_t
 * 
pD¡
,

5383 
ušt32_t
 
blockSize
);

5433 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5434 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5435 
æßt32_t
 
x
)

5437 
æßt32_t
 
y
;

5438 
æßt32_t
 
x0
, 
x1
;

5439 
æßt32_t
 
y0
, 
y1
;

5440 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5441 
št32_t
 
i
;

5442 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5445 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5447 if(
i
 < 0)

5450 
y
 = 
pYD©a
[0];

5452 if((
ušt32_t
)
i
 >ð
S
->
nV®ues
)

5455 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5460 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5461 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5464 
y0
 = 
pYD©a
[
i
];

5465 
y1
 = 
pYD©a
[
i
 + 1];

5468 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5473  (
y
);

5490 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5491 
q31_t
 * 
pYD©a
,

5492 
q31_t
 
x
,

5493 
ušt32_t
 
nV®ues
)

5495 
q31_t
 
y
;

5496 
q31_t
 
y0
, 
y1
;

5497 
q31_t
 
äaù
;

5498 
št32_t
 
šdex
;

5503 
šdex
 = ((
x
 & (
q31_t
)0xFFF00000) >> 20);

5505 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5507  (
pYD©a
[
nV®ues
 - 1]);

5509 if(
šdex
 < 0)

5511  (
pYD©a
[0]);

5517 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5520 
y0
 = 
pYD©a
[
šdex
];

5521 
y1
 = 
pYD©a
[
šdex
 + 1];

5524 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5527 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5530  (
y
 << 1u);

5548 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5549 
q15_t
 * 
pYD©a
,

5550 
q31_t
 
x
,

5551 
ušt32_t
 
nV®ues
)

5553 
q63_t
 
y
;

5554 
q15_t
 
y0
, 
y1
;

5555 
q31_t
 
äaù
;

5556 
št32_t
 
šdex
;

5561 
šdex
 = ((
x
 & (
št32_t
)0xFFF00000) >> 20);

5563 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5565  (
pYD©a
[
nV®ues
 - 1]);

5567 if(
šdex
 < 0)

5569  (
pYD©a
[0]);

5575 
äaù
 = (
x
 & 0x000FFFFF);

5578 
y0
 = 
pYD©a
[
šdex
];

5579 
y1
 = 
pYD©a
[
šdex
 + 1];

5582 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5585 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5588  (
q15_t
è(
y
 >> 20);

5605 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5606 
q7_t
 * 
pYD©a
,

5607 
q31_t
 
x
,

5608 
ušt32_t
 
nV®ues
)

5610 
q31_t
 
y
;

5611 
q7_t
 
y0
, 
y1
;

5612 
q31_t
 
äaù
;

5613 
ušt32_t
 
šdex
;

5618 ià(
x
 < 0)

5620  (
pYD©a
[0]);

5622 
šdex
 = (
x
 >> 20) & 0xfff;

5624 if(
šdex
 >ð(
nV®ues
 - 1))

5626  (
pYD©a
[
nV®ues
 - 1]);

5632 
äaù
 = (
x
 & 0x000FFFFF);

5635 
y0
 = 
pYD©a
[
šdex
];

5636 
y1
 = 
pYD©a
[
šdex
 + 1];

5639 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5642 
y
 +ð(
y1
 * 
äaù
);

5645  (
q7_t
è(
y
 >> 20);

5658 
æßt32_t
 
¬m_sš_f32
(

5659 
æßt32_t
 
x
);

5667 
q31_t
 
¬m_sš_q31
(

5668 
q31_t
 
x
);

5676 
q15_t
 
¬m_sš_q15
(

5677 
q15_t
 
x
);

5685 
æßt32_t
 
¬m_cos_f32
(

5686 
æßt32_t
 
x
);

5694 
q31_t
 
¬m_cos_q31
(

5695 
q31_t
 
x
);

5703 
q15_t
 
¬m_cos_q15
(

5704 
q15_t
 
x
);

5745 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5746 
æßt32_t
 
š
,

5747 
æßt32_t
 * 
pOut
)

5749 if(
š
 >= 0.0f)

5752 #ià (
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5753 *
pOut
 = 
__sq¹f
(
š
);

5754 #–ià(
__FPU_USED
 =ð1è&& (
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050))

5755 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5756 #–ià(
__FPU_USED
 =ð1è&& 
defšed
(
__GNUC__
)

5757 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5758 #–ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__ICCARM__
 ) && (
__VER__
 >= 6040000)

5759 
__ASM
("VSQRT.F32 %0,%1" : "ñ"(*
pOut
è: "t"(
š
));

5761 *
pOut
 = 
sq¹f
(
š
);

5764  (
ARM_MATH_SUCCESS
);

5768 *
pOut
 = 0.0f;

5769  (
ARM_MATH_ARGUMENT_ERROR
);

5781 
¬m_¡©us
 
¬m_sq¹_q31
(

5782 
q31_t
 
š
,

5783 
q31_t
 * 
pOut
);

5793 
¬m_¡©us
 
¬m_sq¹_q15
(

5794 
q15_t
 
š
,

5795 
q15_t
 * 
pOut
);

5805 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5806 
št32_t
 * 
cœcBufãr
,

5807 
št32_t
 
L
,

5808 
ušt16_t
 * 
wr™eOff£t
,

5809 
št32_t
 
bufãrInc
,

5810 cÚ¡ 
št32_t
 * 
¤c
,

5811 
št32_t
 
¤cInc
,

5812 
ušt32_t
 
blockSize
)

5814 
ušt32_t
 
i
 = 0u;

5815 
št32_t
 
wOff£t
;

5819 
wOff£t
 = *
wr™eOff£t
;

5822 
i
 = 
blockSize
;

5824 
i
 > 0u)

5827 
cœcBufãr
[
wOff£t
] = *
¤c
;

5830 
¤c
 +ð
¤cInc
;

5833 
wOff£t
 +ð
bufãrInc
;

5834 if(
wOff£t
 >ð
L
)

5835 
wOff£t
 -ð
L
;

5838 
i
--;

5842 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5850 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5851 
št32_t
 * 
cœcBufãr
,

5852 
št32_t
 
L
,

5853 
št32_t
 * 
»adOff£t
,

5854 
št32_t
 
bufãrInc
,

5855 
št32_t
 * 
d¡
,

5856 
št32_t
 * 
d¡_ba£
,

5857 
št32_t
 
d¡_Ëngth
,

5858 
št32_t
 
d¡Inc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
rOff£t
, 
d¡_’d
;

5866 
rOff£t
 = *
»adOff£t
;

5867 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5878 
d¡
 +ð
d¡Inc
;

5880 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5882 
d¡
 = 
d¡_ba£
;

5886 
rOff£t
 +ð
bufãrInc
;

5888 if(
rOff£t
 >ð
L
)

5890 
rOff£t
 -ð
L
;

5894 
i
--;

5898 *
»adOff£t
 = 
rOff£t
;

5905 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5906 
q15_t
 * 
cœcBufãr
,

5907 
št32_t
 
L
,

5908 
ušt16_t
 * 
wr™eOff£t
,

5909 
št32_t
 
bufãrInc
,

5910 cÚ¡ 
q15_t
 * 
¤c
,

5911 
št32_t
 
¤cInc
,

5912 
ušt32_t
 
blockSize
)

5914 
ušt32_t
 
i
 = 0u;

5915 
št32_t
 
wOff£t
;

5919 
wOff£t
 = *
wr™eOff£t
;

5922 
i
 = 
blockSize
;

5924 
i
 > 0u)

5927 
cœcBufãr
[
wOff£t
] = *
¤c
;

5930 
¤c
 +ð
¤cInc
;

5933 
wOff£t
 +ð
bufãrInc
;

5934 if(
wOff£t
 >ð
L
)

5935 
wOff£t
 -ð
L
;

5938 
i
--;

5942 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5949 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5950 
q15_t
 * 
cœcBufãr
,

5951 
št32_t
 
L
,

5952 
št32_t
 * 
»adOff£t
,

5953 
št32_t
 
bufãrInc
,

5954 
q15_t
 * 
d¡
,

5955 
q15_t
 * 
d¡_ba£
,

5956 
št32_t
 
d¡_Ëngth
,

5957 
št32_t
 
d¡Inc
,

5958 
ušt32_t
 
blockSize
)

5960 
ušt32_t
 
i
 = 0;

5961 
št32_t
 
rOff£t
, 
d¡_’d
;

5965 
rOff£t
 = *
»adOff£t
;

5967 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5970 
i
 = 
blockSize
;

5972 
i
 > 0u)

5975 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5978 
d¡
 +ð
d¡Inc
;

5980 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5982 
d¡
 = 
d¡_ba£
;

5986 
rOff£t
 +ð
bufãrInc
;

5988 if(
rOff£t
 >ð
L
)

5990 
rOff£t
 -ð
L
;

5994 
i
--;

5998 *
»adOff£t
 = 
rOff£t
;

6005 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6006 
q7_t
 * 
cœcBufãr
,

6007 
št32_t
 
L
,

6008 
ušt16_t
 * 
wr™eOff£t
,

6009 
št32_t
 
bufãrInc
,

6010 cÚ¡ 
q7_t
 * 
¤c
,

6011 
št32_t
 
¤cInc
,

6012 
ušt32_t
 
blockSize
)

6014 
ušt32_t
 
i
 = 0u;

6015 
št32_t
 
wOff£t
;

6019 
wOff£t
 = *
wr™eOff£t
;

6022 
i
 = 
blockSize
;

6024 
i
 > 0u)

6027 
cœcBufãr
[
wOff£t
] = *
¤c
;

6030 
¤c
 +ð
¤cInc
;

6033 
wOff£t
 +ð
bufãrInc
;

6034 if(
wOff£t
 >ð
L
)

6035 
wOff£t
 -ð
L
;

6038 
i
--;

6042 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

6049 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6050 
q7_t
 * 
cœcBufãr
,

6051 
št32_t
 
L
,

6052 
št32_t
 * 
»adOff£t
,

6053 
št32_t
 
bufãrInc
,

6054 
q7_t
 * 
d¡
,

6055 
q7_t
 * 
d¡_ba£
,

6056 
št32_t
 
d¡_Ëngth
,

6057 
št32_t
 
d¡Inc
,

6058 
ušt32_t
 
blockSize
)

6060 
ušt32_t
 
i
 = 0;

6061 
št32_t
 
rOff£t
, 
d¡_’d
;

6065 
rOff£t
 = *
»adOff£t
;

6067 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6070 
i
 = 
blockSize
;

6072 
i
 > 0u)

6075 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6078 
d¡
 +ð
d¡Inc
;

6080 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6082 
d¡
 = 
d¡_ba£
;

6086 
rOff£t
 +ð
bufãrInc
;

6088 if(
rOff£t
 >ð
L
)

6090 
rOff£t
 -ð
L
;

6094 
i
--;

6098 *
»adOff£t
 = 
rOff£t
;

6108 
¬m_pow”_q31
(

6109 
q31_t
 * 
pSrc
,

6110 
ušt32_t
 
blockSize
,

6111 
q63_t
 * 
pResuÉ
);

6120 
¬m_pow”_f32
(

6121 
æßt32_t
 * 
pSrc
,

6122 
ušt32_t
 
blockSize
,

6123 
æßt32_t
 * 
pResuÉ
);

6132 
¬m_pow”_q15
(

6133 
q15_t
 * 
pSrc
,

6134 
ušt32_t
 
blockSize
,

6135 
q63_t
 * 
pResuÉ
);

6144 
¬m_pow”_q7
(

6145 
q7_t
 * 
pSrc
,

6146 
ušt32_t
 
blockSize
,

6147 
q31_t
 * 
pResuÉ
);

6156 
¬m_m—n_q7
(

6157 
q7_t
 * 
pSrc
,

6158 
ušt32_t
 
blockSize
,

6159 
q7_t
 * 
pResuÉ
);

6168 
¬m_m—n_q15
(

6169 
q15_t
 * 
pSrc
,

6170 
ušt32_t
 
blockSize
,

6171 
q15_t
 * 
pResuÉ
);

6180 
¬m_m—n_q31
(

6181 
q31_t
 * 
pSrc
,

6182 
ušt32_t
 
blockSize
,

6183 
q31_t
 * 
pResuÉ
);

6192 
¬m_m—n_f32
(

6193 
æßt32_t
 * 
pSrc
,

6194 
ušt32_t
 
blockSize
,

6195 
æßt32_t
 * 
pResuÉ
);

6204 
¬m_v¬_f32
(

6205 
æßt32_t
 * 
pSrc
,

6206 
ušt32_t
 
blockSize
,

6207 
æßt32_t
 * 
pResuÉ
);

6216 
¬m_v¬_q31
(

6217 
q31_t
 * 
pSrc
,

6218 
ušt32_t
 
blockSize
,

6219 
q31_t
 * 
pResuÉ
);

6228 
¬m_v¬_q15
(

6229 
q15_t
 * 
pSrc
,

6230 
ušt32_t
 
blockSize
,

6231 
q15_t
 * 
pResuÉ
);

6240 
¬m_rms_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_rms_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6264 
¬m_rms_q15
(

6265 
q15_t
 * 
pSrc
,

6266 
ušt32_t
 
blockSize
,

6267 
q15_t
 * 
pResuÉ
);

6276 
¬m_¡d_f32
(

6277 
æßt32_t
 * 
pSrc
,

6278 
ušt32_t
 
blockSize
,

6279 
æßt32_t
 * 
pResuÉ
);

6288 
¬m_¡d_q31
(

6289 
q31_t
 * 
pSrc
,

6290 
ušt32_t
 
blockSize
,

6291 
q31_t
 * 
pResuÉ
);

6300 
¬m_¡d_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ušt32_t
 
blockSize
,

6303 
q15_t
 * 
pResuÉ
);

6312 
¬m_cm¶x_mag_f32
(

6313 
æßt32_t
 * 
pSrc
,

6314 
æßt32_t
 * 
pD¡
,

6315 
ušt32_t
 
numSam¶es
);

6324 
¬m_cm¶x_mag_q31
(

6325 
q31_t
 * 
pSrc
,

6326 
q31_t
 * 
pD¡
,

6327 
ušt32_t
 
numSam¶es
);

6336 
¬m_cm¶x_mag_q15
(

6337 
q15_t
 * 
pSrc
,

6338 
q15_t
 * 
pD¡
,

6339 
ušt32_t
 
numSam¶es
);

6350 
¬m_cm¶x_dÙ_´od_q15
(

6351 
q15_t
 * 
pSrcA
,

6352 
q15_t
 * 
pSrcB
,

6353 
ušt32_t
 
numSam¶es
,

6354 
q31_t
 * 
»®ResuÉ
,

6355 
q31_t
 * 
imagResuÉ
);

6366 
¬m_cm¶x_dÙ_´od_q31
(

6367 
q31_t
 * 
pSrcA
,

6368 
q31_t
 * 
pSrcB
,

6369 
ušt32_t
 
numSam¶es
,

6370 
q63_t
 * 
»®ResuÉ
,

6371 
q63_t
 * 
imagResuÉ
);

6382 
¬m_cm¶x_dÙ_´od_f32
(

6383 
æßt32_t
 * 
pSrcA
,

6384 
æßt32_t
 * 
pSrcB
,

6385 
ušt32_t
 
numSam¶es
,

6386 
æßt32_t
 * 
»®ResuÉ
,

6387 
æßt32_t
 * 
imagResuÉ
);

6397 
¬m_cm¶x_muÉ_»®_q15
(

6398 
q15_t
 * 
pSrcCm¶x
,

6399 
q15_t
 * 
pSrcR—l
,

6400 
q15_t
 * 
pCm¶xD¡
,

6401 
ušt32_t
 
numSam¶es
);

6411 
¬m_cm¶x_muÉ_»®_q31
(

6412 
q31_t
 * 
pSrcCm¶x
,

6413 
q31_t
 * 
pSrcR—l
,

6414 
q31_t
 * 
pCm¶xD¡
,

6415 
ušt32_t
 
numSam¶es
);

6425 
¬m_cm¶x_muÉ_»®_f32
(

6426 
æßt32_t
 * 
pSrcCm¶x
,

6427 
æßt32_t
 * 
pSrcR—l
,

6428 
æßt32_t
 * 
pCm¶xD¡
,

6429 
ušt32_t
 
numSam¶es
);

6439 
¬m_mš_q7
(

6440 
q7_t
 * 
pSrc
,

6441 
ušt32_t
 
blockSize
,

6442 
q7_t
 * 
»suÉ
,

6443 
ušt32_t
 * 
šdex
);

6453 
¬m_mš_q15
(

6454 
q15_t
 * 
pSrc
,

6455 
ušt32_t
 
blockSize
,

6456 
q15_t
 * 
pResuÉ
,

6457 
ušt32_t
 * 
pIndex
);

6467 
¬m_mš_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
ušt32_t
 
blockSize
,

6470 
q31_t
 * 
pResuÉ
,

6471 
ušt32_t
 * 
pIndex
);

6481 
¬m_mš_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
,

6485 
ušt32_t
 * 
pIndex
);

6495 
¬m_max_q7
(

6496 
q7_t
 * 
pSrc
,

6497 
ušt32_t
 
blockSize
,

6498 
q7_t
 * 
pResuÉ
,

6499 
ušt32_t
 * 
pIndex
);

6509 
¬m_max_q15
(

6510 
q15_t
 * 
pSrc
,

6511 
ušt32_t
 
blockSize
,

6512 
q15_t
 * 
pResuÉ
,

6513 
ušt32_t
 * 
pIndex
);

6523 
¬m_max_q31
(

6524 
q31_t
 * 
pSrc
,

6525 
ušt32_t
 
blockSize
,

6526 
q31_t
 * 
pResuÉ
,

6527 
ušt32_t
 * 
pIndex
);

6537 
¬m_max_f32
(

6538 
æßt32_t
 * 
pSrc
,

6539 
ušt32_t
 
blockSize
,

6540 
æßt32_t
 * 
pResuÉ
,

6541 
ušt32_t
 * 
pIndex
);

6551 
¬m_cm¶x_muÉ_cm¶x_q15
(

6552 
q15_t
 * 
pSrcA
,

6553 
q15_t
 * 
pSrcB
,

6554 
q15_t
 * 
pD¡
,

6555 
ušt32_t
 
numSam¶es
);

6565 
¬m_cm¶x_muÉ_cm¶x_q31
(

6566 
q31_t
 * 
pSrcA
,

6567 
q31_t
 * 
pSrcB
,

6568 
q31_t
 * 
pD¡
,

6569 
ušt32_t
 
numSam¶es
);

6579 
¬m_cm¶x_muÉ_cm¶x_f32
(

6580 
æßt32_t
 * 
pSrcA
,

6581 
æßt32_t
 * 
pSrcB
,

6582 
æßt32_t
 * 
pD¡
,

6583 
ušt32_t
 
numSam¶es
);

6592 
¬m_æßt_to_q31
(

6593 
æßt32_t
 * 
pSrc
,

6594 
q31_t
 * 
pD¡
,

6595 
ušt32_t
 
blockSize
);

6604 
¬m_æßt_to_q15
(

6605 
æßt32_t
 * 
pSrc
,

6606 
q15_t
 * 
pD¡
,

6607 
ušt32_t
 
blockSize
);

6616 
¬m_æßt_to_q7
(

6617 
æßt32_t
 * 
pSrc
,

6618 
q7_t
 * 
pD¡
,

6619 
ušt32_t
 
blockSize
);

6628 
¬m_q31_to_q15
(

6629 
q31_t
 * 
pSrc
,

6630 
q15_t
 * 
pD¡
,

6631 
ušt32_t
 
blockSize
);

6640 
¬m_q31_to_q7
(

6641 
q31_t
 * 
pSrc
,

6642 
q7_t
 * 
pD¡
,

6643 
ušt32_t
 
blockSize
);

6652 
¬m_q15_to_æßt
(

6653 
q15_t
 * 
pSrc
,

6654 
æßt32_t
 * 
pD¡
,

6655 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q31
(

6665 
q15_t
 * 
pSrc
,

6666 
q31_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6676 
¬m_q15_to_q7
(

6677 
q15_t
 * 
pSrc
,

6678 
q7_t
 * 
pD¡
,

6679 
ušt32_t
 
blockSize
);

6752 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6753 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6754 
æßt32_t
 
X
,

6755 
æßt32_t
 
Y
)

6757 
æßt32_t
 
out
;

6758 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6759 
æßt32_t
 *
pD©a
 = 
S
->pData;

6760 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6761 
æßt32_t
 
xdiff
, 
ydiff
;

6762 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6764 
xIndex
 = (
št32_t
è
X
;

6765 
yIndex
 = (
št32_t
è
Y
;

6769 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0 || yIndex > (S->
numCÞs
 - 1))

6775 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCÞs
;

6779 
f00
 = 
pD©a
[
šdex
];

6780 
f01
 = 
pD©a
[
šdex
 + 1];

6783 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCÞs
;

6787 
f10
 = 
pD©a
[
šdex
];

6788 
f11
 = 
pD©a
[
šdex
 + 1];

6791 
b1
 = 
f00
;

6792 
b2
 = 
f01
 - 
f00
;

6793 
b3
 = 
f10
 - 
f00
;

6794 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6797 
xdiff
 = 
X
 - 
xIndex
;

6800 
ydiff
 = 
Y
 - 
yIndex
;

6803 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6806  (
out
);

6818 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6819 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6820 
q31_t
 
X
,

6821 
q31_t
 
Y
)

6823 
q31_t
 
out
;

6824 
q31_t
 
acc
 = 0;

6825 
q31_t
 
xäaù
, 
yäaù
;

6826 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6827 
št32_t
 
rI
, 
cI
;

6828 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6829 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6834 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6839 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6843 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6850 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6853 
x1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) ];

6854 
x2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) + 1];

6858 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6861 
y1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) ];

6862 
y2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) + 1];

6865 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6866 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6869 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6870 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6873 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6874 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6877 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6878 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6881  ((
q31_t
)(
acc
 << 2));

6892 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6893 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6894 
q31_t
 
X
,

6895 
q31_t
 
Y
)

6897 
q63_t
 
acc
 = 0;

6898 
q31_t
 
out
;

6899 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6900 
q31_t
 
xäaù
, 
yäaù
;

6901 
št32_t
 
rI
, 
cI
;

6902 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6903 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6908 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6913 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6917 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6924 
xäaù
 = (
X
 & 0x000FFFFF);

6927 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

6928 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

6932 
yäaù
 = (
Y
 & 0x000FFFFF);

6935 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

6936 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

6942 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6950 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6951 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6954 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6955 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6959  ((
q15_t
)(
acc
 >> 36));

6970 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6971 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6972 
q31_t
 
X
,

6973 
q31_t
 
Y
)

6975 
q63_t
 
acc
 = 0;

6976 
q31_t
 
out
;

6977 
q31_t
 
xäaù
, 
yäaù
;

6978 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6979 
št32_t
 
rI
, 
cI
;

6980 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6981 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6986 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6991 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6995 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

7002 
xäaù
 = (
X
 & (
q31_t
)0x000FFFFF);

7005 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

7006 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

7010 
yäaù
 = (
Y
 & (
q31_t
)0x000FFFFF);

7013 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

7014 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

7017 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7018 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7021 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7022 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7025 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7026 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7029 
out
 = ((
y2
 * (
yäaù
)));

7030 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7033  ((
q7_t
)(
acc
 >> 40));

7042 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
) \

7043 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
è+ 0x80000000LL ) >> 32)

	)

7046 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
) \

7047 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
è+ 0x80000000LL ) >> 32)

	)

7050 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
) \

7051 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

	)

7054 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
) \

7055 
a
 +ð(
q31_t
è(((
q63_t
è
x
 * 
y
è>> 32)

	)

7058 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
) \

7059 
a
 -ð(
q31_t
è(((
q63_t
è
x
 * 
y
è>> 32)

	)

7062 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
) \

7063 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

	)

7066 #ià
defšed
 ( 
__CC_ARM
 )

7068 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7069 
	#LOW_OPTIMIZATION_ENTER
 \

7070 
	`_P¿gma
 ("push") \

7071 
	`_P¿gma
 ("O1")

	)

7073 
	#LOW_OPTIMIZATION_ENTER


	)

7077 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7078 
	#LOW_OPTIMIZATION_EXIT
 \

7079 
	`_P¿gma
 ("pÝ")

	)

7081 
	#LOW_OPTIMIZATION_EXIT


	)

7085 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7088 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7090 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

7091 
	#LOW_OPTIMIZATION_ENTER


	)

7092 
	#LOW_OPTIMIZATION_EXIT


	)

7093 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7094 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7096 #–ià
defšed
(
__GNUC__
)

7097 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ð
	`Ýtimize
("-O1"è))

	)

7098 
	#LOW_OPTIMIZATION_EXIT


	)

7099 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7100 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7102 #–ià
defšed
(
__ICCARM__
)

7104 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7105 
	#LOW_OPTIMIZATION_ENTER
 \

7106 
	`_P¿gma
 ("Ýtimizeöow")

	)

7108 
	#LOW_OPTIMIZATION_ENTER


	)

7112 
	#LOW_OPTIMIZATION_EXIT


	)

7115 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7116 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

7117 
	`_P¿gma
 ("Ýtimizeöow")

	)

7119 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7123 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7125 #–ià
defšed
(
__CSMC__
)

7126 
	#LOW_OPTIMIZATION_ENTER


	)

7127 
	#LOW_OPTIMIZATION_EXIT


	)

7128 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7129 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7131 #–ià
defšed
(
__TASKING__
)

7132 
	#LOW_OPTIMIZATION_ENTER


	)

7133 
	#LOW_OPTIMIZATION_EXIT


	)

7134 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7135 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7140 #ifdeà 
__ýlu¥lus


7145 #ià
defšed
 ( 
__GNUC__
 )

7146 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\cmsis_armcc.h

35 #iâdeà
__CMSIS_ARMCC_H


36 
	#__CMSIS_ARMCC_H


	)

39 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 400677)

57 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

59 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

60 (
__»gCÚŒÞ
);

61 
	}
}

69 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

71 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

72 
__»gCÚŒÞ
 = 
cÚŒÞ
;

73 
	}
}

81 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

83 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

84 (
__»gIPSR
);

85 
	}
}

93 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

95 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

96 (
__»gAPSR
);

97 
	}
}

105 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

107 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

108 (
__»gXPSR
);

109 
	}
}

117 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

119 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

120 (
__»gProûssSckPoš‹r
);

121 
	}
}

129 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

131 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

132 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

133 
	}
}

141 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

153 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

155 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

156 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

157 
	}
}

165 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

167 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

168 (
__»gPriMask
);

169 
	}
}

177 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

179 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

180 
__»gPriMask
 = (
´iMask
);

181 
	}
}

184 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

191 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

199 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

207 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

209 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

210 (
__»gBa£Pri
);

211 
	}
}

219 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

221 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

222 
__»gBa£Pri
 = (
ba£Pri
 & 0xFFU);

223 
	}
}

232 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

234 
ušt32_t
 
__»gBa£PriMax
 
	`__ASM
("basepri_max");

235 
__»gBa£PriMax
 = (
ba£Pri
 & 0xFFU);

236 
	}
}

244 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

246 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

247 (
__»gFauÉMask
);

248 
	}
}

256 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

258 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

259 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

260 
	}
}

265 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

272 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

274 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

275 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

276 (
__»gåsü
);

280 
	}
}

288 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

290 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

291 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

292 
__»gåsü
 = (
åsü
);

294 
	}
}

313 
	#__NOP
 
__nÝ


	)

320 
	#__WFI
 
__wfi


	)

328 
	#__WFE
 
__wã


	)

335 
	#__SEV
 
__£v


	)

344 
	#__ISB
() do {\

345 
	`__scheduË_b¬r›r
();\

346 
	`__isb
(0xF);\

347 
	`__scheduË_b¬r›r
();\

348 } 0U)

	)

355 
	#__DSB
() do {\

356 
	`__scheduË_b¬r›r
();\

357 
	`__dsb
(0xF);\

358 
	`__scheduË_b¬r›r
();\

359 } 0U)

	)

366 
	#__DMB
() do {\

367 
	`__scheduË_b¬r›r
();\

368 
	`__dmb
(0xF);\

369 
	`__scheduË_b¬r›r
();\

370 } 0U)

	)

378 
	#__REV
 
__»v


	)

387 #iâdeà
__NO_EMBEDDED_ASM


388 
__©Œibu‹__
((
£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

390 
»v16
 
r0
,„0

391 
bx
 
Ì


392 
	}
}

401 #iâdeà
__NO_EMBEDDED_ASM


402 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

404 
»vsh
 
r0
,„0

405 
bx
 
Ì


406 
	}
}

417 
	#__ROR
 
__rÜ


	)

427 
	#__BKPT
(
v®ue
è
	`__b»akpošt
(v®ue)

	)

436 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

437 
	#__RBIT
 
__rb™


	)

439 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

441 
ušt32_t
 
»suÉ
;

442 
št32_t
 
s
 = 4 * 8 - 1;

444 
»suÉ
 = 
v®ue
;

445 
v®ue
 >>= 1U; value; value >>= 1U)

447 
»suÉ
 <<= 1U;

448 
»suÉ
 |ð
v®ue
 & 1U;

449 
s
--;

451 
»suÉ
 <<ð
s
;

452 (
»suÉ
);

453 
	}
}

463 
	#__CLZ
 
__þz


	)

466 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

474 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

475 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

477 
	#__LDREXB
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt8_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

487 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

488 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

490 
	#__LDREXH
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt16_t
è
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

500 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

501 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

503 
	#__LDREXW
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt32_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

515 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

516 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

518 
	#__STREXB
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

530 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

531 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

533 
	#__STREXH
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

545 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

546 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

548 
	#__STREXW
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

556 
	#__CLREX
 
__þ»x


	)

566 
	#__SSAT
 
__s§t


	)

576 
	#__USAT
 
__u§t


	)

586 #iâdeà
__NO_EMBEDDED_ASM


587 
__©Œibu‹__
((
£ùiÚ
(".¼x_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

589 
¼x
 
r0
,„0

590 
bx
 
Ì


591 
	}
}

601 
	#__LDRBT
(
±r
è((
ušt8_t
 ) 
	`__ld¹
ÕŒ))

	)

610 
	#__LDRHT
(
±r
è((
ušt16_t
è
	`__ld¹
ÕŒ))

	)

619 
	#__LDRT
(
±r
è((
ušt32_t
 ) 
	`__ld¹
ÕŒ))

	)

628 
	#__STRBT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

637 
	#__STRHT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

646 
	#__STRT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

659 #ià(
__CORTEX_M
 >= 0x04U)

661 
	#__SADD8
 
__§dd8


	)

662 
	#__QADD8
 
__qadd8


	)

663 
	#__SHADD8
 
__shadd8


	)

664 
	#__UADD8
 
__uadd8


	)

665 
	#__UQADD8
 
__uqadd8


	)

666 
	#__UHADD8
 
__uhadd8


	)

667 
	#__SSUB8
 
__ssub8


	)

668 
	#__QSUB8
 
__qsub8


	)

669 
	#__SHSUB8
 
__shsub8


	)

670 
	#__USUB8
 
__usub8


	)

671 
	#__UQSUB8
 
__uqsub8


	)

672 
	#__UHSUB8
 
__uhsub8


	)

673 
	#__SADD16
 
__§dd16


	)

674 
	#__QADD16
 
__qadd16


	)

675 
	#__SHADD16
 
__shadd16


	)

676 
	#__UADD16
 
__uadd16


	)

677 
	#__UQADD16
 
__uqadd16


	)

678 
	#__UHADD16
 
__uhadd16


	)

679 
	#__SSUB16
 
__ssub16


	)

680 
	#__QSUB16
 
__qsub16


	)

681 
	#__SHSUB16
 
__shsub16


	)

682 
	#__USUB16
 
__usub16


	)

683 
	#__UQSUB16
 
__uqsub16


	)

684 
	#__UHSUB16
 
__uhsub16


	)

685 
	#__SASX
 
__§sx


	)

686 
	#__QASX
 
__qasx


	)

687 
	#__SHASX
 
__shasx


	)

688 
	#__UASX
 
__uasx


	)

689 
	#__UQASX
 
__uqasx


	)

690 
	#__UHASX
 
__uhasx


	)

691 
	#__SSAX
 
__s§x


	)

692 
	#__QSAX
 
__q§x


	)

693 
	#__SHSAX
 
__sh§x


	)

694 
	#__USAX
 
__u§x


	)

695 
	#__UQSAX
 
__uq§x


	)

696 
	#__UHSAX
 
__uh§x


	)

697 
	#__USAD8
 
__u§d8


	)

698 
	#__USADA8
 
__u§da8


	)

699 
	#__SSAT16
 
__s§t16


	)

700 
	#__USAT16
 
__u§t16


	)

701 
	#__UXTB16
 
__uxtb16


	)

702 
	#__UXTAB16
 
__uxb16


	)

703 
	#__SXTB16
 
__sxtb16


	)

704 
	#__SXTAB16
 
__sxb16


	)

705 
	#__SMUAD
 
__smuad


	)

706 
	#__SMUADX
 
__smuadx


	)

707 
	#__SMLAD
 
__smÏd


	)

708 
	#__SMLADX
 
__smÏdx


	)

709 
	#__SMLALD
 
__smÏld


	)

710 
	#__SMLALDX
 
__smÏldx


	)

711 
	#__SMUSD
 
__smusd


	)

712 
	#__SMUSDX
 
__smusdx


	)

713 
	#__SMLSD
 
__smlsd


	)

714 
	#__SMLSDX
 
__smlsdx


	)

715 
	#__SMLSLD
 
__sml¦d


	)

716 
	#__SMLSLDX
 
__sml¦dx


	)

717 
	#__SEL
 
__£l


	)

718 
	#__QADD
 
__qadd


	)

719 
	#__QSUB
 
__qsub


	)

721 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

722 ((((
ušt32_t
)(
ARG2
)è<< (
ARG3
)è& 0xFFFF0000ULè)

	)

724 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

725 ((((
ušt32_t
)(
ARG2
)è>> (
ARG3
)è& 0x0000FFFFULè)

	)

727 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
èÐ(
št32_t
)((((
št64_t
)(ARG1) * (ARG2)) + \

728 ((
št64_t
)(
ARG3
è<< 32Uèè>> 32U))

	)

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\cmsis_armcc_V6.h

35 #iâdeà
__CMSIS_ARMCC_V6_H


36 
	#__CMSIS_ARMCC_V6_H


	)

50 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_œq
()

52 
__ASM
 volatile ("cpsie i" : : : "memory");

53 
	}
}

61 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_œq
()

63 
__ASM
 volatile ("cpsid i" : : : "memory");

64 
	}
}

72 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

74 
ušt32_t
 
»suÉ
;

76 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

77 (
»suÉ
);

78 
	}
}

81 #ià (
__ARM_FEATURE_CMSE
 == 3U)

87 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

89 
ušt32_t
 
»suÉ
;

91 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

92 (
»suÉ
);

93 
	}
}

102 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

104 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

105 
	}
}

108 #ià (
__ARM_FEATURE_CMSE
 == 3U)

114 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

116 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

117 
	}
}

126 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

128 
ušt32_t
 
»suÉ
;

130 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

131 (
»suÉ
);

132 
	}
}

135 #ià (
__ARM_FEATURE_CMSE
 == 3U)

141 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_IPSR_NS
()

143 
ušt32_t
 
»suÉ
;

145 
__ASM
 vÞ©ž("MRS %0, ip¤_ns" : "ô" (
»suÉ
) );

146 (
»suÉ
);

147 
	}
}

156 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

158 
ušt32_t
 
»suÉ
;

160 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

161 (
»suÉ
);

162 
	}
}

165 #ià (
__ARM_FEATURE_CMSE
 == 3U)

171 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_APSR_NS
()

173 
ušt32_t
 
»suÉ
;

175 
__ASM
 vÞ©ž("MRS %0,‡p¤_ns" : "ô" (
»suÉ
) );

176 (
»suÉ
);

177 
	}
}

186 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

188 
ušt32_t
 
»suÉ
;

190 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

191 (
»suÉ
);

192 
	}
}

195 #ià (
__ARM_FEATURE_CMSE
 == 3U)

201 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_xPSR_NS
()

203 
ušt32_t
 
»suÉ
;

205 
__ASM
 vÞ©ž("MRS %0, xp¤_ns" : "ô" (
»suÉ
) );

206 (
»suÉ
);

207 
	}
}

216 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

218 
ušt32_t
 
»suÉ
;

220 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

221 (
»suÉ
);

222 
	}
}

225 #ià (
__ARM_FEATURE_CMSE
 == 3U)

231 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

233 
ušt32_t
 
»suÉ
;

235 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

236 (
»suÉ
);

237 
	}
}

246 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

248 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : "sp");

249 
	}
}

252 #ià (
__ARM_FEATURE_CMSE
 == 3U)

258 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

260 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : "sp");

261 
	}
}

270 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

272 
ušt32_t
 
»suÉ
;

274 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

275 (
»suÉ
);

276 
	}
}

279 #ià (
__ARM_FEATURE_CMSE
 == 3U)

285 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

300 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

302 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : "sp");

303 
	}
}

306 #ià (
__ARM_FEATURE_CMSE
 == 3U)

312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

314 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : "sp");

315 
	}
}

324 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

329 (
»suÉ
);

330 
	}
}

333 #ià (
__ARM_FEATURE_CMSE
 == 3U)

339 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

341 
ušt32_t
 
»suÉ
;

343 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) );

344 (
»suÉ
);

345 
	}
}

354 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

356 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

357 
	}
}

360 #ià (
__ARM_FEATURE_CMSE
 == 3U)

366 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

368 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

369 
	}
}

373 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

380 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

382 
__ASM
 volatile ("cpsie f" : : : "memory");

383 
	}
}

391 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

393 
__ASM
 volatile ("cpsid f" : : : "memory");

394 
	}
}

402 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

404 
ušt32_t
 
»suÉ
;

406 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

407 (
»suÉ
);

408 
	}
}

411 #ià (
__ARM_FEATURE_CMSE
 == 3U)

417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

419 
ušt32_t
 
»suÉ
;

421 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

422 (
»suÉ
);

423 
	}
}

432 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

434 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

435 
	}
}

438 #ià (
__ARM_FEATURE_CMSE
 == 3U)

444 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
v®ue
)

446 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
v®ue
) : "memory");

447 
	}
}

457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

459 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

460 
	}
}

463 #ià (
__ARM_FEATURE_CMSE
 == 3U)

470 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_MAX_NS
(
ušt32_t
 
v®ue
)

472 
__ASM
 vÞ©ž("MSR ba£´i_max_ns, %0" : : "r" (
v®ue
) : "memory");

473 
	}
}

482 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

487 (
»suÉ
);

488 
	}
}

491 #ià (
__ARM_FEATURE_CMSE
 == 3U)

497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

499 
ušt32_t
 
»suÉ
;

501 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

502 (
»suÉ
);

503 
	}
}

512 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

514 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

515 
	}
}

518 #ià (
__ARM_FEATURE_CMSE
 == 3U)

524 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

526 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

527 
	}
}

534 #ià(
__ARM_ARCH_8M__
 == 1U)

541 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

543 
ušt32_t
 
»suÉ
;

545 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

546 (
»suÉ
);

547 
	}
}

550 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

556 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

558 
ušt32_t
 
»suÉ
;

560 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

561 (
»suÉ
);

562 
	}
}

571 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

573 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

574 
	}
}

577 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

585 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

586 
	}
}

595 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

597 
ušt32_t
 
»suÉ
;

599 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

601 (
»suÉ
);

602 
	}
}

605 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

611 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

613 
ušt32_t
 
»suÉ
;

615 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

616 (
»suÉ
);

617 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

628 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

629 
	}
}

632 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

638 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

640 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

641 
	}
}

647 #ià((
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

654 
	#__g‘_FPSCR
 
__bužtš_¬m_g‘_åsü


	)

656 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

658 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

659 
ušt32_t
 
»suÉ
;

661 
__ASM
 volatile ("");

662 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

663 
__ASM
 volatile ("");

664 (
»suÉ
);

668 
	}
}

671 #ià (
__ARM_FEATURE_CMSE
 == 3U)

677 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FPSCR_NS
()

679 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

680 
ušt32_t
 
»suÉ
;

682 
__ASM
 volatile ("");

683 
__ASM
 vÞ©ž("VMRS %0, fpsü_ns" : "ô" (
»suÉ
) );

684 
__ASM
 volatile ("");

685 (
»suÉ
);

689 
	}
}

698 
	#__£t_FPSCR
 
__bužtš_¬m_£t_åsü


	)

700 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

702 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

703 
__ASM
 volatile ("");

704 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

705 
__ASM
 volatile ("");

707 
	}
}

710 #ià (
__ARM_FEATURE_CMSE
 == 3U)

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FPSCR_NS
(
ušt32_t
 
åsü
)

718 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

719 
__ASM
 volatile ("");

720 
__ASM
 vÞ©ž("VMSR fpsü_ns, %0" : : "r" (
åsü
) : "vfpcc");

721 
__ASM
 volatile ("");

723 
	}
}

742 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

743 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

744 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

746 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

747 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

754 
	#__NOP
 
__bužtš_¬m_nÝ


	)

760 
	#__WFI
 
__bužtš_¬m_wfi


	)

768 
	#__WFE
 
__bužtš_¬m_wã


	)

775 
	#__SEV
 
__bužtš_¬m_£v


	)

784 
	#__ISB
(è
	`__bužtš_¬m_isb
(0xF);

	)

791 
	#__DSB
(è
	`__bužtš_¬m_dsb
(0xF);

	)

799 
	#__DMB
(è
	`__bužtš_¬m_dmb
(0xF);

	)

808 
	#__REV
 
__bužtš_bsw­32


	)

817 
	#__REV16
 
__bužtš_bsw­16


	)

819 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

821 
ušt32_t
 
»suÉ
;

823 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

824 (
»suÉ
);

825 
	}
}

836 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

838 
št32_t
 
»suÉ
;

840 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

841 (
»suÉ
);

842 
	}
}

852 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

854  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

855 
	}
}

865 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

875 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

877 
ušt32_t
 
»suÉ
;

879 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

880 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

882 
št32_t
 
s
 = 4 * 8 - 1;

884 
»suÉ
 = 
v®ue
;

885 
v®ue
 >>= 1U; value; value >>= 1U)

887 
»suÉ
 <<= 1U;

888 
»suÉ
 |ð
v®ue
 & 1U;

889 
s
--;

891 
»suÉ
 <<ð
s
;

893 (
»suÉ
);

894 
	}
}

903 
	#__CLZ
 
__bužtš_þz


	)

906 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

914 
	#__LDREXB
 (
ušt8_t
)
__bužtš_¬m_ld»x


	)

923 
	#__LDREXH
 (
ušt16_t
)
__bužtš_¬m_ld»x


	)

932 
	#__LDREXW
 (
ušt32_t
)
__bužtš_¬m_ld»x


	)

943 
	#__STREXB
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

954 
	#__STREXH
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

965 
	#__STREXW
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

972 
	#__CLREX
 
__bužtš_¬m_þ»x


	)

983 
	#__SSAT
(
ARG1
,
ARG2
) \

985 
št32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

986 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

987 
__RES
; \

988 })

	)

998 
	#__USAT
 
__bužtš_¬m_u§t


	)

1000 
	#__USAT
(
ARG1
,
ARG2
) \

1002 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1003 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1004 
__RES
; \

1005 })

	)

1016 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1018 
ušt32_t
 
»suÉ
;

1020 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1021 (
»suÉ
);

1022 
	}
}

1031 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1033 
ušt32_t
 
»suÉ
;

1035 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1036  ((
ušt8_t
è
»suÉ
);

1037 
	}
}

1046 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1048 
ušt32_t
 
»suÉ
;

1050 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1051  ((
ušt16_t
è
»suÉ
);

1052 
	}
}

1061 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1063 
ušt32_t
 
»suÉ
;

1065 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1066 (
»suÉ
);

1067 
	}
}

1076 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1078 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1079 
	}
}

1088 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1090 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1091 
	}
}

1100 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1102 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1103 
	}
}

1108 #ià(
__ARM_ARCH_8M__
 == 1U)

1116 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1118 
ušt32_t
 
»suÉ
;

1120 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1121  ((
ušt8_t
è
»suÉ
);

1122 
	}
}

1131 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1133 
ušt32_t
 
»suÉ
;

1135 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1136  ((
ušt16_t
è
»suÉ
);

1137 
	}
}

1146 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1148 
ušt32_t
 
»suÉ
;

1150 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1151 (
»suÉ
);

1152 
	}
}

1161 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1163 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1164 
	}
}

1173 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1175 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1176 
	}
}

1185 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1187 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1188 
	}
}

1197 
	#__LDAEXB
 (
ušt8_t
)
__bužtš_¬m_ld«x


	)

1206 
	#__LDAEXH
 (
ušt16_t
)
__bužtš_¬m_ld«x


	)

1215 
	#__LDAEX
 (
ušt32_t
)
__bužtš_¬m_ld«x


	)

1226 
	#__STLEXB
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1237 
	#__STLEXH
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1248 
	#__STLEX
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1261 #ià(
__ARM_FEATURE_DSP
 == 1U)

1263 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1265 
ušt32_t
 
»suÉ
;

1267 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1268 (
»suÉ
);

1269 
	}
}

1271 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1273 
ušt32_t
 
»suÉ
;

1275 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1276 (
»suÉ
);

1277 
	}
}

1279 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1281 
ušt32_t
 
»suÉ
;

1283 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1284 (
»suÉ
);

1285 
	}
}

1287 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1289 
ušt32_t
 
»suÉ
;

1291 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1292 (
»suÉ
);

1293 
	}
}

1295 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1297 
ušt32_t
 
»suÉ
;

1299 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1300 (
»suÉ
);

1301 
	}
}

1303 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1305 
ušt32_t
 
»suÉ
;

1307 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1308 (
»suÉ
);

1309 
	}
}

1312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1314 
ušt32_t
 
»suÉ
;

1316 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1317 (
»suÉ
);

1318 
	}
}

1320 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1322 
ušt32_t
 
»suÉ
;

1324 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1325 (
»suÉ
);

1326 
	}
}

1328 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1330 
ušt32_t
 
»suÉ
;

1332 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1333 (
»suÉ
);

1334 
	}
}

1336 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1338 
ušt32_t
 
»suÉ
;

1340 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1341 (
»suÉ
);

1342 
	}
}

1344 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1346 
ušt32_t
 
»suÉ
;

1348 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1349 (
»suÉ
);

1350 
	}
}

1352 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1354 
ušt32_t
 
»suÉ
;

1356 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1357 (
»suÉ
);

1358 
	}
}

1361 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1363 
ušt32_t
 
»suÉ
;

1365 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1366 (
»suÉ
);

1367 
	}
}

1369 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1371 
ušt32_t
 
»suÉ
;

1373 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1374 (
»suÉ
);

1375 
	}
}

1377 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1379 
ušt32_t
 
»suÉ
;

1381 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1382 (
»suÉ
);

1383 
	}
}

1385 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1387 
ušt32_t
 
»suÉ
;

1389 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1390 (
»suÉ
);

1391 
	}
}

1393 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1395 
ušt32_t
 
»suÉ
;

1397 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1398 (
»suÉ
);

1399 
	}
}

1401 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1403 
ušt32_t
 
»suÉ
;

1405 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1406 (
»suÉ
);

1407 
	}
}

1409 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1411 
ušt32_t
 
»suÉ
;

1413 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1414 (
»suÉ
);

1415 
	}
}

1417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1419 
ušt32_t
 
»suÉ
;

1421 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1422 (
»suÉ
);

1423 
	}
}

1425 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1427 
ušt32_t
 
»suÉ
;

1429 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1430 (
»suÉ
);

1431 
	}
}

1433 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1435 
ušt32_t
 
»suÉ
;

1437 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1438 (
»suÉ
);

1439 
	}
}

1441 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1443 
ušt32_t
 
»suÉ
;

1445 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1446 (
»suÉ
);

1447 
	}
}

1449 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1451 
ušt32_t
 
»suÉ
;

1453 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1454 (
»suÉ
);

1455 
	}
}

1457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1459 
ušt32_t
 
»suÉ
;

1461 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1462 (
»suÉ
);

1463 
	}
}

1465 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1467 
ušt32_t
 
»suÉ
;

1469 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1470 (
»suÉ
);

1471 
	}
}

1473 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1475 
ušt32_t
 
»suÉ
;

1477 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1478 (
»suÉ
);

1479 
	}
}

1481 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1483 
ušt32_t
 
»suÉ
;

1485 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1486 (
»suÉ
);

1487 
	}
}

1489 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1491 
ušt32_t
 
»suÉ
;

1493 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1494 (
»suÉ
);

1495 
	}
}

1497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1499 
ušt32_t
 
»suÉ
;

1501 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1502 (
»suÉ
);

1503 
	}
}

1505 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1507 
ušt32_t
 
»suÉ
;

1509 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1510 (
»suÉ
);

1511 
	}
}

1513 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1515 
ušt32_t
 
»suÉ
;

1517 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1518 (
»suÉ
);

1519 
	}
}

1521 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1523 
ušt32_t
 
»suÉ
;

1525 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1526 (
»suÉ
);

1527 
	}
}

1529 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1531 
ušt32_t
 
»suÉ
;

1533 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1534 (
»suÉ
);

1535 
	}
}

1537 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1539 
ušt32_t
 
»suÉ
;

1541 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1542 (
»suÉ
);

1543 
	}
}

1545 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1547 
ušt32_t
 
»suÉ
;

1549 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1550 (
»suÉ
);

1551 
	}
}

1553 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1555 
ušt32_t
 
»suÉ
;

1557 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1558 (
»suÉ
);

1559 
	}
}

1561 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1563 
ušt32_t
 
»suÉ
;

1565 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1566 (
»suÉ
);

1567 
	}
}

1569 
	#__SSAT16
(
ARG1
,
ARG2
) \

1571 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1572 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1573 
__RES
; \

1574 })

	)

1576 
	#__USAT16
(
ARG1
,
ARG2
) \

1578 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1579 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1580 
__RES
; \

1581 })

	)

1583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1585 
ušt32_t
 
»suÉ
;

1587 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1588 (
»suÉ
);

1589 
	}
}

1591 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1593 
ušt32_t
 
»suÉ
;

1595 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1596 (
»suÉ
);

1597 
	}
}

1599 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1604 (
»suÉ
);

1605 
	}
}

1607 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1609 
ušt32_t
 
»suÉ
;

1611 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1612 (
»suÉ
);

1613 
	}
}

1615 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1617 
ušt32_t
 
»suÉ
;

1619 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1620 (
»suÉ
);

1621 
	}
}

1623 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1625 
ušt32_t
 
»suÉ
;

1627 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1628 (
»suÉ
);

1629 
	}
}

1631 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1633 
ušt32_t
 
»suÉ
;

1635 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1636 (
»suÉ
);

1637 
	}
}

1639 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1641 
ušt32_t
 
»suÉ
;

1643 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1644 (
»suÉ
);

1645 
	}
}

1647 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1649 
	uÎ»g_u
{

1650 
ušt32_t
 
w32
[2];

1651 
ušt64_t
 
w64
;

1652 } 
Îr
;

1653 
Îr
.
w64
 = 
acc
;

1655 #iâdeà
__ARMEB__


1656 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1658 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1661 (
Îr
.
w64
);

1662 
	}
}

1664 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1666 
	uÎ»g_u
{

1667 
ušt32_t
 
w32
[2];

1668 
ušt64_t
 
w64
;

1669 } 
Îr
;

1670 
Îr
.
w64
 = 
acc
;

1672 #iâdeà
__ARMEB__


1673 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1675 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1678 (
Îr
.
w64
);

1679 
	}
}

1681 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1683 
ušt32_t
 
»suÉ
;

1685 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1686 (
»suÉ
);

1687 
	}
}

1689 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1691 
ušt32_t
 
»suÉ
;

1693 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1694 (
»suÉ
);

1695 
	}
}

1697 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1699 
ušt32_t
 
»suÉ
;

1701 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1702 (
»suÉ
);

1703 
	}
}

1705 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1707 
ušt32_t
 
»suÉ
;

1709 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1710 (
»suÉ
);

1711 
	}
}

1713 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1715 
	uÎ»g_u
{

1716 
ušt32_t
 
w32
[2];

1717 
ušt64_t
 
w64
;

1718 } 
Îr
;

1719 
Îr
.
w64
 = 
acc
;

1721 #iâdeà
__ARMEB__


1722 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1724 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1727 (
Îr
.
w64
);

1728 
	}
}

1730 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1732 
	uÎ»g_u
{

1733 
ušt32_t
 
w32
[2];

1734 
ušt64_t
 
w64
;

1735 } 
Îr
;

1736 
Îr
.
w64
 = 
acc
;

1738 #iâdeà
__ARMEB__


1739 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1741 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1744 (
Îr
.
w64
);

1745 
	}
}

1747 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1749 
ušt32_t
 
»suÉ
;

1751 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1752 (
»suÉ
);

1753 
	}
}

1755 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1757 
št32_t
 
»suÉ
;

1759 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1760 (
»suÉ
);

1761 
	}
}

1763 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1765 
št32_t
 
»suÉ
;

1767 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1768 (
»suÉ
);

1769 
	}
}

1771 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

1773 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

1774 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1775 
__RES
; \

1776 })

	)

1778 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

1780 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

1781 ià(
ARG3
 == 0) \

1782 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1784 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1785 
__RES
; \

1786 })

	)

1788 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1790 
št32_t
 
»suÉ
;

1792 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1793 (
»suÉ
);

1794 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\cmsis_gcc.h

35 #iâdeà
__CMSIS_GCC_H


36 
	#__CMSIS_GCC_H


	)

39 #ià
defšed
 ( 
__GNUC__
 )

40 #´agm¨
GCC
 
dŸgno¡ic
 
push


41 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

42 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

43 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

58 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_œq
()

60 
__ASM
 volatile ("cpsie i" : : : "memory");

61 
	}
}

69 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_œq
()

71 
__ASM
 volatile ("cpsid i" : : : "memory");

72 
	}
}

80 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

82 
ušt32_t
 
»suÉ
;

84 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

85 (
»suÉ
);

86 
	}
}

94 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

96 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

97 
	}
}

105 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

107 
ušt32_t
 
»suÉ
;

109 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

110 (
»suÉ
);

111 
	}
}

119 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

121 
ušt32_t
 
»suÉ
;

123 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

124 (
»suÉ
);

125 
	}
}

134 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

136 
ušt32_t
 
»suÉ
;

138 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

139 (
»suÉ
);

140 
	}
}

148 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

150 
ušt32_t
 
»suÉ
;

152 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

153 (
»suÉ
);

154 
	}
}

162 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

164 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) : "sp");

165 
	}
}

173 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

175 
ušt32_t
 
»suÉ
;

177 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

178 (
»suÉ
);

179 
	}
}

188 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

190 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) : "sp");

191 
	}
}

199 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

201 
ušt32_t
 
»suÉ
;

203 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

204 (
»suÉ
);

205 
	}
}

213 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

215 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

216 
	}
}

219 #ià (
__CORTEX_M
 >= 0x03U)

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

228 
__ASM
 volatile ("cpsie f" : : : "memory");

229 
	}
}

237 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

239 
__ASM
 volatile ("cpsid f" : : : "memory");

240 
	}
}

248 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

250 
ušt32_t
 
»suÉ
;

252 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

253 (
»suÉ
);

254 
	}
}

262 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

264 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

265 
	}
}

274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

276 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

277 
	}
}

285 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

301 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

302 
	}
}

307 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

314 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

316 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

317 
ušt32_t
 
»suÉ
;

320 
__ASM
 volatile ("");

321 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

322 
__ASM
 volatile ("");

323 (
»suÉ
);

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

337 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

339 
__ASM
 volatile ("");

340 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

341 
__ASM
 volatile ("");

343 
	}
}

361 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

362 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

363 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

365 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

366 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

373 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__NOP
()

375 
__ASM
 volatile ("nop");

376 
	}
}

383 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFI
()

385 
__ASM
 volatile ("wfi");

386 
	}
}

394 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFE
()

396 
__ASM
 volatile ("wfe");

397 
	}
}

404 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__SEV
()

406 
__ASM
 volatile ("sev");

407 
	}
}

416 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__ISB
()

418 
__ASM
 volatile ("isb 0xF":::"memory");

419 
	}
}

427 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DSB
()

429 
__ASM
 volatile ("dsb 0xF":::"memory");

430 
	}
}

438 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DMB
()

440 
__ASM
 volatile ("dmb 0xF":::"memory");

441 
	}
}

450 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

452 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

453  
	`__bužtš_bsw­32
(
v®ue
);

455 
ušt32_t
 
»suÉ
;

457 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

458 (
»suÉ
);

460 
	}
}

469 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

471 
ušt32_t
 
»suÉ
;

473 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

474 (
»suÉ
);

475 
	}
}

484 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

486 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

487  ()
	`__bužtš_bsw­16
(
v®ue
);

489 
št32_t
 
»suÉ
;

491 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

492 (
»suÉ
);

494 
	}
}

504 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

506  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

507 
	}
}

517 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

526 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

528 
ušt32_t
 
»suÉ
;

530 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

531 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

533 
št32_t
 
s
 = 4 * 8 - 1;

535 
»suÉ
 = 
v®ue
;

536 
v®ue
 >>= 1U; value; value >>= 1U)

538 
»suÉ
 <<= 1U;

539 
»suÉ
 |ð
v®ue
 & 1U;

540 
s
--;

542 
»suÉ
 <<ð
s
;

544 (
»suÉ
);

545 
	}
}

554 
	#__CLZ
 
__bužtš_þz


	)

557 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

565 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

567 
ušt32_t
 
»suÉ
;

569 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

570 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

575 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

577  ((
ušt8_t
è
»suÉ
);

578 
	}
}

587 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

589 
ušt32_t
 
»suÉ
;

591 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

592 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

597 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

599  ((
ušt16_t
è
»suÉ
);

600 
	}
}

609 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

614 (
»suÉ
);

615 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

628 
ušt32_t
 
»suÉ
;

630 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

631 (
»suÉ
);

632 
	}
}

643 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

645 
ušt32_t
 
»suÉ
;

647 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

648 (
»suÉ
);

649 
	}
}

660 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

662 
ušt32_t
 
»suÉ
;

664 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

665 (
»suÉ
);

666 
	}
}

673 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__CLREX
()

675 
__ASM
 volatile ("clrex" ::: "memory");

676 
	}
}

686 
	#__SSAT
(
ARG1
,
ARG2
) \

688 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

689 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

690 
__RES
; \

691 })

	)

701 
	#__USAT
(
ARG1
,
ARG2
) \

703 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

704 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

705 
__RES
; \

706 })

	)

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

718 
ušt32_t
 
»suÉ
;

720 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

721 (
»suÉ
);

722 
	}
}

731 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
addr
)

733 
ušt32_t
 
»suÉ
;

735 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

736 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

741 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

743  ((
ušt8_t
è
»suÉ
);

744 
	}
}

753 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
addr
)

755 
ušt32_t
 
»suÉ
;

757 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

758 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

763 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

765  ((
ušt16_t
è
»suÉ
);

766 
	}
}

775 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
addr
)

777 
ušt32_t
 
»suÉ
;

779 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

780 (
»suÉ
);

781 
	}
}

790 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

792 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

793 
	}
}

802 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

804 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

805 
	}
}

814 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

816 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
addr
è: "r" (
v®ue
) );

817 
	}
}

830 #ià(
__CORTEX_M
 >= 0x04U)

832 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

834 
ušt32_t
 
»suÉ
;

836 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

837 (
»suÉ
);

838 
	}
}

840 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

842 
ušt32_t
 
»suÉ
;

844 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

845 (
»suÉ
);

846 
	}
}

848 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

850 
ušt32_t
 
»suÉ
;

852 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

853 (
»suÉ
);

854 
	}
}

856 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

858 
ušt32_t
 
»suÉ
;

860 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

861 (
»suÉ
);

862 
	}
}

864 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

866 
ušt32_t
 
»suÉ
;

868 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

869 (
»suÉ
);

870 
	}
}

872 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

874 
ušt32_t
 
»suÉ
;

876 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

877 (
»suÉ
);

878 
	}
}

881 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

883 
ušt32_t
 
»suÉ
;

885 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

886 (
»suÉ
);

887 
	}
}

889 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

891 
ušt32_t
 
»suÉ
;

893 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

894 (
»suÉ
);

895 
	}
}

897 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

899 
ušt32_t
 
»suÉ
;

901 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

902 (
»suÉ
);

903 
	}
}

905 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

907 
ušt32_t
 
»suÉ
;

909 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

910 (
»suÉ
);

911 
	}
}

913 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

915 
ušt32_t
 
»suÉ
;

917 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

918 (
»suÉ
);

919 
	}
}

921 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

923 
ušt32_t
 
»suÉ
;

925 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

926 (
»suÉ
);

927 
	}
}

930 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

932 
ušt32_t
 
»suÉ
;

934 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

935 (
»suÉ
);

936 
	}
}

938 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

940 
ušt32_t
 
»suÉ
;

942 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

943 (
»suÉ
);

944 
	}
}

946 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

948 
ušt32_t
 
»suÉ
;

950 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

951 (
»suÉ
);

952 
	}
}

954 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

956 
ušt32_t
 
»suÉ
;

958 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

959 (
»suÉ
);

960 
	}
}

962 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

964 
ušt32_t
 
»suÉ
;

966 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

967 (
»suÉ
);

968 
	}
}

970 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

975 (
»suÉ
);

976 
	}
}

978 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

980 
ušt32_t
 
»suÉ
;

982 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

983 (
»suÉ
);

984 
	}
}

986 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

991 (
»suÉ
);

992 
	}
}

994 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

996 
ušt32_t
 
»suÉ
;

998 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

999 (
»suÉ
);

1000 
	}
}

1002 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1004 
ušt32_t
 
»suÉ
;

1006 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1007 (
»suÉ
);

1008 
	}
}

1010 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1012 
ušt32_t
 
»suÉ
;

1014 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1015 (
»suÉ
);

1016 
	}
}

1018 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1020 
ušt32_t
 
»suÉ
;

1022 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1023 (
»suÉ
);

1024 
	}
}

1026 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1028 
ušt32_t
 
»suÉ
;

1030 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1031 (
»suÉ
);

1032 
	}
}

1034 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1036 
ušt32_t
 
»suÉ
;

1038 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1039 (
»suÉ
);

1040 
	}
}

1042 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1044 
ušt32_t
 
»suÉ
;

1046 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1047 (
»suÉ
);

1048 
	}
}

1050 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1052 
ušt32_t
 
»suÉ
;

1054 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1055 (
»suÉ
);

1056 
	}
}

1058 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1060 
ušt32_t
 
»suÉ
;

1062 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1063 (
»suÉ
);

1064 
	}
}

1066 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1068 
ušt32_t
 
»suÉ
;

1070 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1071 (
»suÉ
);

1072 
	}
}

1074 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1076 
ušt32_t
 
»suÉ
;

1078 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1079 (
»suÉ
);

1080 
	}
}

1082 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1084 
ušt32_t
 
»suÉ
;

1086 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1087 (
»suÉ
);

1088 
	}
}

1090 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1092 
ušt32_t
 
»suÉ
;

1094 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1095 (
»suÉ
);

1096 
	}
}

1098 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1100 
ušt32_t
 
»suÉ
;

1102 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1103 (
»suÉ
);

1104 
	}
}

1106 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1108 
ušt32_t
 
»suÉ
;

1110 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1111 (
»suÉ
);

1112 
	}
}

1114 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1116 
ušt32_t
 
»suÉ
;

1118 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1119 (
»suÉ
);

1120 
	}
}

1122 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1124 
ušt32_t
 
»suÉ
;

1126 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1127 (
»suÉ
);

1128 
	}
}

1130 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1132 
ušt32_t
 
»suÉ
;

1134 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1135 (
»suÉ
);

1136 
	}
}

1138 
	#__SSAT16
(
ARG1
,
ARG2
) \

1140 
št32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1141 
	`__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1142 
__RES
; \

1143 })

	)

1145 
	#__USAT16
(
ARG1
,
ARG2
) \

1147 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1148 
	`__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1149 
__RES
; \

1150 })

	)

1152 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1154 
ušt32_t
 
»suÉ
;

1156 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1157 (
»suÉ
);

1158 
	}
}

1160 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1162 
ušt32_t
 
»suÉ
;

1164 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1165 (
»suÉ
);

1166 
	}
}

1168 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1173 (
»suÉ
);

1174 
	}
}

1176 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1178 
ušt32_t
 
»suÉ
;

1180 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1181 (
»suÉ
);

1182 
	}
}

1184 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1186 
ušt32_t
 
»suÉ
;

1188 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1189 (
»suÉ
);

1190 
	}
}

1192 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1194 
ušt32_t
 
»suÉ
;

1196 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1197 (
»suÉ
);

1198 
	}
}

1200 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1202 
ušt32_t
 
»suÉ
;

1204 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1205 (
»suÉ
);

1206 
	}
}

1208 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1210 
ušt32_t
 
»suÉ
;

1212 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1213 (
»suÉ
);

1214 
	}
}

1216 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1218 
	uÎ»g_u
{

1219 
ušt32_t
 
w32
[2];

1220 
ušt64_t
 
w64
;

1221 } 
Îr
;

1222 
Îr
.
w64
 = 
acc
;

1224 #iâdeà
__ARMEB__


1225 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1227 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1230 (
Îr
.
w64
);

1231 
	}
}

1233 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1235 
	uÎ»g_u
{

1236 
ušt32_t
 
w32
[2];

1237 
ušt64_t
 
w64
;

1238 } 
Îr
;

1239 
Îr
.
w64
 = 
acc
;

1241 #iâdeà
__ARMEB__


1242 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1244 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1247 (
Îr
.
w64
);

1248 
	}
}

1250 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1252 
ušt32_t
 
»suÉ
;

1254 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1255 (
»suÉ
);

1256 
	}
}

1258 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1260 
ušt32_t
 
»suÉ
;

1262 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1263 (
»suÉ
);

1264 
	}
}

1266 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1268 
ušt32_t
 
»suÉ
;

1270 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1271 (
»suÉ
);

1272 
	}
}

1274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1276 
ušt32_t
 
»suÉ
;

1278 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1279 (
»suÉ
);

1280 
	}
}

1282 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1284 
	uÎ»g_u
{

1285 
ušt32_t
 
w32
[2];

1286 
ušt64_t
 
w64
;

1287 } 
Îr
;

1288 
Îr
.
w64
 = 
acc
;

1290 #iâdeà
__ARMEB__


1291 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1293 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1296 (
Îr
.
w64
);

1297 
	}
}

1299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1301 
	uÎ»g_u
{

1302 
ušt32_t
 
w32
[2];

1303 
ušt64_t
 
w64
;

1304 } 
Îr
;

1305 
Îr
.
w64
 = 
acc
;

1307 #iâdeà
__ARMEB__


1308 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1310 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1313 (
Îr
.
w64
);

1314 
	}
}

1316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1318 
ušt32_t
 
»suÉ
;

1320 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1321 (
»suÉ
);

1322 
	}
}

1324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1326 
št32_t
 
»suÉ
;

1328 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1329 (
»suÉ
);

1330 
	}
}

1332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1334 
št32_t
 
»suÉ
;

1336 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1337 (
»suÉ
);

1338 
	}
}

1340 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

1342 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

1343 
	`__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1344 
__RES
; \

1345 })

	)

1347 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

1349 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

1350 ià(
ARG3
 == 0) \

1351 
	`__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1353 
	`__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1354 
__RES
; \

1355 })

	)

1357 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1359 
št32_t
 
»suÉ
;

1361 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1362 (
»suÉ
);

1363 
	}
}

1369 #ià
defšed
 ( 
__GNUC__
 )

1370 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM0_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ýlu¥lus


208 
	#__I
 vÞ©ž

	)

210 
	#__I
 vÞ©žcÚ¡

	)

212 
	#__O
 vÞ©ž

	)

213 
	#__IO
 vÞ©ž

	)

216 
	#__IM
 vÞ©žcÚ¡

	)

217 
	#__OM
 vÞ©ž

	)

218 
	#__IOM
 vÞ©ž

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ýlu¥lus


218 
	#__I
 vÞ©ž

	)

220 
	#__I
 vÞ©žcÚ¡

	)

222 
	#__O
 vÞ©ž

	)

223 
	#__IO
 vÞ©ž

	)

226 
	#__IM
 vÞ©žcÚ¡

	)

227 
	#__OM
 vÞ©ž

	)

228 
	#__IOM
 vÞ©ž

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm3.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM3_H_GENERIC


42 
	#__CORE_CM3_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM3_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM3_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x03Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM3_H_DEPENDANT


175 
	#__CORE_CM3_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM3_REV


184 
	#__CM3_REV
 0x0200U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 } 
	tSCB_Ty³
;

443 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

444 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

446 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

447 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

449 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

450 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

452 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

453 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

455 
	#SCB_CPUID_REVISION_Pos
 0U

	)

456 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

459 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

460 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

462 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

463 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

465 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

466 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

468 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

469 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

471 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

472 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

474 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

475 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

477 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

478 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

480 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

481 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

483 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

484 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

486 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

487 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

490 #ià(
__CM3_REV
 < 0x0201U)

491 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

492 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

494 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

495 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

497 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

498 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

505 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

506 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

508 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

509 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

511 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

512 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

514 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

515 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

517 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

518 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

520 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

521 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

524 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

525 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

527 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

528 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

530 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

531 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

534 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

535 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

537 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

538 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

540 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

541 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

543 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

544 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

546 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

547 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

549 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

550 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

553 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

554 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

557 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

560 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

562 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

563 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

565 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

566 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

569 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

572 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

574 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

575 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

577 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

578 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

580 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

581 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

583 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

584 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

587 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

590 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

592 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

593 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

596 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

597 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

600 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

602 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

603 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

606 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

607 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

609 
	#SCB_HFSR_FORCED_Pos
 30U

	)

610 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

612 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

613 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

616 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

617 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

619 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

620 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

622 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

623 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

625 
	#SCB_DFSR_BKPT_Pos
 1U

	)

626 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

628 
	#SCB_DFSR_HALTED_Pos
 0U

	)

629 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

646 
ušt32_t
 
RESERVED0
[1U];

647 
__IM
 
ušt32_t
 
ICTR
;

648 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200U))

649 
__IOM
 
ušt32_t
 
ACTLR
;

651 
ušt32_t
 
RESERVED1
[1U];

653 } 
	tSCnSCB_Ty³
;

656 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

657 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

661 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

662 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

664 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

665 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

667 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

668 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

685 
__IOM
 
ušt32_t
 
CTRL
;

686 
__IOM
 
ušt32_t
 
LOAD
;

687 
__IOM
 
ušt32_t
 
VAL
;

688 
__IM
 
ušt32_t
 
CALIB
;

689 } 
	tSysTick_Ty³
;

692 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

693 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

695 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

696 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

698 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

699 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

701 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

702 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

705 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

706 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

709 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

710 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

713 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

714 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

716 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

717 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

719 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

720 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

737 
__OM
 union

739 
__OM
 
ušt8_t
 
u8
;

740 
__OM
 
ušt16_t
 
u16
;

741 
__OM
 
ušt32_t
 
u32
;

742 } 
PORT
 [32U];

743 
ušt32_t
 
RESERVED0
[864U];

744 
__IOM
 
ušt32_t
 
TER
;

745 
ušt32_t
 
RESERVED1
[15U];

746 
__IOM
 
ušt32_t
 
TPR
;

747 
ušt32_t
 
RESERVED2
[15U];

748 
__IOM
 
ušt32_t
 
TCR
;

749 
ušt32_t
 
RESERVED3
[29U];

750 
__OM
 
ušt32_t
 
IWR
;

751 
__IM
 
ušt32_t
 
IRR
;

752 
__IOM
 
ušt32_t
 
IMCR
;

753 
ušt32_t
 
RESERVED4
[43U];

754 
__OM
 
ušt32_t
 
LAR
;

755 
__IM
 
ušt32_t
 
LSR
;

756 
ušt32_t
 
RESERVED5
[6U];

757 
__IM
 
ušt32_t
 
PID4
;

758 
__IM
 
ušt32_t
 
PID5
;

759 
__IM
 
ušt32_t
 
PID6
;

760 
__IM
 
ušt32_t
 
PID7
;

761 
__IM
 
ušt32_t
 
PID0
;

762 
__IM
 
ušt32_t
 
PID1
;

763 
__IM
 
ušt32_t
 
PID2
;

764 
__IM
 
ušt32_t
 
PID3
;

765 
__IM
 
ušt32_t
 
CID0
;

766 
__IM
 
ušt32_t
 
CID1
;

767 
__IM
 
ušt32_t
 
CID2
;

768 
__IM
 
ušt32_t
 
CID3
;

769 } 
	tITM_Ty³
;

772 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

773 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

776 
	#ITM_TCR_BUSY_Pos
 23U

	)

777 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

779 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

780 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

782 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

783 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

785 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

786 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

788 
	#ITM_TCR_SWOENA_Pos
 4U

	)

789 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

791 
	#ITM_TCR_DWTENA_Pos
 3U

	)

792 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

794 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

795 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

797 
	#ITM_TCR_TSENA_Pos
 1U

	)

798 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

800 
	#ITM_TCR_ITMENA_Pos
 0U

	)

801 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

804 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

805 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

808 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

809 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

812 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

813 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

816 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

817 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

819 
	#ITM_LSR_Acûss_Pos
 1U

	)

820 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

822 
	#ITM_LSR_P»£Á_Pos
 0U

	)

823 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

840 
__IOM
 
ušt32_t
 
CTRL
;

841 
__IOM
 
ušt32_t
 
CYCCNT
;

842 
__IOM
 
ušt32_t
 
CPICNT
;

843 
__IOM
 
ušt32_t
 
EXCCNT
;

844 
__IOM
 
ušt32_t
 
SLEEPCNT
;

845 
__IOM
 
ušt32_t
 
LSUCNT
;

846 
__IOM
 
ušt32_t
 
FOLDCNT
;

847 
__IM
 
ušt32_t
 
PCSR
;

848 
__IOM
 
ušt32_t
 
COMP0
;

849 
__IOM
 
ušt32_t
 
MASK0
;

850 
__IOM
 
ušt32_t
 
FUNCTION0
;

851 
ušt32_t
 
RESERVED0
[1U];

852 
__IOM
 
ušt32_t
 
COMP1
;

853 
__IOM
 
ušt32_t
 
MASK1
;

854 
__IOM
 
ušt32_t
 
FUNCTION1
;

855 
ušt32_t
 
RESERVED1
[1U];

856 
__IOM
 
ušt32_t
 
COMP2
;

857 
__IOM
 
ušt32_t
 
MASK2
;

858 
__IOM
 
ušt32_t
 
FUNCTION2
;

859 
ušt32_t
 
RESERVED2
[1U];

860 
__IOM
 
ušt32_t
 
COMP3
;

861 
__IOM
 
ušt32_t
 
MASK3
;

862 
__IOM
 
ušt32_t
 
FUNCTION3
;

863 } 
	tDWT_Ty³
;

866 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

867 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

869 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

870 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

872 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

873 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

875 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

876 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

878 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

879 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

881 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

882 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

884 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

885 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

887 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

888 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

890 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

891 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

893 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

894 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

896 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

897 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

899 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

900 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

902 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

903 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

905 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

906 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

908 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

909 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

911 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

912 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

914 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

915 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

917 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

918 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

921 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

922 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

925 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

926 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

929 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

930 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

933 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

934 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

937 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

938 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

941 
	#DWT_MASK_MASK_Pos
 0U

	)

942 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

945 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

946 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

948 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

949 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

952 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

955 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

957 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

958 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

960 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

961 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

963 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

964 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

967 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

969 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

970 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

987 
__IOM
 
ušt32_t
 
SSPSR
;

988 
__IOM
 
ušt32_t
 
CSPSR
;

989 
ušt32_t
 
RESERVED0
[2U];

990 
__IOM
 
ušt32_t
 
ACPR
;

991 
ušt32_t
 
RESERVED1
[55U];

992 
__IOM
 
ušt32_t
 
SPPR
;

993 
ušt32_t
 
RESERVED2
[131U];

994 
__IM
 
ušt32_t
 
FFSR
;

995 
__IOM
 
ušt32_t
 
FFCR
;

996 
__IM
 
ušt32_t
 
FSCR
;

997 
ušt32_t
 
RESERVED3
[759U];

998 
__IM
 
ušt32_t
 
TRIGGER
;

999 
__IM
 
ušt32_t
 
FIFO0
;

1000 
__IM
 
ušt32_t
 
ITATBCTR2
;

1001 
ušt32_t
 
RESERVED4
[1U];

1002 
__IM
 
ušt32_t
 
ITATBCTR0
;

1003 
__IM
 
ušt32_t
 
FIFO1
;

1004 
__IOM
 
ušt32_t
 
ITCTRL
;

1005 
ušt32_t
 
RESERVED5
[39U];

1006 
__IOM
 
ušt32_t
 
CLAIMSET
;

1007 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1008 
ušt32_t
 
RESERVED7
[8U];

1009 
__IM
 
ušt32_t
 
DEVID
;

1010 
__IM
 
ušt32_t
 
DEVTYPE
;

1011 } 
	tTPI_Ty³
;

1014 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1015 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1018 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1019 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1022 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1023 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1025 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1026 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1028 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1029 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1031 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1032 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1035 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1036 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1038 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1039 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1042 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1043 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1046 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1047 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1049 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1050 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1052 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1053 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1056 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1058 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1059 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1061 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1062 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1064 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1065 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1068 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1069 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1072 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1073 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1075 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1076 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1078 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1079 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1082 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1085 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1087 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1088 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1090 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1091 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1094 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1095 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1098 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1099 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1102 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1103 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1105 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1106 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1108 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1109 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1111 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1112 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1114 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1115 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1118 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1121 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1122 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1124 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1125 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1130 #ià(
__MPU_PRESENT
 == 1U)

1143 
__IM
 
ušt32_t
 
TYPE
;

1144 
__IOM
 
ušt32_t
 
CTRL
;

1145 
__IOM
 
ušt32_t
 
RNR
;

1146 
__IOM
 
ušt32_t
 
RBAR
;

1147 
__IOM
 
ušt32_t
 
RASR
;

1148 
__IOM
 
ušt32_t
 
RBAR_A1
;

1149 
__IOM
 
ušt32_t
 
RASR_A1
;

1150 
__IOM
 
ušt32_t
 
RBAR_A2
;

1151 
__IOM
 
ušt32_t
 
RASR_A2
;

1152 
__IOM
 
ušt32_t
 
RBAR_A3
;

1153 
__IOM
 
ušt32_t
 
RASR_A3
;

1154 } 
	tMPU_Ty³
;

1157 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1158 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1160 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1161 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1163 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1164 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1168 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1170 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1171 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1173 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1174 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1177 
	#MPU_RNR_REGION_Pos
 0U

	)

1178 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1181 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1182 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1184 
	#MPU_RBAR_VALID_Pos
 4U

	)

1185 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1187 
	#MPU_RBAR_REGION_Pos
 0U

	)

1188 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1191 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1192 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1194 
	#MPU_RASR_XN_Pos
 28U

	)

1195 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1197 
	#MPU_RASR_AP_Pos
 24U

	)

1198 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1200 
	#MPU_RASR_TEX_Pos
 19U

	)

1201 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1203 
	#MPU_RASR_S_Pos
 18U

	)

1204 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1206 
	#MPU_RASR_C_Pos
 17U

	)

1207 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1209 
	#MPU_RASR_B_Pos
 16U

	)

1210 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1212 
	#MPU_RASR_SRD_Pos
 8U

	)

1213 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1215 
	#MPU_RASR_SIZE_Pos
 1U

	)

1216 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1218 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1219 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 
__IOM
 
ušt32_t
 
DHCSR
;

1238 
__OM
 
ušt32_t
 
DCRSR
;

1239 
__IOM
 
ušt32_t
 
DCRDR
;

1240 
__IOM
 
ušt32_t
 
DEMCR
;

1241 } 
	tCÜeDebug_Ty³
;

1244 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1248 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1251 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1254 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1257 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1260 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1263 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1266 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1269 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1272 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1275 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1278 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1282 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1285 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1289 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1292 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1295 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1298 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1301 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1304 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1307 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1310 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1313 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1316 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1319 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1322 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1325 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1343 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1351 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1364 
	#SCS_BASE
 (0xE000E000ULè

	)

1365 
	#ITM_BASE
 (0xE0000000ULè

	)

1366 
	#DWT_BASE
 (0xE0001000ULè

	)

1367 
	#TPI_BASE
 (0xE0040000ULè

	)

1368 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1369 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1370 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1371 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1373 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1374 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1375 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1376 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1377 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1378 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1379 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1380 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1382 #ià(
__MPU_PRESENT
 == 1U)

1383 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1384 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1422 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1424 
ušt32_t
 
»g_v®ue
;

1425 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1427 
»g_v®ue
 = 
SCB
->
AIRCR
;

1428 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1429 
»g_v®ue
 = (reg_value |

1430 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1431 (
PriÜ™yGroupTmp
 << 8U) );

1432 
SCB
->
AIRCR
 = 
»g_v®ue
;

1441 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1443  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1452 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1454 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1463 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1465 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1478 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1487 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1489 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1498 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1500 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1511 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1513 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1524 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1526 ià((
št32_t
)(
IRQn
) < 0)

1528 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1532 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1546 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) < 0)

1551 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1555 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1616 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1618 
__DSB
();

1620 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1621 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1622 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1623 
__DSB
();

1627 
__NOP
();

1643 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1656 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1658 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1663 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1664 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1665 
SysTick
->
VAL
 = 0UL;

1666 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1667 
SysTick_CTRL_TICKINT_Msk
 |

1668 
SysTick_CTRL_ENABLE_Msk
;

1686 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1687 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1698 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1700 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1701 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1703 
ITM
->
PORT
[0U].
u32
 == 0UL)

1705 
__NOP
();

1707 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1709  (
	gch
);

1719 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1721 
št32_t
 
	gch
 = -1;

1723 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1725 
ch
 = 
ITM_RxBufãr
;

1726 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1729  (
	gch
);

1739 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1742 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1757 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm4.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM4_H_GENERIC


42 
	#__CORE_CM4_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM4_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM4_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x04Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM4_H_DEPENDANT


223 
	#__CORE_CM4_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM4_REV


232 
	#__CM4_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__NVIC_PRIO_BITS


247 
	#__NVIC_PRIO_BITS
 4U

	)

251 #iâdeà
__V’dÜ_SysTickCÚfig


252 
	#__V’dÜ_SysTickCÚfig
 0U

	)

265 #ifdeà
__ýlu¥lus


266 
	#__I
 vÞ©ž

	)

268 
	#__I
 vÞ©žcÚ¡

	)

270 
	#__O
 vÞ©ž

	)

271 
	#__IO
 vÞ©ž

	)

274 
	#__IM
 vÞ©žcÚ¡

	)

275 
	#__OM
 vÞ©ž

	)

276 
	#__IOM
 vÞ©ž

	)

312 
ušt32_t
 
_»£rved0
:16;

313 
ušt32_t
 
GE
:4;

314 
ušt32_t
 
_»£rved1
:7;

315 
ušt32_t
 
Q
:1;

316 
ušt32_t
 
V
:1;

317 
ušt32_t
 
C
:1;

318 
ušt32_t
 
Z
:1;

319 
ušt32_t
 
N
:1;

320 } 
b
;

321 
ušt32_t
 
w
;

322 } 
	tAPSR_Ty³
;

325 
	#APSR_N_Pos
 31U

	)

326 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

328 
	#APSR_Z_Pos
 30U

	)

329 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

331 
	#APSR_C_Pos
 29U

	)

332 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

334 
	#APSR_V_Pos
 28U

	)

335 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

337 
	#APSR_Q_Pos
 27U

	)

338 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

340 
	#APSR_GE_Pos
 16U

	)

341 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

351 
ušt32_t
 
ISR
:9;

352 
ušt32_t
 
_»£rved0
:23;

353 } 
b
;

354 
ušt32_t
 
w
;

355 } 
	tIPSR_Ty³
;

358 
	#IPSR_ISR_Pos
 0U

	)

359 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

369 
ušt32_t
 
ISR
:9;

370 
ušt32_t
 
_»£rved0
:7;

371 
ušt32_t
 
GE
:4;

372 
ušt32_t
 
_»£rved1
:4;

373 
ušt32_t
 
T
:1;

374 
ušt32_t
 
IT
:2;

375 
ušt32_t
 
Q
:1;

376 
ušt32_t
 
V
:1;

377 
ušt32_t
 
C
:1;

378 
ušt32_t
 
Z
:1;

379 
ušt32_t
 
N
:1;

380 } 
b
;

381 
ušt32_t
 
w
;

382 } 
	txPSR_Ty³
;

385 
	#xPSR_N_Pos
 31U

	)

386 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

388 
	#xPSR_Z_Pos
 30U

	)

389 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

391 
	#xPSR_C_Pos
 29U

	)

392 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

394 
	#xPSR_V_Pos
 28U

	)

395 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

397 
	#xPSR_Q_Pos
 27U

	)

398 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

400 
	#xPSR_IT_Pos
 25U

	)

401 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

403 
	#xPSR_T_Pos
 24U

	)

404 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

406 
	#xPSR_GE_Pos
 16U

	)

407 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

409 
	#xPSR_ISR_Pos
 0U

	)

410 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

420 
ušt32_t
 
nPRIV
:1;

421 
ušt32_t
 
SPSEL
:1;

422 
ušt32_t
 
FPCA
:1;

423 
ušt32_t
 
_»£rved0
:29;

424 } 
b
;

425 
ušt32_t
 
w
;

426 } 
	tCONTROL_Ty³
;

429 
	#CONTROL_FPCA_Pos
 2U

	)

430 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

432 
	#CONTROL_SPSEL_Pos
 1U

	)

433 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

435 
	#CONTROL_nPRIV_Pos
 0U

	)

436 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

453 
__IOM
 
ušt32_t
 
ISER
[8U];

454 
ušt32_t
 
RESERVED0
[24U];

455 
__IOM
 
ušt32_t
 
ICER
[8U];

456 
ušt32_t
 
RSERVED1
[24U];

457 
__IOM
 
ušt32_t
 
ISPR
[8U];

458 
ušt32_t
 
RESERVED2
[24U];

459 
__IOM
 
ušt32_t
 
ICPR
[8U];

460 
ušt32_t
 
RESERVED3
[24U];

461 
__IOM
 
ušt32_t
 
IABR
[8U];

462 
ušt32_t
 
RESERVED4
[56U];

463 
__IOM
 
ušt8_t
 
IP
[240U];

464 
ušt32_t
 
RESERVED5
[644U];

465 
__OM
 
ušt32_t
 
STIR
;

466 } 
	tNVIC_Ty³
;

469 
	#NVIC_STIR_INTID_Pos
 0U

	)

470 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

487 
__IM
 
ušt32_t
 
CPUID
;

488 
__IOM
 
ušt32_t
 
ICSR
;

489 
__IOM
 
ušt32_t
 
VTOR
;

490 
__IOM
 
ušt32_t
 
AIRCR
;

491 
__IOM
 
ušt32_t
 
SCR
;

492 
__IOM
 
ušt32_t
 
CCR
;

493 
__IOM
 
ušt8_t
 
SHP
[12U];

494 
__IOM
 
ušt32_t
 
SHCSR
;

495 
__IOM
 
ušt32_t
 
CFSR
;

496 
__IOM
 
ušt32_t
 
HFSR
;

497 
__IOM
 
ušt32_t
 
DFSR
;

498 
__IOM
 
ušt32_t
 
MMFAR
;

499 
__IOM
 
ušt32_t
 
BFAR
;

500 
__IOM
 
ušt32_t
 
AFSR
;

501 
__IM
 
ušt32_t
 
PFR
[2U];

502 
__IM
 
ušt32_t
 
DFR
;

503 
__IM
 
ušt32_t
 
ADR
;

504 
__IM
 
ušt32_t
 
MMFR
[4U];

505 
__IM
 
ušt32_t
 
ISAR
[5U];

506 
ušt32_t
 
RESERVED0
[5U];

507 
__IOM
 
ušt32_t
 
CPACR
;

508 } 
	tSCB_Ty³
;

511 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

512 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

514 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

515 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

517 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

518 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

520 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

521 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

523 
	#SCB_CPUID_REVISION_Pos
 0U

	)

524 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

527 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

528 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

530 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

531 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

533 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

534 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

536 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

537 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

539 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

540 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

542 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

543 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

545 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

546 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

548 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

549 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

551 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

552 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

554 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

555 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

558 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

559 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

562 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

563 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

566 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

568 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

569 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

571 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

572 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

575 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

578 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

580 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

581 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

584 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

585 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

587 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

588 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

590 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

591 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

594 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

595 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

597 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

598 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

600 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

601 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

603 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

604 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

606 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

607 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

609 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

610 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

613 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

614 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

616 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

617 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

619 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

620 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

622 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

623 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

625 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

626 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

628 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

629 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

631 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

632 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

634 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

635 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

637 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

638 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

640 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

641 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

643 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

644 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

646 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

647 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

649 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

650 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

652 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

653 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

656 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

657 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

659 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

660 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

662 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

663 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

666 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

667 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

669 
	#SCB_HFSR_FORCED_Pos
 30U

	)

670 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

672 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

673 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

676 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

677 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

679 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

680 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

682 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

683 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

685 
	#SCB_DFSR_BKPT_Pos
 1U

	)

686 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

688 
	#SCB_DFSR_HALTED_Pos
 0U

	)

689 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

706 
ušt32_t
 
RESERVED0
[1U];

707 
__IM
 
ušt32_t
 
ICTR
;

708 
__IOM
 
ušt32_t
 
ACTLR
;

709 } 
	tSCnSCB_Ty³
;

712 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

713 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

716 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

717 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

719 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

720 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

722 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

723 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

725 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

726 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

728 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

729 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

746 
__IOM
 
ušt32_t
 
CTRL
;

747 
__IOM
 
ušt32_t
 
LOAD
;

748 
__IOM
 
ušt32_t
 
VAL
;

749 
__IM
 
ušt32_t
 
CALIB
;

750 } 
	tSysTick_Ty³
;

753 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

754 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

756 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

757 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

759 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

760 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

762 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

763 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

766 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

767 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

770 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

771 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

774 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

775 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

777 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

778 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

780 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

781 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

798 
__OM
 union

800 
__OM
 
ušt8_t
 
u8
;

801 
__OM
 
ušt16_t
 
u16
;

802 
__OM
 
ušt32_t
 
u32
;

803 } 
PORT
 [32U];

804 
ušt32_t
 
RESERVED0
[864U];

805 
__IOM
 
ušt32_t
 
TER
;

806 
ušt32_t
 
RESERVED1
[15U];

807 
__IOM
 
ušt32_t
 
TPR
;

808 
ušt32_t
 
RESERVED2
[15U];

809 
__IOM
 
ušt32_t
 
TCR
;

810 
ušt32_t
 
RESERVED3
[29U];

811 
__OM
 
ušt32_t
 
IWR
;

812 
__IM
 
ušt32_t
 
IRR
;

813 
__IOM
 
ušt32_t
 
IMCR
;

814 
ušt32_t
 
RESERVED4
[43U];

815 
__OM
 
ušt32_t
 
LAR
;

816 
__IM
 
ušt32_t
 
LSR
;

817 
ušt32_t
 
RESERVED5
[6U];

818 
__IM
 
ušt32_t
 
PID4
;

819 
__IM
 
ušt32_t
 
PID5
;

820 
__IM
 
ušt32_t
 
PID6
;

821 
__IM
 
ušt32_t
 
PID7
;

822 
__IM
 
ušt32_t
 
PID0
;

823 
__IM
 
ušt32_t
 
PID1
;

824 
__IM
 
ušt32_t
 
PID2
;

825 
__IM
 
ušt32_t
 
PID3
;

826 
__IM
 
ušt32_t
 
CID0
;

827 
__IM
 
ušt32_t
 
CID1
;

828 
__IM
 
ušt32_t
 
CID2
;

829 
__IM
 
ušt32_t
 
CID3
;

830 } 
	tITM_Ty³
;

833 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

834 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

837 
	#ITM_TCR_BUSY_Pos
 23U

	)

838 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

840 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

841 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

843 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

844 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

846 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

847 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

849 
	#ITM_TCR_SWOENA_Pos
 4U

	)

850 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

852 
	#ITM_TCR_DWTENA_Pos
 3U

	)

853 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

855 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

856 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

858 
	#ITM_TCR_TSENA_Pos
 1U

	)

859 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

861 
	#ITM_TCR_ITMENA_Pos
 0U

	)

862 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

865 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

866 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

869 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

870 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

873 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

874 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IOM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1133 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1134 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1136 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1137 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1139 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1140 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1143 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1145 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1146 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1148 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1149 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1151 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1152 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1155 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1156 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1159 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1160 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1163 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1164 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1166 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1167 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1169 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1170 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1172 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1173 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1175 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1176 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1178 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1179 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1182 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1183 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1185 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1186 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 #ià(
__MPU_PRESENT
 == 1U)

1204 
__IM
 
ušt32_t
 
TYPE
;

1205 
__IOM
 
ušt32_t
 
CTRL
;

1206 
__IOM
 
ušt32_t
 
RNR
;

1207 
__IOM
 
ušt32_t
 
RBAR
;

1208 
__IOM
 
ušt32_t
 
RASR
;

1209 
__IOM
 
ušt32_t
 
RBAR_A1
;

1210 
__IOM
 
ušt32_t
 
RASR_A1
;

1211 
__IOM
 
ušt32_t
 
RBAR_A2
;

1212 
__IOM
 
ušt32_t
 
RASR_A2
;

1213 
__IOM
 
ušt32_t
 
RBAR_A3
;

1214 
__IOM
 
ušt32_t
 
RASR_A3
;

1215 } 
	tMPU_Ty³
;

1218 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1219 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1221 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1222 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1224 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1225 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1228 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1229 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1231 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1232 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1234 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1235 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1238 
	#MPU_RNR_REGION_Pos
 0U

	)

1239 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1242 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1243 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1245 
	#MPU_RBAR_VALID_Pos
 4U

	)

1246 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1248 
	#MPU_RBAR_REGION_Pos
 0U

	)

1249 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1252 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1253 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1255 
	#MPU_RASR_XN_Pos
 28U

	)

1256 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1258 
	#MPU_RASR_AP_Pos
 24U

	)

1259 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1261 
	#MPU_RASR_TEX_Pos
 19U

	)

1262 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1264 
	#MPU_RASR_S_Pos
 18U

	)

1265 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1267 
	#MPU_RASR_C_Pos
 17U

	)

1268 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1270 
	#MPU_RASR_B_Pos
 16U

	)

1271 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1273 
	#MPU_RASR_SRD_Pos
 8U

	)

1274 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1276 
	#MPU_RASR_SIZE_Pos
 1U

	)

1277 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1279 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1280 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1286 #ià(
__FPU_PRESENT
 == 1U)

1299 
ušt32_t
 
RESERVED0
[1U];

1300 
__IOM
 
ušt32_t
 
FPCCR
;

1301 
__IOM
 
ušt32_t
 
FPCAR
;

1302 
__IOM
 
ušt32_t
 
FPDSCR
;

1303 
__IM
 
ušt32_t
 
MVFR0
;

1304 
__IM
 
ušt32_t
 
MVFR1
;

1305 } 
	tFPU_Ty³
;

1308 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1309 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1311 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1312 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1314 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1315 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1317 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1318 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1320 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1321 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1323 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1324 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1326 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1327 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1329 
	#FPU_FPCCR_USER_Pos
 1U

	)

1330 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1332 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1333 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1336 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1337 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1340 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1341 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1343 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1344 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1346 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1347 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1349 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1350 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1353 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1354 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1356 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1357 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1359 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1360 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1362 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1363 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1365 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1366 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1368 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1369 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1371 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1372 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1374 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1375 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1378 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1379 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1381 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1382 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1384 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1385 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1387 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1388 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1406 
__IOM
 
ušt32_t
 
DHCSR
;

1407 
__OM
 
ušt32_t
 
DCRSR
;

1408 
__IOM
 
ušt32_t
 
DCRDR
;

1409 
__IOM
 
ušt32_t
 
DEMCR
;

1410 } 
	tCÜeDebug_Ty³
;

1413 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1414 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1416 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1417 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1419 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1420 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1422 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1423 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1425 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1426 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1429 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1432 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1435 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1438 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1441 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1444 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1447 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1450 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1451 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1453 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1454 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1457 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1458 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1460 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1461 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1463 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1464 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1466 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1467 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1469 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1470 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1473 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1476 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1479 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1482 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1485 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1488 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1491 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1494 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1512 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1520 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1533 
	#SCS_BASE
 (0xE000E000ULè

	)

1534 
	#ITM_BASE
 (0xE0000000ULè

	)

1535 
	#DWT_BASE
 (0xE0001000ULè

	)

1536 
	#TPI_BASE
 (0xE0040000ULè

	)

1537 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1538 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1539 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1540 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1542 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1543 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1544 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1545 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1546 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1547 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1548 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1549 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1551 #ià(
__MPU_PRESENT
 == 1U)

1552 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1553 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1556 #ià(
__FPU_PRESENT
 == 1U)

1557 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1558 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1596 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1598 
ušt32_t
 
»g_v®ue
;

1599 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
»g_v®ue
 = 
SCB
->
AIRCR
;

1602 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1603 
»g_v®ue
 = (reg_value |

1604 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1605 (
PriÜ™yGroupTmp
 << 8U) );

1606 
SCB
->
AIRCR
 = 
»g_v®ue
;

1615 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1617  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1626 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1628 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1637 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1639 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1650 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1652 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1661 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1663 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1672 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1674 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1685 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1687 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1698 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1700 ià((
št32_t
)(
IRQn
) < 0)

1702 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1706 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1720 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1723 ià((
št32_t
)(
IRQn
) < 0)

1725 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1729 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1745 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1747 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1748 
ušt32_t
 
P»em±PriÜ™yB™s
;

1749 
ušt32_t
 
SubPriÜ™yB™s
;

1751 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1752 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1755 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1756 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1772 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1774 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1775 
ušt32_t
 
P»em±PriÜ™yB™s
;

1776 
ušt32_t
 
SubPriÜ™yB™s
;

1778 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1779 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1781 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1782 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1790 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1792 
__DSB
();

1794 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1795 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1796 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1797 
__DSB
();

1801 
__NOP
();

1817 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm7.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM7_H_GENERIC


42 
	#__CORE_CM7_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM7_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM7_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x07Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM7_H_DEPENDANT


223 
	#__CORE_CM7_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM7_REV


232 
	#__CM7_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__ICACHE_PRESENT


247 
	#__ICACHE_PRESENT
 0U

	)

251 #iâdeà
__DCACHE_PRESENT


252 
	#__DCACHE_PRESENT
 0U

	)

256 #iâdeà
__DTCM_PRESENT


257 
	#__DTCM_PRESENT
 0U

	)

261 #iâdeà
__NVIC_PRIO_BITS


262 
	#__NVIC_PRIO_BITS
 3U

	)

266 #iâdeà
__V’dÜ_SysTickCÚfig


267 
	#__V’dÜ_SysTickCÚfig
 0U

	)

280 #ifdeà
__ýlu¥lus


281 
	#__I
 vÞ©ž

	)

283 
	#__I
 vÞ©žcÚ¡

	)

285 
	#__O
 vÞ©ž

	)

286 
	#__IO
 vÞ©ž

	)

289 
	#__IM
 vÞ©žcÚ¡

	)

290 
	#__OM
 vÞ©ž

	)

291 
	#__IOM
 vÞ©ž

	)

327 
ušt32_t
 
_»£rved0
:16;

328 
ušt32_t
 
GE
:4;

329 
ušt32_t
 
_»£rved1
:7;

330 
ušt32_t
 
Q
:1;

331 
ušt32_t
 
V
:1;

332 
ušt32_t
 
C
:1;

333 
ušt32_t
 
Z
:1;

334 
ušt32_t
 
N
:1;

335 } 
b
;

336 
ušt32_t
 
w
;

337 } 
	tAPSR_Ty³
;

340 
	#APSR_N_Pos
 31U

	)

341 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

343 
	#APSR_Z_Pos
 30U

	)

344 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

346 
	#APSR_C_Pos
 29U

	)

347 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

349 
	#APSR_V_Pos
 28U

	)

350 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

352 
	#APSR_Q_Pos
 27U

	)

353 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

355 
	#APSR_GE_Pos
 16U

	)

356 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

366 
ušt32_t
 
ISR
:9;

367 
ušt32_t
 
_»£rved0
:23;

368 } 
b
;

369 
ušt32_t
 
w
;

370 } 
	tIPSR_Ty³
;

373 
	#IPSR_ISR_Pos
 0U

	)

374 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

384 
ušt32_t
 
ISR
:9;

385 
ušt32_t
 
_»£rved0
:7;

386 
ušt32_t
 
GE
:4;

387 
ušt32_t
 
_»£rved1
:4;

388 
ušt32_t
 
T
:1;

389 
ušt32_t
 
IT
:2;

390 
ušt32_t
 
Q
:1;

391 
ušt32_t
 
V
:1;

392 
ušt32_t
 
C
:1;

393 
ušt32_t
 
Z
:1;

394 
ušt32_t
 
N
:1;

395 } 
b
;

396 
ušt32_t
 
w
;

397 } 
	txPSR_Ty³
;

400 
	#xPSR_N_Pos
 31U

	)

401 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

403 
	#xPSR_Z_Pos
 30U

	)

404 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

406 
	#xPSR_C_Pos
 29U

	)

407 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

409 
	#xPSR_V_Pos
 28U

	)

410 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

412 
	#xPSR_Q_Pos
 27U

	)

413 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

415 
	#xPSR_IT_Pos
 25U

	)

416 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

418 
	#xPSR_T_Pos
 24U

	)

419 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

421 
	#xPSR_GE_Pos
 16U

	)

422 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

424 
	#xPSR_ISR_Pos
 0U

	)

425 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

435 
ušt32_t
 
nPRIV
:1;

436 
ušt32_t
 
SPSEL
:1;

437 
ušt32_t
 
FPCA
:1;

438 
ušt32_t
 
_»£rved0
:29;

439 } 
b
;

440 
ušt32_t
 
w
;

441 } 
	tCONTROL_Ty³
;

444 
	#CONTROL_FPCA_Pos
 2U

	)

445 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

447 
	#CONTROL_SPSEL_Pos
 1U

	)

448 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

450 
	#CONTROL_nPRIV_Pos
 0U

	)

451 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

468 
__IOM
 
ušt32_t
 
ISER
[8U];

469 
ušt32_t
 
RESERVED0
[24U];

470 
__IOM
 
ušt32_t
 
ICER
[8U];

471 
ušt32_t
 
RSERVED1
[24U];

472 
__IOM
 
ušt32_t
 
ISPR
[8U];

473 
ušt32_t
 
RESERVED2
[24U];

474 
__IOM
 
ušt32_t
 
ICPR
[8U];

475 
ušt32_t
 
RESERVED3
[24U];

476 
__IOM
 
ušt32_t
 
IABR
[8U];

477 
ušt32_t
 
RESERVED4
[56U];

478 
__IOM
 
ušt8_t
 
IP
[240U];

479 
ušt32_t
 
RESERVED5
[644U];

480 
__OM
 
ušt32_t
 
STIR
;

481 } 
	tNVIC_Ty³
;

484 
	#NVIC_STIR_INTID_Pos
 0U

	)

485 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

502 
__IM
 
ušt32_t
 
CPUID
;

503 
__IOM
 
ušt32_t
 
ICSR
;

504 
__IOM
 
ušt32_t
 
VTOR
;

505 
__IOM
 
ušt32_t
 
AIRCR
;

506 
__IOM
 
ušt32_t
 
SCR
;

507 
__IOM
 
ušt32_t
 
CCR
;

508 
__IOM
 
ušt8_t
 
SHPR
[12U];

509 
__IOM
 
ušt32_t
 
SHCSR
;

510 
__IOM
 
ušt32_t
 
CFSR
;

511 
__IOM
 
ušt32_t
 
HFSR
;

512 
__IOM
 
ušt32_t
 
DFSR
;

513 
__IOM
 
ušt32_t
 
MMFAR
;

514 
__IOM
 
ušt32_t
 
BFAR
;

515 
__IOM
 
ušt32_t
 
AFSR
;

516 
__IM
 
ušt32_t
 
ID_PFR
[2U];

517 
__IM
 
ušt32_t
 
ID_DFR
;

518 
__IM
 
ušt32_t
 
ID_AFR
;

519 
__IM
 
ušt32_t
 
ID_MFR
[4U];

520 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

521 
ušt32_t
 
RESERVED0
[1U];

522 
__IM
 
ušt32_t
 
CLIDR
;

523 
__IM
 
ušt32_t
 
CTR
;

524 
__IM
 
ušt32_t
 
CCSIDR
;

525 
__IOM
 
ušt32_t
 
CSSELR
;

526 
__IOM
 
ušt32_t
 
CPACR
;

527 
ušt32_t
 
RESERVED3
[93U];

528 
__OM
 
ušt32_t
 
STIR
;

529 
ušt32_t
 
RESERVED4
[15U];

530 
__IM
 
ušt32_t
 
MVFR0
;

531 
__IM
 
ušt32_t
 
MVFR1
;

532 
__IM
 
ušt32_t
 
MVFR2
;

533 
ušt32_t
 
RESERVED5
[1U];

534 
__OM
 
ušt32_t
 
ICIALLU
;

535 
ušt32_t
 
RESERVED6
[1U];

536 
__OM
 
ušt32_t
 
ICIMVAU
;

537 
__OM
 
ušt32_t
 
DCIMVAC
;

538 
__OM
 
ušt32_t
 
DCISW
;

539 
__OM
 
ušt32_t
 
DCCMVAU
;

540 
__OM
 
ušt32_t
 
DCCMVAC
;

541 
__OM
 
ušt32_t
 
DCCSW
;

542 
__OM
 
ušt32_t
 
DCCIMVAC
;

543 
__OM
 
ušt32_t
 
DCCISW
;

544 
ušt32_t
 
RESERVED7
[6U];

545 
__IOM
 
ušt32_t
 
ITCMCR
;

546 
__IOM
 
ušt32_t
 
DTCMCR
;

547 
__IOM
 
ušt32_t
 
AHBPCR
;

548 
__IOM
 
ušt32_t
 
CACR
;

549 
__IOM
 
ušt32_t
 
AHBSCR
;

550 
ušt32_t
 
RESERVED8
[1U];

551 
__IOM
 
ušt32_t
 
ABFSR
;

552 } 
	tSCB_Ty³
;

555 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

556 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

558 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

559 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

561 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

562 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

564 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

565 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

567 
	#SCB_CPUID_REVISION_Pos
 0U

	)

568 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

574 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

575 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

577 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

578 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

580 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

581 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

583 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

584 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

586 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

587 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

589 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

590 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

592 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

593 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

595 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

596 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

598 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

599 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

602 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

603 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

606 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

607 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

609 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

610 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

612 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

613 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

615 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

616 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

618 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

619 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

621 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

622 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

624 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

625 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

628 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

629 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

631 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

632 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

634 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

635 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

638 
	#SCB_CCR_BP_Pos
 18U

	)

639 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

641 
	#SCB_CCR_IC_Pos
 17U

	)

642 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

644 
	#SCB_CCR_DC_Pos
 16U

	)

645 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

647 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

648 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

650 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

651 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

653 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

654 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

656 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

657 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

659 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

660 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

662 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

663 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

666 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

667 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

669 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

670 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

672 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

673 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

675 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

676 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

678 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

679 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

682 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

685 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

687 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

688 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

690 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

691 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

693 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

694 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

697 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

699 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

700 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

702 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

703 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

705 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

706 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

709 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

710 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

712 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

713 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

715 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

716 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

719 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

720 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

722 
	#SCB_HFSR_FORCED_Pos
 30U

	)

723 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

725 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

726 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

729 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

730 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

732 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

733 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

735 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

736 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

738 
	#SCB_DFSR_BKPT_Pos
 1U

	)

739 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

741 
	#SCB_DFSR_HALTED_Pos
 0U

	)

742 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

745 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

746 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

748 
	#SCB_CLIDR_LOC_Pos
 24U

	)

749 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

752 
	#SCB_CTR_FORMAT_Pos
 29U

	)

753 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

755 
	#SCB_CTR_CWG_Pos
 24U

	)

756 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

758 
	#SCB_CTR_ERG_Pos
 20U

	)

759 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

761 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

762 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

764 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

765 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

768 
	#SCB_CCSIDR_WT_Pos
 31U

	)

769 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

771 
	#SCB_CCSIDR_WB_Pos
 30U

	)

772 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

774 
	#SCB_CCSIDR_RA_Pos
 29U

	)

775 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

777 
	#SCB_CCSIDR_WA_Pos
 28U

	)

778 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

780 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

781 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

783 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

784 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

786 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

787 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

790 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

791 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

793 
	#SCB_CSSELR_IND_Pos
 0U

	)

794 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

797 
	#SCB_STIR_INTID_Pos
 0U

	)

798 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

801 
	#SCB_DCISW_WAY_Pos
 30U

	)

802 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

804 
	#SCB_DCISW_SET_Pos
 5U

	)

805 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

808 
	#SCB_DCCSW_WAY_Pos
 30U

	)

809 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

811 
	#SCB_DCCSW_SET_Pos
 5U

	)

812 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

815 
	#SCB_DCCISW_WAY_Pos
 30U

	)

816 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

818 
	#SCB_DCCISW_SET_Pos
 5U

	)

819 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

822 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

823 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

825 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

826 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

828 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

829 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

831 
	#SCB_ITCMCR_EN_Pos
 0U

	)

832 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

835 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

836 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

838 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

839 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

841 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

842 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

844 
	#SCB_DTCMCR_EN_Pos
 0U

	)

845 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

848 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

849 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

851 
	#SCB_AHBPCR_EN_Pos
 0U

	)

852 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

855 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

856 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

858 
	#SCB_CACR_ECCEN_Pos
 1U

	)

859 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

861 
	#SCB_CACR_SIWT_Pos
 0U

	)

862 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

865 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

866 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

868 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

869 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

871 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

872 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

875 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

876 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

878 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

879 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

881 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

882 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

884 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

885 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

887 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

888 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

890 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

891 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

908 
ušt32_t
 
RESERVED0
[1U];

909 
__IM
 
ušt32_t
 
ICTR
;

910 
__IOM
 
ušt32_t
 
ACTLR
;

911 } 
	tSCnSCB_Ty³
;

914 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

915 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

918 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

919 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

921 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

922 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

924 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

925 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

927 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

928 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

930 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

931 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

948 
__IOM
 
ušt32_t
 
CTRL
;

949 
__IOM
 
ušt32_t
 
LOAD
;

950 
__IOM
 
ušt32_t
 
VAL
;

951 
__IM
 
ušt32_t
 
CALIB
;

952 } 
	tSysTick_Ty³
;

955 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

956 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

958 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

959 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

961 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

962 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

964 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

965 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

968 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

969 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

972 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

973 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

976 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

977 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

979 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

980 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

982 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

983 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1000 
__OM
 union

1002 
__OM
 
ušt8_t
 
u8
;

1003 
__OM
 
ušt16_t
 
u16
;

1004 
__OM
 
ušt32_t
 
u32
;

1005 } 
PORT
 [32U];

1006 
ušt32_t
 
RESERVED0
[864U];

1007 
__IOM
 
ušt32_t
 
TER
;

1008 
ušt32_t
 
RESERVED1
[15U];

1009 
__IOM
 
ušt32_t
 
TPR
;

1010 
ušt32_t
 
RESERVED2
[15U];

1011 
__IOM
 
ušt32_t
 
TCR
;

1012 
ušt32_t
 
RESERVED3
[29U];

1013 
__OM
 
ušt32_t
 
IWR
;

1014 
__IM
 
ušt32_t
 
IRR
;

1015 
__IOM
 
ušt32_t
 
IMCR
;

1016 
ušt32_t
 
RESERVED4
[43U];

1017 
__OM
 
ušt32_t
 
LAR
;

1018 
__IM
 
ušt32_t
 
LSR
;

1019 
ušt32_t
 
RESERVED5
[6U];

1020 
__IM
 
ušt32_t
 
PID4
;

1021 
__IM
 
ušt32_t
 
PID5
;

1022 
__IM
 
ušt32_t
 
PID6
;

1023 
__IM
 
ušt32_t
 
PID7
;

1024 
__IM
 
ušt32_t
 
PID0
;

1025 
__IM
 
ušt32_t
 
PID1
;

1026 
__IM
 
ušt32_t
 
PID2
;

1027 
__IM
 
ušt32_t
 
PID3
;

1028 
__IM
 
ušt32_t
 
CID0
;

1029 
__IM
 
ušt32_t
 
CID1
;

1030 
__IM
 
ušt32_t
 
CID2
;

1031 
__IM
 
ušt32_t
 
CID3
;

1032 } 
	tITM_Ty³
;

1035 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1036 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1039 
	#ITM_TCR_BUSY_Pos
 23U

	)

1040 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1042 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1043 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1045 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1046 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1048 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1049 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1051 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1052 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1054 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1055 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1057 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1058 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1060 
	#ITM_TCR_TSENA_Pos
 1U

	)

1061 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1063 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1064 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1067 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1068 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1071 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1072 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1075 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1076 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1079 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1080 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1082 
	#ITM_LSR_Acûss_Pos
 1U

	)

1083 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1085 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1086 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1103 
__IOM
 
ušt32_t
 
CTRL
;

1104 
__IOM
 
ušt32_t
 
CYCCNT
;

1105 
__IOM
 
ušt32_t
 
CPICNT
;

1106 
__IOM
 
ušt32_t
 
EXCCNT
;

1107 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1108 
__IOM
 
ušt32_t
 
LSUCNT
;

1109 
__IOM
 
ušt32_t
 
FOLDCNT
;

1110 
__IM
 
ušt32_t
 
PCSR
;

1111 
__IOM
 
ušt32_t
 
COMP0
;

1112 
__IOM
 
ušt32_t
 
MASK0
;

1113 
__IOM
 
ušt32_t
 
FUNCTION0
;

1114 
ušt32_t
 
RESERVED0
[1U];

1115 
__IOM
 
ušt32_t
 
COMP1
;

1116 
__IOM
 
ušt32_t
 
MASK1
;

1117 
__IOM
 
ušt32_t
 
FUNCTION1
;

1118 
ušt32_t
 
RESERVED1
[1U];

1119 
__IOM
 
ušt32_t
 
COMP2
;

1120 
__IOM
 
ušt32_t
 
MASK2
;

1121 
__IOM
 
ušt32_t
 
FUNCTION2
;

1122 
ušt32_t
 
RESERVED2
[1U];

1123 
__IOM
 
ušt32_t
 
COMP3
;

1124 
__IOM
 
ušt32_t
 
MASK3
;

1125 
__IOM
 
ušt32_t
 
FUNCTION3
;

1126 
ušt32_t
 
RESERVED3
[981U];

1127 
__OM
 
ušt32_t
 
LAR
;

1128 
__IM
 
ušt32_t
 
LSR
;

1129 } 
	tDWT_Ty³
;

1132 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1133 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1135 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1136 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1138 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1139 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1141 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1142 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1144 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1145 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1147 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1148 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1150 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1151 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1153 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1154 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1156 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1157 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1159 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1160 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1162 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1163 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1166 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1168 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1169 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1171 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1172 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1174 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1175 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1177 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1178 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1180 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1181 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1183 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1184 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1187 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1188 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1191 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1192 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1195 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1196 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1199 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1200 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1203 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1204 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1207 
	#DWT_MASK_MASK_Pos
 0U

	)

1208 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1211 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1212 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1214 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1215 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1217 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1218 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1220 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1221 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1223 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1224 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1226 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1227 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1229 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1230 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1232 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1233 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1235 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1236 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1253 
__IOM
 
ušt32_t
 
SSPSR
;

1254 
__IOM
 
ušt32_t
 
CSPSR
;

1255 
ušt32_t
 
RESERVED0
[2U];

1256 
__IOM
 
ušt32_t
 
ACPR
;

1257 
ušt32_t
 
RESERVED1
[55U];

1258 
__IOM
 
ušt32_t
 
SPPR
;

1259 
ušt32_t
 
RESERVED2
[131U];

1260 
__IM
 
ušt32_t
 
FFSR
;

1261 
__IOM
 
ušt32_t
 
FFCR
;

1262 
__IM
 
ušt32_t
 
FSCR
;

1263 
ušt32_t
 
RESERVED3
[759U];

1264 
__IM
 
ušt32_t
 
TRIGGER
;

1265 
__IM
 
ušt32_t
 
FIFO0
;

1266 
__IM
 
ušt32_t
 
ITATBCTR2
;

1267 
ušt32_t
 
RESERVED4
[1U];

1268 
__IM
 
ušt32_t
 
ITATBCTR0
;

1269 
__IM
 
ušt32_t
 
FIFO1
;

1270 
__IOM
 
ušt32_t
 
ITCTRL
;

1271 
ušt32_t
 
RESERVED5
[39U];

1272 
__IOM
 
ušt32_t
 
CLAIMSET
;

1273 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1274 
ušt32_t
 
RESERVED7
[8U];

1275 
__IM
 
ušt32_t
 
DEVID
;

1276 
__IM
 
ušt32_t
 
DEVTYPE
;

1277 } 
	tTPI_Ty³
;

1280 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1281 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1284 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1285 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1288 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1289 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1291 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1292 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1294 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1295 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1297 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1298 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1301 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1302 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1304 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1305 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1308 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1309 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1312 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1313 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1315 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1316 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1318 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1319 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1321 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1322 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1324 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1325 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1327 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1328 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1330 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1331 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1334 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1335 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1338 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1339 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1341 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1342 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1344 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1345 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1347 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1348 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1350 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1351 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1353 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1354 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1356 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1357 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1360 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1361 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1364 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1365 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1368 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1369 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1371 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1372 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1374 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1375 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1377 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1378 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1380 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1381 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1383 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1384 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1387 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1388 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1390 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1391 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1396 #ià(
__MPU_PRESENT
 == 1U)

1409 
__IM
 
ušt32_t
 
TYPE
;

1410 
__IOM
 
ušt32_t
 
CTRL
;

1411 
__IOM
 
ušt32_t
 
RNR
;

1412 
__IOM
 
ušt32_t
 
RBAR
;

1413 
__IOM
 
ušt32_t
 
RASR
;

1414 
__IOM
 
ušt32_t
 
RBAR_A1
;

1415 
__IOM
 
ušt32_t
 
RASR_A1
;

1416 
__IOM
 
ušt32_t
 
RBAR_A2
;

1417 
__IOM
 
ušt32_t
 
RASR_A2
;

1418 
__IOM
 
ušt32_t
 
RBAR_A3
;

1419 
__IOM
 
ušt32_t
 
RASR_A3
;

1420 } 
	tMPU_Ty³
;

1423 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1424 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1426 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1427 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1429 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1430 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1433 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1434 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1436 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1437 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1439 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1440 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1443 
	#MPU_RNR_REGION_Pos
 0U

	)

1444 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1447 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1448 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1450 
	#MPU_RBAR_VALID_Pos
 4U

	)

1451 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1453 
	#MPU_RBAR_REGION_Pos
 0U

	)

1454 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1457 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1458 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1460 
	#MPU_RASR_XN_Pos
 28U

	)

1461 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1463 
	#MPU_RASR_AP_Pos
 24U

	)

1464 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1466 
	#MPU_RASR_TEX_Pos
 19U

	)

1467 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1469 
	#MPU_RASR_S_Pos
 18U

	)

1470 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1472 
	#MPU_RASR_C_Pos
 17U

	)

1473 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1475 
	#MPU_RASR_B_Pos
 16U

	)

1476 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1478 
	#MPU_RASR_SRD_Pos
 8U

	)

1479 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1481 
	#MPU_RASR_SIZE_Pos
 1U

	)

1482 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1484 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1485 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1491 #ià(
__FPU_PRESENT
 == 1U)

1504 
ušt32_t
 
RESERVED0
[1U];

1505 
__IOM
 
ušt32_t
 
FPCCR
;

1506 
__IOM
 
ušt32_t
 
FPCAR
;

1507 
__IOM
 
ušt32_t
 
FPDSCR
;

1508 
__IM
 
ušt32_t
 
MVFR0
;

1509 
__IM
 
ušt32_t
 
MVFR1
;

1510 
__IM
 
ušt32_t
 
MVFR2
;

1511 } 
	tFPU_Ty³
;

1514 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1515 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1517 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1518 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1520 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1521 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1523 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1524 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1526 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1527 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1529 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1530 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1532 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1533 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1535 
	#FPU_FPCCR_USER_Pos
 1U

	)

1536 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1538 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1539 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1542 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1543 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1546 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1547 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1549 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1550 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1552 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1553 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1555 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1556 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1559 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1560 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1562 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1563 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1565 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1566 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1568 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1569 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1571 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1572 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1574 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1575 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1577 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1578 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1580 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1581 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1584 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1585 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1587 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1588 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1590 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1591 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1593 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1594 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1614 
__IOM
 
ušt32_t
 
DHCSR
;

1615 
__OM
 
ušt32_t
 
DCRSR
;

1616 
__IOM
 
ušt32_t
 
DCRDR
;

1617 
__IOM
 
ušt32_t
 
DEMCR
;

1618 } 
	tCÜeDebug_Ty³
;

1621 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1622 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1624 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1625 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1627 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1628 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1630 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1631 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1633 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1634 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1636 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1637 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1639 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1640 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1642 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1643 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1646 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1649 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1652 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1655 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1658 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1659 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1661 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1662 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1665 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1666 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1668 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1669 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1671 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1672 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1674 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1675 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1677 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1678 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1680 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1681 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1683 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1684 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1686 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1687 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1690 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1693 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1696 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1699 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1702 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1720 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1728 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1741 
	#SCS_BASE
 (0xE000E000ULè

	)

1742 
	#ITM_BASE
 (0xE0000000ULè

	)

1743 
	#DWT_BASE
 (0xE0001000ULè

	)

1744 
	#TPI_BASE
 (0xE0040000ULè

	)

1745 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1746 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1747 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1748 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1750 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1751 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1752 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1753 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1754 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1755 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1756 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1757 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1759 #ià(
__MPU_PRESENT
 == 1U)

1760 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1761 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1764 #ià(
__FPU_PRESENT
 == 1U)

1765 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1766 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1806 
ušt32_t
 
»g_v®ue
;

1807 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1809 
»g_v®ue
 = 
SCB
->
AIRCR
;

1810 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1811 
»g_v®ue
 = (reg_value |

1812 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1813 (
PriÜ™yGroupTmp
 << 8U) );

1814 
SCB
->
AIRCR
 = 
»g_v®ue
;

1823 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1825  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1834 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1836 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1845 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1847 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1858 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1860 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1869 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1871 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1880 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1882 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1893 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1895 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1906 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1908 ià((
št32_t
)(
IRQn
) < 0)

1910 
SCB
->
SHPR
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1914 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1928 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1931 ià((
št32_t
)(
IRQn
) < 0)

1933 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1937 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1953 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1955 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1956 
ušt32_t
 
P»em±PriÜ™yB™s
;

1957 
ušt32_t
 
SubPriÜ™yB™s
;

1959 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1960 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1963 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1964 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1980 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1982 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1983 
ušt32_t
 
P»em±PriÜ™yB™s
;

1984 
ušt32_t
 
SubPriÜ™yB™s
;

1986 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1987 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1989 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1990 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1998 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

2000 
__DSB
();

2002 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2003 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2004 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2005 
__DSB
();

2009 
__NOP
();

2032 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2034 
ušt32_t
 
mvä0
;

2036 
mvä0
 = 
SCB
->
MVFR0
;

2037 ià((
mvä0
 & 0x00000FF0UL) == 0x220UL)

2041 ià((
mvä0
 & 0x00000FF0UL) == 0x020UL)

2065 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2066 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2073 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2075 #ià(
__ICACHE_PRESENT
 == 1U)

2076 
__DSB
();

2077 
__ISB
();

2078 
SCB
->
ICIALLU
 = 0UL;

2079 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2080 
__DSB
();

2081 
__ISB
();

2090 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2092 #ià(
__ICACHE_PRESENT
 == 1U)

2093 
__DSB
();

2094 
__ISB
();

2095 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2096 
SCB
->
ICIALLU
 = 0UL;

2097 
__DSB
();

2098 
__ISB
();

2107 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2109 #ià(
__ICACHE_PRESENT
 == 1U)

2110 
__DSB
();

2111 
__ISB
();

2112 
SCB
->
ICIALLU
 = 0UL;

2113 
__DSB
();

2114 
__ISB
();

2123 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2125 #ià(
__DCACHE_PRESENT
 == 1U)

2126 
ušt32_t
 
ccsidr
;

2127 
ušt32_t
 
£ts
;

2128 
ušt32_t
 
ways
;

2130 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2131 
__DSB
();

2133 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2138 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2140 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2141 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2142 #ià
defšed
 ( 
__CC_ARM
 )

2143 
__scheduË_b¬r›r
();

2145 } 
ways
--);

2146 } 
£ts
--);

2147 
__DSB
();

2149 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2163 #ià(
__DCACHE_PRESENT
 == 1U)

2164 
ušt32_t
 
ccsidr
;

2165 
ušt32_t
 
£ts
;

2166 
ušt32_t
 
ways
;

2168 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2169 
__DSB
();

2171 
ccsidr
 = 
SCB
->
CCSIDR
;

2173 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2176 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2178 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2180 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2181 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2182 #ià
defšed
 ( 
__CC_ARM
 )

2183 
__scheduË_b¬r›r
();

2185 } 
ways
--);

2186 } 
£ts
--);

2188 
__DSB
();

2189 
__ISB
();

2198 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2200 #ià(
__DCACHE_PRESENT
 == 1U)

2201 
ušt32_t
 
ccsidr
;

2202 
ušt32_t
 
£ts
;

2203 
ušt32_t
 
ways
;

2205 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2206 
__DSB
();

2208 
ccsidr
 = 
SCB
->
CCSIDR
;

2211 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2213 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2215 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2216 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2217 #ià
defšed
 ( 
__CC_ARM
 )

2218 
__scheduË_b¬r›r
();

2220 } 
ways
--);

2221 } 
£ts
--);

2223 
__DSB
();

2224 
__ISB
();

2233 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2235 #ià(
__DCACHE_PRESENT
 == 1U)

2236 
ušt32_t
 
ccsidr
;

2237 
ušt32_t
 
£ts
;

2238 
ušt32_t
 
ways
;

2240 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2241 
__DSB
();

2243 
ccsidr
 = 
SCB
->
CCSIDR
;

2246 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2248 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2250 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2251 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2252 #ià
defšed
 ( 
__CC_ARM
 )

2253 
__scheduË_b¬r›r
();

2255 } 
ways
--);

2256 } 
£ts
--);

2258 
__DSB
();

2259 
__ISB
();

2268 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2270 #ià(
__DCACHE_PRESENT
 == 1U)

2271 
ušt32_t
 
ccsidr
;

2272 
ušt32_t
 
£ts
;

2273 
ušt32_t
 
ways
;

2275 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2276 
__DSB
();

2278 
ccsidr
 = 
SCB
->
CCSIDR
;

2281 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2283 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2285 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2286 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2287 #ià
defšed
 ( 
__CC_ARM
 )

2288 
__scheduË_b¬r›r
();

2290 } 
ways
--);

2291 } 
£ts
--);

2293 
__DSB
();

2294 
__ISB
();

2305 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2307 #ià(
__DCACHE_PRESENT
 == 1U)

2308 
št32_t
 
Ý_size
 = 
dsize
;

2309 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2310 
št32_t
 
lšesize
 = 32U;

2312 
__DSB
();

2314 
Ý_size
 > 0) {

2315 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2316 
Ý_addr
 +ð
lšesize
;

2317 
Ý_size
 -ð
lšesize
;

2320 
__DSB
();

2321 
__ISB
();

2332 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2334 #ià(
__DCACHE_PRESENT
 == 1)

2335 
št32_t
 
Ý_size
 = 
dsize
;

2336 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2337 
št32_t
 
lšesize
 = 32U;

2339 
__DSB
();

2341 
Ý_size
 > 0) {

2342 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2343 
Ý_addr
 +ð
lšesize
;

2344 
Ý_size
 -ð
lšesize
;

2347 
__DSB
();

2348 
__ISB
();

2359 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2361 #ià(
__DCACHE_PRESENT
 == 1U)

2362 
št32_t
 
Ý_size
 = 
dsize
;

2363 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2364 
št32_t
 
lšesize
 = 32U;

2366 
__DSB
();

2368 
Ý_size
 > 0) {

2369 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2370 
Ý_addr
 +ð
lšesize
;

2371 
Ý_size
 -ð
lšesize
;

2374 
__DSB
();

2375 
__ISB
();

2392 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

2405 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2407 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2412 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2413 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2414 
SysTick
->
VAL
 = 0UL;

2415 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2416 
SysTick_CTRL_TICKINT_Msk
 |

2417 
SysTick_CTRL_ENABLE_Msk
;

2435 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2436 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

2447 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2449 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2450 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2452 
ITM
->
PORT
[0U].
u32
 == 0UL)

2454 
__NOP
();

2456 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2458  (
	gch
);

2468 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2470 
št32_t
 
	gch
 = -1;

2472 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2474 
ch
 = 
ITM_RxBufãr
;

2475 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2478  (
	gch
);

2488 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2491 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2506 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cmFunc.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMFUNC_H


42 
	#__CORE_CMFUNC_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cmInstr.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMINSTR_H


42 
	#__CORE_CMINSTR_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cmSimd.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMSIMD_H


42 
	#__CORE_CMSIMD_H


	)

44 #ifdeà
__ýlu¥lus


56 #ià 
defšed
 ( 
__CC_ARM
 )

57 
	~"cmsis_¬mcc.h
"

60 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

61 
	~"cmsis_¬mcc_V6.h
"

64 #–ià
defšed
 ( 
__GNUC__
 )

65 
	~"cmsis_gcc.h
"

68 #–ià
defšed
 ( 
__ICCARM__
 )

69 
	~<cmsis_Ÿr.h
>

72 #–ià
defšed
 ( 
__TMS470__
 )

73 
	~<cmsis_ccs.h
>

76 #–ià
defšed
 ( 
__TASKING__
 )

84 #–ià
defšed
 ( 
__CSMC__
 )

85 
	~<cmsis_csm.h
>

92 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_sc000.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC000_H_GENERIC


42 
	#__CORE_SC000_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC000_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__SC000_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_SC
 (000Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC000_H_DEPENDANT


175 
	#__CORE_SC000_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC000_REV


184 
	#__SC000_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 2U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

257 
ušt32_t
 
_»£rved0
:28;

258 
ušt32_t
 
V
:1;

259 
ušt32_t
 
C
:1;

260 
ušt32_t
 
Z
:1;

261 
ušt32_t
 
N
:1;

262 } 
b
;

263 
ušt32_t
 
w
;

264 } 
	tAPSR_Ty³
;

267 
	#APSR_N_Pos
 31U

	)

268 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

270 
	#APSR_Z_Pos
 30U

	)

271 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

273 
	#APSR_C_Pos
 29U

	)

274 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

276 
	#APSR_V_Pos
 28U

	)

277 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

287 
ušt32_t
 
ISR
:9;

288 
ušt32_t
 
_»£rved0
:23;

289 } 
b
;

290 
ušt32_t
 
w
;

291 } 
	tIPSR_Ty³
;

294 
	#IPSR_ISR_Pos
 0U

	)

295 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

305 
ušt32_t
 
ISR
:9;

306 
ušt32_t
 
_»£rved0
:15;

307 
ušt32_t
 
T
:1;

308 
ušt32_t
 
_»£rved1
:3;

309 
ušt32_t
 
V
:1;

310 
ušt32_t
 
C
:1;

311 
ušt32_t
 
Z
:1;

312 
ušt32_t
 
N
:1;

313 } 
b
;

314 
ušt32_t
 
w
;

315 } 
	txPSR_Ty³
;

318 
	#xPSR_N_Pos
 31U

	)

319 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

321 
	#xPSR_Z_Pos
 30U

	)

322 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

324 
	#xPSR_C_Pos
 29U

	)

325 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

327 
	#xPSR_V_Pos
 28U

	)

328 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

330 
	#xPSR_T_Pos
 24U

	)

331 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

333 
	#xPSR_ISR_Pos
 0U

	)

334 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

344 
ušt32_t
 
_»£rved0
:1;

345 
ušt32_t
 
SPSEL
:1;

346 
ušt32_t
 
_»£rved1
:30;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	tCONTROL_Ty³
;

352 
	#CONTROL_SPSEL_Pos
 1U

	)

353 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

370 
__IOM
 
ušt32_t
 
ISER
[1U];

371 
ušt32_t
 
RESERVED0
[31U];

372 
__IOM
 
ušt32_t
 
ICER
[1U];

373 
ušt32_t
 
RSERVED1
[31U];

374 
__IOM
 
ušt32_t
 
ISPR
[1U];

375 
ušt32_t
 
RESERVED2
[31U];

376 
__IOM
 
ušt32_t
 
ICPR
[1U];

377 
ušt32_t
 
RESERVED3
[31U];

378 
ušt32_t
 
RESERVED4
[64U];

379 
__IOM
 
ušt32_t
 
IP
[8U];

380 } 
	tNVIC_Ty³
;

397 
__IM
 
ušt32_t
 
CPUID
;

398 
__IOM
 
ušt32_t
 
ICSR
;

399 
__IOM
 
ušt32_t
 
VTOR
;

400 
__IOM
 
ušt32_t
 
AIRCR
;

401 
__IOM
 
ušt32_t
 
SCR
;

402 
__IOM
 
ušt32_t
 
CCR
;

403 
ušt32_t
 
RESERVED0
[1U];

404 
__IOM
 
ušt32_t
 
SHP
[2U];

405 
__IOM
 
ušt32_t
 
SHCSR
;

406 
ušt32_t
 
RESERVED1
[154U];

407 
__IOM
 
ušt32_t
 
SFCR
;

408 } 
	tSCB_Ty³
;

411 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

412 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

414 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

415 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

417 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

418 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

420 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

421 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

423 
	#SCB_CPUID_REVISION_Pos
 0U

	)

424 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

427 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

428 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

431 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

434 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

436 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

437 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

439 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

440 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

442 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

443 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

445 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

446 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

448 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

449 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

455 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

456 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

475 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

476 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

478 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

479 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

481 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

482 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

485 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

486 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

488 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

489 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

492 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

493 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

510 
ušt32_t
 
RESERVED0
[2U];

511 
__IOM
 
ušt32_t
 
ACTLR
;

512 } 
	tSCnSCB_Ty³
;

515 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

516 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

533 
__IOM
 
ušt32_t
 
CTRL
;

534 
__IOM
 
ušt32_t
 
LOAD
;

535 
__IOM
 
ušt32_t
 
VAL
;

536 
__IM
 
ušt32_t
 
CALIB
;

537 } 
	tSysTick_Ty³
;

540 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

541 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

543 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

544 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

546 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

547 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

549 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

550 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

553 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

554 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

557 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

558 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

561 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

562 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

564 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

565 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

567 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

568 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

572 #ià(
__MPU_PRESENT
 == 1U)

585 
__IM
 
ušt32_t
 
TYPE
;

586 
__IOM
 
ušt32_t
 
CTRL
;

587 
__IOM
 
ušt32_t
 
RNR
;

588 
__IOM
 
ušt32_t
 
RBAR
;

589 
__IOM
 
ušt32_t
 
RASR
;

590 } 
	tMPU_Ty³
;

593 
	#MPU_TYPE_IREGION_Pos
 16U

	)

594 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

596 
	#MPU_TYPE_DREGION_Pos
 8U

	)

597 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

599 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

600 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

603 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

604 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

606 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

607 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

609 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

610 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

613 
	#MPU_RNR_REGION_Pos
 0U

	)

614 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

617 
	#MPU_RBAR_ADDR_Pos
 8U

	)

618 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

620 
	#MPU_RBAR_VALID_Pos
 4U

	)

621 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

623 
	#MPU_RBAR_REGION_Pos
 0U

	)

624 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

627 
	#MPU_RASR_ATTRS_Pos
 16U

	)

628 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

630 
	#MPU_RASR_XN_Pos
 28U

	)

631 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

633 
	#MPU_RASR_AP_Pos
 24U

	)

634 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

636 
	#MPU_RASR_TEX_Pos
 19U

	)

637 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

639 
	#MPU_RASR_S_Pos
 18U

	)

640 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

642 
	#MPU_RASR_C_Pos
 17U

	)

643 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

645 
	#MPU_RASR_B_Pos
 16U

	)

646 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

648 
	#MPU_RASR_SRD_Pos
 8U

	)

649 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

651 
	#MPU_RASR_SIZE_Pos
 1U

	)

652 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

654 
	#MPU_RASR_ENABLE_Pos
 0U

	)

655 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

684 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

692 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

705 
	#SCS_BASE
 (0xE000E000ULè

	)

706 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

707 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

708 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

710 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

711 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

712 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

713 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

715 #ià(
__MPU_PRESENT
 == 1U)

716 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

717 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

747 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

748 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

749 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

757 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

759 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

768 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

770 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

781 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

783 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

792 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

794 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

803 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

805 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

816 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

818 ià((
št32_t
)(
IRQn
) < 0)

820 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

821 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

825 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

826 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

840 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

843 ià((
št32_t
)(
IRQn
) < 0)

845 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

849 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

858 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

860 
__DSB
();

862 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

863 
SCB_AIRCR_SYSRESETREQ_Msk
);

864 
__DSB
();

868 
__NOP
();

884 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

897 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

899 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

904 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

905 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

906 
SysTick
->
VAL
 = 0UL;

907 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

908 
SysTick_CTRL_TICKINT_Msk
 |

909 
SysTick_CTRL_ENABLE_Msk
;

920 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_sc300.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC300_H_GENERIC


42 
	#__CORE_SC300_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC300_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__SC300_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_SC
 (300Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC300_H_DEPENDANT


175 
	#__CORE_SC300_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC300_REV


184 
	#__SC300_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 
ušt32_t
 
RESERVED1
[129U];

441 
__IOM
 
ušt32_t
 
SFCR
;

442 } 
	tSCB_Ty³
;

445 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

446 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

448 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

449 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

451 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

452 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

454 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

455 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

457 
	#SCB_CPUID_REVISION_Pos
 0U

	)

458 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

461 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

462 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

464 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

465 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

467 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

468 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

470 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

471 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

473 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

474 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

476 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

477 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

479 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

480 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

482 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

483 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

485 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

486 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

488 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

489 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

492 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

493 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

495 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

496 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

499 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

500 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

505 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

506 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

508 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

509 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

511 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

512 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

514 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

515 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

517 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

518 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

521 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

522 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

524 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

525 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

527 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

528 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

531 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

532 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

534 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

535 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

537 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

538 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

540 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

541 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

543 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

544 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

546 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

547 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

550 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

551 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

553 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

554 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

557 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

560 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

562 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

563 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

565 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

566 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

569 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

572 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

574 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

575 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

577 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

578 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

580 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

581 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

583 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

584 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

586 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

587 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

590 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

593 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

594 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

596 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

597 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

600 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

603 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

604 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

606 
	#SCB_HFSR_FORCED_Pos
 30U

	)

607 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

609 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

610 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

613 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

614 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

616 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

617 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

619 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

620 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

622 
	#SCB_DFSR_BKPT_Pos
 1U

	)

623 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

625 
	#SCB_DFSR_HALTED_Pos
 0U

	)

626 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

643 
ušt32_t
 
RESERVED0
[1U];

644 
__IM
 
ušt32_t
 
ICTR
;

645 
ušt32_t
 
RESERVED1
[1U];

646 } 
	tSCnSCB_Ty³
;

649 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

650 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

667 
__IOM
 
ušt32_t
 
CTRL
;

668 
__IOM
 
ušt32_t
 
LOAD
;

669 
__IOM
 
ušt32_t
 
VAL
;

670 
__IM
 
ušt32_t
 
CALIB
;

671 } 
	tSysTick_Ty³
;

674 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

675 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

677 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

678 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

680 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

681 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

683 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

684 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

687 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

688 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

691 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

692 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

695 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

696 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

698 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

699 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

701 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

702 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

719 
__OM
 union

721 
__OM
 
ušt8_t
 
u8
;

722 
__OM
 
ušt16_t
 
u16
;

723 
__OM
 
ušt32_t
 
u32
;

724 } 
PORT
 [32U];

725 
ušt32_t
 
RESERVED0
[864U];

726 
__IOM
 
ušt32_t
 
TER
;

727 
ušt32_t
 
RESERVED1
[15U];

728 
__IOM
 
ušt32_t
 
TPR
;

729 
ušt32_t
 
RESERVED2
[15U];

730 
__IOM
 
ušt32_t
 
TCR
;

731 
ušt32_t
 
RESERVED3
[29U];

732 
__OM
 
ušt32_t
 
IWR
;

733 
__IM
 
ušt32_t
 
IRR
;

734 
__IOM
 
ušt32_t
 
IMCR
;

735 
ušt32_t
 
RESERVED4
[43U];

736 
__OM
 
ušt32_t
 
LAR
;

737 
__IM
 
ušt32_t
 
LSR
;

738 
ušt32_t
 
RESERVED5
[6U];

739 
__IM
 
ušt32_t
 
PID4
;

740 
__IM
 
ušt32_t
 
PID5
;

741 
__IM
 
ušt32_t
 
PID6
;

742 
__IM
 
ušt32_t
 
PID7
;

743 
__IM
 
ušt32_t
 
PID0
;

744 
__IM
 
ušt32_t
 
PID1
;

745 
__IM
 
ušt32_t
 
PID2
;

746 
__IM
 
ušt32_t
 
PID3
;

747 
__IM
 
ušt32_t
 
CID0
;

748 
__IM
 
ušt32_t
 
CID1
;

749 
__IM
 
ušt32_t
 
CID2
;

750 
__IM
 
ušt32_t
 
CID3
;

751 } 
	tITM_Ty³
;

754 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

755 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

758 
	#ITM_TCR_BUSY_Pos
 23U

	)

759 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

761 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

762 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

764 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

765 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

767 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

768 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

770 
	#ITM_TCR_SWOENA_Pos
 4U

	)

771 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

773 
	#ITM_TCR_DWTENA_Pos
 3U

	)

774 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

776 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

777 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

779 
	#ITM_TCR_TSENA_Pos
 1U

	)

780 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

782 
	#ITM_TCR_ITMENA_Pos
 0U

	)

783 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

786 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

787 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

790 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

791 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

794 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

795 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

798 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

799 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

801 
	#ITM_LSR_Acûss_Pos
 1U

	)

802 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

804 
	#ITM_LSR_P»£Á_Pos
 0U

	)

805 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

822 
__IOM
 
ušt32_t
 
CTRL
;

823 
__IOM
 
ušt32_t
 
CYCCNT
;

824 
__IOM
 
ušt32_t
 
CPICNT
;

825 
__IOM
 
ušt32_t
 
EXCCNT
;

826 
__IOM
 
ušt32_t
 
SLEEPCNT
;

827 
__IOM
 
ušt32_t
 
LSUCNT
;

828 
__IOM
 
ušt32_t
 
FOLDCNT
;

829 
__IM
 
ušt32_t
 
PCSR
;

830 
__IOM
 
ušt32_t
 
COMP0
;

831 
__IOM
 
ušt32_t
 
MASK0
;

832 
__IOM
 
ušt32_t
 
FUNCTION0
;

833 
ušt32_t
 
RESERVED0
[1U];

834 
__IOM
 
ušt32_t
 
COMP1
;

835 
__IOM
 
ušt32_t
 
MASK1
;

836 
__IOM
 
ušt32_t
 
FUNCTION1
;

837 
ušt32_t
 
RESERVED1
[1U];

838 
__IOM
 
ušt32_t
 
COMP2
;

839 
__IOM
 
ušt32_t
 
MASK2
;

840 
__IOM
 
ušt32_t
 
FUNCTION2
;

841 
ušt32_t
 
RESERVED2
[1U];

842 
__IOM
 
ušt32_t
 
COMP3
;

843 
__IOM
 
ušt32_t
 
MASK3
;

844 
__IOM
 
ušt32_t
 
FUNCTION3
;

845 } 
	tDWT_Ty³
;

848 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

849 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

851 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

852 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

854 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

855 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

857 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

858 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

860 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

861 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

863 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

864 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

866 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

867 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

869 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

870 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

872 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

873 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

875 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

876 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

878 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

879 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

881 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

882 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

884 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

885 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

887 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

888 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

890 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

891 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

893 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

894 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

896 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

897 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

899 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

900 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

903 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

904 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

907 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

908 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

911 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

912 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

915 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

916 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

919 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

920 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

923 
	#DWT_MASK_MASK_Pos
 0U

	)

924 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

927 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

928 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

930 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

931 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

933 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

934 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

936 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

937 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

939 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

940 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

942 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

943 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

945 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

946 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

948 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

949 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

951 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

952 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

969 
__IOM
 
ušt32_t
 
SSPSR
;

970 
__IOM
 
ušt32_t
 
CSPSR
;

971 
ušt32_t
 
RESERVED0
[2U];

972 
__IOM
 
ušt32_t
 
ACPR
;

973 
ušt32_t
 
RESERVED1
[55U];

974 
__IOM
 
ušt32_t
 
SPPR
;

975 
ušt32_t
 
RESERVED2
[131U];

976 
__IM
 
ušt32_t
 
FFSR
;

977 
__IOM
 
ušt32_t
 
FFCR
;

978 
__IM
 
ušt32_t
 
FSCR
;

979 
ušt32_t
 
RESERVED3
[759U];

980 
__IM
 
ušt32_t
 
TRIGGER
;

981 
__IM
 
ušt32_t
 
FIFO0
;

982 
__IM
 
ušt32_t
 
ITATBCTR2
;

983 
ušt32_t
 
RESERVED4
[1U];

984 
__IM
 
ušt32_t
 
ITATBCTR0
;

985 
__IM
 
ušt32_t
 
FIFO1
;

986 
__IOM
 
ušt32_t
 
ITCTRL
;

987 
ušt32_t
 
RESERVED5
[39U];

988 
__IOM
 
ušt32_t
 
CLAIMSET
;

989 
__IOM
 
ušt32_t
 
CLAIMCLR
;

990 
ušt32_t
 
RESERVED7
[8U];

991 
__IM
 
ušt32_t
 
DEVID
;

992 
__IM
 
ušt32_t
 
DEVTYPE
;

993 } 
	tTPI_Ty³
;

996 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

997 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1000 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1001 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1004 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1005 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1007 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1008 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1010 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1011 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1013 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1014 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1017 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1018 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1020 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1021 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1024 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1025 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1028 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1029 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1031 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1032 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1034 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1035 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1037 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1038 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1040 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1041 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1043 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1044 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1046 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1047 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1050 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1051 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1054 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1055 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1057 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1058 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1060 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1061 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1063 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1064 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1066 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1067 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1069 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1070 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1072 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1073 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1076 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1077 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1080 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1081 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1084 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1085 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1087 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1088 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1090 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1091 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1093 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1094 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1096 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1097 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1099 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1100 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1103 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1104 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1106 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1107 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1112 #ià(
__MPU_PRESENT
 == 1U)

1125 
__IM
 
ušt32_t
 
TYPE
;

1126 
__IOM
 
ušt32_t
 
CTRL
;

1127 
__IOM
 
ušt32_t
 
RNR
;

1128 
__IOM
 
ušt32_t
 
RBAR
;

1129 
__IOM
 
ušt32_t
 
RASR
;

1130 
__IOM
 
ušt32_t
 
RBAR_A1
;

1131 
__IOM
 
ušt32_t
 
RASR_A1
;

1132 
__IOM
 
ušt32_t
 
RBAR_A2
;

1133 
__IOM
 
ušt32_t
 
RASR_A2
;

1134 
__IOM
 
ušt32_t
 
RBAR_A3
;

1135 
__IOM
 
ušt32_t
 
RASR_A3
;

1136 } 
	tMPU_Ty³
;

1139 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1140 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1142 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1143 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1145 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1146 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1149 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1150 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1152 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1153 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1155 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1156 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1159 
	#MPU_RNR_REGION_Pos
 0U

	)

1160 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1163 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1164 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1166 
	#MPU_RBAR_VALID_Pos
 4U

	)

1167 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1169 
	#MPU_RBAR_REGION_Pos
 0U

	)

1170 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1173 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1174 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1176 
	#MPU_RASR_XN_Pos
 28U

	)

1177 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1179 
	#MPU_RASR_AP_Pos
 24U

	)

1180 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1182 
	#MPU_RASR_TEX_Pos
 19U

	)

1183 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1185 
	#MPU_RASR_S_Pos
 18U

	)

1186 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1188 
	#MPU_RASR_C_Pos
 17U

	)

1189 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1191 
	#MPU_RASR_B_Pos
 16U

	)

1192 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1194 
	#MPU_RASR_SRD_Pos
 8U

	)

1195 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1197 
	#MPU_RASR_SIZE_Pos
 1U

	)

1198 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1200 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1201 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1219 
__IOM
 
ušt32_t
 
DHCSR
;

1220 
__OM
 
ušt32_t
 
DCRSR
;

1221 
__IOM
 
ušt32_t
 
DCRDR
;

1222 
__IOM
 
ušt32_t
 
DEMCR
;

1223 } 
	tCÜeDebug_Ty³
;

1226 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1227 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1229 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1230 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1232 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1233 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1235 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1236 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1238 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1239 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1241 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1242 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1244 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1248 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1251 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1254 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1257 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1260 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1263 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1264 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1266 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1267 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1270 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1271 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1273 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1274 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1276 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1277 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1279 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1280 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1282 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1283 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1285 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1286 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1288 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1289 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1292 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1295 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1298 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1301 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1304 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1307 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1325 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1333 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1346 
	#SCS_BASE
 (0xE000E000ULè

	)

1347 
	#ITM_BASE
 (0xE0000000ULè

	)

1348 
	#DWT_BASE
 (0xE0001000ULè

	)

1349 
	#TPI_BASE
 (0xE0040000ULè

	)

1350 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1351 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1352 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1353 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1355 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1356 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1357 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1358 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1359 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1360 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1361 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1362 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1364 #ià(
__MPU_PRESENT
 == 1U)

1365 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1366 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1404 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1406 
ušt32_t
 
»g_v®ue
;

1407 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1409 
»g_v®ue
 = 
SCB
->
AIRCR
;

1410 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1411 
»g_v®ue
 = (reg_value |

1412 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1413 (
PriÜ™yGroupTmp
 << 8U) );

1414 
SCB
->
AIRCR
 = 
»g_v®ue
;

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1425  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1434 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1436 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1445 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1447 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1458 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1460 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1469 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1471 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1480 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1482 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1493 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1495 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1506 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1508 ià((
št32_t
)(
IRQn
) < 0)

1510 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1514 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1528 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1531 ià((
št32_t
)(
IRQn
) < 0)

1533 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1537 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1553 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1555 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1556 
ušt32_t
 
P»em±PriÜ™yB™s
;

1557 
ušt32_t
 
SubPriÜ™yB™s
;

1559 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1560 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1563 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1564 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1580 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1582 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1583 
ušt32_t
 
P»em±PriÜ™yB™s
;

1584 
ušt32_t
 
SubPriÜ™yB™s
;

1586 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1587 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1589 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1590 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1598 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1600 
__DSB
();

1602 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1603 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1604 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1605 
__DSB
();

1609 
__NOP
();

1625 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1638 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1640 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1645 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1646 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1647 
SysTick
->
VAL
 = 0UL;

1648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1649 
SysTick_CTRL_TICKINT_Msk
 |

1650 
SysTick_CTRL_ENABLE_Msk
;

1668 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1669 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1680 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1682 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1683 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1685 
ITM
->
PORT
[0U].
u32
 == 0UL)

1687 
__NOP
();

1689 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1691  (
	gch
);

1701 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1703 
št32_t
 
	gch
 = -1;

1705 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1707 
ch
 = 
ITM_RxBufãr
;

1708 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1711  (
	gch
);

1721 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1724 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1739 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h

40 #iâdeà
__STM32_HAL_LEGACY


41 
	#__STM32_HAL_LEGACY


	)

43 #ifdeà
__ýlu¥lus


54 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

55 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

56 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

57 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

58 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

67 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

68 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

69 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

70 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

71 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

72 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

73 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

74 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

75 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

76 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

77 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

78 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

79 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

80 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

81 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

82 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

83 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

84 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

85 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

86 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

87 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

88 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

89 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

93 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

94 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

95 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

96 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

97 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

98 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

99 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

100 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

101 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

102 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

104 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

105 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

106 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

108 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

109 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

110 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

111 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

112 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

113 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

114 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

123 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

132 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

133 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

134 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

135 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

136 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

137 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

138 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

139 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

140 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

141 
	#COMP_LPTIMCONNECTION_ENABLED
 
COMP_LPTIMCONNECTION_IN1_ENABLED


	)

142 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

143 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

144 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

145 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

148 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

149 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

151 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

152 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

153 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

154 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

155 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

156 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

158 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

159 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

160 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

161 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

162 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

163 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

164 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

165 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

166 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

167 #ià
defšed
(
STM32L0
)

171 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

172 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

174 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

175 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

177 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

178 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

180 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

181 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

185 #ià
defšed
(
COMP_CSR_LOCK
)

186 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

187 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

188 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

189 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

190 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

193 #ià
defšed
(
STM32L4
)

194 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

195 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

196 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

197 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

198 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

199 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

200 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

203 #ià
defšed
(
STM32L0
)

204 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

205 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

207 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

208 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

209 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

210 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

221 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

230 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

231 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

241 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

242 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

243 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

244 
	#DAC_WAVE_NONE
 0x00000000U

	)

245 
	#DAC_WAVE_NOISE
 
DAC_CR_WAVE1_0


	)

246 
	#DAC_WAVE_TRIANGLE
 
DAC_CR_WAVE1_1


	)

247 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

248 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

249 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

258 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

259 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

260 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

261 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

262 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

263 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

264 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

265 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

266 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

267 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

268 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

269 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

270 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

271 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

272 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

274 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

275 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

276 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

288 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

289 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

290 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

291 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

292 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

293 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

294 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

295 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

296 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

297 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

298 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

299 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

300 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

301 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

302 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

303 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

304 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

305 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

306 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

307 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

308 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

309 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

310 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

311 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

312 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

313 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

314 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

315 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

316 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

317 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

318 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

319 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

320 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

321 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

322 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

323 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

324 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

325 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

326 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

327 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

328 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

329 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

330 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

331 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

332 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

333 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

334 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

335 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

336 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

337 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

338 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

339 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

340 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

341 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

342 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

343 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

344 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

345 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

346 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

347 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

348 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

349 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

350 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

351 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

352 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

353 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

354 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

355 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

356 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

357 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

358 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

368 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

369 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

370 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

371 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

372 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

373 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

374 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

375 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

376 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

385 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32H7
)

386 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

387 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

388 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

389 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

391 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

392 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

393 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

394 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

404 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

405 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

413 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

414 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

416 #ià
defšed
(
STM32F4
)

417 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

418 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

421 #ià
defšed
(
STM32F7
)

422 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

423 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

426 #ià
defšed
(
STM32L4
)

427 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

428 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

431 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

432 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

433 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

435 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
)

436 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

437 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

438 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

439 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

442 #ià
defšed
(
STM32L1
)

443 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

444 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

445 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

446 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

449 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

450 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

451 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

452 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

455 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

464 #ià
defšed
(
STM32H7
)

465 
	#__HAL_RCC_JPEG_CLK_ENABLE
 
__HAL_RCC_JPGDECEN_CLK_ENABLE


	)

466 
	#__HAL_RCC_JPEG_CLK_DISABLE
 
__HAL_RCC_JPGDECEN_CLK_DISABLE


	)

467 
	#__HAL_RCC_JPEG_FORCE_RESET
 
__HAL_RCC_JPGDECRST_FORCE_RESET


	)

468 
	#__HAL_RCC_JPEG_RELEASE_RESET
 
__HAL_RCC_JPGDECRST_RELEASE_RESET


	)

469 
	#__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE


	)

470 
	#__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE


	)

482 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

483 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

484 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

485 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

486 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

487 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

488 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

489 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

490 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

492 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

493 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

494 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

495 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

496 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

497 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

498 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

499 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

507 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

508 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

509 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

510 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

511 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

512 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

513 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

514 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

515 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

516 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

517 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

518 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

519 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

520 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

521 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

530 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

531 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

540 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

541 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

542 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

543 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

552 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

553 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

554 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

555 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

557 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

558 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

559 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

561 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

562 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

563 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

564 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

568 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

569 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

570 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

579 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

580 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

581 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

582 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

584 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

586 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

587 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

588 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

589 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

590 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

598 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

599 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

600 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

601 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

602 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

604 
	#__NOR_WRITE
 
NOR_WRITE


	)

605 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

614 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

615 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

616 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

617 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

619 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

620 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

621 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

622 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

624 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

625 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

627 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

628 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

630 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

631 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

633 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

635 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

636 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

637 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

646 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

647 #ià
defšed
(
STM32F7
)

648 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

659 
	#CF_DATA
 
ATA_DATA


	)

660 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

661 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

662 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

663 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

664 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

665 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

666 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

667 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

670 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

671 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

672 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

673 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

675 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

676 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

677 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

678 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

679 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

688 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

689 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

691 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

692 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

693 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

694 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

695 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

697 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

698 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

699 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

700 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

701 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

702 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

703 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

704 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

706 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

707 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

708 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

709 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

711 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

712 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

713 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

715 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

716 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

717 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

727 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

728 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

730 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

731 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

732 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

733 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

735 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

736 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

738 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

739 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

748 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

749 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

750 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

751 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

752 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

753 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

754 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

755 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

756 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

757 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

758 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

766 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

767 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

769 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

770 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

772 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

773 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

782 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

783 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

785 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

786 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

787 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

788 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

789 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

790 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

791 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

792 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

793 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

794 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

795 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

796 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

797 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

798 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

799 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

800 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

801 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

802 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

803 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

804 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

805 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

806 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

807 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

808 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

809 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

810 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

811 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

813 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

814 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

815 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

816 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

817 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

818 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

819 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

820 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

821 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

823 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

824 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

825 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

826 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

827 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

828 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

829 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

830 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

831 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

832 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

833 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

834 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

835 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

836 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

837 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

838 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

839 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

840 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

849 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

850 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

858 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

859 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

860 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

861 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

863 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

864 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

866 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

867 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

868 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

869 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

871 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

872 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

873 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

874 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

876 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

878 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

879 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

890 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

891 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

893 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

894 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

902 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

911 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

912 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

913 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

914 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

915 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

916 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

917 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

918 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00)

	)

919 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01)

	)

920 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02)

	)

930 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

931 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

932 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

933 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

934 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

935 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

936 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

937 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

939 
	#ETH_MMCCR
 0x00000100U

	)

940 
	#ETH_MMCRIR
 0x00000104U

	)

941 
	#ETH_MMCTIR
 0x00000108U

	)

942 
	#ETH_MMCRIMR
 0x0000010CU

	)

943 
	#ETH_MMCTIMR
 0x00000110U

	)

944 
	#ETH_MMCTGFSCCR
 0x0000014CU

	)

945 
	#ETH_MMCTGFMSCCR
 0x00000150U

	)

946 
	#ETH_MMCTGFCR
 0x00000168U

	)

947 
	#ETH_MMCRFCECR
 0x00000194U

	)

948 
	#ETH_MMCRFAECR
 0x00000198U

	)

949 
	#ETH_MMCRGUFCR
 0x000001C4U

	)

951 
	#ETH_MAC_TXFIFO_FULL
 0x02000000U

	)

952 
	#ETH_MAC_TXFIFONOT_EMPTY
 0x01000000U

	)

953 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 0x00400000U

	)

954 
	#ETH_MAC_TXFIFO_IDLE
 0x00000000U

	)

955 
	#ETH_MAC_TXFIFO_READ
 0x00100000U

	)

956 
	#ETH_MAC_TXFIFO_WAITING
 0x00200000U

	)

957 
	#ETH_MAC_TXFIFO_WRITING
 0x00300000U

	)

958 
	#ETH_MAC_TRANSMISSION_PAUSE
 0x00080000U

	)

959 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 0x00000000U

	)

960 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 0x00020000U

	)

961 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 0x00040000U

	)

962 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 0x00060000U

	)

963 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 0x00010000U

	)

964 
	#ETH_MAC_RXFIFO_EMPTY
 0x00000000U

	)

965 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 0x00000100U

	)

966 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 0x00000200U

	)

967 
	#ETH_MAC_RXFIFO_FULL
 0x00000300U

	)

968 
	#ETH_MAC_READCONTROLLER_IDLE
 0x00000000U

	)

969 
	#ETH_MAC_READCONTROLLER_READING_DATA
 0x00000020U

	)

970 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 0x00000040U

	)

971 
	#ETH_MAC_READCONTROLLER_FLUSHING
 0x00000060U

	)

972 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 0x00000010U

	)

973 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 0x00000000U

	)

974 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 0x00000002U

	)

975 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 0x00000004U

	)

976 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 0x00000006U

	)

977 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 0x00000001U

	)

986 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

987 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

988 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

989 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

991 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

992 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

993 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

999 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

1000 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1004 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

1005 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

1006 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

1007 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

1008 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

1010 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

1011 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

1012 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

1013 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

1014 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

1015 
	#CM_L8
 
DMA2D_INPUT_L8


	)

1016 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

1017 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

1018 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1019 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1020 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1039 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1047 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1048 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1049 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1050 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1051 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1052 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1056 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1057 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1058 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1059 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1061 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1062 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1064 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1065 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1073 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1074 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1075 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1076 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1077 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1078 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1079 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1080 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1081 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1082 #ià
defšed
(
STM32L0
)

1084 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1086 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1087 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1095 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1096 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1097 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1098 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1099 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1100 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1101 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1110 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1111 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1112 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1113 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1115 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1123 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1124 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1125 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1126 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1127 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1128 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1129 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1130 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1131 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1132 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1133 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1134 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1135 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1136 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1137 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1138 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1140 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1141 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1142 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1143 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1144 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1145 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1146 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1148 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1149 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1151 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1152 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1153 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1154 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1155 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1156 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1157 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1158 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1159 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1160 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1162 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1171 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1172 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1173 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1181 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1189 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1190 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1191 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1192 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1200 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1208 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1209 
	#HAL_LTDC_R–aod
 
HAL_LTDC_R–ßd


	)

1210 
	#HAL_LTDC_SŒuùIn™FromVideoCÚfig
 
HAL_LTDCEx_SŒuùIn™FromVideoCÚfig


	)

1211 
	#HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
 
HAL_LTDCEx_SŒuùIn™FromAd­‹dCommªdCÚfig


	)

1230 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1231 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1232 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1240 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1241 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1242 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1243 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1244 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1245 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1246 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1247 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1248 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1249 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1250 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1251 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1252 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1253 
	#__HAL_SYSCFG_SRAM2_WRP_ENABLE
 
__HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE


	)

1255 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1256 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1257 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1258 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1259 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1269 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1270 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1271 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1272 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1273 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1274 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1275 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1276 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1277 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1278 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1279 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1280 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1281 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1283 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1284 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1285 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1286 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1287 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1288 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1289 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1290 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1291 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1292 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1293 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1294 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1295 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1296 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1297 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1298 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1299 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1300 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1301 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1302 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1304 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1305 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1306 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1307 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1308 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1309 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1310 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1311 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1312 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1313 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1315 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1316 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1317 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1318 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1319 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1320 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1321 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1322 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1324 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1325 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1326 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1327 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1328 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1329 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1330 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1331 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1332 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1333 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1334 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1335 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1336 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1338 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1339 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1340 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1341 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1342 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1343 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1344 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1345 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1354 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1355 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1356 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1357 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1366 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1367 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1368 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1369 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1370 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1371 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1372 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1373 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1374 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1375 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1376 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1377 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1378 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1379 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1380 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1381 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1383 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1384 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1385 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1386 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1387 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1388 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1389 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1390 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1391 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1392 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1393 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1394 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1395 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1396 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1399 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1400 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1401 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1402 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1403 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1404 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1405 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1406 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1407 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1408 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1409 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1410 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1411 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1412 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1413 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1414 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1415 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1416 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1417 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1418 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1419 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1420 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1421 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1422 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1431 #ià
defšed
(
STM32F3
)

1432 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1433 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1434 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1436 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1437 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1438 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1439 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

	)

1440 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1441 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1442 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

	)

1443 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1444 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1445 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

	)

1446 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1447 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1448 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

	)

1449 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1450 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1451 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

	)

1452 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1453 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1454 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

	)

1455 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1456 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1457 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
())

	)

1458 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1459 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1460 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

	)

1462 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1463 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1464 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1465 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1466 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

	)

1467 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1468 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1469 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1470 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

	)

1471 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1472 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1473 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1474 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

	)

1475 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1476 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1477 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1478 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

	)

1479 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1480 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1481 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1482 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

	)

1483 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1484 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1485 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1486 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

	)

1487 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1488 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1489 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1490 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
())

	)

1491 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1492 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1493 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1494 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

	)

1496 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1497 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1498 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1499 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1500 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1501 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1502 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1503 
	`__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

	)

1504 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1505 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1506 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1507 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1508 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1509 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1510 
	`__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

	)

1511 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1512 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1513 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1514 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1515 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1516 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1517 
	`__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

	)

1518 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1519 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1520 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1521 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1522 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1523 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1524 
	`__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

	)

1525 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1526 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1527 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1528 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1529 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1530 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1531 
	`__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

	)

1532 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1533 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1534 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1535 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1536 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1537 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1538 
	`__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

	)

1539 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1540 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1541 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1542 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1543 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1544 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1545 
	`__HAL_COMP_COMP7_EXTI_GET_FLAG
())

	)

1546 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1547 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1548 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
	`__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1549 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
	`__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1550 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
	`__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1551 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
	`__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1552 
	`__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

	)

1554 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1555 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1556 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1557 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1558 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1559 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1560 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1561 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1562 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1563 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1564 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1565 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1566 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1567 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1568 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1569 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1570 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1573 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
() : \

1574 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

	)

1575 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
() : \

1576 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

	)

1577 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
() : \

1578 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

	)

1579 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
() : \

1580 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

	)

1581 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
() : \

1582 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

	)

1583 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
() : \

1584 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

	)

1585 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
() : \

1586 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
())

	)

1587 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
() : \

1588 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

	)

1591 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1593 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1598 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1604 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1608 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1609 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1619 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
) || \

1620 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1621 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

	)

1631 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1632 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1633 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1634 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1635 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1636 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1646 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1647 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1648 #ià
defšed
(
STM32F1
)

1649 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQRANGE


	)

1651 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1653 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1654 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1655 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1656 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1657 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1658 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1659 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1660 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1661 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1662 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1663 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1664 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1673 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1674 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1684 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1685 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1687 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1688 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1689 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1690 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1692 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1703 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1704 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1714 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1715 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1716 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1726 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1727 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1728 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1729 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1730 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1731 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1732 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1733 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1734 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1735 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1736 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1737 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1738 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1748 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1749 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1750 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1751 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1752 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1753 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1754 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1755 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1756 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1757 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1758 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1759 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1760 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1761 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1762 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1763 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1764 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1765 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1766 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1767 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1768 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1769 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1770 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1771 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1772 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1773 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1774 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1775 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1776 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1777 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1778 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1779 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1780 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1781 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1782 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1784 #ià
defšed
 (
STM32F4
)

1785 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1786 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1787 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1788 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1789 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1791 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1792 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1793 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1794 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1795 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1806 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1807 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1809 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1810 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1812 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1813 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1814 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1815 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1816 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1817 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1818 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1819 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1820 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1821 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1822 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1823 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1824 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1825 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1826 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1827 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1828 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1829 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1830 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1831 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1832 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1833 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1834 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1835 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1836 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1837 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1838 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1839 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1840 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1841 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1842 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1843 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1844 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1845 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1846 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1847 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1848 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1849 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1850 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1851 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1852 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1853 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1854 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1855 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1856 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1857 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1858 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1859 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1860 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1861 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1862 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1863 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1864 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1865 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1866 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1867 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1868 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1869 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1870 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1871 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1872 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1873 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1874 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1875 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1876 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1877 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1878 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1879 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1880 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1881 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1882 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1883 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1884 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1885 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1886 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1887 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1888 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1889 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1890 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1891 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1892 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1893 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1894 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1895 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1896 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1897 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1898 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1899 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1900 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1901 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1902 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1903 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1904 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1905 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1906 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1907 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1908 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1909 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1910 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1911 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1912 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1913 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1914 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1915 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1916 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1917 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1918 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1919 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1920 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1921 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1922 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1923 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1924 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1925 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1926 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1927 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1928 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1929 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1930 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1931 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1932 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1933 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1934 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1935 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1936 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1937 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1938 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1939 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1940 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1941 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1942 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1943 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1944 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1945 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1946 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1947 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

1948 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

1949 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

1950 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

1951 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

1952 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

1953 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

1954 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

1955 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

1956 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

1957 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

1958 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

1959 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

1960 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

1961 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

1962 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

1963 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

1964 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

1965 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

1966 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

1967 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

1968 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

1969 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

1970 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

1971 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

1972 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

1973 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

1974 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

1975 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

1976 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

1977 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

1978 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

1979 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

1980 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

1981 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

1982 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

1983 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

1984 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

1985 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

1986 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

1987 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

1988 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

1989 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

1990 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

1991 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

1992 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

1993 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

1994 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

1995 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

1996 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

1997 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

1998 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

1999 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

2000 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

2001 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

2002 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

2003 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

2004 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

2005 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

2006 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

2007 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

2008 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

2009 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

2010 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

2011 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

2012 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

2013 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

2014 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

2015 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

2016 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

2017 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

2018 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

2019 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2020 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2021 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2022 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2023 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2024 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2025 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2026 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2027 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2028 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2029 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2030 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2031 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2032 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2033 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2034 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2035 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2036 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2037 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2038 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2039 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2040 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2041 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2042 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2043 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2044 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2045 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2046 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2047 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2048 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2049 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2050 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2051 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2052 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2053 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2054 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2055 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2056 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2057 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2058 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2059 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2060 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2061 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2062 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2063 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2064 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2065 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2066 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2067 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2068 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2069 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2070 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2071 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2072 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2073 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2074 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2075 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2076 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2077 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2078 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2079 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2080 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2081 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2082 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2083 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2084 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2085 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2086 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2087 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2088 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2089 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2090 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2091 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2092 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2093 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2094 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2095 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2096 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2097 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2098 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2099 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2100 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2101 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2102 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2103 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2104 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2105 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2106 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2107 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2108 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2109 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2110 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2111 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2112 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2113 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2114 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2115 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2116 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2117 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2118 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2119 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2120 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2121 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2122 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2123 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2124 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2125 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2126 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2127 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2128 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2129 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2130 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2131 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2132 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2133 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2134 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2135 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2136 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2137 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2138 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2139 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2140 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2141 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2142 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2143 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2144 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2145 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2146 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2147 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2148 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2149 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2150 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2151 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2152 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2153 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2154 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2155 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2156 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2157 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2158 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2159 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2160 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2161 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2162 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2163 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2164 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2165 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2166 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2167 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2168 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2169 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2170 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2171 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2172 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2173 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2174 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2175 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2176 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2177 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2178 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2179 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2180 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2181 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2182 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2183 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2184 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2185 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2186 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2187 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2188 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2189 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2190 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2191 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2192 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2193 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2194 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2195 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2196 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2197 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2198 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2199 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2200 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2201 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2202 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2203 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2204 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2205 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2206 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2207 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2208 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2209 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2210 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2211 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2212 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2213 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2214 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2215 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2216 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2217 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2218 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2219 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2220 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2221 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2222 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2223 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2224 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2225 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2226 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2227 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2228 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2229 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2230 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2231 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2232 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2233 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2234 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2235 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2236 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2237 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2238 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2239 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2240 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2241 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2242 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2243 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2244 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2245 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2246 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2247 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2248 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2249 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2250 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2251 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2252 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2253 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2254 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2255 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2256 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2257 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2258 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2259 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2260 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2261 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2262 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2263 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2264 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2265 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2266 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2267 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2268 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2269 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2270 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2271 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2272 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2273 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2274 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2275 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2276 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2277 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2278 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2279 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2280 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2281 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2282 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2283 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2284 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2285 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2286 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2287 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2288 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2289 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2290 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2291 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2292 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2293 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2294 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2295 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2296 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2297 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2298 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2299 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2300 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2301 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2302 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2303 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2304 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2305 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2306 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2307 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2308 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2309 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2310 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2311 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2313 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2314 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2315 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2316 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2317 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2318 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2319 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2320 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2321 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2322 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2323 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2324 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2325 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2326 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2327 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2328 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2329 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2330 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2331 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2332 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2333 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2334 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2335 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2336 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2337 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2338 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2339 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2340 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2341 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2342 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2343 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2344 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2345 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2346 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2347 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2348 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2349 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2350 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2351 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2352 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2353 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2354 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2355 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2356 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2357 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2358 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2359 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2360 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2361 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2362 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2363 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2364 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2365 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2366 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2367 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2368 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2369 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2370 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2371 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2372 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2373 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2374 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2375 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2376 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2377 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2378 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2379 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2380 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2381 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2382 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2383 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2384 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2385 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2386 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2387 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2388 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2389 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2390 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2391 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2392 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2393 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2394 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2395 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2396 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2397 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2398 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2399 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2400 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2401 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2402 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2403 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2404 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2405 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2406 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2407 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2408 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2409 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2410 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2411 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2412 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2413 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2414 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2415 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2416 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2417 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2418 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2419 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2420 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2421 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2422 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2423 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2424 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2425 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2426 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2427 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2428 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2429 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2430 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2431 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2432 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2433 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2434 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2435 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2436 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2437 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

2438 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2439 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2440 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2441 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2442 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2443 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2444 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2445 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2446 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2447 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2448 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2449 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2450 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2451 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2452 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2453 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2454 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2455 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2456 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2457 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2458 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2459 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2460 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2463 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2464 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2466 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2467 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2468 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2469 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2470 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2471 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2472 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2473 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2474 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2475 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2476 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2477 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2478 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2479 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2480 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2481 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2482 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2483 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2484 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2485 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2486 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2487 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2489 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2490 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2491 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2492 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2493 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2494 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2495 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2496 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2497 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2498 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2499 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2500 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2501 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2502 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2503 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2504 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2505 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2506 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2507 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2508 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2509 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2510 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2512 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2513 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2514 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2515 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2516 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2517 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2518 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2519 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2520 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2521 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2522 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2523 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2524 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2525 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2526 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2527 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2528 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2529 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2530 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2531 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2532 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2533 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2534 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2535 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2536 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2537 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2538 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2539 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2540 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2541 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2542 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2543 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2544 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2545 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2546 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2547 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2548 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2549 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2550 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2551 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2552 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2553 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2554 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2555 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2556 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2557 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2558 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2559 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2560 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2561 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2562 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2563 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2564 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2565 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2566 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2567 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2568 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2569 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2570 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2571 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2572 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2573 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2574 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2575 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2576 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2577 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2578 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2579 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2580 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2581 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2582 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2583 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2584 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2585 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2586 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2587 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2588 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2589 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2590 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2591 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2592 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2593 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2594 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2595 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2596 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2597 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2598 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2599 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2600 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2601 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2602 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2603 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2604 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2605 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2606 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2607 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2608 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2609 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2610 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2611 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2612 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2613 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2614 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2615 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2616 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2617 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2618 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2619 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2620 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2621 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2622 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2623 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2624 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2625 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2626 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2627 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2629 #ià
defšed
(
STM32F4
)

2630 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2631 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2632 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2633 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2634 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2635 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2636 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2637 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2638 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2639 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2640 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2641 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2642 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2643 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2646 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2647 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2648 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2649 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2650 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2651 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2652 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2653 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2654 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2655 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2656 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2657 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2658 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2661 #ià
defšed
(
STM32H7
)

2662 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_ENABLE
()

	)

2663 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE
()

	)

2664 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_DISABLE
()

	)

2665 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE
()

	)

2666 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_FORCE_RESET
()

	)

2667 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_RELEASE_RESET
()

	)

2668 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE
()

	)

2669 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE
()

	)

2670 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE
()

	)

2671 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE
()

	)

2673 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_ENABLE
()

	)

2674 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE
()

	)

2675 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_DISABLE
()

	)

2676 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE
()

	)

2677 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_FORCE_RESET
()

	)

2678 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_RELEASE_RESET
()

	)

2679 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE
()

	)

2680 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE
()

	)

2681 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE
()

	)

2682 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE
()

	)

2685 #ià
defšed
(
STM32F7
)

2686 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2687 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2690 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2691 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2693 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2695 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2696 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2697 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2698 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2699 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2701 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2703 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2704 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2706 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2707 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2708 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2709 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2710 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2711 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2712 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2713 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2714 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2716 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2717 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2718 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2720 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2721 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2722 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2723 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2724 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2725 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2726 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2727 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2728 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2729 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2730 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2731 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2732 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2733 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2734 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2735 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2736 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2737 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2738 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2739 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2740 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2741 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2743 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2745 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2746 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2747 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2748 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2749 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2750 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2751 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2752 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2754 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2755 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2756 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2757 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2758 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2759 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2760 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2761 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2762 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2763 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2764 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2765 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2766 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2767 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2768 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2769 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2770 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2771 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2772 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2773 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2774 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2775 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2776 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2777 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2778 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2779 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2780 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2781 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2782 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2783 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2784 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2785 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2787 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2788 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2789 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2790 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2791 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2792 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2793 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2794 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2795 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2796 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2797 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2798 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2799 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2800 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2801 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2802 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2803 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2805 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2806 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

2807 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

2808 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

2809 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

2811 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

2813 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

2814 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

2816 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

2817 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

2818 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

2819 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

2820 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

2821 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

2823 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

2824 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

2825 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

2826 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

2827 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

2828 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

2829 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

2830 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

2831 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

2832 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

2833 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

2834 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

2835 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2836 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

2837 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

2838 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

2839 
	#RCC_DFSDM1CLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2840 
	#RCC_SWPMI1CLKSOURCE_PCLK
 
RCC_SWPMI1CLKSOURCE_PCLK1


	)

2841 
	#RCC_LPTIM1CLKSOURCE_PCLK
 
RCC_LPTIM1CLKSOURCE_PCLK1


	)

2842 
	#RCC_LPTIM2CLKSOURCE_PCLK
 
RCC_LPTIM2CLKSOURCE_PCLK1


	)

2844 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S1


	)

2845 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S2


	)

2846 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S1


	)

2847 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S2


	)

2848 
	#RCC_DFSDM1CLKSOURCE_APB2
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2849 
	#RCC_DFSDM2CLKSOURCE_APB2
 
RCC_DFSDM2CLKSOURCE_PCLK2


	)

2850 
	#RCC_FMPI2C1CLKSOURCE_APB
 
RCC_FMPI2C1CLKSOURCE_PCLK1


	)

2859 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2869 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2870 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2871 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2873 #ià
defšed
 (
STM32F1
)

2874 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2876 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2878 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2880 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2882 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2884 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
() : \

2885 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2886 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

	)

2887 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
() : \

2888 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2889 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

	)

2890 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
() : \

2891 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2892 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

	)

2893 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
() : \

2894 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2895 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

	)

2896 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
() : \

2897 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
	`__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2898 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

	)

2901 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2902 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2903 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2904 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2905 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2906 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2907 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2908 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2909 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2910 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2911 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2912 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2913 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2914 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2916 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2917 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2927 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2928 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2930 #ià
defšed
(
STM32F4
è|| defšed(
STM32F2
)

2931 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

2932 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

2933 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

2934 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

2935 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

2936 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

2937 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

2938 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

2939 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

2940 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

2941 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

2942 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

2943 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

2944 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

2945 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

2946 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

2947 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

2948 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

2949 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

2950 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

2952 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

2953 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

2956 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2957 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

2958 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

2959 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

2960 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

2961 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

2962 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

2963 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

2964 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

2965 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

2966 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

2967 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

2968 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

2969 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

2970 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

2971 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

2972 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

2973 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

2974 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

2975 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

2976 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

2978 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

2979 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

2982 #ià
defšed
(
STM32F7
è|| defšed(
STM32F4
è|| defšed(
STM32F2
)

2983 
	#HAL_SD_C¬dCIDTy³def
 
HAL_SD_C¬dCIDTy³Def


	)

2984 
	#HAL_SD_C¬dCSDTy³def
 
HAL_SD_C¬dCSDTy³Def


	)

2985 
	#HAL_SD_C¬dStusTy³def
 
HAL_SD_C¬dStusTy³Def


	)

2986 
	#HAL_SD_C¬dS‹Ty³def
 
HAL_SD_C¬dS‹Ty³Def


	)

2997 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

2998 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

2999 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

3000 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

3001 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

3002 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

3004 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3005 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3007 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

3016 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

3017 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

3018 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

3019 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

3020 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

3021 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

3022 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

3023 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

3032 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

3033 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

3034 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3044 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3045 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3046 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3047 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3049 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3051 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3052 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3063 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3064 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3065 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3066 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3068 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3069 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3078 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3080 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3081 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3082 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3083 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3085 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3086 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3087 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3088 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3090 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3091 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3092 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3093 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3094 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3095 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3096 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3098 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3099 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3100 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3101 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3102 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3103 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3104 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3105 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3107 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3108 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3109 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3110 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3111 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3112 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3113 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3114 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3116 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3117 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3119 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3120 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3128 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3129 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3131 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3132 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3134 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3136 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3137 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3138 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3139 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3140 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3141 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3142 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3143 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3144 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3145 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3146 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3147 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3149 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3158 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3159 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3160 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3161 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3162 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3163 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3164 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3166 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3167 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3168 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3176 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3177 
	#__HAL_LTDC_RELOAD_CONFIG
 
__HAL_LTDC_RELOAD_IMMEDIATE_CONFIG


	)

3185 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3186 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3187 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3188 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3189 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3190 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3191 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3192 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3193 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3194 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3195 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3196 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3197 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3198 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3212 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h

40 #iâdeà
__STM32F1xx_HAL_H


41 
	#__STM32F1xx_HAL_H


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f1xx_h®_cÚf.h
"

82 
	#__HAL_DBGMCU_FREEZE_TIM2
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM2_STOP
)

	)

83 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM2_STOP
)

	)

88 
	#__HAL_DBGMCU_FREEZE_TIM3
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM3_STOP
)

	)

89 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM3_STOP
)

	)

91 #ià
defšed
 (
DBGMCU_CR_DBG_TIM4_STOP
)

95 
	#__HAL_DBGMCU_FREEZE_TIM4
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM4_STOP
)

	)

96 
	#__HAL_DBGMCU_UNFREEZE_TIM4
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM4_STOP
)

	)

99 #ià
defšed
 (
DBGMCU_CR_DBG_TIM5_STOP
)

103 
	#__HAL_DBGMCU_FREEZE_TIM5
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM5_STOP
)

	)

104 
	#__HAL_DBGMCU_UNFREEZE_TIM5
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM5_STOP
)

	)

107 #ià
defšed
 (
DBGMCU_CR_DBG_TIM6_STOP
)

111 
	#__HAL_DBGMCU_FREEZE_TIM6
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM6_STOP
)

	)

112 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM6_STOP
)

	)

115 #ià
defšed
 (
DBGMCU_CR_DBG_TIM7_STOP
)

119 
	#__HAL_DBGMCU_FREEZE_TIM7
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM7_STOP
)

	)

120 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM7_STOP
)

	)

123 #ià
defšed
 (
DBGMCU_CR_DBG_TIM12_STOP
)

127 
	#__HAL_DBGMCU_FREEZE_TIM12
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM12_STOP
)

	)

128 
	#__HAL_DBGMCU_UNFREEZE_TIM12
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM12_STOP
)

	)

131 #ià
defšed
 (
DBGMCU_CR_DBG_TIM13_STOP
)

135 
	#__HAL_DBGMCU_FREEZE_TIM13
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM13_STOP
)

	)

136 
	#__HAL_DBGMCU_UNFREEZE_TIM13
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM13_STOP
)

	)

139 #ià
defšed
 (
DBGMCU_CR_DBG_TIM14_STOP
)

143 
	#__HAL_DBGMCU_FREEZE_TIM14
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM14_STOP
)

	)

144 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM14_STOP
)

	)

150 
	#__HAL_DBGMCU_FREEZE_WWDG
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_WWDG_STOP
)

	)

151 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_WWDG_STOP
)

	)

156 
	#__HAL_DBGMCU_FREEZE_IWDG
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_IWDG_STOP
)

	)

157 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_IWDG_STOP
)

	)

162 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
)

	)

163 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
)

	)

165 #ià
defšed
 (
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
)

169 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
)

	)

170 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
)

	)

173 #ià
defšed
 (
DBGMCU_CR_DBG_CAN1_STOP
)

177 
	#__HAL_DBGMCU_FREEZE_CAN1
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN1_STOP
)

	)

178 
	#__HAL_DBGMCU_UNFREEZE_CAN1
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN1_STOP
)

	)

181 #ià
defšed
 (
DBGMCU_CR_DBG_CAN2_STOP
)

185 
	#__HAL_DBGMCU_FREEZE_CAN2
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN2_STOP
)

	)

186 
	#__HAL_DBGMCU_UNFREEZE_CAN2
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_CAN2_STOP
)

	)

190 #ià
defšed
 (
DBGMCU_CR_DBG_TIM1_STOP
)

194 
	#__HAL_DBGMCU_FREEZE_TIM1
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM1_STOP
)

	)

195 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM1_STOP
)

	)

198 #ià
defšed
 (
DBGMCU_CR_DBG_TIM8_STOP
)

202 
	#__HAL_DBGMCU_FREEZE_TIM8
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM8_STOP
)

	)

203 
	#__HAL_DBGMCU_UNFREEZE_TIM8
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM8_STOP
)

	)

206 #ià
defšed
 (
DBGMCU_CR_DBG_TIM9_STOP
)

210 
	#__HAL_DBGMCU_FREEZE_TIM9
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM9_STOP
)

	)

211 
	#__HAL_DBGMCU_UNFREEZE_TIM9
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM9_STOP
)

	)

214 #ià
defšed
 (
DBGMCU_CR_DBG_TIM10_STOP
)

218 
	#__HAL_DBGMCU_FREEZE_TIM10
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM10_STOP
)

	)

219 
	#__HAL_DBGMCU_UNFREEZE_TIM10
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM10_STOP
)

	)

222 #ià
defšed
 (
DBGMCU_CR_DBG_TIM11_STOP
)

226 
	#__HAL_DBGMCU_FREEZE_TIM11
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM11_STOP
)

	)

227 
	#__HAL_DBGMCU_UNFREEZE_TIM11
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM11_STOP
)

	)

231 #ià
defšed
 (
DBGMCU_CR_DBG_TIM15_STOP
)

235 
	#__HAL_DBGMCU_FREEZE_TIM15
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM15_STOP
)

	)

236 
	#__HAL_DBGMCU_UNFREEZE_TIM15
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM15_STOP
)

	)

239 #ià
defšed
 (
DBGMCU_CR_DBG_TIM16_STOP
)

243 
	#__HAL_DBGMCU_FREEZE_TIM16
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM16_STOP
)

	)

244 
	#__HAL_DBGMCU_UNFREEZE_TIM16
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM16_STOP
)

	)

247 #ià
defšed
 (
DBGMCU_CR_DBG_TIM17_STOP
)

251 
	#__HAL_DBGMCU_FREEZE_TIM17
(è
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM17_STOP
)

	)

252 
	#__HAL_DBGMCU_UNFREEZE_TIM17
(è
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_TIM17_STOP
)

	)

271 
HAL_StusTy³Def
 
HAL_In™
();

272 
HAL_StusTy³Def
 
HAL_DeIn™
();

273 
HAL_M¥In™
();

274 
HAL_M¥DeIn™
();

275 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

284 
HAL_IncTick
();

285 
HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
);

286 
ušt32_t
 
HAL_G‘Tick
();

287 
HAL_Su¥’dTick
();

288 
HAL_ResumeTick
();

289 
ušt32_t
 
HAL_G‘H®V”siÚ
();

290 
ušt32_t
 
HAL_G‘REVID
();

291 
ušt32_t
 
HAL_G‘DEVID
();

292 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

293 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

294 
HAL_DBGMCU_EÇbËDBGStÝMode
();

295 
HAL_DBGMCU_Di§bËDBGStÝMode
();

296 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

297 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

298 
HAL_G‘UID
(
ušt32_t
 *
UID
);

331 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_cortex.h

39 #iâdeà
__STM32F1xx_HAL_CORTEX_H


40 
	#__STM32F1xx_HAL_CORTEX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

61 #ià(
__MPU_PRESENT
 == 1U)

68 
ušt8_t
 
EÇbË
;

70 
ušt8_t
 
Numb”
;

72 
ušt32_t
 
Ba£Add»ss
;

73 
ušt8_t
 
Size
;

75 
ušt8_t
 
SubRegiÚDi§bË
;

77 
ušt8_t
 
Ty³ExtF›ld
;

79 
ušt8_t
 
AcûssP”missiÚ
;

81 
ušt8_t
 
Di§bËExec
;

83 
ušt8_t
 
IsSh¬—bË
;

85 
ušt8_t
 
IsCach—bË
;

87 
ušt8_t
 
IsBufã¿bË
;

89 }
	tMPU_RegiÚ_In™Ty³Def
;

108 
	#NVIC_PRIORITYGROUP_0
 0x00000007U

	)

110 
	#NVIC_PRIORITYGROUP_1
 0x00000006U

	)

112 
	#NVIC_PRIORITYGROUP_2
 0x00000005U

	)

114 
	#NVIC_PRIORITYGROUP_3
 0x00000004U

	)

116 
	#NVIC_PRIORITYGROUP_4
 0x00000003U

	)

125 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 0x00000000U

	)

126 
	#SYSTICK_CLKSOURCE_HCLK
 0x00000004U

	)

132 #ià(
__MPU_PRESENT
 == 1)

136 
	#MPU_HFNMI_PRIVDEF_NONE
 0x00000000U

	)

137 
	#MPU_HARDFAULT_NMI
 
MPU_CTRL_HFNMIENA_Msk


	)

138 
	#MPU_PRIVILEGED_DEFAULT
 
MPU_CTRL_PRIVDEFENA_Msk


	)

139 
	#MPU_HFNMI_PRIVDEF
 (
MPU_CTRL_HFNMIENA_Msk
 | 
MPU_CTRL_PRIVDEFENA_Msk
)

	)

148 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01)

	)

149 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00)

	)

157 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00)

	)

158 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01)

	)

166 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01)

	)

167 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00)

	)

175 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01)

	)

176 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00)

	)

184 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01)

	)

185 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00)

	)

193 
	#MPU_TEX_LEVEL0
 ((
ušt8_t
)0x00)

	)

194 
	#MPU_TEX_LEVEL1
 ((
ušt8_t
)0x01)

	)

195 
	#MPU_TEX_LEVEL2
 ((
ušt8_t
)0x02)

	)

203 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04)

	)

204 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05)

	)

205 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06)

	)

206 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07)

	)

207 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08)

	)

208 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09)

	)

209 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0A)

	)

210 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0B)

	)

211 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0C)

	)

212 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0D)

	)

213 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0E)

	)

214 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0F)

	)

215 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10)

	)

216 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11)

	)

217 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12)

	)

218 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13)

	)

219 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14)

	)

220 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15)

	)

221 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16)

	)

222 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17)

	)

223 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18)

	)

224 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19)

	)

225 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1A)

	)

226 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1B)

	)

227 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1C)

	)

228 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1D)

	)

229 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1E)

	)

230 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1F)

	)

238 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00)

	)

239 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01)

	)

240 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02)

	)

241 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03)

	)

242 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05)

	)

243 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06)

	)

251 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00)

	)

252 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01)

	)

253 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02)

	)

254 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03)

	)

255 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04)

	)

256 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05)

	)

257 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06)

	)

258 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07)

	)

280 
HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
);

281 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

282 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

283 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

284 
HAL_NVIC_Sy¡emRe£t
();

285 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

294 
ušt32_t
 
HAL_NVIC_G‘PriÜ™yGroupšg
();

295 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
);

296 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

297 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

298 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

299 
ušt32_t
 
HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
);

300 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

301 
HAL_SYSTICK_IRQHªdËr
();

302 
HAL_SYSTICK_C®lback
();

304 #ià(
__MPU_PRESENT
 == 1U)

305 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
);

306 
HAL_MPU_Di§bË
();

307 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

324 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PRIORITYGROUP_0
) || \

325 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_1
) || \

326 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_2
) || \

327 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_3
) || \

328 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_4
))

	)

330 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

332 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

334 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð(
IRQn_Ty³
)0x00U)

	)

336 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
) || \

337 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

	)

339 #ià(
__MPU_PRESENT
 == 1U)

340 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
) || \

341 ((
STATE
è=ð
MPU_REGION_DISABLE
))

	)

343 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
) || \

344 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

	)

346 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
) || \

347 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

	)

349 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
) || \

350 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

	)

352 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
) || \

353 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

	)

355 
	#IS_MPU_TEX_LEVEL
(
TYPE
è(((TYPEè=ð
MPU_TEX_LEVEL0
) || \

356 ((
TYPE
è=ð
MPU_TEX_LEVEL1
) || \

357 ((
TYPE
è=ð
MPU_TEX_LEVEL2
))

	)

359 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
) || \

360 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

361 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

362 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

363 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

364 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

	)

366 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
) || \

367 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

368 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

369 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

370 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

371 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

372 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

373 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

	)

375 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_32B
) || \

376 ((
SIZE
è=ð
MPU_REGION_SIZE_64B
) || \

377 ((
SIZE
è=ð
MPU_REGION_SIZE_128B
) || \

378 ((
SIZE
è=ð
MPU_REGION_SIZE_256B
) || \

379 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

380 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

381 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

382 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

383 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

384 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

385 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

386 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

387 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

388 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

389 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

390 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

391 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

392 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

393 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

394 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

395 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

396 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

397 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

398 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

399 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

400 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

401 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

402 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

	)

404 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FF)

	)

421 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h

40 #iâdeà
__STM32F1xx_HAL_DEF


41 
	#__STM32F1xx_HAL_DEF


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f1xx.h
"

49 #ià
defšed
(
USE_HAL_LEGACY
)

50 
	~"Legacy/¡m32_h®_Ëgacy.h
"

52 
	~<¡dio.h
>

61 
HAL_OK
 = 0x00U,

62 
HAL_ERROR
 = 0x01U,

63 
HAL_BUSY
 = 0x02U,

64 
HAL_TIMEOUT
 = 0x03U

65 } 
	tHAL_StusTy³Def
;

72 
HAL_UNLOCKED
 = 0x00U,

73 
HAL_LOCKED
 = 0x01U

74 } 
	tHAL_LockTy³Def
;

77 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

79 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

80 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

82 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
) \

84 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

85 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

86 } 0U)

	)

88 
	#UNUSED
(
x
è(()(x))

	)

105 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0U)

	)

107 #ià(
USE_RTOS
 == 1U)

111 
	#__HAL_LOCK
(
__HANDLE__
) \

113 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

115  
HAL_BUSY
; \

119 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

121 }0U)

	)

123 
	#__HAL_UNLOCK
(
__HANDLE__
) \

125 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

126 }0U)

	)

129 #ià 
defšed
 ( 
__GNUC__
 )

130 #iâdeà
__w—k


131 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

133 #iâdeà
__·cked


134 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

140 #ià
defšed
 (
__GNUC__
)

141 #iâdeà
__ALIGN_END


142 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

144 #iâdeà
__ALIGN_BEGIN


145 
	#__ALIGN_BEGIN


	)

148 #iâdeà
__ALIGN_END


149 
	#__ALIGN_END


	)

151 #iâdeà
__ALIGN_BEGIN


152 #ià
defšed
 (
__CC_ARM
)

153 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

154 #–ià
defšed
 (
__ICCARM__
)

155 
	#__ALIGN_BEGIN


	)

164 #ià
defšed
 ( 
__CC_ARM
 )

174 
	#__RAM_FUNC
 
HAL_StusTy³Def


	)

176 #–ià
defšed
 ( 
__ICCARM__
 )

181 
	#__RAM_FUNC
 
__¿mfunc
 
HAL_StusTy³Def


	)

183 #–ià
defšed
 ( 
__GNUC__
 )

189 
	#__RAM_FUNC
 
HAL_StusTy³Def
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

196 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

200 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

202 #–ià
defšed
 ( 
__ICCARM__
 )

206 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

210 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma.h

39 #iâdeà
__STM32F1xx_HAL_DMA_H


40 
	#__STM32F1xx_HAL_DMA_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

68 
ušt32_t
 
DœeùiÚ
;

72 
ušt32_t
 
P”hInc
;

75 
ušt32_t
 
MemInc
;

78 
ušt32_t
 
P”hD©aAlignm’t
;

81 
ušt32_t
 
MemD©aAlignm’t
;

84 
ušt32_t
 
Mode
;

89 
ušt32_t
 
PriÜ™y
;

91 } 
	tDMA_In™Ty³Def
;

98 
HAL_DMA_STATE_RESET
 = 0x00U,

99 
HAL_DMA_STATE_READY
 = 0x01U,

100 
HAL_DMA_STATE_BUSY
 = 0x02U,

101 
HAL_DMA_STATE_TIMEOUT
 = 0x03U

102 }
	tHAL_DMA_S‹Ty³Def
;

109 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

110 
HAL_DMA_HALF_TRANSFER
 = 0x01U

111 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

118 
HAL_DMA_XFER_CPLT_CB_ID
 = 0x00U,

119 
HAL_DMA_XFER_HALFCPLT_CB_ID
 = 0x01U,

120 
HAL_DMA_XFER_ERROR_CB_ID
 = 0x02U,

121 
HAL_DMA_XFER_ABORT_CB_ID
 = 0x03U,

122 
HAL_DMA_XFER_ALL_CB_ID
 = 0x04U

124 }
	tHAL_DMA_C®lbackIDTy³Def
;

129 
	s__DMA_HªdËTy³Def


131 
DMA_ChªÃl_Ty³Def
 *
In¡ªû
;

133 
DMA_In™Ty³Def
 
In™
;

135 
HAL_LockTy³Def
 
Lock
;

137 
HAL_DMA_S‹Ty³Def
 
S‹
;

139 *
P¬’t
;

141 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

143 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

145 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

147 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

149 
__IO
 
ušt32_t
 
E¼ÜCode
;

151 
DMA_Ty³Def
 *
DmaBa£Add»ss
;

153 
ušt32_t
 
ChªÃlIndex
;

155 } 
	tDMA_HªdËTy³Def
;

169 
	#HAL_DMA_ERROR_NONE
 0x00000000U

	)

170 
	#HAL_DMA_ERROR_TE
 0x00000001U

	)

171 
	#HAL_DMA_ERROR_NO_XFER
 0x00000004U

	)

172 
	#HAL_DMA_ERROR_TIMEOUT
 0x00000020U

	)

173 
	#HAL_DMA_ERROR_NOT_SUPPORTED
 0x00000100U

	)

181 
	#DMA_PERIPH_TO_MEMORY
 0x00000000U

	)

182 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_CCR_DIR
è

	)

183 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)
DMA_CCR_MEM2MEM
è

	)

192 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_PINC
è

	)

193 
	#DMA_PINC_DISABLE
 0x00000000U

	)

201 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_MINC
è

	)

202 
	#DMA_MINC_DISABLE
 0x00000000U

	)

210 
	#DMA_PDATAALIGN_BYTE
 0x00000000U

	)

211 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_0
è

	)

212 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_1
è

	)

220 
	#DMA_MDATAALIGN_BYTE
 0x00000000U

	)

221 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_0
è

	)

222 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_1
è

	)

230 
	#DMA_NORMAL
 0x00000000U

	)

231 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_CCR_CIRC
è

	)

239 
	#DMA_PRIORITY_LOW
 0x00000000U

	)

240 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_CCR_PL_0
è

	)

241 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL_1
è

	)

242 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL
è

	)

251 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_CCR_TCIE
)

	)

252 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_CCR_HTIE
)

	)

253 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_CCR_TEIE
)

	)

261 
	#DMA_FLAG_GL1
 0x00000001U

	)

262 
	#DMA_FLAG_TC1
 0x00000002U

	)

263 
	#DMA_FLAG_HT1
 0x00000004U

	)

264 
	#DMA_FLAG_TE1
 0x00000008U

	)

265 
	#DMA_FLAG_GL2
 0x00000010U

	)

266 
	#DMA_FLAG_TC2
 0x00000020U

	)

267 
	#DMA_FLAG_HT2
 0x00000040U

	)

268 
	#DMA_FLAG_TE2
 0x00000080U

	)

269 
	#DMA_FLAG_GL3
 0x00000100U

	)

270 
	#DMA_FLAG_TC3
 0x00000200U

	)

271 
	#DMA_FLAG_HT3
 0x00000400U

	)

272 
	#DMA_FLAG_TE3
 0x00000800U

	)

273 
	#DMA_FLAG_GL4
 0x00001000U

	)

274 
	#DMA_FLAG_TC4
 0x00002000U

	)

275 
	#DMA_FLAG_HT4
 0x00004000U

	)

276 
	#DMA_FLAG_TE4
 0x00008000U

	)

277 
	#DMA_FLAG_GL5
 0x00010000U

	)

278 
	#DMA_FLAG_TC5
 0x00020000U

	)

279 
	#DMA_FLAG_HT5
 0x00040000U

	)

280 
	#DMA_FLAG_TE5
 0x00080000U

	)

281 
	#DMA_FLAG_GL6
 0x00100000U

	)

282 
	#DMA_FLAG_TC6
 0x00200000U

	)

283 
	#DMA_FLAG_HT6
 0x00400000U

	)

284 
	#DMA_FLAG_TE6
 0x00800000U

	)

285 
	#DMA_FLAG_GL7
 0x01000000U

	)

286 
	#DMA_FLAG_TC7
 0x02000000U

	)

287 
	#DMA_FLAG_HT7
 0x04000000U

	)

288 
	#DMA_FLAG_TE7
 0x08000000U

	)

307 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

314 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CCR
, 
DMA_CCR_EN
))

	)

321 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CCR
, 
DMA_CCR_EN
))

	)

336 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CCR
, (__INTERRUPT__)))

	)

348 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CCR
 , (__INTERRUPT__)))

	)

360 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CCR
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

367 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNDTR
)

	)

374 
	~"¡m32f1xx_h®_dma_ex.h
"

385 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

386 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
 (
DMA_HªdËTy³Def
 *
hdma
);

395 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

396 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

397 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

398 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

399 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
);

400 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

401 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)ÐDMA_HªdËTy³Deà* 
_hdma
));

402 
HAL_StusTy³Def
 
HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
);

412 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

413 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

427 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

428 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

429 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

	)

431 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1Uè&& ((SIZEè< 0x10000U))

	)

433 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
) || \

434 ((
STATE
è=ð
DMA_PINC_DISABLE
))

	)

436 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
) || \

437 ((
STATE
è=ð
DMA_MINC_DISABLE
))

	)

439 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
) || \

440 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

441 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

	)

443 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
) || \

444 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

445 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

	)

447 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

448 ((
MODE
è=ð
DMA_CIRCULAR
))

	)

450 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

451 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

452 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

453 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

	)

469 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma_ex.h

39 #iâdeà
__STM32F1xx_HAL_DMA_EX_H


40 
	#__STM32F1xx_HAL_DMA_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

64 #ià
defšed
 (
STM32F100xE
è|| defšed (
STM32F101xE
è|| defšed (
STM32F101xG
è|| defšed (
STM32F103xE
) || \

65 
defšed
 (
STM32F103xG
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

75 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
) \

76 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

77 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

78 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

79 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

80 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

81 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

82 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_TC7
 :\

83 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

84 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

85 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

86 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

87 
DMA_FLAG_TC5
)

	)

94 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

95 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

96 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

97 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

98 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

99 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

100 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

101 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_HT7
 :\

102 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

103 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

104 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

105 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

106 
DMA_FLAG_HT5
)

	)

113 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

114 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

115 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

116 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

117 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

118 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

119 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

120 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_TE7
 :\

121 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

122 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

123 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

124 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

125 
DMA_FLAG_TE5
)

	)

132 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

133 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

134 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

135 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

136 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

137 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_GL5
 :\

138 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_GL6
 :\

139 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_GL7
 :\

140 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

141 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

142 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

143 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

144 
DMA_FLAG_GL5
)

	)

157 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

158 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_ChªÃl7
)? (
DMA2
->
ISR
 & (
__FLAG__
)) :\

159 (
DMA1
->
ISR
 & (
__FLAG__
)))

	)

172 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
) \

173 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_ChªÃl7
)? (
DMA2
->
IFCR
 = (
__FLAG__
)) :\

174 (
DMA1
->
IFCR
 = (
__FLAG__
)))

	)

190 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
) \

191 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

192 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

193 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

194 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

195 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

196 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

197 
DMA_FLAG_TC7
)

	)

204 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

205 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

206 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

207 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

208 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

209 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

210 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

211 
DMA_FLAG_HT7
)

	)

218 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

219 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

220 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

221 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

222 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

223 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

224 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

225 
DMA_FLAG_TE7
)

	)

232 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

233 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

234 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

235 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

236 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

237 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_GL5
 :\

238 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_GL6
 :\

239 
DMA_FLAG_GL7
)

	)

254 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
ISR
 & (__FLAG__))

	)

268 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
IFCR
 = (__FLAG__))

	)

288 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash.h

39 #iâdeà
__STM32F1xx_HAL_FLASH_H


40 
	#__STM32F1xx_HAL_FLASH_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

60 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

69 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
è(((VALUEè=ð
FLASH_TYPEPROGRAM_HALFWORD
) || \

70 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

71 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

	)

73 #ià 
defšed
(
FLASH_ACR_LATENCY
)

74 
	#IS_FLASH_LATENCY
(
__LATENCY__
è(((__LATENCY__è=ð
FLASH_LATENCY_0
) || \

75 ((
__LATENCY__
è=ð
FLASH_LATENCY_1
) || \

76 ((
__LATENCY__
è=ð
FLASH_LATENCY_2
))

	)

79 
	#IS_FLASH_LATENCY
(
__LATENCY__
è((__LATENCY__è=ð
FLASH_LATENCY_0
)

	)

95 
FLASH_PROC_NONE
 = 0U,

96 
FLASH_PROC_PAGEERASE
 = 1U,

97 
FLASH_PROC_MASSERASE
 = 2U,

98 
FLASH_PROC_PROGRAMHALFWORD
 = 3U,

99 
FLASH_PROC_PROGRAMWORD
 = 4U,

100 
FLASH_PROC_PROGRAMDOUBLEWORD
 = 5U

101 } 
	tFLASH_Proûdu»Ty³Def
;

108 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

110 
__IO
 
ušt32_t
 
D©aRemaššg
;

112 
__IO
 
ušt32_t
 
Add»ss
;

114 
__IO
 
ušt64_t
 
D©a
;

116 
HAL_LockTy³Def
 
Lock
;

118 
__IO
 
ušt32_t
 
E¼ÜCode
;

120 } 
	tFLASH_ProûssTy³Def
;

135 
	#HAL_FLASH_ERROR_NONE
 0x00U

	)

136 
	#HAL_FLASH_ERROR_PROG
 0x01U

	)

137 
	#HAL_FLASH_ERROR_WRP
 0x02U

	)

138 
	#HAL_FLASH_ERROR_OPTV
 0x04U

	)

147 
	#FLASH_TYPEPROGRAM_HALFWORD
 0x01U

	)

148 
	#FLASH_TYPEPROGRAM_WORD
 0x02U

	)

149 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 0x03U

	)

155 #ià 
defšed
(
FLASH_ACR_LATENCY
)

159 
	#FLASH_LATENCY_0
 0x00000000U

	)

160 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_0


	)

161 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_1


	)

171 
	#FLASH_LATENCY_0
 0x00000000U

	)

200 
	#__HAL_FLASH_HALF_CYCLE_ACCESS_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_HLFCYA
)

	)

208 
	#__HAL_FLASH_HALF_CYCLE_ACCESS_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_HLFCYA
))

	)

214 #ià
defšed
(
FLASH_ACR_LATENCY
)

226 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(
FLASH
->
ACR
 = (FLASH->ACR&(~
FLASH_ACR_LATENCY
)è| (__LATENCY__))

	)

234 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

249 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
)

	)

255 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTBE
))

	)

266 
	~"¡m32f1xx_h®_æash_ex.h
"

277 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

278 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

281 
HAL_FLASH_IRQHªdËr
();

283 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

284 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

294 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

295 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

296 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

297 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

298 
HAL_FLASH_OB_Launch
();

308 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

322 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

323 #ià
defšed
(
FLASH_BANK2_END
)

324 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
ušt32_t
 
Timeout
);

339 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash_ex.h

39 #iâdeà
__STM32F1xx_HAL_FLASH_EX_H


40 
	#__STM32F1xx_HAL_FLASH_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

61 
	#FLASH_SIZE_DATA_REGISTER
 0x1FFFF7E0U

	)

62 
	#OBR_REG_INDEX
 1U

	)

63 
	#SR_FLAG_MASK
 ((
ušt32_t
)(
FLASH_SR_BSY
 | 
FLASH_SR_PGERR
 | 
FLASH_SR_WRPRTERR
 | 
FLASH_SR_EOP
))

	)

73 
	#IS_FLASH_TYPEERASE
(
VALUE
è(((VALUEè=ð
FLASH_TYPEERASE_PAGES
è|| ((VALUEè=ð
FLASH_TYPEERASE_MASSERASE
))

	)

75 
	#IS_OPTIONBYTE
(
VALUE
è(((VALUEè<ð(
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_DATA
)))

	)

77 
	#IS_WRPSTATE
(
VALUE
è(((VALUEè=ð
OB_WRPSTATE_DISABLE
è|| ((VALUEè=ð
OB_WRPSTATE_ENABLE
))

	)

79 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
è|| ((LEVELè=ð
OB_RDP_LEVEL_1
))

	)

81 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
OB_DATA_ADDRESS_DATA0
è|| ((ADDRESSè=ð
OB_DATA_ADDRESS_DATA1
))

	)

83 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

85 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

87 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

89 #ià
defšed
(
FLASH_BANK2_END
)

90 
	#IS_OB_BOOT1
(
BOOT1
è(((BOOT1è=ð
OB_BOOT1_RESET
è|| ((BOOT1è=ð
OB_BOOT1_SET
))

	)

94 #ià(
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
))

95 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x20Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)- 1 <= 0x08007FFFU) : \

96 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)- 1 <ð0x08003FFFU))

	)

100 #ià(
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
))

101 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x80Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x0801FFFFU) : \

102 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x40Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x0800FFFFU) : \

103 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x20Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x08007FFFU) : \

104 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x08003FFFU))))

	)

108 #ià(
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
))

109 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x200Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x0807FFFFU) : \

110 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x180Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x0805FFFFU) : \

111 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x0803FFFFU)))

	)

115 #ià
defšed
(
FLASH_BANK2_END
)

116 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x400Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x080FFFFFU) : \

117 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x080BFFFFU))

	)

121 #ià(
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
))

122 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è(((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x100Uè? ((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <= 0x0803FFFFU) : \

123 (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)è=ð0x80Uè? ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <= 0x0801FFFFU) : \

124 ((
ADDRESS
)+((
NBPAGES
)*
FLASH_PAGE_SIZE
)-1 <ð0x0800FFFFU)))

	)

127 
	#IS_OB_WRP
(
PAGE
è(((PAGEè!ð0x0000000U))

	)

129 #ià
defšed
(
FLASH_BANK2_END
)

130 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
) || \

131 ((
BANK
è=ð
FLASH_BANK_2
) || \

132 ((
BANK
è=ð
FLASH_BANK_BOTH
))

	)

134 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
))

	)

138 #ià(
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
))

139 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x20U) ? \

140 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: ((ADDRESSè<ð0x08003FFFU)))

	)

145 #ià(
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
))

146 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x80U) ? \

147 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x40U) ? \

148 ((
ADDRESS
è<ð0x0800FFFFè: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x20U) ? \

149 ((
ADDRESS
è<ð0x08007FFFè: ((ADDRESSè<ð0x08003FFFU)))))

	)

154 #ià(
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
))

155 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x200U) ? \

156 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x180U) ? \

157 ((
ADDRESS
è<ð0x0805FFFFUè: ((ADDRESSè<ð0x0803FFFFU))))

	)

162 #ià
defšed
(
FLASH_BANK2_END
)

163 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x400U) ? \

164 ((
ADDRESS
è<ð
FLASH_BANK2_END
è: ((ADDRESSè<ð0x080BFFFFU)))

	)

169 #ià(
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
))

170 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x100U) ? \

171 ((
ADDRESS
è<ð
FLASH_BANK1_END
è: (((*((
ušt16_t
 *)
FLASH_SIZE_DATA_REGISTER
)) == 0x80U) ? \

172 ((
ADDRESS
è<ð0x0801FFFFUè: ((ADDRESSè<ð0x0800FFFFU))))

	)

190 
ušt32_t
 
Ty³E¿£
;

193 
ušt32_t
 
Bªks
;

196 
ušt32_t
 
PageAdd»ss
;

200 
ušt32_t
 
NbPages
;

203 } 
	tFLASH_E¿£In™Ty³Def
;

210 
ušt32_t
 
O±iÚTy³
;

213 
ušt32_t
 
WRPS‹
;

216 
ušt32_t
 
WRPPage
;

219 
ušt32_t
 
Bªks
;

222 
ušt8_t
 
RDPLev–
;

225 #ià
defšed
(
FLASH_BANK2_END
)

226 
ušt8_t
 
USERCÚfig
;

231 
ušt8_t
 
USERCÚfig
;

237 
ušt32_t
 
DATAAdd»ss
;

240 
ušt8_t
 
DATAD©a
;

242 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

260 #ià(
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
è|| defšed(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
))

261 
	#FLASH_PAGE_SIZE
 0x400U

	)

265 #ià(
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
))

266 
	#FLASH_PAGE_SIZE
 0x800U

	)

278 
	#FLASH_TYPEERASE_PAGES
 0x00U

	)

279 
	#FLASH_TYPEERASE_MASSERASE
 0x02U

	)

288 #ià
defšed
(
FLASH_BANK2_END
)

289 
	#FLASH_BANK_1
 1U

	)

290 
	#FLASH_BANK_2
 2U

	)

291 
	#FLASH_BANK_BOTH
 ((
ušt32_t
)
FLASH_BANK_1
 | 
FLASH_BANK_2
è

	)

294 
	#FLASH_BANK_1
 1U

	)

311 
	#OPTIONBYTE_WRP
 0x01U

	)

312 
	#OPTIONBYTE_RDP
 0x02U

	)

313 
	#OPTIONBYTE_USER
 0x04U

	)

314 
	#OPTIONBYTE_DATA
 0x08U

	)

323 
	#OB_WRPSTATE_DISABLE
 0x00U

	)

324 
	#OB_WRPSTATE_ENABLE
 0x01U

	)

334 #ià 
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
) \

335 || 
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
) \

336 || 
defšed
(
STM32F103xB
)

337 
	#OB_WRP_PAGES0TO3
 0x00000001U

	)

338 
	#OB_WRP_PAGES4TO7
 0x00000002U

	)

339 
	#OB_WRP_PAGES8TO11
 0x00000004U

	)

340 
	#OB_WRP_PAGES12TO15
 0x00000008U

	)

341 
	#OB_WRP_PAGES16TO19
 0x00000010U

	)

342 
	#OB_WRP_PAGES20TO23
 0x00000020U

	)

343 
	#OB_WRP_PAGES24TO27
 0x00000040U

	)

344 
	#OB_WRP_PAGES28TO31
 0x00000080U

	)

349 #ià 
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
)

350 
	#OB_WRP_PAGES32TO35
 0x00000100U

	)

351 
	#OB_WRP_PAGES36TO39
 0x00000200U

	)

352 
	#OB_WRP_PAGES40TO43
 0x00000400U

	)

353 
	#OB_WRP_PAGES44TO47
 0x00000800U

	)

354 
	#OB_WRP_PAGES48TO51
 0x00001000U

	)

355 
	#OB_WRP_PAGES52TO55
 0x00002000U

	)

356 
	#OB_WRP_PAGES56TO59
 0x00004000U

	)

357 
	#OB_WRP_PAGES60TO63
 0x00008000U

	)

358 
	#OB_WRP_PAGES64TO67
 0x00010000U

	)

359 
	#OB_WRP_PAGES68TO71
 0x00020000U

	)

360 
	#OB_WRP_PAGES72TO75
 0x00040000U

	)

361 
	#OB_WRP_PAGES76TO79
 0x00080000U

	)

362 
	#OB_WRP_PAGES80TO83
 0x00100000U

	)

363 
	#OB_WRP_PAGES84TO87
 0x00200000U

	)

364 
	#OB_WRP_PAGES88TO91
 0x00400000U

	)

365 
	#OB_WRP_PAGES92TO95
 0x00800000U

	)

366 
	#OB_WRP_PAGES96TO99
 0x01000000U

	)

367 
	#OB_WRP_PAGES100TO103
 0x02000000U

	)

368 
	#OB_WRP_PAGES104TO107
 0x04000000U

	)

369 
	#OB_WRP_PAGES108TO111
 0x08000000U

	)

370 
	#OB_WRP_PAGES112TO115
 0x10000000U

	)

371 
	#OB_WRP_PAGES116TO119
 0x20000000U

	)

372 
	#OB_WRP_PAGES120TO123
 0x40000000U

	)

373 
	#OB_WRP_PAGES124TO127
 0x80000000U

	)

378 #ià 
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
) \

379 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
) \

380 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

381 
	#OB_WRP_PAGES0TO1
 0x00000001U

	)

382 
	#OB_WRP_PAGES2TO3
 0x00000002U

	)

383 
	#OB_WRP_PAGES4TO5
 0x00000004U

	)

384 
	#OB_WRP_PAGES6TO7
 0x00000008U

	)

385 
	#OB_WRP_PAGES8TO9
 0x00000010U

	)

386 
	#OB_WRP_PAGES10TO11
 0x00000020U

	)

387 
	#OB_WRP_PAGES12TO13
 0x00000040U

	)

388 
	#OB_WRP_PAGES14TO15
 0x00000080U

	)

389 
	#OB_WRP_PAGES16TO17
 0x00000100U

	)

390 
	#OB_WRP_PAGES18TO19
 0x00000200U

	)

391 
	#OB_WRP_PAGES20TO21
 0x00000400U

	)

392 
	#OB_WRP_PAGES22TO23
 0x00000800U

	)

393 
	#OB_WRP_PAGES24TO25
 0x00001000U

	)

394 
	#OB_WRP_PAGES26TO27
 0x00002000U

	)

395 
	#OB_WRP_PAGES28TO29
 0x00004000U

	)

396 
	#OB_WRP_PAGES30TO31
 0x00008000U

	)

397 
	#OB_WRP_PAGES32TO33
 0x00010000U

	)

398 
	#OB_WRP_PAGES34TO35
 0x00020000U

	)

399 
	#OB_WRP_PAGES36TO37
 0x00040000U

	)

400 
	#OB_WRP_PAGES38TO39
 0x00080000U

	)

401 
	#OB_WRP_PAGES40TO41
 0x00100000U

	)

402 
	#OB_WRP_PAGES42TO43
 0x00200000U

	)

403 
	#OB_WRP_PAGES44TO45
 0x00400000U

	)

404 
	#OB_WRP_PAGES46TO47
 0x00800000U

	)

405 
	#OB_WRP_PAGES48TO49
 0x01000000U

	)

406 
	#OB_WRP_PAGES50TO51
 0x02000000U

	)

407 
	#OB_WRP_PAGES52TO53
 0x04000000U

	)

408 
	#OB_WRP_PAGES54TO55
 0x08000000U

	)

409 
	#OB_WRP_PAGES56TO57
 0x10000000U

	)

410 
	#OB_WRP_PAGES58TO59
 0x20000000U

	)

411 
	#OB_WRP_PAGES60TO61
 0x40000000U

	)

412 
	#OB_WRP_PAGES62TO127
 0x80000000U

	)

413 
	#OB_WRP_PAGES62TO255
 0x80000000U

	)

414 
	#OB_WRP_PAGES62TO511
 0x80000000U

	)

419 
	#OB_WRP_ALLPAGES
 0xFFFFFFFFU

	)

422 #ià 
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F103x6
)

423 
	#OB_WRP_PAGES0TO31MASK
 0x000000FFU

	)

427 #ià 
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103xB
)

428 
	#OB_WRP_PAGES0TO31MASK
 0x000000FFU

	)

429 
	#OB_WRP_PAGES32TO63MASK
 0x0000FF00U

	)

430 
	#OB_WRP_PAGES64TO95MASK
 0x00FF0000U

	)

431 
	#OB_WRP_PAGES96TO127MASK
 0xFF000000U

	)

435 #ià 
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F103xE
)

436 
	#OB_WRP_PAGES0TO15MASK
 0x000000FFU

	)

437 
	#OB_WRP_PAGES16TO31MASK
 0x0000FF00U

	)

438 
	#OB_WRP_PAGES32TO47MASK
 0x00FF0000U

	)

439 
	#OB_WRP_PAGES48TO255MASK
 0xFF000000U

	)

443 #ià 
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

444 
	#OB_WRP_PAGES0TO15MASK
 0x000000FFU

	)

445 
	#OB_WRP_PAGES16TO31MASK
 0x0000FF00U

	)

446 
	#OB_WRP_PAGES32TO47MASK
 0x00FF0000U

	)

447 
	#OB_WRP_PAGES48TO511MASK
 0xFF000000U

	)

451 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

452 
	#OB_WRP_PAGES0TO15MASK
 0x000000FFU

	)

453 
	#OB_WRP_PAGES16TO31MASK
 0x0000FF00U

	)

454 
	#OB_WRP_PAGES32TO47MASK
 0x00FF0000U

	)

455 
	#OB_WRP_PAGES48TO127MASK
 0xFF000000U

	)

465 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xA5)

	)

466 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0x00)

	)

474 
	#OB_IWDG_SW
 ((
ušt16_t
)0x0001è

	)

475 
	#OB_IWDG_HW
 ((
ušt16_t
)0x0000è

	)

483 
	#OB_STOP_NO_RST
 ((
ušt16_t
)0x0002è

	)

484 
	#OB_STOP_RST
 ((
ušt16_t
)0x0000è

	)

492 
	#OB_STDBY_NO_RST
 ((
ušt16_t
)0x0004è

	)

493 
	#OB_STDBY_RST
 ((
ušt16_t
)0x0000è

	)

498 #ià
defšed
(
FLASH_BANK2_END
)

502 
	#OB_BOOT1_RESET
 ((
ušt16_t
)0x0000è

	)

503 
	#OB_BOOT1_SET
 ((
ušt16_t
)0x0008è

	)

512 
	#OB_DATA_ADDRESS_DATA0
 0x1FFFF804U

	)

513 
	#OB_DATA_ADDRESS_DATA1
 0x1FFFF806U

	)

530 #ià
defšed
(
FLASH_BANK2_END
)

531 
	#FLASH_FLAG_BSY
 
FLASH_FLAG_BSY_BANK1


	)

532 
	#FLASH_FLAG_PGERR
 
FLASH_FLAG_PGERR_BANK1


	)

533 
	#FLASH_FLAG_WRPERR
 
FLASH_FLAG_WRPERR_BANK1


	)

534 
	#FLASH_FLAG_EOP
 
FLASH_FLAG_EOP_BANK1


	)

536 
	#FLASH_FLAG_BSY_BANK1
 
FLASH_SR_BSY


	)

537 
	#FLASH_FLAG_PGERR_BANK1
 
FLASH_SR_PGERR


	)

538 
	#FLASH_FLAG_WRPERR_BANK1
 
FLASH_SR_WRPRTERR


	)

539 
	#FLASH_FLAG_EOP_BANK1
 
FLASH_SR_EOP


	)

541 
	#FLASH_FLAG_BSY_BANK2
 (
FLASH_SR2_BSY
 << 16Uè

	)

542 
	#FLASH_FLAG_PGERR_BANK2
 (
FLASH_SR2_PGERR
 << 16Uè

	)

543 
	#FLASH_FLAG_WRPERR_BANK2
 (
FLASH_SR2_WRPRTERR
 << 16Uè

	)

544 
	#FLASH_FLAG_EOP_BANK2
 (
FLASH_SR2_EOP
 << 16Uè

	)

548 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

549 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

550 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPRTERR


	)

551 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

554 
	#FLASH_FLAG_OPTVERR
 ((
OBR_REG_INDEX
 << 8U | 
FLASH_OBR_OPTERR
)è

	)

563 #ià
defšed
(
FLASH_BANK2_END
)

564 
	#FLASH_IT_EOP
 
FLASH_IT_EOP_BANK1


	)

565 
	#FLASH_IT_ERR
 
FLASH_IT_ERR_BANK1


	)

567 
	#FLASH_IT_EOP_BANK1
 
FLASH_CR_EOPIE


	)

568 
	#FLASH_IT_ERR_BANK1
 
FLASH_CR_ERRIE


	)

570 
	#FLASH_IT_EOP_BANK2
 (
FLASH_CR2_EOPIE
 << 16Uè

	)

571 
	#FLASH_IT_ERR_BANK2
 (
FLASH_CR2_ERRIE
 << 16Uè

	)

575 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

576 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

602 #ià
defšed
(
FLASH_BANK2_END
)

613 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
) do { \

615 
	`SET_BIT
(
FLASH
->
CR
, ((
__INTERRUPT__
) & 0x0000FFFFU)); \

617 
	`SET_BIT
(
FLASH
->
CR2
, ((
__INTERRUPT__
) >> 16U)); \

618 } 0U)

	)

630 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
) do { \

632 
	`CLEAR_BIT
(
FLASH
->
CR
, ((
__INTERRUPT__
) & 0x0000FFFFU)); \

634 
	`CLEAR_BIT
(
FLASH
->
CR2
, ((
__INTERRUPT__
) >> 16U)); \

635 } 0U)

	)

652 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
FLASH_FLAG_OPTVERR
) ? \

653 (
FLASH
->
OBR
 & 
FLASH_OBR_OPTERR
) : \

654 ((((
__FLAG__
è& 
SR_FLAG_MASK
è!ð
RESET
)? \

655 (
FLASH
->
SR
 & ((
__FLAG__
è& 
SR_FLAG_MASK
)) : \

656 (
FLASH
->
SR2
 & ((
__FLAG__
è>> 16U))))

	)

673 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
) do { \

675 ià((
__FLAG__
è=ð
FLASH_FLAG_OPTVERR
) \

677 
	`CLEAR_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_OPTERR
); \

681 ià(((
__FLAG__
è& 
SR_FLAG_MASK
è!ð
RESET
) \

683 
FLASH
->
SR
 = ((
__FLAG__
è& 
SR_FLAG_MASK
); \

686 ià(((
__FLAG__
è>> 16Uè!ð
RESET
) \

688 
FLASH
->
SR2
 = ((
__FLAG__
) >> 16U); \

691 } 0U)

	)

701 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 |ð(__INTERRUPT__))

	)

711 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 &ð~(__INTERRUPT__))

	)

724 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
FLASH_FLAG_OPTVERR
) ? \

725 (
FLASH
->
OBR
 & 
FLASH_OBR_OPTERR
) : \

726 (
FLASH
->
SR
 & (
__FLAG__
)))

	)

737 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
) do { \

739 ià((
__FLAG__
è=ð
FLASH_FLAG_OPTVERR
) \

741 
	`CLEAR_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_OPTERR
); \

745 
FLASH
->
SR
 = (
__FLAG__
); \

747 } 0U)

	)

768 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
);

769 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

779 
HAL_StusTy³Def
 
HAL_FLASHEx_OBE¿£
();

780 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

781 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

782 
ušt32_t
 
HAL_FLASHEx_OBG‘U£rD©a
(ušt32_ˆ
DATAAd»ss
);

798 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio.h

39 #iâdeà
__STM32F1xx_HAL_GPIO_H


40 
	#__STM32F1xx_HAL_GPIO_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

67 
ušt32_t
 
Pš
;

70 
ušt32_t
 
Mode
;

73 
ušt32_t
 
PuÎ
;

76 
ušt32_t
 
S³ed
;

78 }
	tGPIO_In™Ty³Def
;

85 
GPIO_PIN_RESET
 = 0U,

86 
GPIO_PIN_SET


87 }
	tGPIO_PšS‹
;

101 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001è

	)

102 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002è

	)

103 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004è

	)

104 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008è

	)

105 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010è

	)

106 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020è

	)

107 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040è

	)

108 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080è

	)

109 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100è

	)

110 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200è

	)

111 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400è

	)

112 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800è

	)

113 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000è

	)

114 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000è

	)

115 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000è

	)

116 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000è

	)

117 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFè

	)

119 
	#GPIO_PIN_MASK
 0x0000FFFFU

	)

134 
	#GPIO_MODE_INPUT
 0x00000000U

	)

135 
	#GPIO_MODE_OUTPUT_PP
 0x00000001U

	)

136 
	#GPIO_MODE_OUTPUT_OD
 0x00000011U

	)

137 
	#GPIO_MODE_AF_PP
 0x00000002U

	)

138 
	#GPIO_MODE_AF_OD
 0x00000012U

	)

139 
	#GPIO_MODE_AF_INPUT
 
GPIO_MODE_INPUT


	)

141 
	#GPIO_MODE_ANALOG
 0x00000003U

	)

143 
	#GPIO_MODE_IT_RISING
 0x10110000U

	)

144 
	#GPIO_MODE_IT_FALLING
 0x10210000U

	)

145 
	#GPIO_MODE_IT_RISING_FALLING
 0x10310000U

	)

147 
	#GPIO_MODE_EVT_RISING
 0x10120000U

	)

148 
	#GPIO_MODE_EVT_FALLING
 0x10220000U

	)

149 
	#GPIO_MODE_EVT_RISING_FALLING
 0x10320000U

	)

159 
	#GPIO_SPEED_FREQ_LOW
 (
GPIO_CRL_MODE0_1
è

	)

160 
	#GPIO_SPEED_FREQ_MEDIUM
 (
GPIO_CRL_MODE0_0
è

	)

161 
	#GPIO_SPEED_FREQ_HIGH
 (
GPIO_CRL_MODE0
è

	)

171 
	#GPIO_NOPULL
 0x00000000U

	)

172 
	#GPIO_PULLUP
 0x00000001U

	)

173 
	#GPIO_PULLDOWN
 0x00000002U

	)

193 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

201 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

209 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

217 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

225 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

231 
	~"¡m32f1xx_h®_gpio_ex.h
"

242 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

243 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

252 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

253 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

254 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

255 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

256 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

257 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

281 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

282 
	#IS_GPIO_PIN
(
PIN
è((((PINè& 
GPIO_PIN_MASK
 ) !ð0x00Uè&& (((PINè& ~GPIO_PIN_MASKè=ð0x00U))

	)

283 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_MODE_INPUT
) ||\

284 ((
MODE
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

285 ((
MODE
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

286 ((
MODE
è=ð
GPIO_MODE_AF_PP
) ||\

287 ((
MODE
è=ð
GPIO_MODE_AF_OD
) ||\

288 ((
MODE
è=ð
GPIO_MODE_IT_RISING
) ||\

289 ((
MODE
è=ð
GPIO_MODE_IT_FALLING
) ||\

290 ((
MODE
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

291 ((
MODE
è=ð
GPIO_MODE_EVT_RISING
) ||\

292 ((
MODE
è=ð
GPIO_MODE_EVT_FALLING
) ||\

293 ((
MODE
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

294 ((
MODE
è=ð
GPIO_MODE_ANALOG
))

	)

295 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_SPEED_FREQ_LOW
) || \

296 ((
SPEED
è=ð
GPIO_SPEED_FREQ_MEDIUM
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_HIGH
))

	)

297 
	#IS_GPIO_PULL
(
PULL
è(((PULLè=ð
GPIO_NOPULL
è|| ((PULLè=ð
GPIO_PULLUP
) || \

298 ((
PULL
è=ð
GPIO_PULLDOWN
))

	)

320 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio_ex.h

39 #iâdeà
__STM32F1xx_HAL_GPIO_EX_H


40 
	#__STM32F1xx_HAL_GPIO_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

74 
	#AFIO_EVENTOUT_PIN_0
 
AFIO_EVCR_PIN_PX0


	)

75 
	#AFIO_EVENTOUT_PIN_1
 
AFIO_EVCR_PIN_PX1


	)

76 
	#AFIO_EVENTOUT_PIN_2
 
AFIO_EVCR_PIN_PX2


	)

77 
	#AFIO_EVENTOUT_PIN_3
 
AFIO_EVCR_PIN_PX3


	)

78 
	#AFIO_EVENTOUT_PIN_4
 
AFIO_EVCR_PIN_PX4


	)

79 
	#AFIO_EVENTOUT_PIN_5
 
AFIO_EVCR_PIN_PX5


	)

80 
	#AFIO_EVENTOUT_PIN_6
 
AFIO_EVCR_PIN_PX6


	)

81 
	#AFIO_EVENTOUT_PIN_7
 
AFIO_EVCR_PIN_PX7


	)

82 
	#AFIO_EVENTOUT_PIN_8
 
AFIO_EVCR_PIN_PX8


	)

83 
	#AFIO_EVENTOUT_PIN_9
 
AFIO_EVCR_PIN_PX9


	)

84 
	#AFIO_EVENTOUT_PIN_10
 
AFIO_EVCR_PIN_PX10


	)

85 
	#AFIO_EVENTOUT_PIN_11
 
AFIO_EVCR_PIN_PX11


	)

86 
	#AFIO_EVENTOUT_PIN_12
 
AFIO_EVCR_PIN_PX12


	)

87 
	#AFIO_EVENTOUT_PIN_13
 
AFIO_EVCR_PIN_PX13


	)

88 
	#AFIO_EVENTOUT_PIN_14
 
AFIO_EVCR_PIN_PX14


	)

89 
	#AFIO_EVENTOUT_PIN_15
 
AFIO_EVCR_PIN_PX15


	)

91 
	#IS_AFIO_EVENTOUT_PIN
(
__PIN__
è(((__PIN__è=ð
AFIO_EVENTOUT_PIN_0
) || \

92 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_1
) || \

93 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_2
) || \

94 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_3
) || \

95 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_4
) || \

96 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_5
) || \

97 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_6
) || \

98 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_7
) || \

99 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_8
) || \

100 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_9
) || \

101 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_10
) || \

102 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_11
) || \

103 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_12
) || \

104 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_13
) || \

105 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_14
) || \

106 ((
__PIN__
è=ð
AFIO_EVENTOUT_PIN_15
))

	)

115 
	#AFIO_EVENTOUT_PORT_A
 
AFIO_EVCR_PORT_PA


	)

116 
	#AFIO_EVENTOUT_PORT_B
 
AFIO_EVCR_PORT_PB


	)

117 
	#AFIO_EVENTOUT_PORT_C
 
AFIO_EVCR_PORT_PC


	)

118 
	#AFIO_EVENTOUT_PORT_D
 
AFIO_EVCR_PORT_PD


	)

119 
	#AFIO_EVENTOUT_PORT_E
 
AFIO_EVCR_PORT_PE


	)

121 
	#IS_AFIO_EVENTOUT_PORT
(
__PORT__
è(((__PORT__è=ð
AFIO_EVENTOUT_PORT_A
) || \

122 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_B
) || \

123 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_C
) || \

124 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_D
) || \

125 ((
__PORT__
è=ð
AFIO_EVENTOUT_PORT_E
))

	)

144 
	#__HAL_AFIO_REMAP_SPI1_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SPI1_REMAP
)

	)

151 
	#__HAL_AFIO_REMAP_SPI1_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SPI1_REMAP
)

	)

158 
	#__HAL_AFIO_REMAP_I2C1_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_I2C1_REMAP
)

	)

165 
	#__HAL_AFIO_REMAP_I2C1_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_I2C1_REMAP
)

	)

172 
	#__HAL_AFIO_REMAP_USART1_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART1_REMAP
)

	)

179 
	#__HAL_AFIO_REMAP_USART1_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART1_REMAP
)

	)

186 
	#__HAL_AFIO_REMAP_USART2_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART2_REMAP
)

	)

193 
	#__HAL_AFIO_REMAP_USART2_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART2_REMAP
)

	)

200 
	#__HAL_AFIO_REMAP_USART3_ENABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART3_REMAP
); \

201 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART3_REMAP_FULLREMAP
); \

202 }0U)

	)

208 
	#__HAL_AFIO_REMAP_USART3_PARTIAL
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART3_REMAP
); \

209 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART3_REMAP_PARTIALREMAP
); \

210 }0U)

	)

217 
	#__HAL_AFIO_REMAP_USART3_DISABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART3_REMAP
); \

218 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_USART3_REMAP_NOREMAP
); \

219 }0U)

	)

226 
	#__HAL_AFIO_REMAP_TIM1_ENABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM1_REMAP
); \

227 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM1_REMAP_FULLREMAP
); \

228 }0U)

	)

235 
	#__HAL_AFIO_REMAP_TIM1_PARTIAL
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM1_REMAP
); \

236 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
); \

237 }0U)

	)

244 
	#__HAL_AFIO_REMAP_TIM1_DISABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM1_REMAP
); \

245 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM1_REMAP_NOREMAP
); \

246 }0U)

	)

253 
	#__HAL_AFIO_REMAP_TIM2_ENABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP
); \

254 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP_FULLREMAP
); \

255 }0U)

	)

262 
	#__HAL_AFIO_REMAP_TIM2_PARTIAL_2
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP
); \

263 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
); \

264 }0U)

	)

271 
	#__HAL_AFIO_REMAP_TIM2_PARTIAL_1
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP
); \

272 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
); \

273 }0U)

	)

280 
	#__HAL_AFIO_REMAP_TIM2_DISABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP
); \

281 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2_REMAP_NOREMAP
); \

282 }0U)

	)

290 
	#__HAL_AFIO_REMAP_TIM3_ENABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM3_REMAP
); \

291 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM3_REMAP_FULLREMAP
); \

292 }0U)

	)

300 
	#__HAL_AFIO_REMAP_TIM3_PARTIAL
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM3_REMAP
); \

301 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
); \

302 }0U)

	)

310 
	#__HAL_AFIO_REMAP_TIM3_DISABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM3_REMAP
); \

311 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM3_REMAP_NOREMAP
); \

312 }0U)

	)

320 
	#__HAL_AFIO_REMAP_TIM4_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM4_REMAP
)

	)

328 
	#__HAL_AFIO_REMAP_TIM4_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM4_REMAP
)

	)

330 #ià
defšed
(
AFIO_MAPR_CAN_REMAP_REMAP1
)

337 
	#__HAL_AFIO_REMAP_CAN1_1
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN_REMAP
); \

338 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN_REMAP_REMAP1
); \

339 }0U)

	)

346 
	#__HAL_AFIO_REMAP_CAN1_2
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN_REMAP
); \

347 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN_REMAP_REMAP2
); \

348 }0U)

	)

355 
	#__HAL_AFIO_REMAP_CAN1_3
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN_REMAP
); \

356 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN_REMAP_REMAP3
); \

357 }0U)

	)

368 
	#__HAL_AFIO_REMAP_PD01_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_PD01_REMAP
)

	)

378 
	#__HAL_AFIO_REMAP_PD01_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_PD01_REMAP
)

	)

380 #ià
defšed
(
AFIO_MAPR_TIM5CH4_IREMAP
)

387 
	#__HAL_AFIO_REMAP_TIM5CH4_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM5CH4_IREMAP
)

	)

395 
	#__HAL_AFIO_REMAP_TIM5CH4_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM5CH4_IREMAP
)

	)

398 #ià
defšed
(
AFIO_MAPR_ETH_REMAP
)

405 
	#__HAL_AFIO_REMAP_ETH_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ETH_REMAP
)

	)

413 
	#__HAL_AFIO_REMAP_ETH_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ETH_REMAP
)

	)

416 #ià
defšed
(
AFIO_MAPR_CAN2_REMAP
)

424 
	#__HAL_AFIO_REMAP_CAN2_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN2_REMAP
)

	)

432 
	#__HAL_AFIO_REMAP_CAN2_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_CAN2_REMAP
)

	)

435 #ià
defšed
(
AFIO_MAPR_MII_RMII_SEL
)

442 
	#__HAL_AFIO_ETH_RMII
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_MII_RMII_SEL
)

	)

450 
	#__HAL_AFIO_ETH_MII
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_MII_RMII_SEL
)

	)

458 
	#__HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC1_ETRGINJ_REMAP
)

	)

465 
	#__HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC1_ETRGINJ_REMAP
)

	)

472 
	#__HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC1_ETRGREG_REMAP
)

	)

479 
	#__HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC1_ETRGREG_REMAP
)

	)

481 #ià
defšed
(
AFIO_MAPR_ADC2_ETRGINJ_REMAP
)

488 
	#__HAL_AFIO_REMAP_ADC2_ETRGINJ_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC2_ETRGINJ_REMAP
)

	)

495 
	#__HAL_AFIO_REMAP_ADC2_ETRGINJ_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC2_ETRGINJ_REMAP
)

	)

498 #ià
defšed
 (
AFIO_MAPR_ADC2_ETRGREG_REMAP
)

505 
	#__HAL_AFIO_REMAP_ADC2_ETRGREG_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC2_ETRGREG_REMAP
)

	)

512 
	#__HAL_AFIO_REMAP_ADC2_ETRGREG_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_ADC2_ETRGREG_REMAP
)

	)

520 
	#__HAL_AFIO_REMAP_SWJ_ENABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG
); \

521 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG_RESET
); \

522 }0U)

	)

529 
	#__HAL_AFIO_REMAP_SWJ_NONJTRST
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG
); \

530 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG_NOJNTRST
); \

531 }0U)

	)

538 
	#__HAL_AFIO_REMAP_SWJ_NOJTAG
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG
); \

539 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG_JTAGDISABLE
); \

540 }0U)

	)

547 
	#__HAL_AFIO_REMAP_SWJ_DISABLE
(èdo{ 
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG
); \

548 
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SWJ_CFG_DISABLE
); \

549 }0U)

	)

551 #ià
defšed
(
AFIO_MAPR_SPI3_REMAP
)

559 
	#__HAL_AFIO_REMAP_SPI3_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SPI3_REMAP
)

	)

567 
	#__HAL_AFIO_REMAP_SPI3_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_SPI3_REMAP
)

	)

570 #ià
defšed
(
AFIO_MAPR_TIM2ITR1_IREMAP
)

578 
	#__HAL_AFIO_TIM2ITR1_TO_USB
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2ITR1_IREMAP
)

	)

586 
	#__HAL_AFIO_TIM2ITR1_TO_ETH
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_TIM2ITR1_IREMAP
)

	)

589 #ià
defšed
(
AFIO_MAPR_PTP_PPS_REMAP
)

597 
	#__HAL_AFIO_ETH_PTP_PPS_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_PTP_PPS_REMAP
)

	)

605 
	#__HAL_AFIO_ETH_PTP_PPS_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR
, 
AFIO_MAPR_PTP_PPS_REMAP
)

	)

608 #ià
defšed
(
AFIO_MAPR2_TIM9_REMAP
)

615 
	#__HAL_AFIO_REMAP_TIM9_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM9_REMAP
)

	)

622 
	#__HAL_AFIO_REMAP_TIM9_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM9_REMAP
)

	)

625 #ià
defšed
(
AFIO_MAPR2_TIM10_REMAP
)

632 
	#__HAL_AFIO_REMAP_TIM10_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM10_REMAP
)

	)

639 
	#__HAL_AFIO_REMAP_TIM10_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM10_REMAP
)

	)

642 #ià
defšed
(
AFIO_MAPR2_TIM11_REMAP
)

648 
	#__HAL_AFIO_REMAP_TIM11_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM11_REMAP
)

	)

655 
	#__HAL_AFIO_REMAP_TIM11_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM11_REMAP
)

	)

658 #ià
defšed
(
AFIO_MAPR2_TIM13_REMAP
)

665 
	#__HAL_AFIO_REMAP_TIM13_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM13_REMAP
)

	)

672 
	#__HAL_AFIO_REMAP_TIM13_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM13_REMAP
)

	)

675 #ià
defšed
(
AFIO_MAPR2_TIM14_REMAP
)

682 
	#__HAL_AFIO_REMAP_TIM14_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM14_REMAP
)

	)

689 
	#__HAL_AFIO_REMAP_TIM14_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM14_REMAP
)

	)

692 #ià
defšed
(
AFIO_MAPR2_FSMC_NADV_REMAP
)

699 
	#__HAL_AFIO_FSMCNADV_DISCONNECTED
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_FSMC_NADV_REMAP
)

	)

706 
	#__HAL_AFIO_FSMCNADV_CONNECTED
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_FSMC_NADV_REMAP
)

	)

709 #ià
defšed
(
AFIO_MAPR2_TIM15_REMAP
)

716 
	#__HAL_AFIO_REMAP_TIM15_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM15_REMAP
)

	)

723 
	#__HAL_AFIO_REMAP_TIM15_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM15_REMAP
)

	)

726 #ià
defšed
(
AFIO_MAPR2_TIM16_REMAP
)

733 
	#__HAL_AFIO_REMAP_TIM16_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM16_REMAP
)

	)

740 
	#__HAL_AFIO_REMAP_TIM16_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM16_REMAP
)

	)

743 #ià
defšed
(
AFIO_MAPR2_TIM17_REMAP
)

750 
	#__HAL_AFIO_REMAP_TIM17_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM17_REMAP
)

	)

757 
	#__HAL_AFIO_REMAP_TIM17_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM17_REMAP
)

	)

760 #ià
defšed
(
AFIO_MAPR2_CEC_REMAP
)

767 
	#__HAL_AFIO_REMAP_CEC_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_CEC_REMAP
)

	)

774 
	#__HAL_AFIO_REMAP_CEC_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_CEC_REMAP
)

	)

777 #ià
defšed
(
AFIO_MAPR2_TIM1_DMA_REMAP
)

784 
	#__HAL_AFIO_REMAP_TIM1DMA_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM1_DMA_REMAP
)

	)

791 
	#__HAL_AFIO_REMAP_TIM1DMA_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM1_DMA_REMAP
)

	)

794 #ià
defšed
(
AFIO_MAPR2_TIM67_DAC_DMA_REMAP
)

801 
	#__HAL_AFIO_REMAP_TIM67DACDMA_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM67_DAC_DMA_REMAP
)

	)

808 
	#__HAL_AFIO_REMAP_TIM67DACDMA_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM67_DAC_DMA_REMAP
)

	)

811 #ià
defšed
(
AFIO_MAPR2_TIM12_REMAP
)

819 
	#__HAL_AFIO_REMAP_TIM12_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM12_REMAP
)

	)

827 
	#__HAL_AFIO_REMAP_TIM12_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_TIM12_REMAP
)

	)

830 #ià
defšed
(
AFIO_MAPR2_MISC_REMAP
)

842 
	#__HAL_AFIO_REMAP_MISC_ENABLE
(è
	`SET_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_MISC_REMAP
)

	)

854 
	#__HAL_AFIO_REMAP_MISC_DISABLE
(è
	`CLEAR_BIT
(
AFIO
->
MAPR2
, 
AFIO_MAPR2_MISC_REMAP
)

	)

868 #ià
defšed
(
STM32F101x6
è|| defšed(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)

869 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

870 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

871 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :3U)

	)

872 #–ià
defšed
(
STM32F100xB
è|| defšed(
STM32F101xB
è|| defšed(
STM32F103xB
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

873 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

874 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

875 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

876 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :4U)

	)

877 #–ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

878 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

879 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

880 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

881 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

882 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

883 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :6U)

	)

900 
HAL_GPIOEx_CÚfigEv’tout
(
ušt32_t
 
GPIO_PÜtSourû
, ušt32_ˆ
GPIO_PšSourû
);

901 
HAL_GPIOEx_EÇbËEv’tout
();

902 
HAL_GPIOEx_Di§bËEv’tout
();

920 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pcd.h

39 #iâdeà
__STM32F1xx_HAL_PCD_H


40 
	#__STM32F1xx_HAL_PCD_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

47 
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
) || \

48 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

49 
defšed
(
STM32F105xC
è|| 
	$defšed
(
STM32F107xC
)

52 
	~"¡m32f1xx_Î_usb.h
"

72 
HAL_PCD_STATE_RESET
 = 0x00U,

73 
HAL_PCD_STATE_READY
 = 0x01U,

74 
HAL_PCD_STATE_ERROR
 = 0x02U,

75 
HAL_PCD_STATE_BUSY
 = 0x03U,

76 
HAL_PCD_STATE_TIMEOUT
 = 0x04U

77 } 
	tPCD_S‹Ty³Def
;

79 #ià
	`defšed
 (
USB
)

85 
PCD_EP_DBUF_OUT
,

86 
PCD_EP_DBUF_IN
,

87 
PCD_EP_DBUF_ERR
,

88 }
	tPCD_EP_DBUF_DIR
;

95 
PCD_EP_NOBUF
,

96 
PCD_EP_BUF0
,

97 
PCD_EP_BUF1


98 }
	tPCD_EP_BUF_NUM
;

101 #ià
	`defšed
 (
USB_OTG_FS
)

102 
USB_OTG_Glob®Ty³Def
 
	tPCD_Ty³Def
;

103 
USB_OTG_CfgTy³Def
 
	tPCD_In™Ty³Def
;

104 
USB_OTG_EPTy³Def
 
	tPCD_EPTy³Def
;

107 #ià
	`defšed
 (
USB
)

108 
USB_Ty³Def
 
	tPCD_Ty³Def
;

109 
USB_CfgTy³Def
 
	tPCD_In™Ty³Def
;

110 
USB_EPTy³Def
 
	tPCD_EPTy³Def
;

118 
PCD_Ty³Def
 *
In¡ªû
;

119 
PCD_In™Ty³Def
 
In™
;

120 
__IO
 
ušt8_t
 
USB_Add»ss
;

121 
PCD_EPTy³Def
 
IN_•
[16];

122 
PCD_EPTy³Def
 
OUT_•
[16];

123 
HAL_LockTy³Def
 
Lock
;

124 
__IO
 
PCD_S‹Ty³Def
 
S‹
;

125 
ušt32_t
 
S‘up
[12U];

126 *
pD©a
;

127 } 
	tPCD_HªdËTy³Def
;

134 
	~"¡m32f1xx_h®_pcd_ex.h
"

144 
	#PCD_SPEED_HIGH
 0U

	)

145 
	#PCD_SPEED_HIGH_IN_FULL
 1U

	)

146 
	#PCD_SPEED_FULL
 2U

	)

154 
	#PCD_PHY_EMBEDDED
 2U

	)

162 #iâdeà
USBD_FS_TRDT_VALUE


163 
	#USBD_FS_TRDT_VALUE
 5U

	)

178 #ià
	`defšed
 (
USB_OTG_FS
)

180 
	#__HAL_PCD_ENABLE
(
__HANDLE__
è
	`USB_EÇbËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

181 
	#__HAL_PCD_DISABLE
(
__HANDLE__
è
	`USB_Di§bËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

183 
	#__HAL_PCD_GET_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è((
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è& (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

184 
	#__HAL_PCD_CLEAR_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
GINTSTS
èð(__INTERRUPT__))

	)

185 
	#__HAL_PCD_IS_INVALID_INTERRUPT
(
__HANDLE__
è(
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è=ð0U)

	)

187 
	#__HAL_PCD_UNGATE_PHYCLOCK
(
__HANDLE__
è*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
) &= \

188 ~(
USB_OTG_PCGCCTL_STOPCLK
)

	)

190 
	#__HAL_PCD_GATE_PHYCLOCK
(
__HANDLE__
è*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
è|ð
USB_OTG_PCGCCTL_STOPCLK


	)

192 
	#__HAL_PCD_IS_PHY_SUSPENDED
(
__HANDLE__
è((*(
__IO
 
ušt32_t
 *)((ušt32_t)((__HANDLE__)->
In¡ªû
è+ 
USB_OTG_PCGCCTL_BASE
)è& 0x10U)

	)

194 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

195 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

196 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

197 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

199 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
() \

201 
EXTI
->
FTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
); \

202 
EXTI
->
RTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
; \

203 
	}
} 0U)

	)

205 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
() \

207 
EXTI
->
FTSR
 |ð(
USB_OTG_FS_WAKEUP_EXTI_LINE
); \

208 
EXTI
->
RTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
); \

209 } 0U)

	)

211 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
() \

213 
EXTI
->
RTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
); \

214 
EXTI
->
FTSR
 &ð~(
USB_OTG_FS_WAKEUP_EXTI_LINE
); \

215 
EXTI
->
RTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
; \

216 
EXTI
->
FTSR
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
; \

217 } 0U)

	)

219 
	#__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
USB_OTG_FS_WAKEUP_EXTI_LINE
)

	)

222 #ià
defšed
 (
USB
)

223 
	#__HAL_PCD_ENABLE
(
__HANDLE__
è
	`USB_EÇbËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

224 
	#__HAL_PCD_DISABLE
(
__HANDLE__
è
	`USB_Di§bËGlob®IÁ
 ((__HANDLE__)->
In¡ªû
)

	)

225 
	#__HAL_PCD_GET_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è((
	`USB_R—dIÁ”ru±s
((__HANDLE__)->
In¡ªû
è& (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

226 
	#__HAL_PCD_CLEAR_FLAG
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
ISTR
è&ð~(__INTERRUPT__))

	)

228 
	#__HAL_USB_WAKEUP_EXTI_ENABLE_IT
(è
EXTI
->
IMR
 |ð
USB_WAKEUP_EXTI_LINE


	)

229 
	#__HAL_USB_WAKEUP_EXTI_DISABLE_IT
(è
EXTI
->
IMR
 &ð~(
USB_WAKEUP_EXTI_LINE
)

	)

230 
	#__HAL_USB_WAKEUP_EXTI_GET_FLAG
(è
EXTI
->
PR
 & (
USB_WAKEUP_EXTI_LINE
)

	)

231 
	#__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
(è
EXTI
->
PR
 = 
USB_WAKEUP_EXTI_LINE


	)

233 
	#__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
() \

235 
EXTI
->
FTSR
 &ð~(
USB_WAKEUP_EXTI_LINE
); \

236 
EXTI
->
RTSR
 |ð
USB_WAKEUP_EXTI_LINE
; \

237 } 0U)

	)

239 
	#__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
() \

241 
EXTI
->
FTSR
 |ð(
USB_WAKEUP_EXTI_LINE
); \

242 
EXTI
->
RTSR
 &ð~(
USB_WAKEUP_EXTI_LINE
); \

243 } 0U)

	)

245 
	#__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
() \

247 
EXTI
->
RTSR
 &ð~(
USB_WAKEUP_EXTI_LINE
); \

248 
EXTI
->
FTSR
 &ð~(
USB_WAKEUP_EXTI_LINE
); \

249 
EXTI
->
RTSR
 |ð
USB_WAKEUP_EXTI_LINE
; \

250 
EXTI
->
FTSR
 |ð
USB_WAKEUP_EXTI_LINE
; \

251 } 0U)

	)

267 
HAL_StusTy³Def
 
HAL_PCD_In™
(
PCD_HªdËTy³Def
 *
hpcd
);

268 
HAL_StusTy³Def
 
HAL_PCD_DeIn™
 (
PCD_HªdËTy³Def
 *
hpcd
);

269 
HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
 *
hpcd
);

270 
HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
);

280 
HAL_StusTy³Def
 
HAL_PCD_S¹
(
PCD_HªdËTy³Def
 *
hpcd
);

281 
HAL_StusTy³Def
 
HAL_PCD_StÝ
(
PCD_HªdËTy³Def
 *
hpcd
);

282 
HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
);

284 
HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

285 
HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

286 
HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

287 
HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

288 
HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

289 
HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

290 
HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

291 
HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

292 
HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
);

293 
HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

294 
HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
);

303 
HAL_StusTy³Def
 
HAL_PCD_DevCÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
);

304 
HAL_StusTy³Def
 
HAL_PCD_DevDiscÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
);

305 
HAL_StusTy³Def
 
HAL_PCD_S‘Add»ss
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
add»ss
);

306 
HAL_StusTy³Def
 
HAL_PCD_EP_O³n
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, 
ušt16_t
 
•_mps
, ušt8_ˆ
•_ty³
);

307 
HAL_StusTy³Def
 
HAL_PCD_EP_Clo£
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

308 
HAL_StusTy³Def
 
HAL_PCD_EP_Reûive
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
);

309 
HAL_StusTy³Def
 
HAL_PCD_EP_T¿nsm™
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
);

310 
ušt16_t
 
HAL_PCD_EP_G‘RxCouÁ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

311 
HAL_StusTy³Def
 
HAL_PCD_EP_S‘SÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

312 
HAL_StusTy³Def
 
HAL_PCD_EP_CÌSÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

313 
HAL_StusTy³Def
 
HAL_PCD_EP_Flush
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
);

314 
HAL_StusTy³Def
 
HAL_PCD_Aùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
);

315 
HAL_StusTy³Def
 
HAL_PCD_DeAùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
);

324 
PCD_S‹Ty³Def
 
HAL_PCD_G‘S‹
(
PCD_HªdËTy³Def
 *
hpcd
);

340 #ià
defšed
 (
USB_OTG_FS
)

341 
	#USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
 0x08U

	)

342 
	#USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
 0x0CU

	)

343 
	#USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
 0x10U

	)

345 
	#USB_OTG_FS_WAKEUP_EXTI_LINE
 0x00040000U

	)

348 #ià
defšed
 (
USB
)

349 
	#USB_WAKEUP_EXTI_LINE
 0x00040000U

	)

355 #ià
defšed
 (
USB
)

359 
	#PCD_EP0MPS_64
 
DEP0CTL_MPS_64


	)

360 
	#PCD_EP0MPS_32
 
DEP0CTL_MPS_32


	)

361 
	#PCD_EP0MPS_16
 
DEP0CTL_MPS_16


	)

362 
	#PCD_EP0MPS_08
 
DEP0CTL_MPS_8


	)

370 
	#PCD_ENDP0
 ((
ušt8_t
)0)

	)

371 
	#PCD_ENDP1
 ((
ušt8_t
)1)

	)

372 
	#PCD_ENDP2
 ((
ušt8_t
)2)

	)

373 
	#PCD_ENDP3
 ((
ušt8_t
)3)

	)

374 
	#PCD_ENDP4
 ((
ušt8_t
)4)

	)

375 
	#PCD_ENDP5
 ((
ušt8_t
)5)

	)

376 
	#PCD_ENDP6
 ((
ušt8_t
)6)

	)

377 
	#PCD_ENDP7
 ((
ušt8_t
)7)

	)

385 
	#PCD_SNG_BUF
 0U

	)

386 
	#PCD_DBL_BUF
 1U

	)

399 #ià
defšed
 (
USB
)

401 
	#PCD_SET_ENDPOINT
(
USBx
, 
bEpNum
,
wRegV®ue
è(*(&(USBx)->
EP0R
 + (bEpNumè* 2U)ð(
ušt16_t
)(wRegV®ue))

	)

404 
	#PCD_GET_ENDPOINT
(
USBx
, 
bEpNum
è(*(&(USBx)->
EP0R
 + (bEpNumè* 2U))

	)

407 
	#USB_EP0S¹Xãr
 
USB_EPS¹Xãr


	)

416 
	#PCD_SET_EPTYPE
(
USBx
, 
bEpNum
,
wTy³
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum),\

417 ((
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EP_T_MASK
è| (
wTy³
è)))

	)

425 
	#PCD_GET_EPTYPE
(
USBx
, 
bEpNum
è(
	`PCD_GET_ENDPOINT
((USBx), (bEpNum)è& 
USB_EP_T_FIELD
)

	)

435 
	#PCD_F»eU£rBufãr
(
USBx
, 
bEpNum
, 
bDœ
)\

437 ià((
bDœ
è=ð
PCD_EP_DBUF_OUT
)\

439 
	`PCD_TX_DTOG
((
USBx
), (
bEpNum
));\

441 ià((
bDœ
è=ð
PCD_EP_DBUF_IN
)\

443 
	`PCD_RX_DTOG
((
USBx
), (
bEpNum
));\

445 }

	)

454 
	#PCD_GET_DB_DIR
(
USBx
, 
bEpNum
)\

456 ià((
ušt16_t
)(*
	`PCD_EP_RX_CNT
((
USBx
), (
bEpNum
)) & 0xFC00) != 0)\

457 (
PCD_EP_DBUF_OUT
);\

458 ià(((
ušt16_t
)(*
	`PCD_EP_TX_CNT
((
USBx
), (
bEpNum
))) & 0x03FF) != 0)\

459 (
PCD_EP_DBUF_IN
);\

461 (
PCD_EP_DBUF_ERR
);\

462 }

	)

471 
	#PCD_SET_EP_TX_STATUS
(
USBx
, 
bEpNum
, 
wS‹
è{ 
ušt16_t
 
_wRegV®
;\

473 
_wRegV®
 = 
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EPTX_DTOGMASK
;\

475 if((
USB_EPTX_DTOG1
 & (
wS‹
))!= 0U)\

477 
_wRegV®
 ^ð
USB_EPTX_DTOG1
; \

480 if((
USB_EPTX_DTOG2
 & (
wS‹
))!= 0U) \

482 
_wRegV®
 ^ð
USB_EPTX_DTOG2
; \

484 
	`PCD_SET_ENDPOINT
((
USBx
), (
bEpNum
), (
_wRegV®
 | 
USB_EP_CTR_RX
|
USB_EP_CTR_TX
));\

485 }

	)

494 
	#PCD_SET_EP_RX_STATUS
(
USBx
, 
bEpNum
,
wS‹
) {\

495 
ušt16_t
 
_wRegV®
; \

497 
_wRegV®
 = 
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EPRX_DTOGMASK
;\

499 if((
USB_EPRX_DTOG1
 & (
wS‹
))!= 0U) \

501 
_wRegV®
 ^ð
USB_EPRX_DTOG1
; \

504 if((
USB_EPRX_DTOG2
 & (
wS‹
))!= 0U) \

506 
_wRegV®
 ^ð
USB_EPRX_DTOG2
; \

508 
	`PCD_SET_ENDPOINT
((
USBx
), (
bEpNum
), (
_wRegV®
 | 
USB_EP_CTR_RX
|
USB_EP_CTR_TX
)); \

509 }

	)

519 
	#PCD_SET_EP_TXRX_STATUS
(
USBx
,
bEpNum
,
wS‹rx
,
wS‹tx
) {\

520 
ušt32_t
 
_wRegV®
; \

522 
_wRegV®
 = 
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& (
USB_EPRX_DTOGMASK
 |
USB_EPTX_STAT
) ;\

524 if((
USB_EPRX_DTOG1
 & ((
wS‹rx
)))!= 0U) \

526 
_wRegV®
 ^ð
USB_EPRX_DTOG1
; \

529 if((
USB_EPRX_DTOG2
 & (
wS‹rx
))!= 0U) \

531 
_wRegV®
 ^ð
USB_EPRX_DTOG2
; \

534 if((
USB_EPTX_DTOG1
 & (
wS‹tx
))!= 0U) \

536 
_wRegV®
 ^ð
USB_EPTX_DTOG1
; \

539 if((
USB_EPTX_DTOG2
 & (
wS‹tx
))!= 0U) \

541 
_wRegV®
 ^ð
USB_EPTX_DTOG2
; \

543 
	`PCD_SET_ENDPOINT
((
USBx
), (
bEpNum
), 
_wRegV®
 | 
USB_EP_CTR_RX
|
USB_EP_CTR_TX
); \

544 }

	)

553 
	#PCD_GET_EP_TX_STATUS
(
USBx
, 
bEpNum
è((
ušt16_t
)
	`PCD_GET_ENDPOINT
((USBx), (bEpNum)è& 
USB_EPTX_STAT
)

	)

554 
	#PCD_GET_EP_RX_STATUS
(
USBx
, 
bEpNum
è((
ušt16_t
)
	`PCD_GET_ENDPOINT
((USBx), (bEpNum)è& 
USB_EPRX_STAT
)

	)

562 
	#PCD_SET_EP_TX_VALID
(
USBx
, 
bEpNum
è(
	`PCD_SET_EP_TX_STATUS
((USBx), (bEpNum), 
USB_EP_TX_VALID
))

	)

563 
	#PCD_SET_EP_RX_VALID
(
USBx
, 
bEpNum
è(
	`PCD_SET_EP_RX_STATUS
((USBx), (bEpNum), 
USB_EP_RX_VALID
))

	)

571 
	#PCD_GET_EP_TX_STALL_STATUS
(
USBx
, 
bEpNum
è(
	`PCD_GET_EP_TX_STATUS
((USBx), (bEpNum)) \

572 =ð
USB_EP_TX_STALL
)

	)

573 
	#PCD_GET_EP_RX_STALL_STATUS
(
USBx
, 
bEpNum
è(
	`PCD_GET_EP_RX_STATUS
((USBx), (bEpNum)) \

574 =ð
USB_EP_RX_STALL
)

	)

582 
	#PCD_SET_EP_KIND
(
USBx
, 
bEpNum
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum), \

583 (
USB_EP_CTR_RX
|
USB_EP_CTR_TX
|((
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è| 
USB_EP_KIND
è& 
USB_EPREG_MASK
))))

	)

584 
	#PCD_CLEAR_EP_KIND
(
USBx
, 
bEpNum
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum), \

585 (
USB_EP_CTR_RX
|
USB_EP_CTR_TX
|(
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EPKIND_MASK
))))

	)

593 
	#PCD_SET_OUT_STATUS
(
USBx
, 
bEpNum
è
	`PCD_SET_EP_KIND
((USBx), (bEpNum))

	)

594 
	#PCD_CLEAR_OUT_STATUS
(
USBx
, 
bEpNum
è
	`PCD_CLEAR_EP_KIND
((USBx), (bEpNum))

	)

602 
	#PCD_SET_EP_DBUF
(
USBx
, 
bEpNum
è
	`PCD_SET_EP_KIND
((USBx), (bEpNum))

	)

603 
	#PCD_CLEAR_EP_DBUF
(
USBx
, 
bEpNum
è
	`PCD_CLEAR_EP_KIND
((USBx), (bEpNum))

	)

611 
	#PCD_CLEAR_RX_EP_CTR
(
USBx
, 
bEpNum
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum),\

612 
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 0x7FFFU & 
USB_EPREG_MASK
))

	)

613 
	#PCD_CLEAR_TX_EP_CTR
(
USBx
, 
bEpNum
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum),\

614 
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 0xFF7FU & 
USB_EPREG_MASK
))

	)

622 
	#PCD_RX_DTOG
(
USBx
, 
bEpNum
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum), \

623 
USB_EP_CTR_RX
|
USB_EP_CTR_TX
|
USB_EP_DTOG_RX
 | (
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EPREG_MASK
)))

	)

624 
	#PCD_TX_DTOG
(
USBx
, 
bEpNum
è(
	`PCD_SET_ENDPOINT
((USBx), (bEpNum), \

625 
USB_EP_CTR_RX
|
USB_EP_CTR_TX
|
USB_EP_DTOG_TX
 | (
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EPREG_MASK
)))

	)

633 
	#PCD_CLEAR_RX_DTOG
(
USBx
, 
bEpNum
èif((
	`PCD_GET_ENDPOINT
((USBx), (bEpNum)è& 
USB_EP_DTOG_RX
) != 0U)\

635 
	`PCD_RX_DTOG
((
USBx
), (
bEpNum
)); \

636 }

	)

637 
	#PCD_CLEAR_TX_DTOG
(
USBx
, 
bEpNum
èif((
	`PCD_GET_ENDPOINT
((USBx), (bEpNum)è& 
USB_EP_DTOG_TX
) != 0U)\

639 
	`PCD_TX_DTOG
((
USBx
), (
bEpNum
)); \

640 }

	)

649 
	#PCD_SET_EP_ADDRESS
(
USBx
, 
bEpNum
,
bAddr
è
	`PCD_SET_ENDPOINT
((USBx), (bEpNum),\

650 
USB_EP_CTR_RX
|
USB_EP_CTR_TX
|(
	`PCD_GET_ENDPOINT
((
USBx
), (
bEpNum
)è& 
USB_EPREG_MASK
è| (
bAddr
))

	)

652 
	#PCD_GET_EP_ADDRESS
(
USBx
, 
bEpNum
è((
ušt8_t
)(
	`PCD_GET_ENDPOINT
((USBx), (bEpNum)è& 
USB_EPADDR_FIELD
))

	)

654 
	#PCD_EP_TX_ADDRESS
(
USBx
, 
bEpNum
è((
ušt32_t
 *)(((USBx)->
BTABLE
+(bEpNum)*8U)*2U+ ((ušt32_t)(USBxè+ 0x400U)))

	)

655 
	#PCD_EP_TX_CNT
(
USBx
, 
bEpNum
è((
ušt32_t
 *)(((USBx)->
BTABLE
+(bEpNum)*8U+2U)*2U+ ((ušt32_t)(USBxè+ 0x400U)))

	)

656 
	#PCD_EP_RX_ADDRESS
(
USBx
, 
bEpNum
è((
ušt32_t
 *)(((USBx)->
BTABLE
+(bEpNum)*8U+4U)*2U+ ((ušt32_t)(USBxè+ 0x400U)))

	)

657 
	#PCD_EP_RX_CNT
(
USBx
, 
bEpNum
è((
ušt32_t
 *)(((USBx)->
BTABLE
+(bEpNum)*8U+6U)*2U+ ((ušt32_t)(USBxè+ 0x400U)))

	)

659 
	#PCD_SET_EP_RX_CNT
(
USBx
, 
bEpNum
,
wCouÁ
) {\

660 
ušt32_t
 *
pdwReg
 = 
	`PCD_EP_RX_CNT
((
USBx
), (
bEpNum
)); \

661 
	`PCD_SET_EP_CNT_RX_REG
(
pdwReg
, (
wCouÁ
));\

662 }

	)

671 
	#PCD_SET_EP_TX_ADDRESS
(
USBx
, 
bEpNum
,
wAddr
è(*
	`PCD_EP_TX_ADDRESS
((USBx), (bEpNum)èð(((wAddrè>> 1Uè<< 1U))

	)

672 
	#PCD_SET_EP_RX_ADDRESS
(
USBx
, 
bEpNum
,
wAddr
è(*
	`PCD_EP_RX_ADDRESS
((USBx), (bEpNum)èð(((wAddrè>> 1Uè<< 1U))

	)

680 
	#PCD_GET_EP_TX_ADDRESS
(
USBx
, 
bEpNum
è((
ušt16_t
)*
	`PCD_EP_TX_ADDRESS
((USBx), (bEpNum)))

	)

681 
	#PCD_GET_EP_RX_ADDRESS
(
USBx
, 
bEpNum
è((
ušt16_t
)*
	`PCD_EP_RX_ADDRESS
((USBx), (bEpNum)))

	)

690 
	#PCD_CALC_BLK32
(
dwReg
,
wCouÁ
,
wNBlocks
) {\

691 (
wNBlocks
èð(
wCouÁ
) >> 5U;\

692 if(((
wCouÁ
) & 0x1FU) == 0U)\

694 (
wNBlocks
)--;\

696 *
pdwReg
 = (
ušt16_t
)((ušt16_t)((
wNBlocks
) << 10U) | 0x8000U); \

697 }

	)

699 
	#PCD_CALC_BLK2
(
dwReg
,
wCouÁ
,
wNBlocks
) {\

700 (
wNBlocks
èð(
wCouÁ
) >> 1U;\

701 if(((
wCouÁ
) & 0x01U) != 0U)\

703 (
wNBlocks
)++;\

705 *
pdwReg
 = (
ušt16_t
)((
wNBlocks
) << 10U);\

706 }

	)

708 
	#PCD_SET_EP_CNT_RX_REG
(
dwReg
,
wCouÁ
) {\

709 
ušt16_t
 
wNBlocks
;\

710 if((
wCouÁ
) > 62U) \

712 
	`PCD_CALC_BLK32
((
dwReg
),(
wCouÁ
),
wNBlocks
); \

716 
	`PCD_CALC_BLK2
((
dwReg
),(
wCouÁ
),
wNBlocks
); \

718 }

	)

720 
	#PCD_SET_EP_RX_DBUF0_CNT
(
USBx
, 
bEpNum
,
wCouÁ
) {\

721 
ušt32_t
 *
pdwReg
 = 
	`PCD_EP_TX_CNT
((
USBx
), (
bEpNum
)); \

722 
	`PCD_SET_EP_CNT_RX_REG
(
pdwReg
, (
wCouÁ
));\

723 }

	)

732 
	#PCD_SET_EP_TX_CNT
(
USBx
, 
bEpNum
,
wCouÁ
è(*
	`PCD_EP_TX_CNT
((USBx), (bEpNum)èð(wCouÁ))

	)

741 
	#PCD_GET_EP_TX_CNT
(
USBx
, 
bEpNum
è((
ušt16_t
)(*
	`PCD_EP_TX_CNT
((USBx), (bEpNum))è& 0x3FFU)

	)

742 
	#PCD_GET_EP_RX_CNT
(
USBx
, 
bEpNum
è((
ušt16_t
)(*
	`PCD_EP_RX_CNT
((USBx), (bEpNum))è& 0x3FFU)

	)

751 
	#PCD_SET_EP_DBUF0_ADDR
(
USBx
, 
bEpNum
,
wBuf0Addr
è{
	`PCD_SET_EP_TX_ADDRESS
((USBx), (bEpNum), (wBuf0Addr));}

	)

752 
	#PCD_SET_EP_DBUF1_ADDR
(
USBx
, 
bEpNum
,
wBuf1Addr
è{
	`PCD_SET_EP_RX_ADDRESS
((USBx), (bEpNum), (wBuf1Addr));}

	)

762 
	#PCD_SET_EP_DBUF_ADDR
(
USBx
, 
bEpNum
,
wBuf0Addr
,
wBuf1Addr
) { \

763 
	`PCD_SET_EP_DBUF0_ADDR
((
USBx
), (
bEpNum
), (
wBuf0Addr
));\

764 
	`PCD_SET_EP_DBUF1_ADDR
((
USBx
), (
bEpNum
), (
wBuf1Addr
));\

765 }

	)

773 
	#PCD_GET_EP_DBUF0_ADDR
(
USBx
, 
bEpNum
è(
	`PCD_GET_EP_TX_ADDRESS
((USBx), (bEpNum)))

	)

774 
	#PCD_GET_EP_DBUF1_ADDR
(
USBx
, 
bEpNum
è(
	`PCD_GET_EP_RX_ADDRESS
((USBx), (bEpNum)))

	)

785 
	#PCD_SET_EP_DBUF0_CNT
(
USBx
, 
bEpNum
, 
bDœ
, 
wCouÁ
) { \

786 if((
bDœ
è=ð
PCD_EP_DBUF_OUT
)\

788 {
	`PCD_SET_EP_RX_DBUF0_CNT
((
USBx
), (
bEpNum
),(
wCouÁ
));} \

789 if((
bDœ
è=ð
PCD_EP_DBUF_IN
)\

791 *
	`PCD_EP_TX_CNT
((
USBx
), (
bEpNum
)èð(
ušt32_t
)(
wCouÁ
); \

792 }

	)

794 
	#PCD_SET_EP_DBUF1_CNT
(
USBx
, 
bEpNum
, 
bDœ
, 
wCouÁ
) { \

795 if((
bDœ
è=ð
PCD_EP_DBUF_OUT
)\

797 
	`PCD_SET_EP_RX_CNT
((
USBx
), (
bEpNum
),(
wCouÁ
)); \

799 if((
bDœ
è=ð
PCD_EP_DBUF_IN
)\

801 *
	`PCD_EP_TX_CNT
((
USBx
), (
bEpNum
)èð(
ušt32_t
)(
wCouÁ
); \

803 }

	)

805 
	#PCD_SET_EP_DBUF_CNT
(
USBx
, 
bEpNum
, 
bDœ
, 
wCouÁ
) {\

806 
	`PCD_SET_EP_DBUF0_CNT
((
USBx
), (
bEpNum
), (
bDœ
), (
wCouÁ
)); \

807 
	`PCD_SET_EP_DBUF1_CNT
((
USBx
), (
bEpNum
), (
bDœ
), (
wCouÁ
)); \

808 }

	)

816 
	#PCD_GET_EP_DBUF0_CNT
(
USBx
, 
bEpNum
è(
	`PCD_GET_EP_TX_CNT
((USBx), (bEpNum)))

	)

817 
	#PCD_GET_EP_DBUF1_CNT
(
USBx
, 
bEpNum
è(
	`PCD_GET_EP_RX_CNT
((USBx), (bEpNum)))

	)

824 
	#IS_PCD_ALL_INSTANCE
 
IS_USB_ALL_INSTANCE


	)

846 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pcd_ex.h

39 #iâdeà
__STM32F1xx_HAL_PCD_EX_H


40 
	#__STM32F1xx_HAL_PCD_EX_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

47 
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
) || \

48 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

49 
defšed
(
STM32F105xC
è|| 
	$defšed
(
STM32F107xC
)

52 
	~"¡m32f1xx_h®_def.h
"

72 #ià
	`defšed
 (
USB_OTG_FS
)

73 
HAL_StusTy³Def
 
	`HAL_PCDEx_S‘TxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
fifo
, 
ušt16_t
 
size
);

74 
HAL_StusTy³Def
 
	`HAL_PCDEx_S‘RxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt16_t
 
size
);

77 #ià
	`defšed
 (
USB
)

78 
HAL_StusTy³Def
 
	`HAL_PCDEx_PMACÚfig
(
PCD_HªdËTy³Def
 *
hpcd
,

79 
ušt16_t
 
•_addr
,

80 
ušt16_t
 
•_kšd
,

81 
ušt32_t
 
pm¯d»ss
);

90 
	`HAL_PCDEx_S‘CÚÃùiÚS‹
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
¡©e
);

109 #ifdeà
__ýlu¥lus


110 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pwr.h

39 #iâdeà
__STM32F1xx_HAL_PWR_H


40 
	#__STM32F1xx_HAL_PWR_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

68 
ušt32_t
 
PVDLev–
;

71 
ušt32_t
 
Mode
;

73 }
	tPWR_PVDTy³Def
;

87 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)0x00010000è

	)

103 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_2V2


	)

104 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_2V3


	)

105 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_2V4


	)

106 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_2V5


	)

107 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_2V6


	)

108 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_2V7


	)

109 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_2V8


	)

110 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_2V9


	)

119 
	#PWR_PVD_MODE_NORMAL
 0x00000000U

	)

120 
	#PWR_PVD_MODE_IT_RISING
 0x00010001U

	)

121 
	#PWR_PVD_MODE_IT_FALLING
 0x00010002U

	)

122 
	#PWR_PVD_MODE_IT_RISING_FALLING
 0x00010003U

	)

123 
	#PWR_PVD_MODE_EVENT_RISING
 0x00020001U

	)

124 
	#PWR_PVD_MODE_EVENT_FALLING
 0x00020002U

	)

125 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 0x00020003U

	)

136 
	#PWR_WAKEUP_PIN1
 
PWR_CSR_EWUP


	)

145 
	#PWR_MAINREGULATOR_ON
 0x00000000U

	)

146 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

155 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

156 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

165 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

166 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

175 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

176 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

177 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

208 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

216 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è
	`SET_BIT
(
PWR
->
CR
, ((__FLAG__è<< 2))

	)

222 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è
	`SET_BIT
(
EXTI
->
IMR
, 
PWR_EXTI_LINE_PVD
)

	)

228 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è
	`CLEAR_BIT
(
EXTI
->
IMR
, 
PWR_EXTI_LINE_PVD
)

	)

234 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è
	`SET_BIT
(
EXTI
->
EMR
, 
PWR_EXTI_LINE_PVD
)

	)

240 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è
	`CLEAR_BIT
(
EXTI
->
EMR
, 
PWR_EXTI_LINE_PVD
)

	)

247 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

254 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

261 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

268 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

274 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

	)

281 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

	)

289 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

295 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

301 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è
	`SET_BIT
(
EXTI
->
SWIER
, 
PWR_EXTI_LINE_PVD
)

	)

310 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

311 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

312 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

313 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

	)

316 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
) || \

317 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

318 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

319 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

	)

321 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
))

	)

323 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
) || \

324 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

	)

326 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

328 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

347 
HAL_PWR_DeIn™
();

348 
HAL_PWR_EÇbËBkUpAcûss
();

349 
HAL_PWR_Di§bËBkUpAcûss
();

360 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

362 
HAL_PWR_EÇbËPVD
();

363 
HAL_PWR_Di§bËPVD
();

366 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

367 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

370 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

371 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

372 
HAL_PWR_EÁ”STANDBYMode
();

374 
HAL_PWR_EÇbËSË•OnEx™
();

375 
HAL_PWR_Di§bËSË•OnEx™
();

376 
HAL_PWR_EÇbËSEVOnP’d
();

377 
HAL_PWR_Di§bËSEVOnP’d
();

381 
HAL_PWR_PVD_IRQHªdËr
();

382 
HAL_PWR_PVDC®lback
();

399 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h

39 #iâdeà
__STM32F1xx_HAL_RCC_H


40 
	#__STM32F1xx_HAL_RCC_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

68 
ušt32_t
 
PLLS‹
;

71 
ušt32_t
 
PLLSourû
;

74 
ušt32_t
 
PLLMUL
;

76 } 
	tRCC_PLLIn™Ty³Def
;

83 
ušt32_t
 
ClockTy³
;

86 
ušt32_t
 
SYSCLKSourû
;

89 
ušt32_t
 
AHBCLKDivid”
;

92 
ušt32_t
 
APB1CLKDivid”
;

95 
ušt32_t
 
APB2CLKDivid”
;

97 } 
	tRCC_ClkIn™Ty³Def
;

112 
	#RCC_PLLSOURCE_HSI_DIV2
 0x00000000U

	)

113 
	#RCC_PLLSOURCE_HSE
 
RCC_CFGR_PLLSRC


	)

122 
	#RCC_OSCILLATORTYPE_NONE
 0x00000000U

	)

123 
	#RCC_OSCILLATORTYPE_HSE
 0x00000001U

	)

124 
	#RCC_OSCILLATORTYPE_HSI
 0x00000002U

	)

125 
	#RCC_OSCILLATORTYPE_LSE
 0x00000004U

	)

126 
	#RCC_OSCILLATORTYPE_LSI
 0x00000008U

	)

134 
	#RCC_HSE_OFF
 0x00000000U

	)

135 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

136 
	#RCC_HSE_BYPASS
 ((
ušt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
)è

	)

144 
	#RCC_LSE_OFF
 0x00000000U

	)

145 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

146 
	#RCC_LSE_BYPASS
 ((
ušt32_t
)(
RCC_BDCR_LSEBYP
 | 
RCC_BDCR_LSEON
)è

	)

155 
	#RCC_HSI_OFF
 0x00000000U

	)

156 
	#RCC_HSI_ON
 
RCC_CR_HSION


	)

158 
	#RCC_HSICALIBRATION_DEFAULT
 0x10U

	)

167 
	#RCC_LSI_OFF
 0x00000000U

	)

168 
	#RCC_LSI_ON
 
RCC_CSR_LSION


	)

177 
	#RCC_PLL_NONE
 0x00000000U

	)

178 
	#RCC_PLL_OFF
 0x00000001U

	)

179 
	#RCC_PLL_ON
 0x00000002U

	)

188 
	#RCC_CLOCKTYPE_SYSCLK
 0x00000001U

	)

189 
	#RCC_CLOCKTYPE_HCLK
 0x00000002U

	)

190 
	#RCC_CLOCKTYPE_PCLK1
 0x00000004U

	)

191 
	#RCC_CLOCKTYPE_PCLK2
 0x00000008U

	)

200 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

201 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

202 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

211 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

212 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

213 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

222 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

223 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

224 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

225 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

226 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

227 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

228 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

229 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

230 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

239 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

240 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

241 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

242 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

243 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

252 
	#RCC_RTCCLKSOURCE_NO_CLK
 0x00000000U

	)

253 
	#RCC_RTCCLKSOURCE_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

254 
	#RCC_RTCCLKSOURCE_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

255 
	#RCC_RTCCLKSOURCE_HSE_DIV128
 
RCC_BDCR_RTCSEL_HSE


	)

264 
	#RCC_MCO1
 0x00000000U

	)

265 
	#RCC_MCO
 
RCC_MCO1


	)

274 
	#RCC_MCODIV_1
 0x00000000U

	)

283 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)
RCC_CIR_LSIRDYF
è

	)

284 
	#RCC_IT_LSERDY
 ((
ušt8_t
)
RCC_CIR_LSERDYF
è

	)

285 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)
RCC_CIR_HSIRDYF
è

	)

286 
	#RCC_IT_HSERDY
 ((
ušt8_t
)
RCC_CIR_HSERDYF
è

	)

287 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)
RCC_CIR_PLLRDYF
è

	)

288 
	#RCC_IT_CSS
 ((
ušt8_t
)
RCC_CIR_CSSF
è

	)

303 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_HSIRDY_Pos
)è

	)

304 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_HSERDY_Pos
)è

	)

305 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLLRDY_Pos
)è

	)

308 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_LSIRDY_Pos
)è

	)

309 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_PINRSTF_Pos
)è

	)

310 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_PORRSTF_Pos
)è

	)

311 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_SFTRSTF_Pos
)è

	)

312 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_IWDGRSTF_Pos
)è

	)

313 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_WWDGRSTF_Pos
)è

	)

314 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_LPWRRSTF_Pos
)è

	)

317 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)((
BDCR_REG_INDEX
 << 5Uè| 
RCC_BDCR_LSERDY_Pos
)è

	)

340 
	#__HAL_RCC_DMA1_CLK_ENABLE
() do { \

341 
__IO
 
ušt32_t
 
tm´eg
; \

342 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

344 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

345 
	`UNUSED
(
tm´eg
); \

346 } 0U)

	)

348 
	#__HAL_RCC_SRAM_CLK_ENABLE
() do { \

349 
__IO
 
ušt32_t
 
tm´eg
; \

350 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SRAMEN
);\

352 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SRAMEN
);\

353 
	`UNUSED
(
tm´eg
); \

354 } 0U)

	)

356 
	#__HAL_RCC_FLITF_CLK_ENABLE
() do { \

357 
__IO
 
ušt32_t
 
tm´eg
; \

358 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FLITFEN
);\

360 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FLITFEN
);\

361 
	`UNUSED
(
tm´eg
); \

362 } 0U)

	)

364 
	#__HAL_RCC_CRC_CLK_ENABLE
() do { \

365 
__IO
 
ušt32_t
 
tm´eg
; \

366 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

368 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

369 
	`UNUSED
(
tm´eg
); \

370 } 0U)

	)

372 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_DMA1EN
))

	)

373 
	#__HAL_RCC_SRAM_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_SRAMEN
))

	)

374 
	#__HAL_RCC_FLITF_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_FLITFEN
))

	)

375 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_CRCEN
))

	)

389 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA1EN
)è!ð
RESET
)

	)

390 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA1EN
)è=ð
RESET
)

	)

391 
	#__HAL_RCC_SRAM_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SRAMEN
)è!ð
RESET
)

	)

392 
	#__HAL_RCC_SRAM_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SRAMEN
)è=ð
RESET
)

	)

393 
	#__HAL_RCC_FLITF_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FLITFEN
)è!ð
RESET
)

	)

394 
	#__HAL_RCC_FLITF_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FLITFEN
)è=ð
RESET
)

	)

395 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_CRCEN
)è!ð
RESET
)

	)

396 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_CRCEN
)è=ð
RESET
)

	)

409 
	#__HAL_RCC_TIM2_CLK_ENABLE
() do { \

410 
__IO
 
ušt32_t
 
tm´eg
; \

411 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

413 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

414 
	`UNUSED
(
tm´eg
); \

415 } 0U)

	)

417 
	#__HAL_RCC_TIM3_CLK_ENABLE
() do { \

418 
__IO
 
ušt32_t
 
tm´eg
; \

419 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

421 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

422 
	`UNUSED
(
tm´eg
); \

423 } 0U)

	)

425 
	#__HAL_RCC_WWDG_CLK_ENABLE
() do { \

426 
__IO
 
ušt32_t
 
tm´eg
; \

427 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

429 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

430 
	`UNUSED
(
tm´eg
); \

431 } 0U)

	)

433 
	#__HAL_RCC_USART2_CLK_ENABLE
() do { \

434 
__IO
 
ušt32_t
 
tm´eg
; \

435 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

437 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

438 
	`UNUSED
(
tm´eg
); \

439 } 0U)

	)

441 
	#__HAL_RCC_I2C1_CLK_ENABLE
() do { \

442 
__IO
 
ušt32_t
 
tm´eg
; \

443 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

445 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

446 
	`UNUSED
(
tm´eg
); \

447 } 0U)

	)

449 
	#__HAL_RCC_BKP_CLK_ENABLE
() do { \

450 
__IO
 
ušt32_t
 
tm´eg
; \

451 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_BKPEN
);\

453 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_BKPEN
);\

454 
	`UNUSED
(
tm´eg
); \

455 } 0U)

	)

457 
	#__HAL_RCC_PWR_CLK_ENABLE
() do { \

458 
__IO
 
ušt32_t
 
tm´eg
; \

459 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

461 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

462 
	`UNUSED
(
tm´eg
); \

463 } 0U)

	)

465 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

466 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

467 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

468 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

469 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

471 
	#__HAL_RCC_BKP_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_BKPEN
))

	)

472 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

486 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

487 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

488 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

489 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

490 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è!ð
RESET
)

	)

491 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è=ð
RESET
)

	)

492 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è!ð
RESET
)

	)

493 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è=ð
RESET
)

	)

494 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è!ð
RESET
)

	)

495 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è=ð
RESET
)

	)

496 
	#__HAL_RCC_BKP_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_BKPEN
)è!ð
RESET
)

	)

497 
	#__HAL_RCC_BKP_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_BKPEN
)è=ð
RESET
)

	)

498 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è!ð
RESET
)

	)

499 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è=ð
RESET
)

	)

512 
	#__HAL_RCC_AFIO_CLK_ENABLE
() do { \

513 
__IO
 
ušt32_t
 
tm´eg
; \

514 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_AFIOEN
);\

516 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_AFIOEN
);\

517 
	`UNUSED
(
tm´eg
); \

518 } 0U)

	)

520 
	#__HAL_RCC_GPIOA_CLK_ENABLE
() do { \

521 
__IO
 
ušt32_t
 
tm´eg
; \

522 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPAEN
);\

524 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPAEN
);\

525 
	`UNUSED
(
tm´eg
); \

526 } 0U)

	)

528 
	#__HAL_RCC_GPIOB_CLK_ENABLE
() do { \

529 
__IO
 
ušt32_t
 
tm´eg
; \

530 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPBEN
);\

532 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPBEN
);\

533 
	`UNUSED
(
tm´eg
); \

534 } 0U)

	)

536 
	#__HAL_RCC_GPIOC_CLK_ENABLE
() do { \

537 
__IO
 
ušt32_t
 
tm´eg
; \

538 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPCEN
);\

540 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPCEN
);\

541 
	`UNUSED
(
tm´eg
); \

542 } 0U)

	)

544 
	#__HAL_RCC_GPIOD_CLK_ENABLE
() do { \

545 
__IO
 
ušt32_t
 
tm´eg
; \

546 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPDEN
);\

548 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPDEN
);\

549 
	`UNUSED
(
tm´eg
); \

550 } 0U)

	)

552 
	#__HAL_RCC_ADC1_CLK_ENABLE
() do { \

553 
__IO
 
ušt32_t
 
tm´eg
; \

554 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

556 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

557 
	`UNUSED
(
tm´eg
); \

558 } 0U)

	)

560 
	#__HAL_RCC_TIM1_CLK_ENABLE
() do { \

561 
__IO
 
ušt32_t
 
tm´eg
; \

562 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

564 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

565 
	`UNUSED
(
tm´eg
); \

566 } 0U)

	)

568 
	#__HAL_RCC_SPI1_CLK_ENABLE
() do { \

569 
__IO
 
ušt32_t
 
tm´eg
; \

570 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

572 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

573 
	`UNUSED
(
tm´eg
); \

574 } 0U)

	)

576 
	#__HAL_RCC_USART1_CLK_ENABLE
() do { \

577 
__IO
 
ušt32_t
 
tm´eg
; \

578 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

580 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

581 
	`UNUSED
(
tm´eg
); \

582 } 0U)

	)

584 
	#__HAL_RCC_AFIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_AFIOEN
))

	)

585 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPAEN
))

	)

586 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPBEN
))

	)

587 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPCEN
))

	)

588 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPDEN
))

	)

589 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

591 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

592 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

593 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

607 
	#__HAL_RCC_AFIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_AFIOEN
)è!ð
RESET
)

	)

608 
	#__HAL_RCC_AFIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_AFIOEN
)è=ð
RESET
)

	)

609 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPAEN
)è!ð
RESET
)

	)

610 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPAEN
)è=ð
RESET
)

	)

611 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPBEN
)è!ð
RESET
)

	)

612 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPBEN
)è=ð
RESET
)

	)

613 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPCEN
)è!ð
RESET
)

	)

614 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPCEN
)è=ð
RESET
)

	)

615 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPDEN
)è!ð
RESET
)

	)

616 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPDEN
)è=ð
RESET
)

	)

617 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è!ð
RESET
)

	)

618 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è=ð
RESET
)

	)

619 
	#__HAL_RCC_TIM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è!ð
RESET
)

	)

620 
	#__HAL_RCC_TIM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è=ð
RESET
)

	)

621 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è!ð
RESET
)

	)

622 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è=ð
RESET
)

	)

623 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è!ð
RESET
)

	)

624 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è=ð
RESET
)

	)

634 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

635 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

636 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

637 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

638 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

639 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

641 
	#__HAL_RCC_BKP_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_BKPRST
))

	)

642 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

644 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00)

	)

645 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

646 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

647 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

648 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

649 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

651 
	#__HAL_RCC_BKP_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_BKPRST
))

	)

652 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

662 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

663 
	#__HAL_RCC_AFIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_AFIORST
))

	)

664 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPARST
))

	)

665 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPBRST
))

	)

666 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPCRST
))

	)

667 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPDRST
))

	)

668 
	#__HAL_RCC_ADC1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC1RST
))

	)

670 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

671 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

672 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

674 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00)

	)

675 
	#__HAL_RCC_AFIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_AFIORST
))

	)

676 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPARST
))

	)

677 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPBRST
))

	)

678 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPCRST
))

	)

679 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPDRST
))

	)

680 
	#__HAL_RCC_ADC1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC1RST
))

	)

682 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

683 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

684 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

704 
	#__HAL_RCC_HSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
ENABLE
)

	)

705 
	#__HAL_RCC_HSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
DISABLE
)

	)

714 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
_HSICALIBRATIONVALUE_
) \

715 (
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSITRIM
, (
ušt32_t
)(
_HSICALIBRATIONVALUE_
è<< 
RCC_CR_HSITRIM_Pos
))

	)

730 
	#__HAL_RCC_LSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
ENABLE
)

	)

737 
	#__HAL_RCC_LSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
DISABLE
)

	)

769 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
) \

771 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

773 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

775 ià((
__STATE__
è=ð
RCC_HSE_OFF
) \

777 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

778 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

780 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

782 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

783 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

787 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

788 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

790 }0U)

	)

817 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
) \

819 ià((
__STATE__
è=ð
RCC_LSE_ON
) \

821 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

823 ià((
__STATE__
è=ð
RCC_LSE_OFF
) \

825 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

826 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

828 ià((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

830 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

831 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

835 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

836 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

838 }0U)

	)

854 
	#__HAL_RCC_PLL_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
ENABLE
)

	)

859 
	#__HAL_RCC_PLL_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
DISABLE
)

	)

891 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSOURCE__
, 
__PLLMUL__
)\

892 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
),((
__RCC_PLLSOURCE__
è| (
__PLLMUL__
è))

	)

900 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PLLSRC
)))

	)

918 
	#__HAL_RCC_SYSCLK_CONFIG
(
__SYSCLKSOURCE__
) \

919 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (
__SYSCLKSOURCE__
))

	)

928 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
,
RCC_CFGR_SWS
)))

	)

938 #ià 
defšed
(
RCC_CFGR_MCO_3
)

970 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
) \

971 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_MCO
, (
__MCOCLKSOURCE__
))

	)

1004 
	#__HAL_RCC_RTC_CONFIG
(
__RTC_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
, (__RTC_CLKSOURCE__))

	)

1013 
	#__HAL_RCC_GET_RTC_SOURCE
(è(
	`READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
))

	)

1018 
	#__HAL_RCC_RTC_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
ENABLE
)

	)

1023 
	#__HAL_RCC_RTC_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
DISABLE
)

	)

1029 
	#__HAL_RCC_BACKUPRESET_FORCE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
ENABLE
)

	)

1033 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
DISABLE
)

	)

1060 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1078 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð(ušt8_t)(~(__INTERRUPT__)))

	)

1097 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1117 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1123 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(*(
__IO
 
ušt32_t
 *)
RCC_CSR_RMVF_BB
 = 
ENABLE
)

	)

1148 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((__FLAG__è>> 5Uè=ð
CR_REG_INDEX
)? 
RCC
->
CR
 : \

1149 ((((
__FLAG__
è>> 5Uè=ð
BDCR_REG_INDEX
)? 
RCC
->
BDCR
 : \

1150 
RCC
->
CSR
)è& (1U << ((
__FLAG__
è& 
RCC_FLAG_MASK
)))

	)

1161 
	~"¡m32f1xx_h®_rcc_ex.h
"

1173 
HAL_RCC_DeIn™
();

1174 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1175 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1186 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1187 
HAL_RCC_EÇbËCSS
();

1188 
HAL_RCC_Di§bËCSS
();

1189 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1190 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1191 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1192 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1193 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1194 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1197 
HAL_RCC_NMI_IRQHªdËr
();

1200 
HAL_RCC_CSSC®lback
();

1219 
	#RCC_DBP_TIMEOUT_VALUE
 100U

	)

1221 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

1222 
	#CLOCKSWITCH_TIMEOUT_VALUE
 5000

	)

1223 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

1224 
	#HSI_TIMEOUT_VALUE
 2U

	)

1225 
	#LSI_TIMEOUT_VALUE
 2U

	)

1226 
	#PLL_TIMEOUT_VALUE
 2U

	)

1235 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

1236 
	#RCC_CR_OFFSET
 0x00U

	)

1237 
	#RCC_CFGR_OFFSET
 0x04U

	)

1238 
	#RCC_CIR_OFFSET
 0x08U

	)

1239 
	#RCC_BDCR_OFFSET
 0x20U

	)

1240 
	#RCC_CSR_OFFSET
 0x24U

	)

1250 
	#RCC_CR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CR_OFFSET
)

	)

1251 
	#RCC_CFGR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CFGR_OFFSET
)

	)

1252 
	#RCC_CIR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CIR_OFFSET
)

	)

1253 
	#RCC_BDCR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_BDCR_OFFSET
)

	)

1254 
	#RCC_CSR_OFFSET_BB
 (
RCC_OFFSET
 + 
RCC_CSR_OFFSET
)

	)

1258 
	#RCC_HSION_BIT_NUMBER
 
RCC_CR_HSION_Pos


	)

1259 
	#RCC_CR_HSION_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_HSION_BIT_NUMBER
 * 4U)))

	)

1261 
	#RCC_HSEON_BIT_NUMBER
 
RCC_CR_HSEON_Pos


	)

1262 
	#RCC_CR_HSEON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_HSEON_BIT_NUMBER
 * 4U)))

	)

1264 
	#RCC_CSSON_BIT_NUMBER
 
RCC_CR_CSSON_Pos


	)

1265 
	#RCC_CR_CSSON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_CSSON_BIT_NUMBER
 * 4U)))

	)

1267 
	#RCC_PLLON_BIT_NUMBER
 
RCC_CR_PLLON_Pos


	)

1268 
	#RCC_CR_PLLON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
RCC_PLLON_BIT_NUMBER
 * 4U)))

	)

1272 
	#RCC_LSION_BIT_NUMBER
 
RCC_CSR_LSION_Pos


	)

1273 
	#RCC_CSR_LSION_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET_BB
 * 32Uè+ (
RCC_LSION_BIT_NUMBER
 * 4U)))

	)

1276 
	#RCC_RMVF_BIT_NUMBER
 
RCC_CSR_RMVF_Pos


	)

1277 
	#RCC_CSR_RMVF_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET_BB
 * 32Uè+ (
RCC_RMVF_BIT_NUMBER
 * 4U)))

	)

1281 
	#RCC_LSEON_BIT_NUMBER
 
RCC_BDCR_LSEON_Pos


	)

1282 
	#RCC_BDCR_LSEON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_LSEON_BIT_NUMBER
 * 4U)))

	)

1285 
	#RCC_LSEBYP_BIT_NUMBER
 
RCC_BDCR_LSEBYP_Pos


	)

1286 
	#RCC_BDCR_LSEBYP_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_LSEBYP_BIT_NUMBER
 * 4U)))

	)

1289 
	#RCC_RTCEN_BIT_NUMBER
 
RCC_BDCR_RTCEN_Pos


	)

1290 
	#RCC_BDCR_RTCEN_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_RTCEN_BIT_NUMBER
 * 4U)))

	)

1293 
	#RCC_BDRST_BIT_NUMBER
 
RCC_BDCR_BDRST_Pos


	)

1294 
	#RCC_BDCR_BDRST_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET_BB
 * 32Uè+ (
RCC_BDRST_BIT_NUMBER
 * 4U)))

	)

1301 
	#RCC_CR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CR_OFFSET
 + 0x02U))

	)

1304 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CIR_OFFSET
 + 0x01U))

	)

1307 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CIR_OFFSET
 + 0x02U))

	)

1310 
	#CR_REG_INDEX
 ((
ušt8_t
)1)

	)

1311 
	#BDCR_REG_INDEX
 ((
ušt8_t
)2)

	)

1312 
	#CSR_REG_INDEX
 ((
ušt8_t
)3)

	)

1314 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

1326 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1327 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1328 
	#__HAL_RCC_SYSCFG_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1329 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1334 
	#IS_RCC_PLLSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PLLSOURCE_HSI_DIV2
) || \

1335 ((
__SOURCE__
è=ð
RCC_PLLSOURCE_HSE
))

	)

1336 
	#IS_RCC_OSCILLATORTYPE
(
__OSCILLATOR__
è(((__OSCILLATOR__è=ð
RCC_OSCILLATORTYPE_NONE
) || \

1337 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE) || \

1338 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI) || \

1339 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI) || \

1340 (((
__OSCILLATOR__
è& 
RCC_OSCILLATORTYPE_LSE
è=ðRCC_OSCILLATORTYPE_LSE))

	)

1341 
	#IS_RCC_HSE
(
__HSE__
è(((__HSE__è=ð
RCC_HSE_OFF
è|| ((__HSE__è=ð
RCC_HSE_ON
) || \

1342 ((
__HSE__
è=ð
RCC_HSE_BYPASS
))

	)

1343 
	#IS_RCC_LSE
(
__LSE__
è(((__LSE__è=ð
RCC_LSE_OFF
è|| ((__LSE__è=ð
RCC_LSE_ON
) || \

1344 ((
__LSE__
è=ð
RCC_LSE_BYPASS
))

	)

1345 
	#IS_RCC_HSI
(
__HSI__
è(((__HSI__è=ð
RCC_HSI_OFF
è|| ((__HSI__è=ð
RCC_HSI_ON
))

	)

1346 
	#IS_RCC_CALIBRATION_VALUE
(
__VALUE__
è((__VALUE__è<ð0x1FU)

	)

1347 
	#IS_RCC_LSI
(
__LSI__
è(((__LSI__è=ð
RCC_LSI_OFF
è|| ((__LSI__è=ð
RCC_LSI_ON
))

	)

1348 
	#IS_RCC_PLL
(
__PLL__
è(((__PLL__è=ð
RCC_PLL_NONE
è|| ((__PLL__è=ð
RCC_PLL_OFF
) || \

1349 ((
__PLL__
è=ð
RCC_PLL_ON
))

	)

1351 
	#IS_RCC_CLOCKTYPE
(
CLK
è((((CLKè& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK) || \

1352 (((
CLK
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK) || \

1353 (((
CLK
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1) || \

1354 (((
CLK
è& 
RCC_CLOCKTYPE_PCLK2
è=ðRCC_CLOCKTYPE_PCLK2))

	)

1355 
	#IS_RCC_SYSCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_SYSCLKSOURCE_HSI
) || \

1356 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

1357 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_PLLCLK
))

	)

1358 
	#IS_RCC_SYSCLKSOURCE_STATUS
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
) || \

1359 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
) || \

1360 ((
__SOURCE__
è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
))

	)

1361 
	#IS_RCC_HCLK
(
__HCLK__
è(((__HCLK__è=ð
RCC_SYSCLK_DIV1
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV2
) || \

1362 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV4
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV8
) || \

1363 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV16
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV64
) || \

1364 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV128
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV256
) || \

1365 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV512
))

	)

1366 
	#IS_RCC_PCLK
(
__PCLK__
è(((__PCLK__è=ð
RCC_HCLK_DIV1
è|| ((__PCLK__è=ð
RCC_HCLK_DIV2
) || \

1367 ((
__PCLK__
è=ð
RCC_HCLK_DIV4
è|| ((__PCLK__è=ð
RCC_HCLK_DIV8
) || \

1368 ((
__PCLK__
è=ð
RCC_HCLK_DIV16
))

	)

1369 
	#IS_RCC_MCO
(
__MCO__
è((__MCO__è=ð
RCC_MCO
)

	)

1370 
	#IS_RCC_MCODIV
(
__DIV__
è(((__DIV__è=ð
RCC_MCODIV_1
))

	)

1371 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_NO_CLK
) || \

1372 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSE
) || \

1373 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

1374 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV128
))

	)

1388 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc_ex.h

39 #iâdeà
__STM32F1xx_HAL_RCC_EX_H


40 
	#__STM32F1xx_HAL_RCC_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

61 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

64 
	#PLLI2SON_BITNUMBER
 
RCC_CR_PLL3ON_Pos


	)

65 
	#RCC_CR_PLLI2SON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
PLLI2SON_BITNUMBER
 * 4U)))

	)

67 
	#PLL2ON_BITNUMBER
 
RCC_CR_PLL2ON_Pos


	)

68 
	#RCC_CR_PLL2ON_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET_BB
 * 32Uè+ (
PLL2ON_BITNUMBER
 * 4U)))

	)

70 
	#PLLI2S_TIMEOUT_VALUE
 100U

	)

71 
	#PLL2_TIMEOUT_VALUE
 100U

	)

76 
	#CR_REG_INDEX
 ((
ušt8_t
)1)

	)

86 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

87 
	#IS_RCC_PREDIV1_SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PREDIV1_SOURCE_HSE
) || \

88 ((
__SOURCE__
è=ð
RCC_PREDIV1_SOURCE_PLL2
))

	)

91 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

92 || 
defšed
(
STM32F100xE
)

93 
	#IS_RCC_HSE_PREDIV
(
__DIV__
è(((__DIV__è=ð
RCC_HSE_PREDIV_DIV1
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV2
) || \

94 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV3
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV4
) || \

95 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV5
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV6
) || \

96 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV7
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV8
) || \

97 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV9
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV10
) || \

98 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV11
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV12
) || \

99 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV13
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV14
) || \

100 ((
__DIV__
è=ð
RCC_HSE_PREDIV_DIV15
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV16
))

	)

103 
	#IS_RCC_HSE_PREDIV
(
__DIV__
è(((__DIV__è=ð
RCC_HSE_PREDIV_DIV1
è|| ((__DIV__è=ð
RCC_HSE_PREDIV_DIV2
))

	)

106 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

107 
	#IS_RCC_PLL_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL_MUL4
è|| ((__MUL__è=ð
RCC_PLL_MUL5
) || \

108 ((
__MUL__
è=ð
RCC_PLL_MUL6
è|| ((__MUL__è=ð
RCC_PLL_MUL7
) || \

109 ((
__MUL__
è=ð
RCC_PLL_MUL8
è|| ((__MUL__è=ð
RCC_PLL_MUL9
) || \

110 ((
__MUL__
è=ð
RCC_PLL_MUL6_5
))

	)

112 
	#IS_RCC_MCO1SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_MCO1SOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_HSI
) \

113 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSE
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLLCLK
) \

114 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_PLL2CLK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLL3CLK
) \

115 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_PLL3CLK_DIV2
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_EXT_HSE
) \

116 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_NOCLOCK
))

	)

119 
	#IS_RCC_PLL_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL_MUL2
è|| ((__MUL__è=ð
RCC_PLL_MUL3
) || \

120 ((
__MUL__
è=ð
RCC_PLL_MUL4
è|| ((__MUL__è=ð
RCC_PLL_MUL5
) || \

121 ((
__MUL__
è=ð
RCC_PLL_MUL6
è|| ((__MUL__è=ð
RCC_PLL_MUL7
) || \

122 ((
__MUL__
è=ð
RCC_PLL_MUL8
è|| ((__MUL__è=ð
RCC_PLL_MUL9
) || \

123 ((
__MUL__
è=ð
RCC_PLL_MUL10
è|| ((__MUL__è=ð
RCC_PLL_MUL11
) || \

124 ((
__MUL__
è=ð
RCC_PLL_MUL12
è|| ((__MUL__è=ð
RCC_PLL_MUL13
) || \

125 ((
__MUL__
è=ð
RCC_PLL_MUL14
è|| ((__MUL__è=ð
RCC_PLL_MUL15
) || \

126 ((
__MUL__
è=ð
RCC_PLL_MUL16
))

	)

128 
	#IS_RCC_MCO1SOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_MCO1SOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_HSI
) \

129 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_HSE
è|| ((__SOURCE__è=ð
RCC_MCO1SOURCE_PLLCLK
) \

130 || ((
__SOURCE__
è=ð
RCC_MCO1SOURCE_NOCLOCK
))

	)

134 
	#IS_RCC_ADCPLLCLK_DIV
(
__ADCCLK__
è(((__ADCCLK__è=ð
RCC_ADCPCLK2_DIV2
è|| ((__ADCCLK__è=ð
RCC_ADCPCLK2_DIV4
) || \

135 ((
__ADCCLK__
è=ð
RCC_ADCPCLK2_DIV6
è|| ((__ADCCLK__è=ð
RCC_ADCPCLK2_DIV8
))

	)

137 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

138 
	#IS_RCC_I2S2CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2S2CLKSOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_I2S2CLKSOURCE_PLLI2S_VCO
))

	)

140 
	#IS_RCC_I2S3CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2S3CLKSOURCE_SYSCLK
è|| ((__SOURCE__è=ð
RCC_I2S3CLKSOURCE_PLLI2S_VCO
))

	)

142 
	#IS_RCC_USBPLLCLK_DIV
(
__USBCLK__
è(((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL_DIV2
è|| ((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL_DIV3
))

	)

144 
	#IS_RCC_PLLI2S_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLLI2S_MUL8
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL9
) || \

145 ((
__MUL__
è=ð
RCC_PLLI2S_MUL10
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL11
) || \

146 ((
__MUL__
è=ð
RCC_PLLI2S_MUL12
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL13
) || \

147 ((
__MUL__
è=ð
RCC_PLLI2S_MUL14
è|| ((__MUL__è=ð
RCC_PLLI2S_MUL16
) || \

148 ((
__MUL__
è=ð
RCC_PLLI2S_MUL20
))

	)

150 
	#IS_RCC_HSE_PREDIV2
(
__DIV__
è(((__DIV__è=ð
RCC_HSE_PREDIV2_DIV1
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV2
) || \

151 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV3
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV4
) || \

152 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV5
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV6
) || \

153 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV7
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV8
) || \

154 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV9
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV10
) || \

155 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV11
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV12
) || \

156 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV13
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV14
) || \

157 ((
__DIV__
è=ð
RCC_HSE_PREDIV2_DIV15
è|| ((__DIV__è=ð
RCC_HSE_PREDIV2_DIV16
))

	)

159 
	#IS_RCC_PLL2
(
__PLL__
è(((__PLL__è=ð
RCC_PLL2_NONE
è|| ((__PLL__è=ð
RCC_PLL2_OFF
) || \

160 ((
__PLL__
è=ð
RCC_PLL2_ON
))

	)

162 
	#IS_RCC_PLL2_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL2_MUL8
è|| ((__MUL__è=ð
RCC_PLL2_MUL9
) || \

163 ((
__MUL__
è=ð
RCC_PLL2_MUL10
è|| ((__MUL__è=ð
RCC_PLL2_MUL11
) || \

164 ((
__MUL__
è=ð
RCC_PLL2_MUL12
è|| ((__MUL__è=ð
RCC_PLL2_MUL13
) || \

165 ((
__MUL__
è=ð
RCC_PLL2_MUL14
è|| ((__MUL__è=ð
RCC_PLL2_MUL16
) || \

166 ((
__MUL__
è=ð
RCC_PLL2_MUL20
))

	)

168 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

169 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

170 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC) || \

171 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S2
) == RCC_PERIPHCLK_I2S2) || \

172 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S3
) == RCC_PERIPHCLK_I2S3) || \

173 (((
__SELECTION__
è& 
RCC_PERIPHCLK_USB
è=ðRCC_PERIPHCLK_USB))

	)

175 #–ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

177 
	#IS_RCC_I2S2CLKSOURCE
(
__SOURCE__
è((__SOURCE__è=ð
RCC_I2S2CLKSOURCE_SYSCLK
)

	)

179 
	#IS_RCC_I2S3CLKSOURCE
(
__SOURCE__
è((__SOURCE__è=ð
RCC_I2S3CLKSOURCE_SYSCLK
)

	)

181 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

182 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

183 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC) || \

184 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S2
) == RCC_PERIPHCLK_I2S2) || \

185 (((
__SELECTION__
è& 
RCC_PERIPHCLK_I2S3
) == RCC_PERIPHCLK_I2S3) || \

186 (((
__SELECTION__
è& 
RCC_PERIPHCLK_USB
è=ðRCC_PERIPHCLK_USB))

	)

189 #–ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

190 || 
defšed
(
STM32F103xB
)

192 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

193 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

194 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC) || \

195 (((
__SELECTION__
è& 
RCC_PERIPHCLK_USB
è=ðRCC_PERIPHCLK_USB))

	)

199 
	#IS_RCC_PERIPHCLOCK
(
__SELECTION__
) \

200 ((((
__SELECTION__
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC) || \

201 (((
__SELECTION__
è& 
RCC_PERIPHCLK_ADC
è=ðRCC_PERIPHCLK_ADC))

	)

205 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

206 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

208 
	#IS_RCC_USBPLLCLK_DIV
(
__USBCLK__
è(((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL
è|| ((__USBCLK__è=ð
RCC_USBCLKSOURCE_PLL_DIV1_5
))

	)

222 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

228 
ušt32_t
 
PLL2S‹
;

231 
ušt32_t
 
PLL2MUL
;

234 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

235 
ušt32_t
 
HSEP»div2V®ue
;

239 } 
	tRCC_PLL2In™Ty³Def
;

248 
ušt32_t
 
OscžÏtÜTy³
;

251 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

252 
ušt32_t
 
P»div1Sourû
;

256 
ušt32_t
 
HSES‹
;

259 
ušt32_t
 
HSEP»divV®ue
;

262 
ušt32_t
 
LSES‹
;

265 
ušt32_t
 
HSIS‹
;

268 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

271 
ušt32_t
 
LSIS‹
;

274 
RCC_PLLIn™Ty³Def
 
PLL
;

276 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

277 
RCC_PLL2In™Ty³Def
 
PLL2
;

279 } 
	tRCC_OscIn™Ty³Def
;

281 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

287 
ušt32_t
 
PLLI2SMUL
;

290 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

291 
ušt32_t
 
HSEP»div2V®ue
;

295 } 
	tRCC_PLLI2SIn™Ty³Def
;

303 
ušt32_t
 
P”hClockS–eùiÚ
;

306 
ušt32_t
 
RTCClockS–eùiÚ
;

309 
ušt32_t
 
AdcClockS–eùiÚ
;

312 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

313 || 
defšed
(
STM32F107xC
)

314 
ušt32_t
 
I2s2ClockS–eùiÚ
;

317 
ušt32_t
 
I2s3ClockS–eùiÚ
;

320 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

321 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

327 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

328 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

329 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

330 
ušt32_t
 
UsbClockS–eùiÚ
;

334 } 
	tRCC_P”hCLKIn™Ty³Def
;

349 
	#RCC_PERIPHCLK_RTC
 0x00000001U

	)

350 
	#RCC_PERIPHCLK_ADC
 0x00000002U

	)

351 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

352 || 
defšed
(
STM32F107xC
)

353 
	#RCC_PERIPHCLK_I2S2
 0x00000004U

	)

354 
	#RCC_PERIPHCLK_I2S3
 0x00000008U

	)

356 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

357 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

358 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

359 
	#RCC_PERIPHCLK_USB
 0x00000010U

	)

369 
	#RCC_ADCPCLK2_DIV2
 
RCC_CFGR_ADCPRE_DIV2


	)

370 
	#RCC_ADCPCLK2_DIV4
 
RCC_CFGR_ADCPRE_DIV4


	)

371 
	#RCC_ADCPCLK2_DIV6
 
RCC_CFGR_ADCPRE_DIV6


	)

372 
	#RCC_ADCPCLK2_DIV8
 
RCC_CFGR_ADCPRE_DIV8


	)

378 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

379 || 
defšed
(
STM32F107xC
)

383 
	#RCC_I2S2CLKSOURCE_SYSCLK
 0x00000000U

	)

384 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

385 
	#RCC_I2S2CLKSOURCE_PLLI2S_VCO
 
RCC_CFGR2_I2S2SRC


	)

395 
	#RCC_I2S3CLKSOURCE_SYSCLK
 0x00000000U

	)

396 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

397 
	#RCC_I2S3CLKSOURCE_PLLI2S_VCO
 
RCC_CFGR2_I2S3SRC


	)

406 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

407 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

412 
	#RCC_USBCLKSOURCE_PLL
 
RCC_CFGR_USBPRE


	)

413 
	#RCC_USBCLKSOURCE_PLL_DIV1_5
 0x00000000U

	)

422 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

426 
	#RCC_USBCLKSOURCE_PLL_DIV2
 
RCC_CFGR_OTGFSPRE


	)

427 
	#RCC_USBCLKSOURCE_PLL_DIV3
 0x00000000U

	)

437 
	#RCC_PLLI2S_MUL8
 
RCC_CFGR2_PLL3MUL8


	)

438 
	#RCC_PLLI2S_MUL9
 
RCC_CFGR2_PLL3MUL9


	)

439 
	#RCC_PLLI2S_MUL10
 
RCC_CFGR2_PLL3MUL10


	)

440 
	#RCC_PLLI2S_MUL11
 
RCC_CFGR2_PLL3MUL11


	)

441 
	#RCC_PLLI2S_MUL12
 
RCC_CFGR2_PLL3MUL12


	)

442 
	#RCC_PLLI2S_MUL13
 
RCC_CFGR2_PLL3MUL13


	)

443 
	#RCC_PLLI2S_MUL14
 
RCC_CFGR2_PLL3MUL14


	)

444 
	#RCC_PLLI2S_MUL16
 
RCC_CFGR2_PLL3MUL16


	)

445 
	#RCC_PLLI2S_MUL20
 
RCC_CFGR2_PLL3MUL20


	)

452 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

457 
	#RCC_PREDIV1_SOURCE_HSE
 
RCC_CFGR2_PREDIV1SRC_HSE


	)

458 
	#RCC_PREDIV1_SOURCE_PLL2
 
RCC_CFGR2_PREDIV1SRC_PLL2


	)

469 
	#RCC_HSE_PREDIV_DIV1
 0x00000000U

	)

471 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

472 || 
defšed
(
STM32F100xE
)

473 
	#RCC_HSE_PREDIV_DIV2
 
RCC_CFGR2_PREDIV1_DIV2


	)

474 
	#RCC_HSE_PREDIV_DIV3
 
RCC_CFGR2_PREDIV1_DIV3


	)

475 
	#RCC_HSE_PREDIV_DIV4
 
RCC_CFGR2_PREDIV1_DIV4


	)

476 
	#RCC_HSE_PREDIV_DIV5
 
RCC_CFGR2_PREDIV1_DIV5


	)

477 
	#RCC_HSE_PREDIV_DIV6
 
RCC_CFGR2_PREDIV1_DIV6


	)

478 
	#RCC_HSE_PREDIV_DIV7
 
RCC_CFGR2_PREDIV1_DIV7


	)

479 
	#RCC_HSE_PREDIV_DIV8
 
RCC_CFGR2_PREDIV1_DIV8


	)

480 
	#RCC_HSE_PREDIV_DIV9
 
RCC_CFGR2_PREDIV1_DIV9


	)

481 
	#RCC_HSE_PREDIV_DIV10
 
RCC_CFGR2_PREDIV1_DIV10


	)

482 
	#RCC_HSE_PREDIV_DIV11
 
RCC_CFGR2_PREDIV1_DIV11


	)

483 
	#RCC_HSE_PREDIV_DIV12
 
RCC_CFGR2_PREDIV1_DIV12


	)

484 
	#RCC_HSE_PREDIV_DIV13
 
RCC_CFGR2_PREDIV1_DIV13


	)

485 
	#RCC_HSE_PREDIV_DIV14
 
RCC_CFGR2_PREDIV1_DIV14


	)

486 
	#RCC_HSE_PREDIV_DIV15
 
RCC_CFGR2_PREDIV1_DIV15


	)

487 
	#RCC_HSE_PREDIV_DIV16
 
RCC_CFGR2_PREDIV1_DIV16


	)

489 
	#RCC_HSE_PREDIV_DIV2
 
RCC_CFGR_PLLXTPRE


	)

496 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

501 
	#RCC_HSE_PREDIV2_DIV1
 
RCC_CFGR2_PREDIV2_DIV1


	)

502 
	#RCC_HSE_PREDIV2_DIV2
 
RCC_CFGR2_PREDIV2_DIV2


	)

503 
	#RCC_HSE_PREDIV2_DIV3
 
RCC_CFGR2_PREDIV2_DIV3


	)

504 
	#RCC_HSE_PREDIV2_DIV4
 
RCC_CFGR2_PREDIV2_DIV4


	)

505 
	#RCC_HSE_PREDIV2_DIV5
 
RCC_CFGR2_PREDIV2_DIV5


	)

506 
	#RCC_HSE_PREDIV2_DIV6
 
RCC_CFGR2_PREDIV2_DIV6


	)

507 
	#RCC_HSE_PREDIV2_DIV7
 
RCC_CFGR2_PREDIV2_DIV7


	)

508 
	#RCC_HSE_PREDIV2_DIV8
 
RCC_CFGR2_PREDIV2_DIV8


	)

509 
	#RCC_HSE_PREDIV2_DIV9
 
RCC_CFGR2_PREDIV2_DIV9


	)

510 
	#RCC_HSE_PREDIV2_DIV10
 
RCC_CFGR2_PREDIV2_DIV10


	)

511 
	#RCC_HSE_PREDIV2_DIV11
 
RCC_CFGR2_PREDIV2_DIV11


	)

512 
	#RCC_HSE_PREDIV2_DIV12
 
RCC_CFGR2_PREDIV2_DIV12


	)

513 
	#RCC_HSE_PREDIV2_DIV13
 
RCC_CFGR2_PREDIV2_DIV13


	)

514 
	#RCC_HSE_PREDIV2_DIV14
 
RCC_CFGR2_PREDIV2_DIV14


	)

515 
	#RCC_HSE_PREDIV2_DIV15
 
RCC_CFGR2_PREDIV2_DIV15


	)

516 
	#RCC_HSE_PREDIV2_DIV16
 
RCC_CFGR2_PREDIV2_DIV16


	)

525 
	#RCC_PLL2_NONE
 0x00000000U

	)

526 
	#RCC_PLL2_OFF
 0x00000001U

	)

527 
	#RCC_PLL2_ON
 0x00000002U

	)

537 
	#RCC_PLL2_MUL8
 
RCC_CFGR2_PLL2MUL8


	)

538 
	#RCC_PLL2_MUL9
 
RCC_CFGR2_PLL2MUL9


	)

539 
	#RCC_PLL2_MUL10
 
RCC_CFGR2_PLL2MUL10


	)

540 
	#RCC_PLL2_MUL11
 
RCC_CFGR2_PLL2MUL11


	)

541 
	#RCC_PLL2_MUL12
 
RCC_CFGR2_PLL2MUL12


	)

542 
	#RCC_PLL2_MUL13
 
RCC_CFGR2_PLL2MUL13


	)

543 
	#RCC_PLL2_MUL14
 
RCC_CFGR2_PLL2MUL14


	)

544 
	#RCC_PLL2_MUL16
 
RCC_CFGR2_PLL2MUL16


	)

545 
	#RCC_PLL2_MUL20
 
RCC_CFGR2_PLL2MUL20


	)

557 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

559 
	#RCC_PLL_MUL2
 
RCC_CFGR_PLLMULL2


	)

560 
	#RCC_PLL_MUL3
 
RCC_CFGR_PLLMULL3


	)

562 
	#RCC_PLL_MUL4
 
RCC_CFGR_PLLMULL4


	)

563 
	#RCC_PLL_MUL5
 
RCC_CFGR_PLLMULL5


	)

564 
	#RCC_PLL_MUL6
 
RCC_CFGR_PLLMULL6


	)

565 
	#RCC_PLL_MUL7
 
RCC_CFGR_PLLMULL7


	)

566 
	#RCC_PLL_MUL8
 
RCC_CFGR_PLLMULL8


	)

567 
	#RCC_PLL_MUL9
 
RCC_CFGR_PLLMULL9


	)

568 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

569 
	#RCC_PLL_MUL6_5
 
RCC_CFGR_PLLMULL6_5


	)

571 
	#RCC_PLL_MUL10
 
RCC_CFGR_PLLMULL10


	)

572 
	#RCC_PLL_MUL11
 
RCC_CFGR_PLLMULL11


	)

573 
	#RCC_PLL_MUL12
 
RCC_CFGR_PLLMULL12


	)

574 
	#RCC_PLL_MUL13
 
RCC_CFGR_PLLMULL13


	)

575 
	#RCC_PLL_MUL14
 
RCC_CFGR_PLLMULL14


	)

576 
	#RCC_PLL_MUL15
 
RCC_CFGR_PLLMULL15


	)

577 
	#RCC_PLL_MUL16
 
RCC_CFGR_PLLMULL16


	)

587 
	#RCC_MCO1SOURCE_NOCLOCK
 ((
ušt32_t
)
RCC_CFGR_MCO_NOCLOCK
)

	)

588 
	#RCC_MCO1SOURCE_SYSCLK
 ((
ušt32_t
)
RCC_CFGR_MCO_SYSCLK
)

	)

589 
	#RCC_MCO1SOURCE_HSI
 ((
ušt32_t
)
RCC_CFGR_MCO_HSI
)

	)

590 
	#RCC_MCO1SOURCE_HSE
 ((
ušt32_t
)
RCC_CFGR_MCO_HSE
)

	)

591 
	#RCC_MCO1SOURCE_PLLCLK
 ((
ušt32_t
)
RCC_CFGR_MCO_PLLCLK_DIV2
)

	)

592 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

593 
	#RCC_MCO1SOURCE_PLL2CLK
 ((
ušt32_t
)
RCC_CFGR_MCO_PLL2CLK
)

	)

594 
	#RCC_MCO1SOURCE_PLL3CLK_DIV2
 ((
ušt32_t
)
RCC_CFGR_MCO_PLL3CLK_DIV2
)

	)

595 
	#RCC_MCO1SOURCE_EXT_HSE
 ((
ušt32_t
)
RCC_CFGR_MCO_EXT_HSE
)

	)

596 
	#RCC_MCO1SOURCE_PLL3CLK
 ((
ušt32_t
)
RCC_CFGR_MCO_PLL3CLK
)

	)

602 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

606 
	#RCC_IT_PLL2RDY
 ((
ušt8_t
)
RCC_CIR_PLL2RDYF
)

	)

607 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)
RCC_CIR_PLL3RDYF
)

	)

620 
	#RCC_FLAG_PLL2RDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLL2RDY_Pos
))

	)

621 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLL3RDY_Pos
))

	)

644 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

645 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed (
STM32F107xC
)\

646 || 
defšed
 (
STM32F100xE
)

647 
	#__HAL_RCC_DMA2_CLK_ENABLE
() do { \

648 
__IO
 
ušt32_t
 
tm´eg
; \

649 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA2EN
);\

651 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA2EN
);\

652 
	`UNUSED
(
tm´eg
); \

653 } 0U)

	)

655 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_DMA2EN
))

	)

658 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

659 || 
defšed
(
STM32F103xG
è|| defšed (
STM32F100xE
)

660 
	#__HAL_RCC_FSMC_CLK_ENABLE
() do { \

661 
__IO
 
ušt32_t
 
tm´eg
; \

662 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FSMCEN
);\

664 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FSMCEN
);\

665 
	`UNUSED
(
tm´eg
); \

666 } 0U)

	)

668 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_FSMCEN
))

	)

671 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

672 
	#__HAL_RCC_SDIO_CLK_ENABLE
() do { \

673 
__IO
 
ušt32_t
 
tm´eg
; \

674 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SDIOEN
);\

676 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SDIOEN
);\

677 
	`UNUSED
(
tm´eg
); \

678 } 0U)

	)

681 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_SDIOEN
))

	)

684 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

685 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
() do { \

686 
__IO
 
ušt32_t
 
tm´eg
; \

687 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_OTGFSEN
);\

689 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_OTGFSEN
);\

690 
	`UNUSED
(
tm´eg
); \

691 } 0U)

	)

694 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_OTGFSEN
))

	)

697 #ià
defšed
(
STM32F107xC
)

698 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
() do { \

699 
__IO
 
ušt32_t
 
tm´eg
; \

700 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACEN
);\

702 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACEN
);\

703 
	`UNUSED
(
tm´eg
); \

704 } 0U)

	)

706 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
() do { \

707 
__IO
 
ušt32_t
 
tm´eg
; \

708 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACTXEN
);\

710 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACTXEN
);\

711 
	`UNUSED
(
tm´eg
); \

712 } 0U)

	)

714 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
() do { \

715 
__IO
 
ušt32_t
 
tm´eg
; \

716 
	`SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACRXEN
);\

718 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_ETHMACRXEN
);\

719 
	`UNUSED
(
tm´eg
); \

720 } 0U)

	)

722 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_ETHMACEN
))

	)

723 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_ETHMACTXEN
))

	)

724 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_ETHMACRXEN
))

	)

729 
	#__HAL_RCC_ETH_CLK_ENABLE
() do { \

730 
	`__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

731 
	`__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

732 
	`__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

733 } 0U)

	)

737 
	#__HAL_RCC_ETH_CLK_DISABLE
() do { \

738 
	`__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

739 
	`__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

740 
	`__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

741 } 0U)

	)

757 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

758 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed (
STM32F107xC
)\

759 || 
defšed
 (
STM32F100xE
)

760 
	#__HAL_RCC_DMA2_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA2EN
)è!ð
RESET
)

	)

761 
	#__HAL_RCC_DMA2_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA2EN
)è=ð
RESET
)

	)

763 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

764 || 
defšed
(
STM32F103xG
è|| defšed (
STM32F100xE
)

765 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FSMCEN
)è!ð
RESET
)

	)

766 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FSMCEN
)è=ð
RESET
)

	)

768 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

769 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SDIOEN
)è!ð
RESET
)

	)

770 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SDIOEN
)è=ð
RESET
)

	)

772 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

773 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_OTGFSEN
)è!ð
RESET
)

	)

774 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_OTGFSEN
)è=ð
RESET
)

	)

776 #ià
defšed
(
STM32F107xC
)

777 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACEN
)è!ð
RESET
)

	)

778 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACEN
)è=ð
RESET
)

	)

779 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACTXEN
)è!ð
RESET
)

	)

780 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACTXEN
)è=ð
RESET
)

	)

781 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACRXEN
)è!ð
RESET
)

	)

782 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_ETHMACRXEN
)è=ð
RESET
)

	)

797 #ià
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
)\

798 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è||defšed(
STM32F107xC
)

799 
	#__HAL_RCC_CAN1_CLK_ENABLE
() do { \

800 
__IO
 
ušt32_t
 
tm´eg
; \

801 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

803 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

804 
	`UNUSED
(
tm´eg
); \

805 } 0U)

	)

807 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

810 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
è|| defšed(
STM32F101xB
)\

811 || 
defšed
(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F102xB
)\

812 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

813 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

814 
	#__HAL_RCC_TIM4_CLK_ENABLE
() do { \

815 
__IO
 
ušt32_t
 
tm´eg
; \

816 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

818 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

819 
	`UNUSED
(
tm´eg
); \

820 } 0U)

	)

822 
	#__HAL_RCC_SPI2_CLK_ENABLE
() do { \

823 
__IO
 
ušt32_t
 
tm´eg
; \

824 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

826 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

827 
	`UNUSED
(
tm´eg
); \

828 } 0U)

	)

830 
	#__HAL_RCC_USART3_CLK_ENABLE
() do { \

831 
__IO
 
ušt32_t
 
tm´eg
; \

832 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

834 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

835 
	`UNUSED
(
tm´eg
); \

836 } 0U)

	)

838 
	#__HAL_RCC_I2C2_CLK_ENABLE
() do { \

839 
__IO
 
ušt32_t
 
tm´eg
; \

840 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

842 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

843 
	`UNUSED
(
tm´eg
); \

844 } 0U)

	)

846 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

847 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

848 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

849 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

852 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

853 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

854 
	#__HAL_RCC_USB_CLK_ENABLE
() do { \

855 
__IO
 
ušt32_t
 
tm´eg
; \

856 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
);\

858 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
);\

859 
	`UNUSED
(
tm´eg
); \

860 } 0U)

	)

862 
	#__HAL_RCC_USB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USBEN
))

	)

865 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

866 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

867 
	#__HAL_RCC_TIM5_CLK_ENABLE
() do { \

868 
__IO
 
ušt32_t
 
tm´eg
; \

869 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

871 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

872 
	`UNUSED
(
tm´eg
); \

873 } 0U)

	)

875 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

876 
__IO
 
ušt32_t
 
tm´eg
; \

877 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

879 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

880 
	`UNUSED
(
tm´eg
); \

881 } 0U)

	)

883 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

884 
__IO
 
ušt32_t
 
tm´eg
; \

885 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

887 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

888 
	`UNUSED
(
tm´eg
); \

889 } 0U)

	)

891 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

892 
__IO
 
ušt32_t
 
tm´eg
; \

893 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

895 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

896 
	`UNUSED
(
tm´eg
); \

897 } 0U)

	)

899 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

900 
__IO
 
ušt32_t
 
tm´eg
; \

901 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

903 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

904 
	`UNUSED
(
tm´eg
); \

905 } 0U)

	)

907 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

908 
__IO
 
ušt32_t
 
tm´eg
; \

909 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

911 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

912 
	`UNUSED
(
tm´eg
); \

913 } 0U)

	)

915 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

916 
__IO
 
ušt32_t
 
tm´eg
; \

917 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

919 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

920 
	`UNUSED
(
tm´eg
); \

921 } 0U)

	)

923 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

924 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

925 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

926 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

927 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

928 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

929 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

932 #ià
defšed
(
STM32F100xB
è|| defšed (
STM32F100xE
)

933 
	#__HAL_RCC_TIM6_CLK_ENABLE
() do { \

934 
__IO
 
ušt32_t
 
tm´eg
; \

935 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

937 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

938 
	`UNUSED
(
tm´eg
); \

939 } 0U)

	)

941 
	#__HAL_RCC_TIM7_CLK_ENABLE
() do { \

942 
__IO
 
ušt32_t
 
tm´eg
; \

943 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

945 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

946 
	`UNUSED
(
tm´eg
); \

947 } 0U)

	)

949 
	#__HAL_RCC_DAC_CLK_ENABLE
() do { \

950 
__IO
 
ušt32_t
 
tm´eg
; \

951 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

953 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

954 
	`UNUSED
(
tm´eg
); \

955 } 0U)

	)

957 
	#__HAL_RCC_CEC_CLK_ENABLE
() do { \

958 
__IO
 
ušt32_t
 
tm´eg
; \

959 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

961 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

962 
	`UNUSED
(
tm´eg
); \

963 } 0U)

	)

965 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

966 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

967 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

968 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

971 #ifdeà
STM32F100xE


972 
	#__HAL_RCC_TIM5_CLK_ENABLE
() do { \

973 
__IO
 
ušt32_t
 
tm´eg
; \

974 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

976 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

977 
	`UNUSED
(
tm´eg
); \

978 } 0U)

	)

980 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

981 
__IO
 
ušt32_t
 
tm´eg
; \

982 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

984 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

985 
	`UNUSED
(
tm´eg
); \

986 } 0U)

	)

988 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

989 
__IO
 
ušt32_t
 
tm´eg
; \

990 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

992 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

993 
	`UNUSED
(
tm´eg
); \

994 } 0U)

	)

996 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

997 
__IO
 
ušt32_t
 
tm´eg
; \

998 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1000 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1001 
	`UNUSED
(
tm´eg
); \

1002 } 0U)

	)

1004 
	#__HAL_RCC_SPI3_CLK_ENABLE
() do { \

1005 
__IO
 
ušt32_t
 
tm´eg
; \

1006 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1008 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1009 
	`UNUSED
(
tm´eg
); \

1010 } 0U)

	)

1012 
	#__HAL_RCC_UART4_CLK_ENABLE
() do { \

1013 
__IO
 
ušt32_t
 
tm´eg
; \

1014 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1016 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1017 
	`UNUSED
(
tm´eg
); \

1018 } 0U)

	)

1020 
	#__HAL_RCC_UART5_CLK_ENABLE
() do { \

1021 
__IO
 
ušt32_t
 
tm´eg
; \

1022 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1024 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1025 
	`UNUSED
(
tm´eg
); \

1026 } 0U)

	)

1028 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

1029 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1030 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1031 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1032 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1033 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1034 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1037 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1038 
	#__HAL_RCC_CAN2_CLK_ENABLE
() do { \

1039 
__IO
 
ušt32_t
 
tm´eg
; \

1040 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1042 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1043 
	`UNUSED
(
tm´eg
); \

1044 } 0U)

	)

1046 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1049 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1050 
	#__HAL_RCC_TIM12_CLK_ENABLE
() do { \

1051 
__IO
 
ušt32_t
 
tm´eg
; \

1052 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1054 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1055 
	`UNUSED
(
tm´eg
); \

1056 } 0U)

	)

1058 
	#__HAL_RCC_TIM13_CLK_ENABLE
() do { \

1059 
__IO
 
ušt32_t
 
tm´eg
; \

1060 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1062 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1063 
	`UNUSED
(
tm´eg
); \

1064 } 0U)

	)

1066 
	#__HAL_RCC_TIM14_CLK_ENABLE
() do { \

1067 
__IO
 
ušt32_t
 
tm´eg
; \

1068 
	`SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1070 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1071 
	`UNUSED
(
tm´eg
); \

1072 } 0U)

	)

1074 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1075 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1076 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1091 #ià
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
)\

1092 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è||defšed(
STM32F107xC
)

1093 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

1094 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

1096 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
è|| defšed(
STM32F101xB
)\

1097 || 
defšed
(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F102xB
)\

1098 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

1099 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1100 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

1101 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

1102 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è!ð
RESET
)

	)

1103 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è=ð
RESET
)

	)

1104 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

1105 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

1106 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è!ð
RESET
)

	)

1107 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è=ð
RESET
)

	)

1109 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

1110 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

1111 
	#__HAL_RCC_USB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USBEN
)è!ð
RESET
)

	)

1112 
	#__HAL_RCC_USB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USBEN
)è=ð
RESET
)

	)

1114 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1115 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

1116 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

1117 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

1118 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1119 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1120 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1121 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1122 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1123 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1124 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1125 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1126 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1127 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1128 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1129 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1131 #ià
defšed
(
STM32F100xB
è|| defšed (
STM32F100xE
)

1132 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1133 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1134 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1135 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1136 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1137 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1138 
	#__HAL_RCC_CEC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è!ð
RESET
)

	)

1139 
	#__HAL_RCC_CEC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è=ð
RESET
)

	)

1141 #ifdeà
STM32F100xE


1142 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

1143 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

1144 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1145 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1146 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1147 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1148 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1149 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1150 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1151 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1152 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1153 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1154 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1155 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1156 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

1157 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

1159 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1160 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1161 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1163 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1164 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1165 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1166 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1167 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1182 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103x6
è|| defšed(
STM32F103xB
)\

1183 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F103xE
)\

1184 || 
defšed
(
STM32F103xG
)

1185 
	#__HAL_RCC_ADC2_CLK_ENABLE
() do { \

1186 
__IO
 
ušt32_t
 
tm´eg
; \

1187 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1189 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1190 
	`UNUSED
(
tm´eg
); \

1191 } 0U)

	)

1193 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1196 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

1197 
	#__HAL_RCC_TIM15_CLK_ENABLE
() do { \

1198 
__IO
 
ušt32_t
 
tm´eg
; \

1199 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM15EN
);\

1201 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM15EN
);\

1202 
	`UNUSED
(
tm´eg
); \

1203 } 0U)

	)

1205 
	#__HAL_RCC_TIM16_CLK_ENABLE
() do { \

1206 
__IO
 
ušt32_t
 
tm´eg
; \

1207 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM16EN
);\

1209 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM16EN
);\

1210 
	`UNUSED
(
tm´eg
); \

1211 } 0U)

	)

1213 
	#__HAL_RCC_TIM17_CLK_ENABLE
() do { \

1214 
__IO
 
ušt32_t
 
tm´eg
; \

1215 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM17EN
);\

1217 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM17EN
);\

1218 
	`UNUSED
(
tm´eg
); \

1219 } 0U)

	)

1221 
	#__HAL_RCC_TIM15_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM15EN
))

	)

1222 
	#__HAL_RCC_TIM16_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM16EN
))

	)

1223 
	#__HAL_RCC_TIM17_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM17EN
))

	)

1226 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
)\

1227 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F100xB
è|| defšed(
STM32F103xB
)\

1228 || 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

1229 || 
defšed
(
STM32F107xC
)

1230 
	#__HAL_RCC_GPIOE_CLK_ENABLE
() do { \

1231 
__IO
 
ušt32_t
 
tm´eg
; \

1232 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPEEN
);\

1234 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPEEN
);\

1235 
	`UNUSED
(
tm´eg
); \

1236 } 0U)

	)

1238 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPEEN
))

	)

1241 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1242 || 
defšed
(
STM32F103xG
)

1243 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

1244 
__IO
 
ušt32_t
 
tm´eg
; \

1245 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1247 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1248 
	`UNUSED
(
tm´eg
); \

1249 } 0U)

	)

1251 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

1252 
__IO
 
ušt32_t
 
tm´eg
; \

1253 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1255 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1256 
	`UNUSED
(
tm´eg
); \

1257 } 0U)

	)

1259 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPFEN
))

	)

1260 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPGEN
))

	)

1263 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

1264 
	#__HAL_RCC_TIM8_CLK_ENABLE
() do { \

1265 
__IO
 
ušt32_t
 
tm´eg
; \

1266 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1268 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1269 
	`UNUSED
(
tm´eg
); \

1270 } 0U)

	)

1272 
	#__HAL_RCC_ADC3_CLK_ENABLE
() do { \

1273 
__IO
 
ušt32_t
 
tm´eg
; \

1274 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1276 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1277 
	`UNUSED
(
tm´eg
); \

1278 } 0U)

	)

1280 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1281 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

1284 #ià
defšed
(
STM32F100xE
)

1285 
	#__HAL_RCC_GPIOF_CLK_ENABLE
() do { \

1286 
__IO
 
ušt32_t
 
tm´eg
; \

1287 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1289 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPFEN
);\

1290 
	`UNUSED
(
tm´eg
); \

1291 } 0U)

	)

1293 
	#__HAL_RCC_GPIOG_CLK_ENABLE
() do { \

1294 
__IO
 
ušt32_t
 
tm´eg
; \

1295 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1297 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPGEN
);\

1298 
	`UNUSED
(
tm´eg
); \

1299 } 0U)

	)

1301 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPFEN
))

	)

1302 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_IOPGEN
))

	)

1305 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1306 
	#__HAL_RCC_TIM9_CLK_ENABLE
() do { \

1307 
__IO
 
ušt32_t
 
tm´eg
; \

1308 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

1310 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

1311 
	`UNUSED
(
tm´eg
); \

1312 } 0U)

	)

1314 
	#__HAL_RCC_TIM10_CLK_ENABLE
() do { \

1315 
__IO
 
ušt32_t
 
tm´eg
; \

1316 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1318 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1319 
	`UNUSED
(
tm´eg
); \

1320 } 0U)

	)

1322 
	#__HAL_RCC_TIM11_CLK_ENABLE
() do { \

1323 
__IO
 
ušt32_t
 
tm´eg
; \

1324 
	`SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

1326 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

1327 
	`UNUSED
(
tm´eg
); \

1328 } 0U)

	)

1330 
	#__HAL_RCC_TIM9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM9EN
))

	)

1331 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1332 
	#__HAL_RCC_TIM11_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM11EN
))

	)

1347 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103x6
è|| defšed(
STM32F103xB
)\

1348 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F103xE
)\

1349 || 
defšed
(
STM32F103xG
)

1350 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

1351 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

1353 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

1354 
	#__HAL_RCC_TIM15_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM15EN
)è!ð
RESET
)

	)

1355 
	#__HAL_RCC_TIM15_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM15EN
)è=ð
RESET
)

	)

1356 
	#__HAL_RCC_TIM16_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM16EN
)è!ð
RESET
)

	)

1357 
	#__HAL_RCC_TIM16_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM16EN
)è=ð
RESET
)

	)

1358 
	#__HAL_RCC_TIM17_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM17EN
)è!ð
RESET
)

	)

1359 
	#__HAL_RCC_TIM17_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM17EN
)è=ð
RESET
)

	)

1361 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
)\

1362 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F100xB
è|| defšed(
STM32F103xB
)\

1363 || 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

1364 || 
defšed
(
STM32F107xC
)

1365 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPEEN
)è!ð
RESET
)

	)

1366 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPEEN
)è=ð
RESET
)

	)

1368 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1369 || 
defšed
(
STM32F103xG
)

1370 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è!ð
RESET
)

	)

1371 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è=ð
RESET
)

	)

1372 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è!ð
RESET
)

	)

1373 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è=ð
RESET
)

	)

1375 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

1376 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

1377 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

1378 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

1379 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

1381 #ià
defšed
(
STM32F100xE
)

1382 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è!ð
RESET
)

	)

1383 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPFEN
)è=ð
RESET
)

	)

1384 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è!ð
RESET
)

	)

1385 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_IOPGEN
)è=ð
RESET
)

	)

1387 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1388 
	#__HAL_RCC_TIM9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è!ð
RESET
)

	)

1389 
	#__HAL_RCC_TIM9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è=ð
RESET
)

	)

1390 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

1391 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

1392 
	#__HAL_RCC_TIM11_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è!ð
RESET
)

	)

1393 
	#__HAL_RCC_TIM11_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è=ð
RESET
)

	)

1400 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1405 
	#__HAL_RCC_AHB_FORCE_RESET
(è(
RCC
->
AHBRSTR
 = 0xFFFFFFFFU)

	)

1406 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_OTGFSRST
))

	)

1407 #ià
defšed
(
STM32F107xC
)

1408 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_ETHMACRST
))

	)

1411 
	#__HAL_RCC_AHB_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 = 0x00)

	)

1412 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_OTGFSRST
))

	)

1413 #ià
defšed
(
STM32F107xC
)

1414 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_ETHMACRST
))

	)

1427 #ià
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
)\

1428 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è||defšed(
STM32F107xC
)

1429 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

1431 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

1434 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
è|| defšed(
STM32F101xB
)\

1435 || 
defšed
(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F102xB
)\

1436 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

1437 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1438 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

1439 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

1440 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1441 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

1443 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

1444 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

1445 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1446 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

1449 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

1450 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

1451 
	#__HAL_RCC_USB_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USBRST
))

	)

1452 
	#__HAL_RCC_USB_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USBRST
))

	)

1455 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1456 || 
defšed
(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

1457 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

1458 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1459 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1460 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1461 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1462 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1463 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1465 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

1466 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1467 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1468 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1469 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1470 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1471 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1474 #ià
defšed
(
STM32F100xB
è|| defšed (
STM32F100xE
)

1475 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1476 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1477 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1478 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

1480 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1481 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1482 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1483 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

1486 #ià
defšed
 (
STM32F100xE
)

1487 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

1488 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1489 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1490 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1491 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1492 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1493 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1495 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

1496 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1497 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1498 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1499 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1500 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1501 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1504 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1505 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

1507 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

1510 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1511 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1512 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1513 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1515 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1516 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1517 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1529 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103x6
è|| defšed(
STM32F103xB
)\

1530 || 
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F103xE
)\

1531 || 
defšed
(
STM32F103xG
)

1532 
	#__HAL_RCC_ADC2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC2RST
))

	)

1534 
	#__HAL_RCC_ADC2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC2RST
))

	)

1537 #ià
defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

1538 
	#__HAL_RCC_TIM15_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM15RST
))

	)

1539 
	#__HAL_RCC_TIM16_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM16RST
))

	)

1540 
	#__HAL_RCC_TIM17_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM17RST
))

	)

1542 
	#__HAL_RCC_TIM15_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM15RST
))

	)

1543 
	#__HAL_RCC_TIM16_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM16RST
))

	)

1544 
	#__HAL_RCC_TIM17_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM17RST
))

	)

1547 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
)\

1548 || 
defšed
(
STM32F101xG
è|| defšed(
STM32F100xB
è|| defšed(
STM32F103xB
)\

1549 || 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
)\

1550 || 
defšed
(
STM32F107xC
)

1551 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPERST
))

	)

1553 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPERST
))

	)

1556 #ià
defšed
(
STM32F101xE
è|| defšed(
STM32F103xE
è|| defšed(
STM32F101xG
)\

1557 || 
defšed
(
STM32F103xG
)

1558 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPFRST
))

	)

1559 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPGRST
))

	)

1561 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPFRST
))

	)

1562 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPGRST
))

	)

1565 #ià
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

1566 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

1567 
	#__HAL_RCC_ADC3_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC3RST
))

	)

1569 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

1570 
	#__HAL_RCC_ADC3_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC3RST
))

	)

1573 #ià
defšed
(
STM32F100xE
)

1574 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPFRST
))

	)

1575 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_IOPGRST
))

	)

1577 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPFRST
))

	)

1578 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_IOPGRST
))

	)

1581 #ià
defšed
(
STM32F101xG
è|| defšed(
STM32F103xG
)

1582 
	#__HAL_RCC_TIM9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM9RST
))

	)

1583 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

1584 
	#__HAL_RCC_TIM11_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM11RST
))

	)

1586 
	#__HAL_RCC_TIM9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM9RST
))

	)

1587 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

1588 
	#__HAL_RCC_TIM11_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM11RST
))

	)

1599 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

1600 || 
defšed
(
STM32F100xE
)

1609 
	#__HAL_RCC_HSE_PREDIV_CONFIG
(
__HSE_PREDIV_VALUE__
è
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1
, (
ušt32_t
)(__HSE_PREDIV_VALUE__))

	)

1619 
	#__HAL_RCC_HSE_PREDIV_CONFIG
(
__HSE_PREDIV_VALUE__
) \

1620 
	`MODIFY_REG
(
RCC
->
CFGR
,
RCC_CFGR_PLLXTPRE
, (
ušt32_t
)(
__HSE_PREDIV_VALUE__
))

	)

1624 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

1625 || 
defšed
(
STM32F100xE
)

1629 
	#__HAL_RCC_HSE_GET_PREDIV
(è
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1
)

	)

1635 
	#__HAL_RCC_HSE_GET_PREDIV
(è
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PLLXTPRE
)

	)

1643 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1654 
	#__HAL_RCC_PLLI2S_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
ENABLE
)

	)

1659 
	#__HAL_RCC_PLLI2S_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
DISABLE
)

	)

1677 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SMUL__
)\

1678 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PLL3MUL
,(
__PLLI2SMUL__
))

	)

1691 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

1692 || 
defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

1699 
	#__HAL_RCC_USB_CONFIG
(
__USBCLKSOURCE__
) \

1700 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_USBPRE
, (
ušt32_t
)(
__USBCLKSOURCE__
))

	)

1707 
	#__HAL_RCC_GET_USB_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_USBPRE
)))

	)

1711 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1719 
	#__HAL_RCC_USB_CONFIG
(
__USBCLKSOURCE__
) \

1720 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_OTGFSPRE
, (
ušt32_t
)(
__USBCLKSOURCE__
))

	)

1727 
	#__HAL_RCC_GET_USB_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_OTGFSPRE
)))

	)

1739 
	#__HAL_RCC_ADC_CONFIG
(
__ADCCLKSOURCE__
) \

1740 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_ADCPRE
, (
ušt32_t
)(
__ADCCLKSOURCE__
))

	)

1749 
	#__HAL_RCC_GET_ADC_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_ADCPRE
)))

	)

1755 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1769 
	#__HAL_RCC_HSE_PREDIV2_CONFIG
(
__HSE_PREDIV2_VALUE__
) \

1770 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV2
, (
ušt32_t
)(
__HSE_PREDIV2_VALUE__
))

	)

1775 
	#__HAL_RCC_HSE_GET_PREDIV2
(è
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV2
)

	)

1791 
	#__HAL_RCC_PLL2_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLL2ON_BB
 = 
ENABLE
)

	)

1797 
	#__HAL_RCC_PLL2_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLL2ON_BB
 = 
DISABLE
)

	)

1815 
	#__HAL_RCC_PLL2_CONFIG
(
__PLL2MUL__
)\

1816 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PLL2MUL
,(
__PLL2MUL__
))

	)

1833 
	#__HAL_RCC_I2S2_CONFIG
(
__I2S2CLKSOURCE__
) \

1834 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
, (
ušt32_t
)(
__I2S2CLKSOURCE__
))

	)

1841 
	#__HAL_RCC_GET_I2S2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
)))

	)

1849 
	#__HAL_RCC_I2S3_CONFIG
(
__I2S2CLKSOURCE__
) \

1850 
	`MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S3SRC
, (
ušt32_t
)(
__I2S2CLKSOURCE__
))

	)

1857 
	#__HAL_RCC_GET_I2S3_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S3SRC
)))

	)

1877 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

1878 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

1879 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

1885 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

1889 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
);

1890 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLLI2S
();

1899 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLL2
(
RCC_PLL2In™Ty³Def
 *
PLL2In™
);

1900 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLL2
();

1919 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim.h

39 #iâdeà
__STM32F1xx_HAL_TIM_H


40 
	#__STM32F1xx_HAL_TIM_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

66 
ušt32_t
 
P»sÿËr
;

69 
ušt32_t
 
CouÁ”Mode
;

72 
ušt32_t
 
P”iod
;

76 
ušt32_t
 
ClockDivisiÚ
;

79 
ušt32_t
 
R•‘™iÚCouÁ”
;

88 
ušt32_t
 
AutoR–ßdP»lßd
;

90 } 
	tTIM_Ba£_In™Ty³Def
;

97 
ušt32_t
 
OCMode
;

100 
ušt32_t
 
Pul£
;

103 
ušt32_t
 
OCPÞ¬™y
;

106 
ušt32_t
 
OCNPÞ¬™y
;

110 
ušt32_t
 
OCFa¡Mode
;

115 
ušt32_t
 
OCIdËS‹
;

119 
ušt32_t
 
OCNIdËS‹
;

122 } 
	tTIM_OC_In™Ty³Def
;

129 
ušt32_t
 
OCMode
;

132 
ušt32_t
 
Pul£
;

135 
ušt32_t
 
OCPÞ¬™y
;

138 
ušt32_t
 
OCNPÞ¬™y
;

142 
ušt32_t
 
OCIdËS‹
;

146 
ušt32_t
 
OCNIdËS‹
;

150 
ušt32_t
 
ICPÞ¬™y
;

153 
ušt32_t
 
ICS–eùiÚ
;

156 
ušt32_t
 
ICFž‹r
;

158 } 
	tTIM_OÃPul£_In™Ty³Def
;

166 
ušt32_t
 
ICPÞ¬™y
;

169 
ušt32_t
 
ICS–eùiÚ
;

172 
ušt32_t
 
ICP»sÿËr
;

175 
ušt32_t
 
ICFž‹r
;

177 } 
	tTIM_IC_In™Ty³Def
;

184 
ušt32_t
 
Encod”Mode
;

187 
ušt32_t
 
IC1PÞ¬™y
;

190 
ušt32_t
 
IC1S–eùiÚ
;

193 
ušt32_t
 
IC1P»sÿËr
;

196 
ušt32_t
 
IC1Fž‹r
;

199 
ušt32_t
 
IC2PÞ¬™y
;

202 
ušt32_t
 
IC2S–eùiÚ
;

205 
ušt32_t
 
IC2P»sÿËr
;

208 
ušt32_t
 
IC2Fž‹r
;

210 } 
	tTIM_Encod”_In™Ty³Def
;

218 
ušt32_t
 
ClockSourû
;

220 
ušt32_t
 
ClockPÞ¬™y
;

222 
ušt32_t
 
ClockP»sÿËr
;

224 
ušt32_t
 
ClockFž‹r
;

226 }
	tTIM_ClockCÚfigTy³Def
;

233 
ušt32_t
 
CË¬IÅutS‹
;

235 
ušt32_t
 
CË¬IÅutSourû
;

237 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

239 
ušt32_t
 
CË¬IÅutP»sÿËr
;

241 
ušt32_t
 
CË¬IÅutFž‹r
;

243 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

249 
ušt32_t
 
SÏveMode
;

251 
ušt32_t
 
IÅutTrigg”
;

253 
ušt32_t
 
Trigg”PÞ¬™y
;

255 
ušt32_t
 
Trigg”P»sÿËr
;

257 
ušt32_t
 
Trigg”Fž‹r
;

260 }
	tTIM_SÏveCÚfigTy³Def
;

267 
HAL_TIM_STATE_RESET
 = 0x00U,

268 
HAL_TIM_STATE_READY
 = 0x01U,

269 
HAL_TIM_STATE_BUSY
 = 0x02U,

270 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

271 
HAL_TIM_STATE_ERROR
 = 0x04U

272 }
	tHAL_TIM_S‹Ty³Def
;

279 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

280 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

281 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

282 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

283 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

284 }
	tHAL_TIM_AùiveChªÃl
;

291 
TIM_Ty³Def
 *
In¡ªû
;

292 
TIM_Ba£_In™Ty³Def
 
In™
;

293 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

294 
DMA_HªdËTy³Def
 *
hdma
[7U];

296 
HAL_LockTy³Def
 
Lock
;

297 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

298 }
	tTIM_HªdËTy³Def
;

312 
	#TIM_INPUTCHANNELPOLARITY_RISING
 0x00000000U

	)

313 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

314 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

322 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

323 
	#TIM_ETRPOLARITY_NONINVERTED
 0x00000000U

	)

331 
	#TIM_ETRPRESCALER_DIV1
 0x00000000U

	)

332 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

333 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

334 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

342 
	#TIM_COUNTERMODE_UP
 0x00000000U

	)

343 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

344 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

345 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

346 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

354 
	#TIM_CLOCKDIVISION_DIV1
 0x00000000U

	)

355 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

356 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

364 
	#TIM_AUTORELOAD_PRELOAD_DISABLE
 0x0000U

	)

365 
	#TIM_AUTORELOAD_PRELOAD_ENABLE
 (
TIM_CR1_ARPE
è

	)

373 
	#TIM_OCMODE_TIMING
 0x00000000U

	)

374 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

375 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

376 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

377 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

378 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

379 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

380 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

388 
	#TIM_OUTPUTSTATE_DISABLE
 0x00000000U

	)

389 
	#TIM_OUTPUTSTATE_ENABLE
 (
TIM_CCER_CC1E
)

	)

397 
	#TIM_OCFAST_DISABLE
 0x00000000U

	)

398 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

406 
	#TIM_OUTPUTNSTATE_DISABLE
 0x00000000U

	)

407 
	#TIM_OUTPUTNSTATE_ENABLE
 (
TIM_CCER_CC1NE
)

	)

415 
	#TIM_OCPOLARITY_HIGH
 0x00000000U

	)

416 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

424 
	#TIM_OCNPOLARITY_HIGH
 0x00000000U

	)

425 
	#TIM_OCNPOLARITY_LOW
 (
TIM_CCER_CC1NP
)

	)

433 
	#TIM_OCIDLESTATE_SET
 (
TIM_CR2_OIS1
)

	)

434 
	#TIM_OCIDLESTATE_RESET
 0x00000000U

	)

442 
	#TIM_OCNIDLESTATE_SET
 (
TIM_CR2_OIS1N
)

	)

443 
	#TIM_OCNIDLESTATE_RESET
 0x00000000U

	)

451 
	#TIM_CHANNEL_1
 0x00000000U

	)

452 
	#TIM_CHANNEL_2
 0x00000004U

	)

453 
	#TIM_CHANNEL_3
 0x00000008U

	)

454 
	#TIM_CHANNEL_4
 0x0000000CU

	)

455 
	#TIM_CHANNEL_ALL
 0x00000018U

	)

463 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

464 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

472 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

474 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

476 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

484 
	#TIM_ICPSC_DIV1
 0x00000000U

	)

485 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

486 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

487 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

495 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

496 
	#TIM_OPMODE_REPETITIVE
 0x00000000U

	)

504 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

505 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

506 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

514 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

515 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

516 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

517 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

518 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

519 
	#TIM_IT_COM
 (
TIM_DIER_COMIE
)

	)

520 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

521 
	#TIM_IT_BREAK
 (
TIM_DIER_BIE
)

	)

529 
	#TIM_COMMUTATION_TRGI
 (
TIM_CR2_CCUS
)

	)

530 
	#TIM_COMMUTATION_SOFTWARE
 0x00000000U

	)

539 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

540 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

541 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

542 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

543 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

544 
	#TIM_DMA_COM
 (
TIM_DIER_COMDE
)

	)

545 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

553 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

554 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

555 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

556 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

557 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

558 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

559 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

560 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

568 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

569 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

570 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

571 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

572 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

573 
	#TIM_FLAG_COM
 (
TIM_SR_COMIF
)

	)

574 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

575 
	#TIM_FLAG_BREAK
 (
TIM_SR_BIF
)

	)

576 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

577 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

578 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

579 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

587 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

588 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

589 
	#TIM_CLOCKSOURCE_ITR0
 ((
ušt32_t
)0x0000)

	)

590 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

591 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

592 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

593 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

594 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

595 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

596 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

604 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

605 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

606 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

607 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

608 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

616 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

617 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

618 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

619 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

627 
	#TIM_CLEARINPUTSOURCE_ETR
 0x00000001U

	)

628 
	#TIM_CLEARINPUTSOURCE_NONE
 0x00000000U

	)

636 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

637 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

645 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

646 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

647 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

648 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

656 
	#TIM_OSSR_ENABLE
 (
TIM_BDTR_OSSR
)

	)

657 
	#TIM_OSSR_DISABLE
 0x00000000U

	)

665 
	#TIM_OSSI_ENABLE
 (
TIM_BDTR_OSSI
)

	)

666 
	#TIM_OSSI_DISABLE
 0x00000000U

	)

674 
	#TIM_LOCKLEVEL_OFF
 0x00000000U

	)

675 
	#TIM_LOCKLEVEL_1
 (
TIM_BDTR_LOCK_0
)

	)

676 
	#TIM_LOCKLEVEL_2
 (
TIM_BDTR_LOCK_1
)

	)

677 
	#TIM_LOCKLEVEL_3
 (
TIM_BDTR_LOCK
)

	)

685 
	#TIM_BREAK_ENABLE
 (
TIM_BDTR_BKE
)

	)

686 
	#TIM_BREAK_DISABLE
 0x00000000U

	)

694 
	#TIM_BREAKPOLARITY_LOW
 0x00000000U

	)

695 
	#TIM_BREAKPOLARITY_HIGH
 (
TIM_BDTR_BKP
)

	)

702 
	#TIM_AUTOMATICOUTPUT_ENABLE
 (
TIM_BDTR_AOE
)

	)

703 
	#TIM_AUTOMATICOUTPUT_DISABLE
 0x00000000U

	)

711 
	#TIM_TRGO_RESET
 0x00000000U

	)

712 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

713 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

714 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

715 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

716 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

717 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

718 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

726 
	#TIM_SLAVEMODE_DISABLE
 0x00000000U

	)

727 
	#TIM_SLAVEMODE_RESET
 0x00000004U

	)

728 
	#TIM_SLAVEMODE_GATED
 0x00000005U

	)

729 
	#TIM_SLAVEMODE_TRIGGER
 0x00000006U

	)

730 
	#TIM_SLAVEMODE_EXTERNAL1
 0x00000007U

	)

738 
	#TIM_MASTERSLAVEMODE_ENABLE
 0x00000080U

	)

739 
	#TIM_MASTERSLAVEMODE_DISABLE
 0x00000000U

	)

747 
	#TIM_TS_ITR0
 0x00000000U

	)

748 
	#TIM_TS_ITR1
 0x00000010U

	)

749 
	#TIM_TS_ITR2
 0x00000020U

	)

750 
	#TIM_TS_ITR3
 0x00000030U

	)

751 
	#TIM_TS_TI1F_ED
 0x00000040U

	)

752 
	#TIM_TS_TI1FP1
 0x00000050U

	)

753 
	#TIM_TS_TI2FP2
 0x00000060U

	)

754 
	#TIM_TS_ETRF
 0x00000070U

	)

755 
	#TIM_TS_NONE
 0x0000FFFFU

	)

763 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

764 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

765 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

766 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

767 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

775 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

776 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

777 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

778 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

786 
	#TIM_TI1SELECTION_CH1
 0x00000000U

	)

787 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

795 
	#TIM_DMABASE_CR1
 0x00000000U

	)

796 
	#TIM_DMABASE_CR2
 0x00000001U

	)

797 
	#TIM_DMABASE_SMCR
 0x00000002U

	)

798 
	#TIM_DMABASE_DIER
 0x00000003U

	)

799 
	#TIM_DMABASE_SR
 0x00000004U

	)

800 
	#TIM_DMABASE_EGR
 0x00000005U

	)

801 
	#TIM_DMABASE_CCMR1
 0x00000006U

	)

802 
	#TIM_DMABASE_CCMR2
 0x00000007U

	)

803 
	#TIM_DMABASE_CCER
 0x00000008U

	)

804 
	#TIM_DMABASE_CNT
 0x00000009U

	)

805 
	#TIM_DMABASE_PSC
 0x0000000AU

	)

806 
	#TIM_DMABASE_ARR
 0x0000000BU

	)

807 
	#TIM_DMABASE_RCR
 0x0000000CU

	)

808 
	#TIM_DMABASE_CCR1
 0x0000000DU

	)

809 
	#TIM_DMABASE_CCR2
 0x0000000EU

	)

810 
	#TIM_DMABASE_CCR3
 0x0000000FU

	)

811 
	#TIM_DMABASE_CCR4
 0x00000010U

	)

812 
	#TIM_DMABASE_BDTR
 0x00000011U

	)

813 
	#TIM_DMABASE_DCR
 0x00000012U

	)

821 
	#TIM_DMABURSTLENGTH_1TRANSFER
 0x00000000U

	)

822 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 0x00000100U

	)

823 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 0x00000200U

	)

824 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 0x00000300U

	)

825 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 0x00000400U

	)

826 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 0x00000500U

	)

827 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 0x00000600U

	)

828 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 0x00000700U

	)

829 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 0x00000800U

	)

830 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 0x00000900U

	)

831 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 0x00000A00U

	)

832 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 0x00000B00U

	)

833 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 0x00000C00U

	)

834 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 0x00000D00U

	)

835 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 0x00000E00U

	)

836 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 0x00000F00U

	)

837 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 0x00001000U

	)

838 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 0x00001100U

	)

846 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
)0x0è

	)

847 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
)0x1è

	)

848 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
)0x2è

	)

849 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
)0x3è

	)

850 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
)0x4è

	)

851 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
)0x5è

	)

852 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
)0x6è

	)

860 
	#TIM_CCx_ENABLE
 0x00000001U

	)

861 
	#TIM_CCx_DISABLE
 0x00000000U

	)

862 
	#TIM_CCxN_ENABLE
 0x00000004U

	)

863 
	#TIM_CCxN_DISABLE
 0x00000000U

	)

879 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

880 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

891 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_COUNTERMODE_UP
) || \

892 ((
MODE
è=ð
TIM_COUNTERMODE_DOWN
) || \

893 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

894 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

895 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

	)

897 
	#IS_TIM_CLOCKDIVISION_DIV
(
DIV
è(((DIVè=ð
TIM_CLOCKDIVISION_DIV1
) || \

898 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

899 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV4
))

	)

901 
	#IS_TIM_AUTORELOAD_PRELOAD
(
PRELOAD
è(((PRELOADè=ð
TIM_AUTORELOAD_PRELOAD_DISABLE
) || \

902 ((
PRELOAD
è=ð
TIM_AUTORELOAD_PRELOAD_ENABLE
))

	)

904 
	#IS_TIM_PWM_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_PWM1
) || \

905 ((
MODE
è=ð
TIM_OCMODE_PWM2
))

	)

907 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_TIMING
) || \

908 ((
MODE
è=ð
TIM_OCMODE_ACTIVE
) || \

909 ((
MODE
è=ð
TIM_OCMODE_INACTIVE
) || \

910 ((
MODE
è=ð
TIM_OCMODE_TOGGLE
) || \

911 ((
MODE
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

912 ((
MODE
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

	)

914 
	#IS_TIM_FAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFAST_DISABLE
) || \

915 ((
STATE
è=ð
TIM_OCFAST_ENABLE
))

	)

917 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPOLARITY_HIGH
) || \

918 ((
POLARITY
è=ð
TIM_OCPOLARITY_LOW
))

	)

920 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPOLARITY_HIGH
) || \

921 ((
POLARITY
è=ð
TIM_OCNPOLARITY_LOW
))

	)

923 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIDLESTATE_SET
) || \

924 ((
STATE
è=ð
TIM_OCIDLESTATE_RESET
))

	)

926 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIDLESTATE_SET
) || \

927 ((
STATE
è=ð
TIM_OCNIDLESTATE_RESET
))

	)

929 
	#IS_TIM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

930 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

931 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

932 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

933 ((
CHANNEL
è=ð
TIM_CHANNEL_ALL
))

	)

935 
	#IS_TIM_OPM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

936 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

	)

938 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
) || \

939 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

940 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))

	)

942 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPOLARITY_RISING
) || \

943 ((
POLARITY
è=ð
TIM_ICPOLARITY_FALLING
))

	)

945 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICSELECTION_DIRECTTI
) || \

946 ((
SELECTION
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

947 ((
SELECTION
è=ð
TIM_ICSELECTION_TRC
))

	)

949 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
) || \

950 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

951 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

952 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

	)

954 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMODE_SINGLE
) || \

955 ((
MODE
è=ð
TIM_OPMODE_REPETITIVE
))

	)

957 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_ENCODERMODE_TI1
) || \

958 ((
MODE
è=ð
TIM_ENCODERMODE_TI2
) || \

959 ((
MODE
è=ð
TIM_ENCODERMODE_TI12
))

	)

961 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFF80FFUè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

963 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFFFF00Uè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

965 
	#IS_TIM_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
TIM_CLOCKSOURCE_INTERNAL
) || \

966 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

967 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

968 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

969 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

970 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

971 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

972 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1
) || \

973 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI2
) || \

974 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

	)

976 
	#IS_TIM_CLOCKPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLOCKPOLARITY_INVERTED
) || \

977 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

978 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

979 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

980 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

	)

982 
	#IS_TIM_CLOCKPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLOCKPRESCALER_DIV1
) || \

983 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

984 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

985 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV8
))

	)

987 
	#IS_TIM_CLOCKFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

989 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_ETR
) || \

990 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_NONE
))

	)

992 
	#IS_TIM_CLEARINPUT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLEARINPUTPOLARITY_INVERTED
) || \

993 ((
POLARITY
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

	)

995 
	#IS_TIM_CLEARINPUT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLEARINPUTPRESCALER_DIV1
) || \

996 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

997 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

998 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

	)

1000 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1002 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSR_ENABLE
) || \

1003 ((
STATE
è=ð
TIM_OSSR_DISABLE
))

	)

1005 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSI_ENABLE
) || \

1006 ((
STATE
è=ð
TIM_OSSI_DISABLE
))

	)

1008 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLEVEL_OFF
) || \

1009 ((
LEVEL
è=ð
TIM_LOCKLEVEL_1
) || \

1010 ((
LEVEL
è=ð
TIM_LOCKLEVEL_2
) || \

1011 ((
LEVEL
è=ð
TIM_LOCKLEVEL_3
))

	)

1013 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_BREAK_ENABLE
) || \

1014 ((
STATE
è=ð
TIM_BREAK_DISABLE
))

	)

1016 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_BREAKPOLARITY_LOW
) || \

1017 ((
POLARITY
è=ð
TIM_BREAKPOLARITY_HIGH
))

	)

1019 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_AUTOMATICOUTPUT_ENABLE
) || \

1020 ((
STATE
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

	)

1022 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO_RESET
) || \

1023 ((
SOURCE
è=ð
TIM_TRGO_ENABLE
) || \

1024 ((
SOURCE
è=ð
TIM_TRGO_UPDATE
) || \

1025 ((
SOURCE
è=ð
TIM_TRGO_OC1
) || \

1026 ((
SOURCE
è=ð
TIM_TRGO_OC1REF
) || \

1027 ((
SOURCE
è=ð
TIM_TRGO_OC2REF
) || \

1028 ((
SOURCE
è=ð
TIM_TRGO_OC3REF
) || \

1029 ((
SOURCE
è=ð
TIM_TRGO_OC4REF
))

	)

1031 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SLAVEMODE_DISABLE
) || \

1032 ((
MODE
è=ð
TIM_SLAVEMODE_GATED
) || \

1033 ((
MODE
è=ð
TIM_SLAVEMODE_RESET
) || \

1034 ((
MODE
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1035 ((
MODE
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

	)

1037 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_MASTERSLAVEMODE_ENABLE
) || \

1038 ((
STATE
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

	)

1040 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1041 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1042 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1043 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1044 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

1045 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

1046 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

1047 ((
SELECTION
è=ð
TIM_TS_ETRF
))

	)

1049 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
) || \

1050 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1051 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1052 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1053 ((
SELECTION
è=ð
TIM_TS_NONE
))

	)

1055 
	#IS_TIM_TRIGGERPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

1056 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1057 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1058 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1059 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

	)

1061 
	#IS_TIM_TRIGGERPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_TRIGGERPRESCALER_DIV1
) || \

1062 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1063 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1064 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

	)

1066 
	#IS_TIM_TRIGGERFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1068 
	#IS_TIM_TI1SELECTION
(
TI1SELECTION
è(((TI1SELECTIONè=ð
TIM_TI1SELECTION_CH1
) || \

1069 ((
TI1SELECTION
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

	)

1071 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABASE_CR1
) || \

1072 ((
BASE
è=ð
TIM_DMABASE_CR2
) || \

1073 ((
BASE
è=ð
TIM_DMABASE_SMCR
) || \

1074 ((
BASE
è=ð
TIM_DMABASE_DIER
) || \

1075 ((
BASE
è=ð
TIM_DMABASE_SR
) || \

1076 ((
BASE
è=ð
TIM_DMABASE_EGR
) || \

1077 ((
BASE
è=ð
TIM_DMABASE_CCMR1
) || \

1078 ((
BASE
è=ð
TIM_DMABASE_CCMR2
) || \

1079 ((
BASE
è=ð
TIM_DMABASE_CCER
) || \

1080 ((
BASE
è=ð
TIM_DMABASE_CNT
) || \

1081 ((
BASE
è=ð
TIM_DMABASE_PSC
) || \

1082 ((
BASE
è=ð
TIM_DMABASE_ARR
) || \

1083 ((
BASE
è=ð
TIM_DMABASE_RCR
) || \

1084 ((
BASE
è=ð
TIM_DMABASE_CCR1
) || \

1085 ((
BASE
è=ð
TIM_DMABASE_CCR2
) || \

1086 ((
BASE
è=ð
TIM_DMABASE_CCR3
) || \

1087 ((
BASE
è=ð
TIM_DMABASE_CCR4
) || \

1088 ((
BASE
è=ð
TIM_DMABASE_BDTR
) || \

1089 ((
BASE
è=ð
TIM_DMABASE_DCR
))

	)

1091 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABURSTLENGTH_1TRANSFER
) || \

1092 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1093 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1094 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1095 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1096 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1097 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1098 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1099 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1100 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1101 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1102 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1103 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1104 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1105 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1106 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1107 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1108 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

	)

1110 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1118 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1119 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1120 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1121 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1122 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
è<< 8U)))

	)

1129 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
) \

1130 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
) :\

1131 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
) :\

1132 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
) :\

1133 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
))

	)

1142 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1143 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1144 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1145 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1146 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
è<< 12Uè& 
TIM_CCER_CC4P
)))

	)

1153 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
) \

1154 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1155 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1156 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1157 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
))

	)

1167 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1168 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1169 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1170 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1171 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1172 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1173 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1187 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

1194 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

1201 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

1208 
	#__HAL_TIM_DISABLE
(
__HANDLE__
) \

1210 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

1212 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

1214 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

1217 } 0U)

	)

1226 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
) \

1228 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

1230 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

1232 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

1235 } 0U)

	)

1243 
	#__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY
(
__HANDLE__
è(__HANDLE__)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
)

	)

1260 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

1277 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

1293 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

1309 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1330 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1351 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1359 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1367 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1376 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 & (
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1384 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1399 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
) \

1400 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)èð(
__COMPARE__
))

	)

1413 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
) \

1414 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)))

	)

1422 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1429 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
) \

1430 ((
__HANDLE__
)->
In¡ªû
->
CNT
)

	)

1439 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
) \

1441 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1442 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1443 } 0U)

	)

1450 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
) \

1451 ((
__HANDLE__
)->
In¡ªû
->
ARR
)

	)

1464 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
) \

1466 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
); \

1467 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1468 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1469 } 0U)

	)

1479 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
) \

1480 ((
__HANDLE__
)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

	)

1500 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
) \

1502 
	`TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1503 
	`TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1504 } 0U)

	)

1521 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
) \

1522 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1523 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8U) :\

1524 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1525 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)è>> 8U)

	)

1535 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
) \

1536 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

	)

1549 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
) \

1550 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

	)

1568 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
) \

1570 
	`TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1571 
	`TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1572 }0U)

	)

1579 
	~"¡m32f1xx_h®_tim_ex.h
"

1590 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1591 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1592 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1593 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1595 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1596 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1598 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1599 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1601 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1602 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1611 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1612 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1613 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1614 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1616 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1617 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1619 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1620 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1622 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1623 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1633 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1634 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1635 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1636 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1638 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1639 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1641 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1642 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1644 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1645 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1654 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1655 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1656 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1657 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1659 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1660 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1662 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1663 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1665 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1666 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1675 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1676 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1677 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1678 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1680 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1681 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1683 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1684 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1693 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1694 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1695 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1696 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1698 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1699 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1701 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1702 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1704 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1705 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1715 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1724 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1725 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1726 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1727 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1728 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1729 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1730 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1731 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1732 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1733 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1734 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1735 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1736 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1737 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1738 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1739 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1740 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1750 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1751 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1752 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1753 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1754 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1755 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1764 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1765 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1766 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1767 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1768 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1769 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1787 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim_ex.h

39 #iâdeà
__STM32F1xx_HAL_TIM_EX_H


40 
	#__STM32F1xx_HAL_TIM_EX_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f1xx_h®_def.h
"

70 
ušt32_t
 
IC1PÞ¬™y
;

73 
ušt32_t
 
IC1P»sÿËr
;

76 
ušt32_t
 
IC1Fž‹r
;

78 
ušt32_t
 
CommutiÚ_D–ay
;

80 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

83 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

84 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

85 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

92 
ušt32_t
 
OffS‹RunMode
;

94 
ušt32_t
 
OffS‹IDLEMode
;

96 
ušt32_t
 
LockLev–
;

98 
ušt32_t
 
D—dTime
;

100 
ušt32_t
 
B»akS‹
;

102 
ušt32_t
 
B»akPÞ¬™y
;

104 
ušt32_t
 
Autom©icOuut
;

106 } 
	tTIM_B»akD—dTimeCÚfigTy³Def
;

116 
ušt32_t
 
Ma¡”OuutTrigg”
;

118 
ušt32_t
 
Ma¡”SÏveMode
;

120 }
	tTIM_Ma¡”CÚfigTy³Def
;

127 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

128 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

129 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

137 
	#IS_TIM_DEADTIME
(
DEADTIME
è((DEADTIMEè<ð0xFFUè

	)

161 
	#__HAL_TIM_ENABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
) \

162 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
) :\

163 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
) :\

164 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
) :\

165 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
))

	)

178 
	#__HAL_TIM_DISABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
) \

179 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1PE
) :\

180 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2PE
) :\

181 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3PE
) :\

182 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4PE
))

	)

193 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
);

194 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

196 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

197 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

200 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
);

201 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

203 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

204 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

206 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

207 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

212 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

213 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

214 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

221 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

222 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

225 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

226 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

229 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

230 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

240 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

241 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

244 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

245 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

247 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

248 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

258 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

259 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

262 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

263 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

275 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

276 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

277 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

278 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

279 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

280 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

281 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

285 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

294 
HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
);

295 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
);

300 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

301 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

302 
defšed
 (
STM32F105xC
è|| defšed (
STM32F107xC
)

307 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

324 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

338 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_ll_usb.h

39 #iâdeà
__STM32F1xx_LL_USB_H


40 
	#__STM32F1xx_LL_USB_H


	)

42 #ifdeà
__ýlu¥lus


46 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

47 
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
) || \

48 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

49 
defšed
(
STM32F105xC
è|| 
	$defšed
(
STM32F107xC
)

52 
	~"¡m32f1xx_h®_def.h
"

71 
USB_DEVICE_MODE
 = 0,

72 
USB_HOST_MODE
 = 1,

73 
USB_DRD_MODE
 = 2

74 }
	tUSB_ModeTy³Def
;

76 #ià
	`defšed
 (
USB_OTG_FS
)

81 
URB_IDLE
 = 0,

82 
URB_DONE
,

83 
URB_NOTREADY
,

84 
URB_NYET
,

85 
URB_ERROR
,

86 
URB_STALL


87 }
	tUSB_OTG_URBS‹Ty³Def
;

93 
HC_IDLE
 = 0,

94 
HC_XFRC
,

95 
HC_HALTED
,

96 
HC_NAK
,

97 
HC_NYET
,

98 
HC_STALL
,

99 
HC_XACTERR
,

100 
HC_BBLERR
,

101 
HC_DATATGLERR


102 }
	tUSB_OTG_HCS‹Ty³Def
;

109 
ušt32_t
 
dev_’dpošts
;

113 
ušt32_t
 
Ho¡_chªÃls
;

117 
ušt32_t
 
¥“d
;

120 
ušt32_t
 
•0_mps
;

123 
ušt32_t
 
Sof_’abË
;

125 
ušt32_t
 
low_pow”_’abË
;

127 
ušt32_t
 
vbus_£nsšg_’abË
;

129 
ušt32_t
 
u£_ex‹º®_vbus
;

130 }
	tUSB_OTG_CfgTy³Def
;

134 
ušt8_t
 
num
;

137 
ušt8_t
 
is_š
;

140 
ušt8_t
 
is_¡®l
;

143 
ušt8_t
 
ty³
;

146 
ušt8_t
 
d©a_pid_¡¬t
;

149 
ušt8_t
 
ev’_odd_äame
;

152 
ušt16_t
 
tx_fifo_num
;

155 
ušt32_t
 
max·ck‘
;

158 
ušt8_t
 *
xãr_buff
;

160 
ušt32_t
 
dma_addr
;

162 
ušt32_t
 
xãr_Ën
;

164 
ušt32_t
 
xãr_couÁ
;

165 }
	tUSB_OTG_EPTy³Def
;

169 
ušt8_t
 
dev_addr
 ;

172 
ušt8_t
 
ch_num
;

175 
ušt8_t
 
•_num
;

178 
ušt8_t
 
•_is_š
;

181 
ušt8_t
 
¥“d
;

184 
ušt8_t
 
do_pšg
;

186 
ušt8_t
 
´oûss_pšg
;

188 
ušt8_t
 
•_ty³
;

191 
ušt16_t
 
max_·ck‘
;

194 
ušt8_t
 
d©a_pid
;

197 
ušt8_t
 *
xãr_buff
;

199 
ušt32_t
 
xãr_Ën
;

201 
ušt32_t
 
xãr_couÁ
;

203 
ušt8_t
 
toggË_š
;

206 
ušt8_t
 
toggË_out
;

209 
ušt32_t
 
dma_addr
;

211 
ušt32_t
 
E¼CÁ
;

213 
USB_OTG_URBS‹Ty³Def
 
urb_¡©e
;

216 
USB_OTG_HCS‹Ty³Def
 
¡©e
;

218 }
	tUSB_OTG_HCTy³Def
;

221 #ià
	`defšed
 (
USB
)

227 
ušt32_t
 
dev_’dpošts
;

231 
ušt32_t
 
¥“d
;

234 
ušt32_t
 
•0_mps
;

237 
ušt32_t
 
phy_™çû
;

240 
ušt32_t
 
Sof_’abË
;

242 
ušt32_t
 
low_pow”_’abË
;

244 
ušt32_t
 
Ím_’abË
;

246 
ušt32_t
 
b©‹ry_ch¬gšg_’abË
;

247 } 
	tUSB_CfgTy³Def
;

251 
ušt8_t
 
num
;

254 
ušt8_t
 
is_š
;

257 
ušt8_t
 
is_¡®l
;

260 
ušt8_t
 
ty³
;

263 
ušt16_t
 
pm¯d»ss
;

266 
ušt16_t
 
pm¯ddr0
;

269 
ušt16_t
 
pm¯ddr1
;

272 
ušt8_t
 
doubËbufãr
;

275 
ušt16_t
 
tx_fifo_num
;

279 
ušt32_t
 
max·ck‘
;

282 
ušt8_t
 *
xãr_buff
;

284 
ušt32_t
 
xãr_Ën
;

286 
ušt32_t
 
xãr_couÁ
;

288 } 
	tUSB_EPTy³Def
;

298 #ià
	`defšed
 (
USB_OTG_FS
)

302 
	#USB_OTG_MODE_DEVICE
 0

	)

303 
	#USB_OTG_MODE_HOST
 1

	)

304 
	#USB_OTG_MODE_DRD
 2

	)

312 
	#USB_OTG_SPEED_LOW
 2

	)

313 
	#USB_OTG_SPEED_FULL
 3

	)

322 
	#USB_OTG_ULPI_PHY
 1

	)

323 
	#USB_OTG_EMBEDDED_PHY
 2

	)

331 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

332 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

340 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 (1 << 1)

	)

341 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 (2 << 1)

	)

342 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 (3 << 1)

	)

350 
	#DCFG_FRAME_INTERVAL_80
 0

	)

351 
	#DCFG_FRAME_INTERVAL_85
 1

	)

352 
	#DCFG_FRAME_INTERVAL_90
 2

	)

353 
	#DCFG_FRAME_INTERVAL_95
 3

	)

361 
	#DEP0CTL_MPS_64
 0

	)

362 
	#DEP0CTL_MPS_32
 1

	)

363 
	#DEP0CTL_MPS_16
 2

	)

364 
	#DEP0CTL_MPS_8
 3

	)

372 
	#EP_SPEED_LOW
 0

	)

373 
	#EP_SPEED_FULL
 1

	)

374 
	#EP_SPEED_HIGH
 2

	)

382 
	#EP_TYPE_CTRL
 0

	)

383 
	#EP_TYPE_ISOC
 1

	)

384 
	#EP_TYPE_BULK
 2

	)

385 
	#EP_TYPE_INTR
 3

	)

386 
	#EP_TYPE_MSK
 3

	)

394 
	#STS_GOUT_NAK
 1

	)

395 
	#STS_DATA_UPDT
 2

	)

396 
	#STS_XFER_COMP
 3

	)

397 
	#STS_SETUP_COMP
 4

	)

398 
	#STS_SETUP_UPDT
 6

	)

406 
	#HCFG_30_60_MHZ
 0

	)

407 
	#HCFG_48_MHZ
 1

	)

408 
	#HCFG_6_MHZ
 2

	)

416 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

417 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

418 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

423 
	#HCCHAR_CTRL
 0

	)

424 
	#HCCHAR_ISOC
 1

	)

425 
	#HCCHAR_BULK
 2

	)

426 
	#HCCHAR_INTR
 3

	)

428 
	#HC_PID_DATA0
 0

	)

429 
	#HC_PID_DATA2
 1

	)

430 
	#HC_PID_DATA1
 2

	)

431 
	#HC_PID_SETUP
 3

	)

433 
	#GRXSTS_PKTSTS_IN
 2

	)

434 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

435 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

436 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

438 
	#USBx_PCGCCTL
 *(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_PCGCCTL_BASE
)

	)

439 
	#USBx_HPRT0
 *(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_HOST_PORT_BASE
)

	)

441 
	#USBx_DEVICE
 ((
USB_OTG_DeviûTy³Def
 *)((
ušt32_t
 )
USBx
 + 
USB_OTG_DEVICE_BASE
))

	)

442 
	#USBx_INEP
(
i
è((
USB_OTG_INEndpoštTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_IN_ENDPOINT_BASE
 + (i)*
USB_OTG_EP_REG_SIZE
))

	)

443 
	#USBx_OUTEP
(
i
è((
USB_OTG_OUTEndpoštTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_OUT_ENDPOINT_BASE
 + (i)*
USB_OTG_EP_REG_SIZE
))

	)

444 
	#USBx_DFIFO
(
i
è*(
__IO
 
ušt32_t
 *)((ušt32_t)
USBx
 + 
USB_OTG_FIFO_BASE
 + (iè* 
USB_OTG_FIFO_SIZE
)

	)

446 
	#USBx_HOST
 ((
USB_OTG_Ho¡Ty³Def
 *)((
ušt32_t
 )
USBx
 + 
USB_OTG_HOST_BASE
))

	)

447 
	#USBx_HC
(
i
è((
USB_OTG_Ho¡ChªÃlTy³Def
 *)((
ušt32_t
)
USBx
 + 
USB_OTG_HOST_CHANNEL_BASE
 + (i)*
USB_OTG_HOST_CHANNEL_SIZE
))

	)

450 #ià
	`defšed
 (
USB
)

454 
	#DEP0CTL_MPS_64
 0

	)

455 
	#DEP0CTL_MPS_32
 1

	)

456 
	#DEP0CTL_MPS_16
 2

	)

457 
	#DEP0CTL_MPS_8
 3

	)

465 
	#EP_TYPE_CTRL
 0

	)

466 
	#EP_TYPE_ISOC
 1

	)

467 
	#EP_TYPE_BULK
 2

	)

468 
	#EP_TYPE_INTR
 3

	)

469 
	#EP_TYPE_MSK
 3

	)

474 
	#BTABLE_ADDRESS
 (0x000)

	)

484 #ià
	`defšed
 (
USB_OTG_FS
)

485 
	#USB_MASK_INTERRUPT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
GINTMSK
 &ð~(__INTERRUPT__))

	)

486 
	#USB_UNMASK_INTERRUPT
(
__INSTANCE__
, 
__INTERRUPT__
è((__INSTANCE__)->
GINTMSK
 |ð(__INTERRUPT__))

	)

488 
	#CLEAR_IN_EP_INTR
(
__EPNUM__
, 
__INTERRUPT__
è(
	`USBx_INEP
(__EPNUM__)->
DIEPINT
 = (__INTERRUPT__))

	)

489 
	#CLEAR_OUT_EP_INTR
(
__EPNUM__
, 
__INTERRUPT__
è(
	`USBx_OUTEP
(__EPNUM__)->
DOEPINT
 = (__INTERRUPT__))

	)

502 #ià
	`defšed
 (
USB_OTG_FS
)

503 
HAL_StusTy³Def
 
	`USB_CÜeIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
In™
);

504 
HAL_StusTy³Def
 
	`USB_DevIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
In™
);

505 
HAL_StusTy³Def
 
	`USB_EÇbËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

506 
HAL_StusTy³Def
 
	`USB_Di§bËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

507 
HAL_StusTy³Def
 
	`USB_S‘Cu¼’tMode
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_ModeTy³Def
 
mode
);

508 
HAL_StusTy³Def
 
	`USB_S‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
);

509 
HAL_StusTy³Def
 
	`USB_FlushRxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

510 
HAL_StusTy³Def
 
	`USB_FlushTxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
num
 );

511 
HAL_StusTy³Def
 
	`USB_Aùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

512 
HAL_StusTy³Def
 
	`USB_D—ùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
);

513 
HAL_StusTy³Def
 
	`USB_EPS¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

514 
HAL_StusTy³Def
 
	`USB_EP0S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

515 
HAL_StusTy³Def
 
	`USB_Wr™ePack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
);

516 * 
	`USB_R—dPack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
);

517 
HAL_StusTy³Def
 
	`USB_EPS‘SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

518 
HAL_StusTy³Def
 
	`USB_EPCË¬SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
);

519 
HAL_StusTy³Def
 
	`USB_S‘DevAdd»ss
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
);

520 
HAL_StusTy³Def
 
	`USB_DevCÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

521 
HAL_StusTy³Def
 
	`USB_DevDiscÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

522 
HAL_StusTy³Def
 
	`USB_StÝDeviû
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

523 
HAL_StusTy³Def
 
	`USB_Aùiv©eS‘up
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

524 
HAL_StusTy³Def
 
	`USB_EP0_OutS¹
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
p£tup
);

525 
ušt8_t
 
	`USB_G‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

526 
ušt32_t
 
	`USB_G‘Mode
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

527 
ušt32_t
 
	`USB_R—dIÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

528 
ušt32_t
 
	`USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

529 
ušt32_t
 
	`USB_R—dDevOutEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

530 
ušt32_t
 
	`USB_R—dDevAÎInEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

531 
ušt32_t
 
	`USB_R—dDevInEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

532 
	`USB_CË¬IÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
);

534 
HAL_StusTy³Def
 
	`USB_Ho¡In™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
);

535 
HAL_StusTy³Def
 
	`USB_In™FSLSPClkS–
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
äeq
);

536 
HAL_StusTy³Def
 
	`USB_Re£tPÜt
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

537 
HAL_StusTy³Def
 
	`USB_DriveVbus
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
¡©e
);

538 
ušt32_t
 
	`USB_G‘Ho¡S³ed
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

539 
ušt32_t
 
	`USB_G‘Cu¼’tF¿me
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

540 
HAL_StusTy³Def
 
	`USB_HC_In™
(
USB_OTG_Glob®Ty³Def
 *
USBx
,

541 
ušt8_t
 
ch_num
,

542 
ušt8_t
 
•num
,

543 
ušt8_t
 
dev_add»ss
,

544 
ušt8_t
 
¥“d
,

545 
ušt8_t
 
•_ty³
,

546 
ušt16_t
 
mps
);

547 
HAL_StusTy³Def
 
	`USB_HC_S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_HCTy³Def
 *
hc
);

548 
ušt32_t
 
	`USB_HC_R—dIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
);

549 
HAL_StusTy³Def
 
	`USB_HC_H®t
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
hc_num
);

550 
HAL_StusTy³Def
 
	`USB_DoPšg
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
ch_num
);

551 
HAL_StusTy³Def
 
	`USB_StÝHo¡
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

552 
HAL_StusTy³Def
 
	`USB_Aùiv©eRemÙeWakeup
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

553 
HAL_StusTy³Def
 
	`USB_DeAùiv©eRemÙeWakeup
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

556 #ià
	`defšed
 (
USB
)

557 
HAL_StusTy³Def
 
	`USB_CÜeIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
In™
);

558 
HAL_StusTy³Def
 
	`USB_DevIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
In™
);

559 
HAL_StusTy³Def
 
	`USB_EÇbËGlob®IÁ
(
USB_Ty³Def
 *
USBx
);

560 
HAL_StusTy³Def
 
	`USB_Di§bËGlob®IÁ
(
USB_Ty³Def
 *
USBx
);

561 
HAL_StusTy³Def
 
	`USB_S‘Cu¼’tMode
(
USB_Ty³Def
 *
USBx
 , 
USB_ModeTy³Def
 
mode
);

562 
HAL_StusTy³Def
 
	`USB_S‘DevS³ed
(
USB_Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
);

563 
HAL_StusTy³Def
 
	`USB_FlushRxFifo
 (
USB_Ty³Def
 *
USBx
);

564 
HAL_StusTy³Def
 
	`USB_FlushTxFifo
 (
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
num
 );

565 
HAL_StusTy³Def
 
	`USB_Aùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

566 
HAL_StusTy³Def
 
	`USB_D—ùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
);

567 
HAL_StusTy³Def
 
	`USB_EPS¹Xãr
(
USB_Ty³Def
 *
USBx
 , 
USB_EPTy³Def
 *
•
);

568 
HAL_StusTy³Def
 
	`USB_Wr™ePack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
);

569 * 
	`USB_R—dPack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
);

570 
HAL_StusTy³Def
 
	`USB_EPS‘SÎ
(
USB_Ty³Def
 *
USBx
 , 
USB_EPTy³Def
 *
•
);

571 
HAL_StusTy³Def
 
	`USB_EPCË¬SÎ
(
USB_Ty³Def
 *
USBx
 , 
USB_EPTy³Def
 *
•
);

572 
HAL_StusTy³Def
 
	`USB_S‘DevAdd»ss
 (
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
);

573 
HAL_StusTy³Def
 
	`USB_DevCÚÃù
 (
USB_Ty³Def
 *
USBx
);

574 
HAL_StusTy³Def
 
	`USB_DevDiscÚÃù
 (
USB_Ty³Def
 *
USBx
);

575 
HAL_StusTy³Def
 
	`USB_StÝDeviû
(
USB_Ty³Def
 *
USBx
);

576 
HAL_StusTy³Def
 
	`USB_EP0_OutS¹
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
p£tup
);

577 
ušt32_t
 
	`USB_R—dIÁ”ru±s
 (
USB_Ty³Def
 *
USBx
);

578 
ušt32_t
 
	`USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_Ty³Def
 *
USBx
);

579 
ušt32_t
 
	`USB_R—dDevOutEPIÁ”ru±
 (
USB_Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

580 
ušt32_t
 
	`USB_R—dDevAÎInEpIÁ”ru±
 (
USB_Ty³Def
 *
USBx
);

581 
ušt32_t
 
	`USB_R—dDevInEPIÁ”ru±
 (
USB_Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
);

582 
	`USB_CË¬IÁ”ru±s
 (
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
);

584 
HAL_StusTy³Def
 
	`USB_Aùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
);

585 
HAL_StusTy³Def
 
	`USB_DeAùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
);

586 
	`USB_Wr™ePMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
);

587 
	`USB_R—dPMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
);

609 #ifdeà
__ýlu¥lus


610 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.c

54 
	~"¡m32f1xx_h®.h
"

65 #ifdeà
HAL_MODULE_ENABLED


76 
	#__STM32F1xx_HAL_VERSION_MAIN
 (0x01Uè

	)

77 
	#__STM32F1xx_HAL_VERSION_SUB1
 (0x01Uè

	)

78 
	#__STM32F1xx_HAL_VERSION_SUB2
 (0x01Uè

	)

79 
	#__STM32F1xx_HAL_VERSION_RC
 (0x00Uè

	)

80 
	#__STM32F1xx_HAL_VERSION
 ((
__STM32F1xx_HAL_VERSION_MAIN
 << 24)\

81 |(
__STM32F1xx_HAL_VERSION_SUB1
 << 16)\

82 |(
__STM32F1xx_HAL_VERSION_SUB2
 << 8 )\

83 |(
__STM32F1xx_HAL_VERSION_RC
))

	)

85 
	#IDCODE_DEVID_MASK
 0x00000FFFU

	)

97 
__IO
 
ušt32_t
 
	guwTick
;

158 
HAL_StusTy³Def
 
	$HAL_In™
()

161 #ià(
PREFETCH_ENABLE
 != 0)

162 #ià
	`defšed
(
STM32F101x6
è|| defšed(
STM32F101xB
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
) || \

163 
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

164 
	`defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

165 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

168 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

173 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

176 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

179 
	`HAL_M¥In™
();

182  
HAL_OK
;

183 
	}
}

191 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

194 
	`__HAL_RCC_APB1_FORCE_RESET
();

195 
	`__HAL_RCC_APB1_RELEASE_RESET
();

197 
	`__HAL_RCC_APB2_FORCE_RESET
();

198 
	`__HAL_RCC_APB2_RELEASE_RESET
();

200 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

201 
	`__HAL_RCC_AHB_FORCE_RESET
();

202 
	`__HAL_RCC_AHB_RELEASE_RESET
();

206 
	`HAL_M¥DeIn™
();

209  
HAL_OK
;

210 
	}
}

216 
__w—k
 
	$HAL_M¥In™
()

221 
	}
}

227 
__w—k
 
	$HAL_M¥DeIn™
()

232 
	}
}

250 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

253 
	`HAL_SYSTICK_CÚfig
(
Sy¡emCÜeClock
/1000U);

256 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
 ,0U);

259  
HAL_OK
;

260 
	}
}

298 
__w—k
 
	$HAL_IncTick
()

300 
uwTick
++;

301 
	}
}

309 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

311  
uwTick
;

312 
	}
}

325 
__w—k
 
	$HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
)

327 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

328 
ušt32_t
 
wa™
 = 
D–ay
;

331 ià(
wa™
 < 
HAL_MAX_DELAY
)

333 
wa™
++;

336 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
wa™
)

339 
	}
}

351 
__w—k
 
	$HAL_Su¥’dTick
()

354 
	`CLEAR_BIT
(
SysTick
->
CTRL
,
SysTick_CTRL_TICKINT_Msk
);

355 
	}
}

367 
__w—k
 
	$HAL_ResumeTick
()

370 
	`SET_BIT
(
SysTick
->
CTRL
,
SysTick_CTRL_TICKINT_Msk
);

371 
	}
}

377 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

379  
__STM32F1xx_HAL_VERSION
;

380 
	}
}

393 
ušt32_t
 
	$HAL_G‘REVID
()

395 ((
DBGMCU
->
IDCODE
è>> 
DBGMCU_IDCODE_REV_ID_Pos
);

396 
	}
}

409 
ušt32_t
 
	$HAL_G‘DEVID
()

411 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

412 
	}
}

418 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

420 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

421 
	}
}

434 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

436 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

437 
	}
}

464 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

466 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

467 
	}
}

480 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

482 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

483 
	}
}

496 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

498 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

499 
	}
}

512 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

514 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

515 
	}
}

522 
	$HAL_G‘UID
(
ušt32_t
 *
UID
)

524 
UID
[0] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)
UID_BASE
)));

525 
UID
[1] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 4U))));

526 
UID
[2] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 8U))));

527 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_cortex.c

101 
	~"¡m32f1xx_h®.h
"

112 #ifdeà
HAL_CORTEX_MODULE_ENABLED


161 
	$HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

164 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

167 
	`NVIC_S‘PriÜ™yGroupšg
(
PriÜ™yGroup
);

168 
	}
}

183 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

185 
ušt32_t
 
´iÜ™ygroup
 = 0x00U;

188 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
SubPriÜ™y
));

189 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

191 
´iÜ™ygroup
 = 
	`NVIC_G‘PriÜ™yGroupšg
();

193 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
	`NVIC_EncodePriÜ™y
(
´iÜ™ygroup
, 
P»em±PriÜ™y
, 
SubPriÜ™y
));

194 
	}
}

205 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

208 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

211 
	`NVIC_EÇbËIRQ
(
IRQn
);

212 
	}
}

221 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

224 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

227 
	`NVIC_Di§bËIRQ
(
IRQn
);

228 
	}
}

234 
	$HAL_NVIC_Sy¡emRe£t
()

237 
	`NVIC_Sy¡emRe£t
();

238 
	}
}

247 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

249  
	`SysTick_CÚfig
(
TicksNumb
);

250 
	}
}

271 #ià(
__MPU_PRESENT
 == 1U)

276 
	$HAL_MPU_Di§bË
()

279 
	`__DMB
();

282 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

285 
MPU
->
CTRL
 = 0U;

286 
	}
}

299 
	$HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

302 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

305 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

308 
	`__DSB
();

309 
	`__ISB
();

310 
	}
}

318 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

321 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

322 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

325 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

327 ià((
MPU_In™
->
EÇbË
è!ð
RESET
)

330 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

331 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

332 
	`as£¹_·¿m
(
	`IS_MPU_TEX_LEVEL
(
MPU_In™
->
Ty³ExtF›ld
));

333 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

334 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

335 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

336 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

337 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

339 
MPU
->
RBAR
 = 
MPU_In™
->
Ba£Add»ss
;

340 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

341 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

342 ((
ušt32_t
)
MPU_In™
->
Ty³ExtF›ld
 << 
MPU_RASR_TEX_Pos
) |

343 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

344 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

345 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

346 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

347 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

348 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

352 
MPU
->
RBAR
 = 0x00U;

353 
MPU
->
RASR
 = 0x00U;

355 
	}
}

362 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™yGroupšg
()

365  
	`NVIC_G‘PriÜ™yGroupšg
();

366 
	}
}

389 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ*
pP»em±PriÜ™y
, ušt32_ˆ*
pSubPriÜ™y
)

392 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

394 
	`NVIC_DecodePriÜ™y
(
	`NVIC_G‘PriÜ™y
(
IRQn
), 
PriÜ™yGroup
, 
pP»em±PriÜ™y
, 
pSubPriÜ™y
);

395 
	}
}

404 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

407 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

410 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

411 
	}
}

422 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

425 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

428  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

429 
	}
}

438 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

441 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

444 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

445 
	}
}

455 
ušt32_t
 
	$HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

458 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

461  
	`NVIC_G‘Aùive
(
IRQn
);

462 
	}
}

472 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

475 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

476 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

478 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

482 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

484 
	}
}

490 
	$HAL_SYSTICK_IRQHªdËr
()

492 
	`HAL_SYSTICK_C®lback
();

493 
	}
}

499 
__w—k
 
	$HAL_SYSTICK_C®lback
()

504 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_dma.c

103 
	~"¡m32f1xx_h®.h
"

114 #ifdeà
HAL_DMA_MODULE_ENABLED


124 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

161 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

163 
ušt32_t
 
tmp
 = 0U;

166 if(
hdma
 =ð
NULL
)

168  
HAL_ERROR
;

172 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

173 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

174 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

175 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

176 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

177 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

178 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

179 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

181 #ià
	`defšed
 (
STM32F101xE
è|| defšed (
STM32F101xG
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
è|| defšed (
STM32F100xE
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

183 ià((
ušt32_t
)(
hdma
->
In¡ªû
è< (ušt32_t)(
DMA2_ChªÃl1
))

186 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

187 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

192 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA2_ChªÃl1
è/ ((ušt32_t)
DMA2_ChªÃl2
 - (uint32_t)DMA2_Channel1)) << 2;

193 
hdma
->
DmaBa£Add»ss
 = 
DMA2
;

197 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

198 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

202 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

205 
tmp
 = 
hdma
->
In¡ªû
->
CCR
;

208 
tmp
 &ð((
ušt32_t
)~(
DMA_CCR_PL
 | 
DMA_CCR_MSIZE
 | 
DMA_CCR_PSIZE
 | \

209 
DMA_CCR_MINC
 | 
DMA_CCR_PINC
 | 
DMA_CCR_CIRC
 | \

210 
DMA_CCR_DIR
));

213 
tmp
 |ð
hdma
->
In™
.
DœeùiÚ
 |

214 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

215 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

216 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

219 
hdma
->
In¡ªû
->
CCR
 = 
tmp
;

223 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

224 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

225 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

226 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

229 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

232 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

234 
hdma
->
Lock
 = 
HAL_UNLOCKED
;

236  
HAL_OK
;

237 
	}
}

245 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

248 if(
hdma
 =ð
NULL
)

250  
HAL_ERROR
;

254 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

257 
	`__HAL_DMA_DISABLE
(
hdma
);

260 
hdma
->
In¡ªû
->
CCR
 = 0U;

263 
hdma
->
In¡ªû
->
CNDTR
 = 0U;

266 
hdma
->
In¡ªû
->
CPAR
 = 0U;

269 
hdma
->
In¡ªû
->
CMAR
 = 0U;

271 #ià
	`defšed
 (
STM32F101xE
è|| defšed (
STM32F101xG
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
è|| defšed (
STM32F100xE
è|| defšed (
STM32F105xC
è|| defšed (
STM32F107xC
)

273 ià((
ušt32_t
)(
hdma
->
In¡ªû
è< (ušt32_t)(
DMA2_ChªÃl1
))

276 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

277 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

282 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA2_ChªÃl1
è/ ((ušt32_t)
DMA2_ChªÃl2
 - (uint32_t)DMA2_Channel1)) << 2;

283 
hdma
->
DmaBa£Add»ss
 = 
DMA2
;

287 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2;

288 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

292 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << (hdma->
ChªÃlIndex
));

295 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

298 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

301 
	`__HAL_UNLOCK
(
hdma
);

303  
HAL_OK
;

304 
	}
}

338 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

340 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

343 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

346 
	`__HAL_LOCK
(
hdma
);

348 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

351 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

352 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

355 
	`__HAL_DMA_DISABLE
(
hdma
);

358 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

361 
	`__HAL_DMA_ENABLE
(
hdma
);

366 
	`__HAL_UNLOCK
(
hdma
);

367 
¡©us
 = 
HAL_BUSY
;

369  
¡©us
;

370 
	}
}

381 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

383 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

386 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

389 
	`__HAL_LOCK
(
hdma
);

391 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

394 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

395 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

398 
	`__HAL_DMA_DISABLE
(
hdma
);

401 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

405 if(
NULL
 !ð
hdma
->
XãrH®fC¶tC®lback
)

408 
	`__HAL_DMA_ENABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

412 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_HT
);

413 
	`__HAL_DMA_ENABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_TE
));

416 
	`__HAL_DMA_ENABLE
(
hdma
);

421 
	`__HAL_UNLOCK
(
hdma
);

424 
¡©us
 = 
HAL_BUSY
;

426  
¡©us
;

427 
	}
}

435 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

437 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

440 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

443 
	`__HAL_DMA_DISABLE
(
hdma
);

446 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

449 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

452 
	`__HAL_UNLOCK
(
hdma
);

454  
¡©us
;

455 
	}
}

463 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

465 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

467 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

470 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

472 
¡©us
 = 
HAL_ERROR
;

477 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

480 
	`__HAL_DMA_DISABLE
(
hdma
);

483 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_GI_FLAG_INDEX
(hdma));

486 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

489 
	`__HAL_UNLOCK
(
hdma
);

492 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

494 
hdma
->
	`XãrAbÜtC®lback
(hdma);

497  
¡©us
;

498 
	}
}

508 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
)

510 
ušt32_t
 
‹mp
;

511 
ušt32_t
 
tick¡¬t
 = 0U;

513 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

516 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

517 
	`__HAL_UNLOCK
(
hdma
);

518  
HAL_ERROR
;

522 ià(
RESET
 !ð(
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
))

524 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

525  
HAL_ERROR
;

529 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

532 
‹mp
 = 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(
hdma
);

537 
‹mp
 = 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(
hdma
);

541 
tick¡¬t
 = 
	`HAL_G‘Tick
();

543 
	`__HAL_DMA_GET_FLAG
(
hdma
, 
‹mp
è=ð
RESET
)

545 if((
	`__HAL_DMA_GET_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma)è!ð
RESET
))

550 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

553 
	`SET_BIT
(
hdma
->
E¼ÜCode
, 
HAL_DMA_ERROR_TE
);

556 
hdma
->
S‹
ð
HAL_DMA_STATE_READY
;

559 
	`__HAL_UNLOCK
(
hdma
);

561  
HAL_ERROR
;

564 if(
Timeout
 !ð
HAL_MAX_DELAY
)

566 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

569 
	`SET_BIT
(
hdma
->
E¼ÜCode
, 
HAL_DMA_ERROR_TIMEOUT
);

572 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

575 
	`__HAL_UNLOCK
(
hdma
);

577  
HAL_ERROR
;

582 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

585 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

589 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

594 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

598 
	`__HAL_UNLOCK
(
hdma
);

600  
HAL_OK
;

601 
	}
}

609 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

611 
ušt32_t
 
æag_™
 = 
hdma
->
DmaBa£Add»ss
->
ISR
;

612 
ušt32_t
 
sourû_™
 = 
hdma
->
In¡ªû
->
CCR
;

615 ià(((
æag_™
 & (
DMA_FLAG_HT1
 << 
hdma
->
ChªÃlIndex
)è!ð
RESET
è&& ((
sourû_™
 & 
DMA_IT_HT
) != RESET))

618 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

621 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_HT
);

624 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

629 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

632 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

637 ià(((
æag_™
 & (
DMA_FLAG_TC1
 << 
hdma
->
ChªÃlIndex
)è!ð
RESET
è&& ((
sourû_™
 & 
DMA_IT_TC
) != RESET))

639 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

642 
	`__HAL_DMA_DISABLE_IT
(
hdma
, 
DMA_IT_TE
 | 
DMA_IT_TC
);

645 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

648 
	`__HAL_DMA_CLEAR_FLAG
(
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

651 
	`__HAL_UNLOCK
(
hdma
);

653 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

656 
hdma
->
	`XãrC¶tC®lback
(hdma);

661 ià(Ð
RESET
 !ð(
æag_™
 & (
DMA_FLAG_TE1
 << 
hdma
->
ChªÃlIndex
))è&& (RESET !ð(
sourû_™
 & 
DMA_IT_TE
)))

666 
	`__HAL_DMA_DISABLE_IT
(
hdma
, (
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
));

669 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

672 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TE
;

675 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

678 
	`__HAL_UNLOCK
(
hdma
);

680 ià(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

683 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

687 
	}
}

699 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)ÐDMA_HªdËTy³Deà* 
_hdma
))

701 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

704 
	`__HAL_LOCK
(
hdma
);

706 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

708 
C®lbackID
)

710 
HAL_DMA_XFER_CPLT_CB_ID
:

711 
hdma
->
XãrC¶tC®lback
 = 
pC®lback
;

714 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

715 
hdma
->
XãrH®fC¶tC®lback
 = 
pC®lback
;

718 
HAL_DMA_XFER_ERROR_CB_ID
:

719 
hdma
->
XãrE¼ÜC®lback
 = 
pC®lback
;

722 
HAL_DMA_XFER_ABORT_CB_ID
:

723 
hdma
->
XãrAbÜtC®lback
 = 
pC®lback
;

727 
¡©us
 = 
HAL_ERROR
;

733 
¡©us
 = 
HAL_ERROR
;

737 
	`__HAL_UNLOCK
(
hdma
);

739  
¡©us
;

740 
	}
}

750 
HAL_StusTy³Def
 
	$HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
)

752 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

755 
	`__HAL_LOCK
(
hdma
);

757 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

759 
C®lbackID
)

761 
HAL_DMA_XFER_CPLT_CB_ID
:

762 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

765 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

766 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

769 
HAL_DMA_XFER_ERROR_CB_ID
:

770 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

773 
HAL_DMA_XFER_ABORT_CB_ID
:

774 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

777 
HAL_DMA_XFER_ALL_CB_ID
:

778 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

779 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

780 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

781 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

785 
¡©us
 = 
HAL_ERROR
;

791 
¡©us
 = 
HAL_ERROR
;

795 
	`__HAL_UNLOCK
(
hdma
);

797  
¡©us
;

798 
	}
}

826 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

829  
hdma
->
S‹
;

830 
	}
}

838 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

840  
hdma
->
E¼ÜCode
;

841 
	}
}

864 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

867 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_ISR_GIF1
 << hdma->
ChªÃlIndex
);

870 
hdma
->
In¡ªû
->
CNDTR
 = 
D©aL’gth
;

873 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

876 
hdma
->
In¡ªû
->
CPAR
 = 
D¡Add»ss
;

879 
hdma
->
In¡ªû
->
CMAR
 = 
SrcAdd»ss
;

885 
hdma
->
In¡ªû
->
CPAR
 = 
SrcAdd»ss
;

888 
hdma
->
In¡ªû
->
CMAR
 = 
D¡Add»ss
;

890 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_flash.c

103 
	~"¡m32f1xx_h®.h
"

109 #ifdeà
HAL_FLASH_MODULE_ENABLED


139 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

148 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

149 
FLASH_S‘E¼ÜCode
();

150 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

186 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

188 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

189 
ušt8_t
 
šdex
 = 0;

190 
ušt8_t
 
nb™”©iÚs
 = 0;

193 
	`__HAL_LOCK
(&
pFÏsh
);

196 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

197 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

199 #ià
	`defšed
(
FLASH_BANK2_END
)

200 if(
Add»ss
 <ð
FLASH_BANK1_END
)

204 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

205 #ià
	`defšed
(
FLASH_BANK2_END
)

210 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
FLASH_TIMEOUT_VALUE
);

214 if(
¡©us
 =ð
HAL_OK
)

216 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

219 
nb™”©iÚs
 = 1U;

221 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

224 
nb™”©iÚs
 = 2U;

229 
nb™”©iÚs
 = 4U;

232 
šdex
 = 0U; index < 
nb™”©iÚs
; index++)

234 
	`FLASH_Prog¿m_H®fWÜd
((
Add»ss
 + (2U*
šdex
)), (
ušt16_t
)(
D©a
 >> (16U*index)));

236 #ià
	`defšed
(
FLASH_BANK2_END
)

237 if(
Add»ss
 <ð
FLASH_BANK1_END
)

241 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

244 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

245 #ià
	`defšed
(
FLASH_BANK2_END
)

250 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
FLASH_TIMEOUT_VALUE
);

253 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PG
);

257 ià(
¡©us
 !ð
HAL_OK
)

265 
	`__HAL_UNLOCK
(&
pFÏsh
);

267  
¡©us
;

268 
	}
}

285 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

287 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

290 
	`__HAL_LOCK
(&
pFÏsh
);

293 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

294 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

296 #ià
	`defšed
(
FLASH_BANK2_END
)

298 ià(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

300  
HAL_ERROR
;

303 if(
Add»ss
 <ð
FLASH_BANK1_END
)

306 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP_BANK1
 | 
FLASH_IT_ERR_BANK1
);

311 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP_BANK2
 | 
FLASH_IT_ERR_BANK2
);

315 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

318 
pFÏsh
.
Add»ss
 = Address;

319 
pFÏsh
.
D©a
 = Data;

321 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

323 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMHALFWORD
;

325 
pFÏsh
.
D©aRemaššg
 = 1U;

327 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

329 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMWORD
;

331 
pFÏsh
.
D©aRemaššg
 = 2U;

335 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMDOUBLEWORD
;

337 
pFÏsh
.
D©aRemaššg
 = 4U;

341 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
)
D©a
);

343  
¡©us
;

344 
	}
}

350 
	$HAL_FLASH_IRQHªdËr
()

352 
ušt32_t
 
add»s¡mp
 = 0U;

355 #ià
	`defšed
(
FLASH_BANK2_END
)

356 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR_BANK1
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK1
) || \

357 (
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR_BANK2
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK2
)))

359 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è||__HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR
))

363 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

365 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

368 
	`FLASH_S‘E¼ÜCode
();

371 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

374 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

378 #ià
	`defšed
(
FLASH_BANK2_END
)

379 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP_BANK1
))

382 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP_BANK1
);

384 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

387 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

391 if(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

393 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

396 
pFÏsh
.
D©aRemaššg
--;

399 if(
pFÏsh
.
D©aRemaššg
 != 0U)

401 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

403 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

406 
add»s¡mp
 = 
pFÏsh
.
Add»ss
 + 
FLASH_PAGE_SIZE
;

407 
pFÏsh
.
Add»ss
 = 
add»s¡mp
;

410 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

412 
	`FLASH_PageE¿£
(
add»s¡mp
);

418 
pFÏsh
.
Add»ss
 = 
add»s¡mp
 = 0xFFFFFFFFU;

419 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

421 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

424 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

427 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

429 #ià
	`defšed
(
FLASH_BANK2_END
)

431 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR2
, 
FLASH_CR2_MER
))

436 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(0U);

439 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

441 #ià
	`defšed
(
FLASH_BANK2_END
)

447 
pFÏsh
.
D©aRemaššg
--;

450 if(
pFÏsh
.
D©aRemaššg
 != 0U)

453 
pFÏsh
.
Add»ss
 += 2U;

454 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

457 
pFÏsh
.
D©a
 = (pFlash.Data >> 16U);

460 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

463 
	`FLASH_Prog¿m_H®fWÜd
(
add»s¡mp
, (
ušt16_t
)
pFÏsh
.
D©a
);

469 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMHALFWORD
)

471 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

473 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMWORD
)

475 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
 - 2U);

479 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
 - 6U);

483 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

484 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

490 #ià
	`defšed
(
FLASH_BANK2_END
)

492 if(
	`__HAL_FLASH_GET_FLAG
Ð
FLASH_FLAG_EOP_BANK2
))

495 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP_BANK2
);

498 if(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

500 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

503 
pFÏsh
.
D©aRemaššg
--;

506 if(
pFÏsh
.
D©aRemaššg
 != 0U)

509 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

512 
pFÏsh
.
Add»ss
 +ð
FLASH_PAGE_SIZE
;

513 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

516 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PER
);

518 
	`FLASH_PageE¿£
(
add»s¡mp
);

525 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

526 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

529 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

532 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

535 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

537 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR
, 
FLASH_CR_MER
))

541 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(0U);

543 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

549 
pFÏsh
.
D©aRemaššg
--;

552 if(
pFÏsh
.
D©aRemaššg
 != 0U)

555 
pFÏsh
.
Add»ss
 += 2U;

556 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

559 
pFÏsh
.
D©a
 = (pFlash.Data >> 16U);

562 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PG
);

565 
	`FLASH_Prog¿m_H®fWÜd
(
add»s¡mp
, (
ušt16_t
)
pFÏsh
.
D©a
);

571 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMHALFWORD
)

573 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

575 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMWORD
)

577 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
-2U);

581 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
-6U);

585 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

586 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

593 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

595 #ià
	`defšed
(
FLASH_BANK2_END
)

597 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_PER
 | 
FLASH_CR_MER
));

598 
	`CLEAR_BIT
(
FLASH
->
CR2
, (
FLASH_CR2_PG
 | 
FLASH_CR2_PER
 | 
FLASH_CR2_MER
));

601 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP_BANK1
 | 
FLASH_IT_ERR_BANK1
 | 
FLASH_IT_EOP_BANK2
 | 
FLASH_IT_ERR_BANK2
);

604 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_PER
 | 
FLASH_CR_MER
));

607 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

611 
	`__HAL_UNLOCK
(&
pFÏsh
);

613 
	}
}

624 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

627 
	`UNUSED
(
R‘uºV®ue
);

632 
	}
}

642 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

645 
	`UNUSED
(
R‘uºV®ue
);

650 
	}
}

675 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

677 ià(
	`HAL_IS_BIT_SET
(
FLASH
->
CR
, 
FLASH_CR_LOCK
))

680 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY1
);

681 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY2
);

685  
HAL_ERROR
;

688 #ià
	`defšed
(
FLASH_BANK2_END
)

689 ià(
	`HAL_IS_BIT_SET
(
FLASH
->
CR2
, 
FLASH_CR2_LOCK
))

692 
	`WRITE_REG
(
FLASH
->
KEYR2
, 
FLASH_KEY1
);

693 
	`WRITE_REG
(
FLASH
->
KEYR2
, 
FLASH_KEY2
);

697  
HAL_ERROR
;

701  
HAL_OK
;

702 
	}
}

708 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

711 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
);

713 #ià
	`defšed
(
FLASH_BANK2_END
)

715 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_LOCK
);

718  
HAL_OK
;

719 
	}
}

725 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

727 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR
, 
FLASH_CR_OPTWRE
))

730 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY1
);

731 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY2
);

735  
HAL_ERROR
;

738  
HAL_OK
;

739 
	}
}

745 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

748 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTWRE
);

750  
HAL_OK
;

751 
	}
}

758 
	$HAL_FLASH_OB_Launch
()

761 
	`HAL_NVIC_Sy¡emRe£t
();

762 
	}
}

787 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

789  
pFÏsh
.
E¼ÜCode
;

790 
	}
}

810 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

813 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

815 #ià
	`defšed
(
FLASH_BANK2_END
)

816 if(
Add»ss
 <ð
FLASH_BANK1_END
)

820 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

821 #ià
	`defšed
(
FLASH_BANK2_END
)

826 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PG
);

831 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

832 
	}
}

839 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

845 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

847 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
))

849 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

851 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
tick¡¬t
) > Timeout))

853  
HAL_TIMEOUT
;

859 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

862 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

865 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
) ||

866 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
) ||

867 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
))

870 
	`FLASH_S‘E¼ÜCode
();

871  
HAL_ERROR
;

875  
HAL_OK
;

876 
	}
}

878 #ià
defšed
(
FLASH_BANK2_END
)

884 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚBªk2
(
ušt32_t
 
Timeout
)

890 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

892 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY_BANK2
))

894 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

896 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
tick¡¬t
) > Timeout))

898  
HAL_TIMEOUT
;

904 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP_BANK2
))

907 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP_BANK2
);

910 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR_BANK2
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK2
))

913 
	`FLASH_S‘E¼ÜCode
();

914  
HAL_ERROR
;

918  
HAL_OK
;

920 
	}
}

927 
	$FLASH_S‘E¼ÜCode
()

929 
ušt32_t
 
æags
 = 0U;

931 #ià
	`defšed
(
FLASH_BANK2_END
)

932 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_WRPERR_BANK2
))

934 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
))

937 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

938 #ià
	`defšed
(
FLASH_BANK2_END
)

939 
æags
 |ð
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_WRPERR_BANK2
;

941 
æags
 |ð
FLASH_FLAG_WRPERR
;

944 #ià
	`defšed
(
FLASH_BANK2_END
)

945 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
è|| __HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR_BANK2
))

947 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
))

950 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PROG
;

951 #ià
	`defšed
(
FLASH_BANK2_END
)

952 
æags
 |ð
FLASH_FLAG_PGERR
 | 
FLASH_FLAG_PGERR_BANK2
;

954 
æags
 |ð
FLASH_FLAG_PGERR
;

957 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPTVERR
))

959 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPTV
;

960 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_OPTVERR
);

964 
	`__HAL_FLASH_CLEAR_FLAG
(
æags
);

965 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_flash_ex.c

61 
	~"¡m32f1xx_h®.h
"

66 #ifdeà
HAL_FLASH_MODULE_ENABLED


75 
FLASH_ProûssTy³Def
 
pFÏsh
;

94 
	#FLASH_POSITION_IWDGSW_BIT
 
FLASH_OBR_IWDG_SW_Pos


	)

95 
	#FLASH_POSITION_OB_USERDATA0_BIT
 
FLASH_OBR_DATA0_Pos


	)

96 
	#FLASH_POSITION_OB_USERDATA1_BIT
 
FLASH_OBR_DATA1_Pos


	)

115 
FLASH_MassE¿£
(
ušt32_t
 
Bªks
);

116 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

119 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
);

120 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
);

121 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
R—dPrÙeùLev–
);

122 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
U£rCÚfig
);

123 
HAL_StusTy³Def
 
FLASH_OB_Prog¿mD©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

124 
ušt32_t
 
FLASH_OB_G‘WRP
();

125 
ušt32_t
 
FLASH_OB_G‘RDP
();

126 
ušt8_t
 
FLASH_OB_G‘U£r
();

177 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
)

179 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

180 
ušt32_t
 
add»ss
 = 0U;

183 
	`__HAL_LOCK
(&
pFÏsh
);

186 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

188 ià(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

190 #ià
	`defšed
(
FLASH_BANK2_END
)

191 ià(
pE¿£In™
->
Bªks
 =ð
FLASH_BANK_BOTH
)

195 ià((
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
) && \

196 (
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
))

199 
	`FLASH_MassE¿£
(
FLASH_BANK_BOTH
);

202 ià((
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
) && \

203 (
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
))

205 
¡©us
 = 
HAL_OK
;

209 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

210 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

213 ià(
pE¿£In™
->
Bªks
 =ð
FLASH_BANK_2
)

217 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

220 
	`FLASH_MassE¿£
(
FLASH_BANK_2
);

223 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

226 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

234 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

237 
	`FLASH_MassE¿£
(
FLASH_BANK_1
);

240 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

243 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

251 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

252 
	`as£¹_·¿m
(
	`IS_FLASH_NB_PAGES
(
pE¿£In™
->
PageAdd»ss
,…E¿£In™->
NbPages
));

254 #ià
	`defšed
(
FLASH_BANK2_END
)

256 if(
pE¿£In™
->
PageAdd»ss
 > 
FLASH_BANK1_END
)

259 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

262 *
PageE¼Ü
 = 0xFFFFFFFFU;

265 
add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

266 
add»ss
 < (
pE¿£In™
->
PageAdd»ss
 + (pE¿£In™->
NbPages
)*
FLASH_PAGE_SIZE
);

267 
add»ss
 +ð
FLASH_PAGE_SIZE
)

269 
	`FLASH_PageE¿£
(
add»ss
);

272 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚBªk2
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

275 
	`CLEAR_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PER
);

277 ià(
¡©us
 !ð
HAL_OK
)

280 *
PageE¼Ü
 = 
add»ss
;

291 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

294 *
PageE¼Ü
 = 0xFFFFFFFFU;

297 
add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

298 
add»ss
 < ((
pE¿£In™
->
NbPages
 * 
FLASH_PAGE_SIZE
è+…E¿£In™->
PageAdd»ss
);

299 
add»ss
 +ð
FLASH_PAGE_SIZE
)

301 
	`FLASH_PageE¿£
(
add»ss
);

304 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

307 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

309 ià(
¡©us
 !ð
HAL_OK
)

312 *
PageE¼Ü
 = 
add»ss
;

321 
	`__HAL_UNLOCK
(&
pFÏsh
);

323  
¡©us
;

324 
	}
}

337 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

339 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

342 
	`__HAL_LOCK
(&
pFÏsh
);

345 ià(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

347  
HAL_ERROR
;

351 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

354 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

356 #ià
	`defšed
(
FLASH_BANK2_END
)

358 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP_BANK2
 | 
FLASH_IT_ERR_BANK2
);

361 ià(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

364 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

365 
	`FLASH_MassE¿£
(
pE¿£In™
->
Bªks
);

372 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

373 
	`as£¹_·¿m
(
	`IS_FLASH_NB_PAGES
(
pE¿£In™
->
PageAdd»ss
,…E¿£In™->
NbPages
));

375 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PAGEERASE
;

376 
pFÏsh
.
D©aRemaššg
 = 
pE¿£In™
->
NbPages
;

377 
pFÏsh
.
Add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

380 
	`FLASH_PageE¿£
(
pE¿£In™
->
PageAdd»ss
);

383  
¡©us
;

384 
	}
}

415 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBE¿£
()

417 
ušt8_t
 
rd±mp
 = 
OB_RDP_LEVEL_0
;

418 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

421 
rd±mp
 = 
	`FLASH_OB_G‘RDP
();

424 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

426 if(
¡©us
 =ð
HAL_OK
)

429 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

432 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

433 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

436 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

439 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

441 if(
¡©us
 =ð
HAL_OK
)

444 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
rd±mp
);

449  
¡©us
;

450 
	}
}

464 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

466 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

469 
	`__HAL_LOCK
(&
pFÏsh
);

472 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

475 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

477 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

478 ià(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

481 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPPage
);

486 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPPage
);

488 ià(
¡©us
 !ð
HAL_OK
)

491 
	`__HAL_UNLOCK
(&
pFÏsh
);

492  
¡©us
;

497 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

499 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

500 ià(
¡©us
 !ð
HAL_OK
)

503 
	`__HAL_UNLOCK
(&
pFÏsh
);

504  
¡©us
;

509 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

511 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
);

512 ià(
¡©us
 !ð
HAL_OK
)

515 
	`__HAL_UNLOCK
(&
pFÏsh
);

516  
¡©us
;

521 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_DATA
) == OPTIONBYTE_DATA)

523 
¡©us
 = 
	`FLASH_OB_Prog¿mD©a
(
pOBIn™
->
DATAAdd»ss
,…OBIn™->
DATAD©a
);

524 ià(
¡©us
 !ð
HAL_OK
)

527 
	`__HAL_UNLOCK
(&
pFÏsh
);

528  
¡©us
;

533 
	`__HAL_UNLOCK
(&
pFÏsh
);

535  
¡©us
;

536 
	}
}

545 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

547 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
;

550 
pOBIn™
->
WRPPage
 = 
	`FLASH_OB_G‘WRP
();

553 
pOBIn™
->
RDPLev–
 = 
	`FLASH_OB_G‘RDP
();

556 
pOBIn™
->
USERCÚfig
 = 
	`FLASH_OB_G‘U£r
();

557 
	}
}

567 
ušt32_t
 
	$HAL_FLASHEx_OBG‘U£rD©a
(
ušt32_t
 
DATAAd»ss
)

569 
ušt32_t
 
v®ue
 = 0;

571 ià(
DATAAd»ss
 =ð
OB_DATA_ADDRESS_DATA0
)

574 
v®ue
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_DATA0
è>> 
FLASH_POSITION_OB_USERDATA0_BIT
;

579 
v®ue
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_DATA1
è>> 
FLASH_POSITION_OB_USERDATA1_BIT
;

582  
v®ue
;

583 
	}
}

613 
	$FLASH_MassE¿£
(
ušt32_t
 
Bªks
)

616 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

619 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

621 #ià
	`defšed
(
FLASH_BANK2_END
)

622 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

625 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

626 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

627 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

628 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_STRT
);

630 if(
Bªks
 =ð
FLASH_BANK_2
)

633 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_MER
);

634 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_STRT
);

639 #ià!
	`defšed
(
FLASH_BANK2_END
)

641 
	`UNUSED
(
Bªks
);

644 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

645 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

646 #ià
	`defšed
(
FLASH_BANK2_END
)

649 
	}
}

662 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
)

664 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

665 
ušt16_t
 
WRP0_D©a
 = 0xFFFF;

666 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

667 
ušt16_t
 
WRP1_D©a
 = 0xFFFF;

669 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

670 
ušt16_t
 
WRP2_D©a
 = 0xFFFF;

672 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

673 
ušt16_t
 
WRP3_D©a
 = 0xFFFF;

677 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
Wr™ePrÙeùPage
));

680 
Wr™ePrÙeùPage
 = (
ušt32_t
)(~((~
	`FLASH_OB_G‘WRP
()) | WriteProtectPage));

682 #ià
	`defšed
(
OB_WRP_PAGES0TO15MASK
)

683 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO15MASK
);

684 #–ià
	`defšed
(
OB_WRP_PAGES0TO31MASK
)

685 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO31MASK
);

688 #ià
	`defšed
(
OB_WRP_PAGES16TO31MASK
)

689 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES16TO31MASK
) >> 8U);

690 #–ià
	`defšed
(
OB_WRP_PAGES32TO63MASK
)

691 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO63MASK
) >> 8U);

694 #ià
	`defšed
(
OB_WRP_PAGES64TO95MASK
)

695 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES64TO95MASK
) >> 16U);

697 #ià
	`defšed
(
OB_WRP_PAGES32TO47MASK
)

698 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO47MASK
) >> 16U);

701 #ià
	`defšed
(
OB_WRP_PAGES96TO127MASK
)

702 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES96TO127MASK
) >> 24U);

703 #–ià
	`defšed
(
OB_WRP_PAGES48TO255MASK
)

704 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO255MASK
) >> 24U);

705 #–ià
	`defšed
(
OB_WRP_PAGES48TO511MASK
)

706 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO511MASK
) >> 24U);

707 #–ià
	`defšed
(
OB_WRP_PAGES48TO127MASK
)

708 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO127MASK
) >> 24U);

712 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

714 if(
¡©us
 =ð
HAL_OK
)

717 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

720 
¡©us
 = 
	`HAL_FLASHEx_OBE¿£
();

721 ià(
¡©us
 =ð
HAL_OK
)

724 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

726 #ià
	`defšed
(
FLASH_WRP0_WRP0
)

727 if(
WRP0_D©a
 != 0xFFU)

729 
OB
->
WRP0
 &ð
WRP0_D©a
;

732 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

736 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

737 if((
¡©us
 =ð
HAL_OK
è&& (
WRP1_D©a
 != 0xFFU))

739 
OB
->
WRP1
 &ð
WRP1_D©a
;

742 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

746 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

747 if((
¡©us
 =ð
HAL_OK
è&& (
WRP2_D©a
 != 0xFFU))

749 
OB
->
WRP2
 &ð
WRP2_D©a
;

752 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

756 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

757 if((
¡©us
 =ð
HAL_OK
è&& (
WRP3_D©a
 != 0xFFU))

759 
OB
->
WRP3
 &ð
WRP3_D©a
;

762 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

767 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

771  
¡©us
;

772 
	}
}

785 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
)

787 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

788 
ušt16_t
 
WRP0_D©a
 = 0xFFFF;

789 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

790 
ušt16_t
 
WRP1_D©a
 = 0xFFFF;

792 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

793 
ušt16_t
 
WRP2_D©a
 = 0xFFFF;

795 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

796 
ušt16_t
 
WRP3_D©a
 = 0xFFFF;

800 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
Wr™ePrÙeùPage
));

803 
Wr™ePrÙeùPage
 = (
	`FLASH_OB_G‘WRP
() | WriteProtectPage);

805 #ià
	`defšed
(
OB_WRP_PAGES0TO15MASK
)

806 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO15MASK
);

807 #–ià
	`defšed
(
OB_WRP_PAGES0TO31MASK
)

808 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO31MASK
);

811 #ià
	`defšed
(
OB_WRP_PAGES16TO31MASK
)

812 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES16TO31MASK
) >> 8U);

813 #–ià
	`defšed
(
OB_WRP_PAGES32TO63MASK
)

814 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO63MASK
) >> 8U);

817 #ià
	`defšed
(
OB_WRP_PAGES64TO95MASK
)

818 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES64TO95MASK
) >> 16U);

820 #ià
	`defšed
(
OB_WRP_PAGES32TO47MASK
)

821 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO47MASK
) >> 16U);

824 #ià
	`defšed
(
OB_WRP_PAGES96TO127MASK
)

825 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES96TO127MASK
) >> 24U);

826 #–ià
	`defšed
(
OB_WRP_PAGES48TO255MASK
)

827 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO255MASK
) >> 24U);

828 #–ià
	`defšed
(
OB_WRP_PAGES48TO511MASK
)

829 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO511MASK
) >> 24U);

830 #–ià
	`defšed
(
OB_WRP_PAGES48TO127MASK
)

831 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO127MASK
) >> 24U);

836 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

838 if(
¡©us
 =ð
HAL_OK
)

841 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

844 
¡©us
 = 
	`HAL_FLASHEx_OBE¿£
();

845 ià(
¡©us
 =ð
HAL_OK
)

847 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

849 #ià
	`defšed
(
FLASH_WRP0_WRP0
)

850 if(
WRP0_D©a
 != 0xFFU)

852 
OB
->
WRP0
 |ð
WRP0_D©a
;

855 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

859 #ià
	`defšed
(
FLASH_WRP1_WRP1
)

860 if((
¡©us
 =ð
HAL_OK
è&& (
WRP1_D©a
 != 0xFFU))

862 
OB
->
WRP1
 |ð
WRP1_D©a
;

865 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

869 #ià
	`defšed
(
FLASH_WRP2_WRP2
)

870 if((
¡©us
 =ð
HAL_OK
è&& (
WRP2_D©a
 != 0xFFU))

872 
OB
->
WRP2
 |ð
WRP2_D©a
;

875 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

879 #ià
	`defšed
(
FLASH_WRP3_WRP3
)

880 if((
¡©us
 =ð
HAL_OK
è&& (
WRP3_D©a
 != 0xFFU))

882 
OB
->
WRP3
 |ð
WRP3_D©a
;

885 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

890 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

893  
¡©us
;

894 
	}
}

904 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
R—dPrÙeùLev–
)

906 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

909 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
R—dPrÙeùLev–
));

912 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

914 if(
¡©us
 =ð
HAL_OK
)

917 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

920 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

921 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

924 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

927 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

929 if(
¡©us
 =ð
HAL_OK
)

932 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

934 
	`WRITE_REG
(
OB
->
RDP
, 
R—dPrÙeùLev–
);

937 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

940 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

944  
¡©us
;

945 
	}
}

955 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
U£rCÚfig
)

957 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

960 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
((
U£rCÚfig
&
OB_IWDG_SW
)));

961 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
((
U£rCÚfig
&
OB_STOP_NO_RST
)));

962 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
((
U£rCÚfig
&
OB_STDBY_NO_RST
)));

963 #ià
	`defšed
(
FLASH_BANK2_END
)

964 
	`as£¹_·¿m
(
	`IS_OB_BOOT1
((
U£rCÚfig
&
OB_BOOT1_SET
)));

968 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

970 if(
¡©us
 =ð
HAL_OK
)

973 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

976 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

978 #ià
	`defšed
(
FLASH_BANK2_END
)

979 
OB
->
USER
 = (
U£rCÚfig
 | 0xF0U);

981 
OB
->
USER
 = (
U£rCÚfig
 | 0x88U);

985 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

988 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

991  
¡©us
;

992 
	}
}

1006 
HAL_StusTy³Def
 
	$FLASH_OB_Prog¿mD©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

1008 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

1011 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

1014 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1016 if(
¡©us
 =ð
HAL_OK
)

1019 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1022 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

1023 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

1026 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1029 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

1032  
¡©us
;

1033 
	}
}

1039 
ušt32_t
 
	$FLASH_OB_G‘WRP
()

1042  (
ušt32_t
)(
	`READ_REG
(
FLASH
->
WRPR
));

1043 
	}
}

1052 
ušt32_t
 
	$FLASH_OB_G‘RDP
()

1054 
ušt32_t
 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1055 
ušt32_t
 
tmp_»g
 = 0U;

1058 
tmp_»g
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_RDPRT
);

1060 ià(
tmp_»g
 =ð
FLASH_OBR_RDPRT
)

1062 
»ad¡©us
 = 
OB_RDP_LEVEL_1
;

1066 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1069  
»ad¡©us
;

1070 
	}
}

1078 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

1081  (
ušt8_t
)((
	`READ_REG
(
FLASH
->
OBR
è& 
FLASH_OBR_USER
è>> 
FLASH_POSITION_IWDGSW_BIT
);

1082 
	}
}

1107 
	$FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
)

1110 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

1112 #ià
	`defšed
(
FLASH_BANK2_END
)

1113 if(
PageAdd»ss
 > 
FLASH_BANK1_END
)

1116 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_PER
);

1117 
	`WRITE_REG
(
FLASH
->
AR2
, 
PageAdd»ss
);

1118 
	`SET_BIT
(
FLASH
->
CR2
, 
FLASH_CR2_STRT
);

1124 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

1125 
	`WRITE_REG
(
FLASH
->
AR
, 
PageAdd»ss
);

1126 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

1127 #ià
	`defšed
(
FLASH_BANK2_END
)

1130 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_gpio.c

123 
	~"¡m32f1xx_h®.h
"

134 #ifdeà
HAL_GPIO_MODULE_ENABLED


141 
	#GPIO_MODE
 0x00000003U

	)

142 
	#EXTI_MODE
 0x10000000U

	)

143 
	#GPIO_MODE_IT
 0x00010000U

	)

144 
	#GPIO_MODE_EVT
 0x00020000U

	)

145 
	#RISING_EDGE
 0x00100000U

	)

146 
	#FALLING_EDGE
 0x00200000U

	)

147 
	#GPIO_OUTPUT_TYPE
 0x00000010U

	)

149 
	#GPIO_NUMBER
 16U

	)

152 
	#GPIO_CR_MODE_INPUT
 0x00000000U

	)

153 
	#GPIO_CR_CNF_ANALOG
 0x00000000U

	)

154 
	#GPIO_CR_CNF_INPUT_FLOATING
 0x00000004U

	)

155 
	#GPIO_CR_CNF_INPUT_PU_PD
 0x00000008U

	)

156 
	#GPIO_CR_CNF_GP_OUTPUT_PP
 0x00000000U

	)

157 
	#GPIO_CR_CNF_GP_OUTPUT_OD
 0x00000004U

	)

158 
	#GPIO_CR_CNF_AF_OUTPUT_PP
 0x00000008U

	)

159 
	#GPIO_CR_CNF_AF_OUTPUT_OD
 0x0000000CU

	)

196 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

198 
ušt32_t
 
pos™iÚ
;

199 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

200 
ušt32_t
 
iocu¼’t
 = 0x00U;

201 
ušt32_t
 
‹mp
 = 0x00U;

202 
ušt32_t
 
cÚfig
 = 0x00U;

203 
__IO
 
ušt32_t
 *
cÚfig»gi¡”
;

204 
ušt32_t
 
»gi¡”off£t
 = 0U;

207 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

208 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

209 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

212 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

215 
iÝos™iÚ
 = (0x01U << 
pos™iÚ
);

218 
iocu¼’t
 = (
ušt32_t
)(
GPIO_In™
->
Pš
è& 
iÝos™iÚ
;

220 ià(
iocu¼’t
 =ð
iÝos™iÚ
)

223 
	`as£¹_·¿m
(
	`IS_GPIO_AF_INSTANCE
(
GPIOx
));

226 
GPIO_In™
->
Mode
)

229 
GPIO_MODE_OUTPUT_PP
:

231 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

232 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_GP_OUTPUT_PP
;

236 
GPIO_MODE_OUTPUT_OD
:

238 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

239 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_GP_OUTPUT_OD
;

243 
GPIO_MODE_AF_PP
:

245 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

246 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_AF_OUTPUT_PP
;

250 
GPIO_MODE_AF_OD
:

252 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

253 
cÚfig
 = 
GPIO_In™
->
S³ed
 + 
GPIO_CR_CNF_AF_OUTPUT_OD
;

257 
GPIO_MODE_INPUT
:

258 
GPIO_MODE_IT_RISING
:

259 
GPIO_MODE_IT_FALLING
:

260 
GPIO_MODE_IT_RISING_FALLING
:

261 
GPIO_MODE_EVT_RISING
:

262 
GPIO_MODE_EVT_FALLING
:

263 
GPIO_MODE_EVT_RISING_FALLING
:

265 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

266 if(
GPIO_In™
->
PuÎ
 =ð
GPIO_NOPULL
)

268 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_INPUT_FLOATING
;

270 if(
GPIO_In™
->
PuÎ
 =ð
GPIO_PULLUP
)

272 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_INPUT_PU_PD
;

275 
GPIOx
->
BSRR
 = 
iÝos™iÚ
;

279 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_INPUT_PU_PD
;

282 
GPIOx
->
BRR
 = 
iÝos™iÚ
;

287 
GPIO_MODE_ANALOG
:

288 
cÚfig
 = 
GPIO_CR_MODE_INPUT
 + 
GPIO_CR_CNF_ANALOG
;

298 
cÚfig»gi¡”
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? &
GPIOx
->
CRL
 : &GPIOx->
CRH
;

299 
»gi¡”off£t
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? (
pos™iÚ
 << 2U) : ((position - 8U) << 2U);

302 
	`MODIFY_REG
((*
cÚfig»gi¡”
), ((
GPIO_CRL_MODE0
 | 
GPIO_CRL_CNF0
è<< 
»gi¡”off£t
 ), (
cÚfig
 <<„egisteroffset));

306 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

309 
	`__HAL_RCC_AFIO_CLK_ENABLE
();

310 
‹mp
 = 
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U];

311 
	`CLEAR_BIT
(
‹mp
, (0x0FUè<< (4U * (
pos™iÚ
 & 0x03U)));

312 
	`SET_BIT
(
‹mp
, (
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U)));

313 
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U] = 
‹mp
;

317 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

319 
	`SET_BIT
(
EXTI
->
IMR
, 
iocu¼’t
);

323 
	`CLEAR_BIT
(
EXTI
->
IMR
, 
iocu¼’t
);

327 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

329 
	`SET_BIT
(
EXTI
->
EMR
, 
iocu¼’t
);

333 
	`CLEAR_BIT
(
EXTI
->
EMR
, 
iocu¼’t
);

337 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

339 
	`SET_BIT
(
EXTI
->
RTSR
, 
iocu¼’t
);

343 
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
iocu¼’t
);

347 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

349 
	`SET_BIT
(
EXTI
->
FTSR
, 
iocu¼’t
);

353 
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
iocu¼’t
);

358 
	}
}

367 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

369 
ušt32_t
 
pos™iÚ
 = 0x00U;

370 
ušt32_t
 
iocu¼’t
 = 0x00U;

371 
ušt32_t
 
tmp
 = 0x00U;

372 
__IO
 
ušt32_t
 *
cÚfig»gi¡”
;

373 
ušt32_t
 
»gi¡”off£t
 = 0U;

376 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

377 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

380 (
GPIO_Pš
 >> 
pos™iÚ
) != 0U)

383 
iocu¼’t
 = (
GPIO_Pš
è& (1U << 
pos™iÚ
);

385 ià(
iocu¼’t
)

390 
cÚfig»gi¡”
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? &
GPIOx
->
CRL
 : &GPIOx->
CRH
;

391 
»gi¡”off£t
 = (
iocu¼’t
 < 
GPIO_PIN_8
è? (
pos™iÚ
 << 2U) : ((position - 8U) << 2U);

394 
	`MODIFY_REG
(*
cÚfig»gi¡”
, ((
GPIO_CRL_MODE0
 | 
GPIO_CRL_CNF0
è<< 
»gi¡”off£t
 ), 
GPIO_CRL_CNF0_0
 <<„egisteroffset);

397 
	`CLEAR_BIT
(
GPIOx
->
ODR
, 
iocu¼’t
);

402 
tmp
 = 
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U];

403 
tmp
 &ð0x0FU << (4U * (
pos™iÚ
 & 0x03U));

404 if(
tmp
 =ð(
	`GPIO_GET_INDEX
(
GPIOx
è<< (4U * (
pos™iÚ
 & 0x03U))))

406 
tmp
 = 0x0FU << (4U * (
pos™iÚ
 & 0x03U));

407 
	`CLEAR_BIT
(
AFIO
->
EXTICR
[
pos™iÚ
 >> 2U], 
tmp
);

410 
	`CLEAR_BIT
(
EXTI
->
IMR
, (
ušt32_t
)
iocu¼’t
);

411 
	`CLEAR_BIT
(
EXTI
->
EMR
, (
ušt32_t
)
iocu¼’t
);

414 
	`CLEAR_BIT
(
EXTI
->
RTSR
, (
ušt32_t
)
iocu¼’t
);

415 
	`CLEAR_BIT
(
EXTI
->
FTSR
, (
ušt32_t
)
iocu¼’t
);

419 
pos™iÚ
++;

421 
	}
}

448 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

450 
GPIO_PšS‹
 
b™¡©us
;

453 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

455 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

457 
b™¡©us
 = 
GPIO_PIN_SET
;

461 
b™¡©us
 = 
GPIO_PIN_RESET
;

463  
b™¡©us
;

464 
	}
}

482 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

485 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

486 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

488 if(
PšS‹
 !ð
GPIO_PIN_RESET
)

490 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

494 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 16U;

496 
	}
}

504 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

507 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

509 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

510 
	}
}

522 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

524 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

527 
	`as£¹_·¿m
(
	`IS_GPIO_LOCK_INSTANCE
(
GPIOx
));

528 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

531 
	`SET_BIT
(
tmp
, 
GPIO_Pš
);

533 
GPIOx
->
LCKR
 = 
tmp
;

535 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

537 
GPIOx
->
LCKR
 = 
tmp
;

539 
tmp
 = 
GPIOx
->
LCKR
;

541 if((
ušt32_t
)(
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
))

543  
HAL_OK
;

547  
HAL_ERROR
;

549 
	}
}

556 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

559 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

561 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

562 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

564 
	}
}

571 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

574 
	`UNUSED
(
GPIO_Pš
);

578 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_gpio_ex.c

58 
	~"¡m32f1xx_h®.h
"

69 #ifdeà
HAL_GPIO_MODULE_ENABLED


99 
	$HAL_GPIOEx_CÚfigEv’tout
(
ušt32_t
 
GPIO_PÜtSourû
, ušt32_ˆ
GPIO_PšSourû
)

102 
	`as£¹_·¿m
(
	`IS_AFIO_EVENTOUT_PORT
(
GPIO_PÜtSourû
));

103 
	`as£¹_·¿m
(
	`IS_AFIO_EVENTOUT_PIN
(
GPIO_PšSourû
));

106 
	`MODIFY_REG
(
AFIO
->
EVCR
, (
AFIO_EVCR_PORT
)|(
AFIO_EVCR_PIN
), (
GPIO_PÜtSourû
)|(
GPIO_PšSourû
));

107 
	}
}

113 
	$HAL_GPIOEx_EÇbËEv’tout
()

115 
	`SET_BIT
(
AFIO
->
EVCR
, 
AFIO_EVCR_EVOE
);

116 
	}
}

122 
	$HAL_GPIOEx_Di§bËEv’tout
()

124 
	`CLEAR_BIT
(
AFIO
->
EVCR
, 
AFIO_EVCR_EVOE
);

125 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_pcd.c

78 
	~"¡m32f1xx_h®.h
"

86 #ifdeà
HAL_PCD_MODULE_ENABLED


88 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

89 
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
) || \

90 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

91 
defšed
(
STM32F105xC
è|| 
	$defšed
(
STM32F107xC
)

105 
	#PCD_MIN
(
a
, 
b
è((×è< (b)è? (aè: (b))

	)

106 
	#PCD_MAX
(
a
, 
b
è((×è> (b)è? (aè: (b))

	)

115 #ià
	`defšed
 (
USB_OTG_FS
)

116 
HAL_StusTy³Def
 
	`PCD_Wr™eEm±yTxFifo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt32_t
 
•num
);

119 #ià
	`defšed
 (
USB
)

120 
HAL_StusTy³Def
 
	`PCD_EP_ISR_HªdËr
(
PCD_HªdËTy³Def
 *
hpcd
);

150 
HAL_StusTy³Def
 
	$HAL_PCD_In™
(
PCD_HªdËTy³Def
 *
hpcd
)

152 
ušt32_t
 
šdex
 = 0U;

155 if(
hpcd
 =ð
NULL
)

157  
HAL_ERROR
;

161 
	`as£¹_·¿m
(
	`IS_PCD_ALL_INSTANCE
(
hpcd
->
In¡ªû
));

163 if(
hpcd
->
S‹
 =ð
HAL_PCD_STATE_RESET
)

166 
hpcd
->
Lock
 = 
HAL_UNLOCKED
;

169 
	`HAL_PCD_M¥In™
(
hpcd
);

172 
hpcd
->
S‹
 = 
HAL_PCD_STATE_BUSY
;

175 
	`__HAL_PCD_DISABLE
(
hpcd
);

178 
	`USB_CÜeIn™
(
hpcd
->
In¡ªû
, hpcd->
In™
);

181 
	`USB_S‘Cu¼’tMode
(
hpcd
->
In¡ªû
 , 
USB_DEVICE_MODE
);

184 
šdex
 = 0U; index < 15U ; index++)

187 
hpcd
->
IN_•
[
šdex
].
is_š
 = 1U;

188 
hpcd
->
IN_•
[
šdex
].
num
 = index;

189 
hpcd
->
IN_•
[
šdex
].
tx_fifo_num
 = index;

191 
hpcd
->
IN_•
[
šdex
].
ty³
 = 
EP_TYPE_CTRL
;

192 
hpcd
->
IN_•
[
šdex
].
max·ck‘
 = 0U;

193 
hpcd
->
IN_•
[
šdex
].
xãr_buff
 = 0U;

194 
hpcd
->
IN_•
[
šdex
].
xãr_Ën
 = 0U;

197 
šdex
 = 0U; index < 15U ; index++)

199 
hpcd
->
OUT_•
[
šdex
].
is_š
 = 0U;

200 
hpcd
->
OUT_•
[
šdex
].
num
 = index;

201 
hpcd
->
IN_•
[
šdex
].
tx_fifo_num
 = index;

203 
hpcd
->
OUT_•
[
šdex
].
ty³
 = 
EP_TYPE_CTRL
;

204 
hpcd
->
OUT_•
[
šdex
].
max·ck‘
 = 0U;

205 
hpcd
->
OUT_•
[
šdex
].
xãr_buff
 = 0U;

206 
hpcd
->
OUT_•
[
šdex
].
xãr_Ën
 = 0U;

210 
	`USB_DevIn™
(
hpcd
->
In¡ªû
, hpcd->
In™
);

212 
hpcd
->
USB_Add»ss
 = 0U;

213 
hpcd
->
S‹
ð
HAL_PCD_STATE_READY
;

215 
	`USB_DevDiscÚÃù
 (
hpcd
->
In¡ªû
);

216  
HAL_OK
;

217 
	}
}

224 
HAL_StusTy³Def
 
	$HAL_PCD_DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
)

227 if(
hpcd
 =ð
NULL
)

229  
HAL_ERROR
;

232 
hpcd
->
S‹
 = 
HAL_PCD_STATE_BUSY
;

235 
	`HAL_PCD_StÝ
(
hpcd
);

238 
	`HAL_PCD_M¥DeIn™
(
hpcd
);

240 
hpcd
->
S‹
 = 
HAL_PCD_STATE_RESET
;

242  
HAL_OK
;

243 
	}
}

250 
__w—k
 
	$HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
 *
hpcd
)

253 
	`UNUSED
(
hpcd
);

257 
	}
}

264 
__w—k
 
	$HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
 *
hpcd
)

267 
	`UNUSED
(
hpcd
);

271 
	}
}

297 
HAL_StusTy³Def
 
	$HAL_PCD_S¹
(
PCD_HªdËTy³Def
 *
hpcd
)

299 
	`__HAL_LOCK
(
hpcd
);

300 
	`HAL_PCDEx_S‘CÚÃùiÚS‹
 (
hpcd
, 1);

301 
	`USB_DevCÚÃù
 (
hpcd
->
In¡ªû
);

302 
	`__HAL_PCD_ENABLE
(
hpcd
);

303 
	`__HAL_UNLOCK
(
hpcd
);

304  
HAL_OK
;

305 
	}
}

312 
HAL_StusTy³Def
 
	$HAL_PCD_StÝ
(
PCD_HªdËTy³Def
 *
hpcd
)

314 
	`__HAL_LOCK
(
hpcd
);

315 
	`__HAL_PCD_DISABLE
(
hpcd
);

316 
	`USB_StÝDeviû
(
hpcd
->
In¡ªû
);

317 
	`USB_DevDiscÚÃù
 (
hpcd
->
In¡ªû
);

318 
	`__HAL_UNLOCK
(
hpcd
);

319  
HAL_OK
;

320 
	}
}

322 #ià
defšed
 (
USB_OTG_FS
)

328 
	$HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
)

330 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

331 
ušt32_t
 
šdex
 = 0U, 
•_šŒ
 = 0U, 
•št
 = 0U, 
•num
 = 0U;

332 
ušt32_t
 
fifÛm±ymsk
 = 0U, 
‹mp
 = 0U;

333 
USB_OTG_EPTy³Def
 *
•
 = 
NULL
;

336 ià(
	`USB_G‘Mode
(
hpcd
->
In¡ªû
è=ð
USB_OTG_MODE_DEVICE
)

339 if(
	`__HAL_PCD_IS_INVALID_INTERRUPT
(
hpcd
))

344 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_MMIS
))

347 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_MMIS
);

350 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_OEPINT
))

352 
•num
 = 0U;

355 
•_šŒ
 = 
	`USB_R—dDevAÎOutEpIÁ”ru±
(
hpcd
->
In¡ªû
);

357  
•_šŒ
 )

359 ià(
•_šŒ
 & 0x1U)

361 
•št
 = 
	`USB_R—dDevOutEPIÁ”ru±
(
hpcd
->
In¡ªû
, 
•num
);

363 if(Ð
•št
 & 
USB_OTG_DOEPINT_XFRC
) == USB_OTG_DOEPINT_XFRC)

365 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_XFRC
);

367 
	`HAL_PCD_D©aOutSgeC®lback
(
hpcd
, 
•num
);

370 if(Ð
•št
 & 
USB_OTG_DOEPINT_STUP
) == USB_OTG_DOEPINT_STUP)

373 
	`HAL_PCD_S‘upSgeC®lback
(
hpcd
);

374 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_STUP
);

377 if(Ð
•št
 & 
USB_OTG_DOEPINT_OTEPDIS
) == USB_OTG_DOEPINT_OTEPDIS)

379 
	`CLEAR_OUT_EP_INTR
(
•num
, 
USB_OTG_DOEPINT_OTEPDIS
);

382 
•num
++;

383 
•_šŒ
 >>= 1U;

387 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IEPINT
))

390 
•_šŒ
 = 
	`USB_R—dDevAÎInEpIÁ”ru±
(
hpcd
->
In¡ªû
);

392 
•num
 = 0U;

394  
•_šŒ
 )

396 ià(
•_šŒ
 & 0x1U)

398 
•št
 = 
	`USB_R—dDevInEPIÁ”ru±
(
hpcd
->
In¡ªû
, 
•num
);

400 if(Ð
•št
 & 
USB_OTG_DIEPINT_XFRC
) == USB_OTG_DIEPINT_XFRC)

402 
fifÛm±ymsk
 = 0x1U << 
•num
;

403 
USBx_DEVICE
->
DIEPEMPMSK
 &ð~
fifÛm±ymsk
;

405 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_XFRC
);

407 
	`HAL_PCD_D©aInSgeC®lback
(
hpcd
, 
•num
);

409 if(Ð
•št
 & 
USB_OTG_DIEPINT_TOC
) == USB_OTG_DIEPINT_TOC)

411 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_TOC
);

413 if(Ð
•št
 & 
USB_OTG_DIEPINT_ITTXFE
) == USB_OTG_DIEPINT_ITTXFE)

415 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_ITTXFE
);

417 if(Ð
•št
 & 
USB_OTG_DIEPINT_INEPNE
) == USB_OTG_DIEPINT_INEPNE)

419 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_INEPNE
);

421 if(Ð
•št
 & 
USB_OTG_DIEPINT_EPDISD
) == USB_OTG_DIEPINT_EPDISD)

423 
	`CLEAR_IN_EP_INTR
(
•num
, 
USB_OTG_DIEPINT_EPDISD
);

425 if(Ð
•št
 & 
USB_OTG_DIEPINT_TXFE
) == USB_OTG_DIEPINT_TXFE)

427 
	`PCD_Wr™eEm±yTxFifo
(
hpcd
 , 
•num
);

430 
•num
++;

431 
•_šŒ
 >>= 1U;

436 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_WKUINT
))

439 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_RWUSIG
;

441 
	`HAL_PCD_ResumeC®lback
(
hpcd
);

443 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_WKUINT
);

447 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBSUSP
))

449 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_SUSPSTS
) == USB_OTG_DSTS_SUSPSTS)

452 
	`HAL_PCD_Su¥’dC®lback
(
hpcd
);

454 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBSUSP
);

458 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBRST
))

460 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_RWUSIG
;

461 
	`USB_FlushTxFifo
(
hpcd
->
In¡ªû
 , 0x10U);

463 
šdex
 = 0U; index < 
hpcd
->
In™
.
dev_’dpošts
 ; index++)

465 
	`USBx_INEP
(
šdex
)->
DIEPINT
 = 0xFFU;

466 
	`USBx_OUTEP
(
šdex
)->
DOEPINT
 = 0xFFU;

468 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFFU;

469 
USBx_DEVICE
->
DAINTMSK
 |= 0x10001U;

471 
USBx_DEVICE
->
DOEPMSK
 |ð(
USB_OTG_DOEPMSK_STUPM
 | 
USB_OTG_DOEPMSK_XFRCM
 | 
USB_OTG_DOEPMSK_EPDM
);

472 
USBx_DEVICE
->
DIEPMSK
 |ð(
USB_OTG_DIEPMSK_TOM
 | 
USB_OTG_DIEPMSK_XFRCM
 | 
USB_OTG_DIEPMSK_EPDM
);

475 
USBx_DEVICE
->
DCFG
 &ð~
USB_OTG_DCFG_DAD
;

478 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, (
ušt8_t
 *)hpcd->
S‘up
);

480 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_USBRST
);

484 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_ENUMDNE
))

486 
	`USB_Aùiv©eS‘up
(
hpcd
->
In¡ªû
);

487 
hpcd
->
In¡ªû
->
GUSBCFG
 &ð~
USB_OTG_GUSBCFG_TRDT
;

489 
hpcd
->
In™
.
¥“d
 = 
USB_OTG_SPEED_FULL
;

490 
hpcd
->
In™
.
•0_mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

491 
hpcd
->
In¡ªû
->
GUSBCFG
 |ð(
ušt32_t
)((
USBD_FS_TRDT_VALUE
 << 10Uè& 
USB_OTG_GUSBCFG_TRDT
);

493 
	`HAL_PCD_Re£tC®lback
(
hpcd
);

495 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_ENUMDNE
);

499 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_RXFLVL
))

501 
	`USB_MASK_INTERRUPT
(
hpcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

502 
‹mp
 = 
USBx
->
GRXSTSP
;

503 
•
 = &
hpcd
->
OUT_•
[
‹mp
 & 
USB_OTG_GRXSTSP_EPNUM
];

505 if(((
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
è>> 17Uè=ð
STS_DATA_UPDT
)

507 if((
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) != 0U)

509 
	`USB_R—dPack‘
(
USBx
, 
•
->
xãr_buff
, (
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U);

510 
•
->
xãr_buff
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U;

511 
•
->
xãr_couÁ
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U;

514 ià(((
‹mp
 & 
USB_OTG_GRXSTSP_PKTSTS
è>> 17Uè=ð
STS_SETUP_UPDT
)

516 
	`USB_R—dPack‘
(
USBx
, (
ušt8_t
 *)
hpcd
->
S‘up
, 8U);

517 
•
->
xãr_couÁ
 +ð(
‹mp
 & 
USB_OTG_GRXSTSP_BCNT
) >> 4U;

519 
	`USB_UNMASK_INTERRUPT
(
hpcd
->
In¡ªû
, 
USB_OTG_GINTSTS_RXFLVL
);

523 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SOF
))

525 
	`HAL_PCD_SOFC®lback
(
hpcd
);

526 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SOF
);

530 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IISOIXFR
))

532 
	`HAL_PCD_ISOINIncom¶‘eC®lback
(
hpcd
, 
•num
);

533 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_IISOIXFR
);

537 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
))

539 
	`HAL_PCD_ISOOUTIncom¶‘eC®lback
(
hpcd
, 
•num
);

540 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
);

544 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SRQINT
))

546 
	`HAL_PCD_CÚÃùC®lback
(
hpcd
);

547 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_SRQINT
);

551 if(
	`__HAL_PCD_GET_FLAG
(
hpcd
, 
USB_OTG_GINTSTS_OTGINT
))

553 
‹mp
 = 
hpcd
->
In¡ªû
->
GOTGINT
;

555 if((
‹mp
 & 
USB_OTG_GOTGINT_SEDET
) == USB_OTG_GOTGINT_SEDET)

557 
	`HAL_PCD_DiscÚÃùC®lback
(
hpcd
);

559 
hpcd
->
In¡ªû
->
GOTGINT
 |ð
‹mp
;

562 
	}
}

565 #ià
defšed
 (
USB
)

571 
	$HAL_PCD_IRQHªdËr
(
PCD_HªdËTy³Def
 *
hpcd
)

573 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_CTR
))

577 
	`PCD_EP_ISR_HªdËr
(
hpcd
);

580 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_RESET
))

582 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_RESET
);

583 
	`HAL_PCD_Re£tC®lback
(
hpcd
);

584 
	`HAL_PCD_S‘Add»ss
(
hpcd
, 0U);

587 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_PMAOVR
))

589 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_PMAOVR
);

591 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_ERR
))

593 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_ERR
);

596 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_WKUP
))

598 
hpcd
->
In¡ªû
->
CNTR
 &ð~(
USB_CNTR_LP_MODE
);

599 
hpcd
->
In¡ªû
->
CNTR
 &ð~(
USB_CNTR_FSUSP
);

601 
	`HAL_PCD_ResumeC®lback
(
hpcd
);

603 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_WKUP
);

606 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_SUSP
))

609 
hpcd
->
In¡ªû
->
CNTR
 |ð
USB_CNTR_FSUSP
;

612 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_SUSP
);

614 
hpcd
->
In¡ªû
->
CNTR
 |ð
USB_CNTR_LP_MODE
;

615 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_WKUP
) == 0U)

617 
	`HAL_PCD_Su¥’dC®lback
(
hpcd
);

621 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_SOF
))

623 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_SOF
);

624 
	`HAL_PCD_SOFC®lback
(
hpcd
);

627 ià(
	`__HAL_PCD_GET_FLAG
 (
hpcd
, 
USB_ISTR_ESOF
))

630 
	`__HAL_PCD_CLEAR_FLAG
(
hpcd
, 
USB_ISTR_ESOF
);

632 
	}
}

641 
__w—k
 
	$HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

644 
	`UNUSED
(
hpcd
);

645 
	`UNUSED
(
•num
);

649 
	}
}

657 
__w—k
 
	$HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

660 
	`UNUSED
(
hpcd
);

661 
	`UNUSED
(
•num
);

665 
	}
}

671 
__w—k
 
	$HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

674 
	`UNUSED
(
hpcd
);

678 
	}
}

685 
__w—k
 
	$HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

688 
	`UNUSED
(
hpcd
);

692 
	}
}

699 
__w—k
 
	$HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

702 
	`UNUSED
(
hpcd
);

706 
	}
}

713 
__w—k
 
	$HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

716 
	`UNUSED
(
hpcd
);

720 
	}
}

727 
__w—k
 
	$HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

730 
	`UNUSED
(
hpcd
);

734 
	}
}

742 
__w—k
 
	$HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

745 
	`UNUSED
(
hpcd
);

746 
	`UNUSED
(
•num
);

750 
	}
}

758 
__w—k
 
	$HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

761 
	`UNUSED
(
hpcd
);

762 
	`UNUSED
(
•num
);

766 
	}
}

773 
__w—k
 
	$HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

776 
	`UNUSED
(
hpcd
);

780 
	}
}

787 
__w—k
 
	$HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

790 
	`UNUSED
(
hpcd
);

794 
	}
}

820 
HAL_StusTy³Def
 
	$HAL_PCD_DevCÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
)

822 
	`__HAL_LOCK
(
hpcd
);

823 
	`HAL_PCDEx_S‘CÚÃùiÚS‹
 (
hpcd
, 1);

824 
	`USB_DevCÚÃù
(
hpcd
->
In¡ªû
);

825 
	`__HAL_UNLOCK
(
hpcd
);

826  
HAL_OK
;

827 
	}
}

834 
HAL_StusTy³Def
 
	$HAL_PCD_DevDiscÚÃù
(
PCD_HªdËTy³Def
 *
hpcd
)

836 
	`__HAL_LOCK
(
hpcd
);

837 
	`HAL_PCDEx_S‘CÚÃùiÚS‹
 (
hpcd
, 0U);

838 
	`USB_DevDiscÚÃù
(
hpcd
->
In¡ªû
);

839 
	`__HAL_UNLOCK
(
hpcd
);

840  
HAL_OK
;

841 
	}
}

849 
HAL_StusTy³Def
 
	$HAL_PCD_S‘Add»ss
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
add»ss
)

851 
	`__HAL_LOCK
(
hpcd
);

852 
hpcd
->
USB_Add»ss
 = 
add»ss
;

853 
	`USB_S‘DevAdd»ss
(
hpcd
->
In¡ªû
, 
add»ss
);

854 
	`__HAL_UNLOCK
(
hpcd
);

855  
HAL_OK
;

856 
	}
}

865 
HAL_StusTy³Def
 
	$HAL_PCD_EP_O³n
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, 
ušt16_t
 
•_mps
, ušt8_ˆ
•_ty³
)

867 
HAL_StusTy³Def
 
»t
 = 
HAL_OK
;

868 
PCD_EPTy³Def
 *
•
 = 
NULL
;

870 ià((
•_addr
 & 0x80U) == 0x80U)

872 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7FU];

876 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7FU];

878 
•
->
num
 = 
•_addr
 & 0x7FU;

880 
•
->
is_š
 = (0x80U & 
•_addr
) != 0U;

881 
•
->
max·ck‘
 = 
•_mps
;

882 
•
->
ty³
 = 
•_ty³
;

884 
	`__HAL_LOCK
(
hpcd
);

885 
	`USB_Aùiv©eEndpošt
(
hpcd
->
In¡ªû
 , 
•
);

886 
	`__HAL_UNLOCK
(
hpcd
);

887  
»t
;

888 
	}
}

896 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Clo£
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

898 
PCD_EPTy³Def
 *
•
 = 
NULL
;

900 ià((
•_addr
 & 0x80U) == 0x80U)

902 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7FU];

906 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7FU];

908 
•
->
num
 = 
•_addr
 & 0x7FU;

910 
•
->
is_š
 = (0x80U & 
•_addr
) != 0U;

912 
	`__HAL_LOCK
(
hpcd
);

913 
	`USB_D—ùiv©eEndpošt
(
hpcd
->
In¡ªû
 , 
•
);

914 
	`__HAL_UNLOCK
(
hpcd
);

915  
HAL_OK
;

916 
	}
}

927 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Reûive
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
)

929 
PCD_EPTy³Def
 *
•
 = 
NULL
;

931 
•
 = &
hpcd
->
OUT_•
[
•_addr
 & 0x7FU];

934 
•
->
xãr_buff
 = 
pBuf
;

935 
•
->
xãr_Ën
 = 
Ën
;

936 
•
->
xãr_couÁ
 = 0U;

937 
•
->
is_š
 = 0U;

938 
•
->
num
 = 
•_addr
 & 0x7FU;

940 ià((
•_addr
 & 0x7FU) == 0U)

942 
	`USB_EP0S¹Xãr
(
hpcd
->
In¡ªû
 , 
•
);

946 
	`USB_EPS¹Xãr
(
hpcd
->
In¡ªû
 , 
•
);

949  
HAL_OK
;

950 
	}
}

958 
ušt16_t
 
	$HAL_PCD_EP_G‘RxCouÁ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

960  
hpcd
->
OUT_•
[
•_addr
 & 0xF].
xãr_couÁ
;

961 
	}
}

970 
HAL_StusTy³Def
 
	$HAL_PCD_EP_T¿nsm™
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
, ušt8_ˆ*
pBuf
, 
ušt32_t
 
Ën
)

972 
PCD_EPTy³Def
 *
•
 = 
NULL
;

974 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7FU];

977 
•
->
xãr_buff
 = 
pBuf
;

978 
•
->
xãr_Ën
 = 
Ën
;

979 
•
->
xãr_couÁ
 = 0U;

980 
•
->
is_š
 = 1U;

981 
•
->
num
 = 
•_addr
 & 0x7FU;

983 ià((
•_addr
 & 0x7FU) == 0U)

985 
	`USB_EP0S¹Xãr
(
hpcd
->
In¡ªû
 , 
•
);

989 
	`USB_EPS¹Xãr
(
hpcd
->
In¡ªû
 , 
•
);

992  
HAL_OK
;

993 
	}
}

1001 
HAL_StusTy³Def
 
	$HAL_PCD_EP_S‘SÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1003 
PCD_EPTy³Def
 *
•
 = 
NULL
;

1005 ià((0x80U & 
•_addr
) == 0x80U)

1007 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7FU];

1011 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

1014 
•
->
is_¡®l
 = 1U;

1015 
•
->
num
 = 
•_addr
 & 0x7FU;

1016 
•
->
is_š
 = ((
•_addr
 & 0x80U) == 0x80U);

1018 
	`__HAL_LOCK
(
hpcd
);

1019 
	`USB_EPS‘SÎ
(
hpcd
->
In¡ªû
 , 
•
);

1020 if((
•_addr
 & 0x7FU) == 0U)

1022 
	`USB_EP0_OutS¹
(
hpcd
->
In¡ªû
, (
ušt8_t
 *)hpcd->
S‘up
);

1024 
	`__HAL_UNLOCK
(
hpcd
);

1026  
HAL_OK
;

1027 
	}
}

1035 
HAL_StusTy³Def
 
	$HAL_PCD_EP_CÌSÎ
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1037 
PCD_EPTy³Def
 *
•
 = 
NULL
;

1039 ià((0x80U & 
•_addr
) == 0x80U)

1041 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7FU];

1045 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

1048 
•
->
is_¡®l
 = 0U;

1049 
•
->
num
 = 
•_addr
 & 0x7FU;

1050 
•
->
is_š
 = ((
•_addr
 & 0x80U) == 0x80U);

1052 
	`__HAL_LOCK
(
hpcd
);

1053 
	`USB_EPCË¬SÎ
(
hpcd
->
In¡ªû
 , 
•
);

1054 
	`__HAL_UNLOCK
(
hpcd
);

1056  
HAL_OK
;

1057 
	}
}

1065 
HAL_StusTy³Def
 
	$HAL_PCD_EP_Flush
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•_addr
)

1067 
	`__HAL_LOCK
(
hpcd
);

1069 ià((
•_addr
 & 0x80U) == 0x80U)

1071 
	`USB_FlushTxFifo
(
hpcd
->
In¡ªû
, 
•_addr
 & 0x7FU);

1075 
	`USB_FlushRxFifo
(
hpcd
->
In¡ªû
);

1078 
	`__HAL_UNLOCK
(
hpcd
);

1080  
HAL_OK
;

1081 
	}
}

1088 
HAL_StusTy³Def
 
	$HAL_PCD_Aùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
)

1090 (
	`USB_Aùiv©eRemÙeWakeup
(
hpcd
->
In¡ªû
));

1091 
	}
}

1098 
HAL_StusTy³Def
 
	$HAL_PCD_DeAùiv©eRemÙeWakeup
(
PCD_HªdËTy³Def
 *
hpcd
)

1100 (
	`USB_DeAùiv©eRemÙeWakeup
(
hpcd
->
In¡ªû
));

1101 
	}
}

1126 
PCD_S‹Ty³Def
 
	$HAL_PCD_G‘S‹
(
PCD_HªdËTy³Def
 *
hpcd
)

1128  
hpcd
->
S‹
;

1129 
	}
}

1142 #ià
defšed
 (
USB_OTG_FS
)

1151 
HAL_StusTy³Def
 
	$PCD_Wr™eEm±yTxFifo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt32_t
 
•num
)

1153 
USB_OTG_Glob®Ty³Def
 *
USBx
 = 
hpcd
->
In¡ªû
;

1154 
USB_OTG_EPTy³Def
 *
•
 = 
NULL
;

1155 
št32_t
 
Ën
 = 0;

1156 
ušt32_t
 
Ën32b
 = 0U;

1157 
ušt32_t
 
fifÛm±ymsk
 = 0U;

1159 
•
 = &
hpcd
->
IN_•
[
•num
];

1160 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

1162 ià(
Ën
 > 
•
->
max·ck‘
)

1164 
Ën
 = 
•
->
max·ck‘
;

1167 
Ën32b
 = (
Ën
 + 3U) / 4U;

1169 (
	`USBx_INEP
(
•num
)->
DTXFSTS
 & 
USB_OTG_DTXFSTS_INEPTFSAV
è> 
Ën32b
 &&

1170 
•
->
xãr_couÁ
 <ƒp->
xãr_Ën
 &&

1171 
•
->
xãr_Ën
 != 0U)

1174 
Ën
 = 
•
->
xãr_Ën
 -ƒp->
xãr_couÁ
;

1176 ià((
ušt32_t
)
Ën
 > 
•
->
max·ck‘
)

1178 
Ën
 = 
•
->
max·ck‘
;

1180 
Ën32b
 = (
Ën
 + 3U) / 4U;

1182 
	`USB_Wr™ePack‘
(
USBx
, 
•
->
xãr_buff
, 
•num
, 
Ën
);

1184 
•
->
xãr_buff
 +ð
Ën
;

1185 
•
->
xãr_couÁ
 +ð
Ën
;

1188 if(
Ën
 <= 0)

1190 
fifÛm±ymsk
 = 0x01U << 
•num
;

1191 
USBx_DEVICE
->
DIEPEMPMSK
 &ð~
fifÛm±ymsk
;

1195  
HAL_OK
;

1196 
	}
}

1199 #ià
defšed
 (
USB
)

1205 
HAL_StusTy³Def
 
	$PCD_EP_ISR_HªdËr
(
PCD_HªdËTy³Def
 *
hpcd
)

1207 
PCD_EPTy³Def
 *
•
 = 
NULL
;

1208 
ušt16_t
 
couÁ
 = 0;

1209 
ušt8_t
 
•šdex
 = 0;

1210 
__IO
 
ušt16_t
 
wI¡r
 = 0;

1211 
__IO
 
ušt16_t
 
wEPV®
 = 0;

1214 ((
wI¡r
 = 
hpcd
->
In¡ªû
->
ISTR
è& 
USB_ISTR_CTR
) != 0)

1217 
•šdex
 = (
ušt8_t
)(
wI¡r
 & 
USB_ISTR_EP_ID
);

1219 ià(
•šdex
 == 0)

1224 ià((
wI¡r
 & 
USB_ISTR_DIR
) == 0)

1230 
	`PCD_CLEAR_TX_EP_CTR
(
hpcd
->
In¡ªû
, 
PCD_ENDP0
);

1231 
•
 = &
hpcd
->
IN_•
[0];

1233 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_TX_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1234 
•
->
xãr_buff
 +ð•->
xãr_couÁ
;

1237 
	`HAL_PCD_D©aInSgeC®lback
(
hpcd
, 0U);

1240 if((
hpcd
->
USB_Add»ss
 > 0U)&& ( 
•
->
xãr_Ën
 == 0U))

1242 
hpcd
->
In¡ªû
->
DADDR
 = (hpcd->
USB_Add»ss
 | 
USB_DADDR_EF
);

1243 
hpcd
->
USB_Add»ss
 = 0U;

1253 
•
 = &
hpcd
->
OUT_•
[0U];

1254 
wEPV®
 = 
	`PCD_GET_ENDPOINT
(
hpcd
->
In¡ªû
, 
PCD_ENDP0
);

1256 ià((
wEPV®
 & 
USB_EP_SETUP
) != 0U)

1259 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_RX_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1260 
	`USB_R—dPMA
(
hpcd
->
In¡ªû
, (
ušt8_t
*)hpcd->
S‘up
 ,
•
->
pm¯d»ss
 ,ƒp->
xãr_couÁ
);

1262 
	`PCD_CLEAR_RX_EP_CTR
(
hpcd
->
In¡ªû
, 
PCD_ENDP0
);

1265 
	`HAL_PCD_S‘upSgeC®lback
(
hpcd
);

1268 ià((
wEPV®
 & 
USB_EP_CTR_RX
) != 0U)

1270 
	`PCD_CLEAR_RX_EP_CTR
(
hpcd
->
In¡ªû
, 
PCD_ENDP0
);

1272 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_RX_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1274 ià(
•
->
xãr_couÁ
 != 0U)

1276 
	`USB_R—dPMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯d»ss
,ƒp->
xãr_couÁ
);

1277 
•
->
xãr_buff
+óp->
xãr_couÁ
;

1281 
	`HAL_PCD_D©aOutSgeC®lback
(
hpcd
, 0U);

1283 
	`PCD_SET_EP_RX_CNT
(
hpcd
->
In¡ªû
, 
PCD_ENDP0
, 
•
->
max·ck‘
);

1284 
	`PCD_SET_EP_RX_STATUS
(
hpcd
->
In¡ªû
, 
PCD_ENDP0
, 
USB_EP_RX_VALID
);

1293 
wEPV®
 = 
	`PCD_GET_ENDPOINT
(
hpcd
->
In¡ªû
, 
•šdex
);

1294 ià((
wEPV®
 & 
USB_EP_CTR_RX
) != 0U)

1297 
	`PCD_CLEAR_RX_EP_CTR
(
hpcd
->
In¡ªû
, 
•šdex
);

1298 
•
 = &
hpcd
->
OUT_•
[
•šdex
];

1301 ià(
•
->
doubËbufãr
 == 0U)

1303 
couÁ
 = 
	`PCD_GET_EP_RX_CNT
(
hpcd
->
In¡ªû
, 
•
->
num
);

1304 ià(
couÁ
 != 0U)

1306 
	`USB_R—dPMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯d»ss
, 
couÁ
);

1311 ià(
	`PCD_GET_ENDPOINT
(
hpcd
->
In¡ªû
, 
•
->
num
è& 
USB_EP_DTOG_RX
)

1314 
couÁ
 = 
	`PCD_GET_EP_DBUF0_CNT
(
hpcd
->
In¡ªû
, 
•
->
num
);

1315 ià(
couÁ
 != 0U)

1317 
	`USB_R—dPMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯ddr0
, 
couÁ
);

1323 
couÁ
 = 
	`PCD_GET_EP_DBUF1_CNT
(
hpcd
->
In¡ªû
, 
•
->
num
);

1324 ià(
couÁ
 != 0U)

1326 
	`USB_R—dPMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯ddr1
, 
couÁ
);

1329 
	`PCD_F»eU£rBufãr
(
hpcd
->
In¡ªû
, 
•
->
num
, 
PCD_EP_DBUF_OUT
);

1332 
•
->
xãr_couÁ
+=
couÁ
;

1333 
•
->
xãr_buff
+=
couÁ
;

1335 ià((
•
->
xãr_Ën
 =ð0Uè|| (
couÁ
 <ƒp->
max·ck‘
))

1338 
	`HAL_PCD_D©aOutSgeC®lback
(
hpcd
, 
•
->
num
);

1342 
	`HAL_PCD_EP_Reûive
(
hpcd
, 
•
->
num
,ƒp->
xãr_buff
,ƒp->
xãr_Ën
);

1347 ià((
wEPV®
 & 
USB_EP_CTR_TX
) != 0U)

1349 
•
 = &
hpcd
->
IN_•
[
•šdex
];

1352 
	`PCD_CLEAR_TX_EP_CTR
(
hpcd
->
In¡ªû
, 
•šdex
);

1355 ià(
•
->
doubËbufãr
 == 0U)

1357 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_TX_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1358 ià(
•
->
xãr_couÁ
 != 0U)

1360 
	`USB_Wr™ePMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯d»ss
,ƒp->
xãr_couÁ
);

1365 ià(
	`PCD_GET_ENDPOINT
(
hpcd
->
In¡ªû
, 
•
->
num
è& 
USB_EP_DTOG_TX
)

1368 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_DBUF0_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1369 ià(
•
->
xãr_couÁ
 != 0U)

1371 
	`USB_Wr™ePMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯ddr0
,ƒp->
xãr_couÁ
);

1377 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_DBUF1_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1378 ià(
•
->
xãr_couÁ
 != 0U)

1380 
	`USB_Wr™ePMA
(
hpcd
->
In¡ªû
, 
•
->
xãr_buff
,ƒp->
pm¯ddr1
,ƒp->
xãr_couÁ
);

1383 
	`PCD_F»eU£rBufãr
(
hpcd
->
In¡ªû
, 
•
->
num
, 
PCD_EP_DBUF_IN
);

1386 
•
->
xãr_couÁ
 = 
	`PCD_GET_EP_TX_CNT
(
hpcd
->
In¡ªû
,ƒp->
num
);

1387 
•
->
xãr_buff
+óp->
xãr_couÁ
;

1390 ià(
•
->
xãr_Ën
 == 0U)

1393 
	`HAL_PCD_D©aInSgeC®lback
(
hpcd
, 
•
->
num
);

1397 
	`HAL_PCD_EP_T¿nsm™
(
hpcd
, 
•
->
num
,ƒp->
xãr_buff
,ƒp->
xãr_Ën
);

1402  
HAL_OK
;

1403 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_pcd_ex.c

44 
	~"¡m32f1xx_h®.h
"

50 #ifdeà
HAL_PCD_MODULE_ENABLED


52 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

53 
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
) || \

54 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

55 
defšed
(
STM32F105xC
è|| 
	$defšed
(
STM32F107xC
)

89 #ià
	`defšed
 (
USB_OTG_FS
)

97 
HAL_StusTy³Def
 
	$HAL_PCDEx_S‘TxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
fifo
, 
ušt16_t
 
size
)

99 
ušt8_t
 
šdex
 = 0;

100 
ušt32_t
 
Tx_Off£t
 = 0U;

112 
Tx_Off£t
 = 
hpcd
->
In¡ªû
->
GRXFSIZ
;

114 if(
fifo
 == 0U)

116 
hpcd
->
In¡ªû
->
DIEPTXF0_HNPTXFSIZ
 = (
size
 << 16Uè| 
Tx_Off£t
;

120 
Tx_Off£t
 +ð(
hpcd
->
In¡ªû
->
DIEPTXF0_HNPTXFSIZ
) >> 16U;

121 
šdex
 = 0; index < (
fifo
 - 1); index++)

123 
Tx_Off£t
 +ð(
hpcd
->
In¡ªû
->
DIEPTXF
[
šdex
] >> 16U);

127 
hpcd
->
In¡ªû
->
DIEPTXF
[
fifo
 - 1U] = (
size
 << 16Uè| 
Tx_Off£t
;

131  
HAL_OK
;

132 
	}
}

140 
HAL_StusTy³Def
 
	$HAL_PCDEx_S‘RxFiFo
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt16_t
 
size
)

142 
hpcd
->
In¡ªû
->
GRXFSIZ
 = 
size
;

143  
HAL_OK
;

144 
	}
}

147 #ià
defšed
 (
USB
)

165 
HAL_StusTy³Def
 
	$HAL_PCDEx_PMACÚfig
(
PCD_HªdËTy³Def
 *
hpcd
,

166 
ušt16_t
 
•_addr
,

167 
ušt16_t
 
•_kšd
,

168 
ušt32_t
 
pm¯d»ss
)

171 
PCD_EPTy³Def
 *
•
 = 
NULL
;

174 ià((
•_addr
 & 0x80U) == 0x80U)

176 
•
 = &
hpcd
->
IN_•
[
•_addr
 & 0x7FU];

180 
•
 = &
hpcd
->
OUT_•
[
•_addr
];

184 ià(
•_kšd
 =ð
PCD_SNG_BUF
)

187 
•
->
doubËbufãr
 = 0U;

189 
•
->
pm¯d»ss
 = (
ušt16_t
)pmaadress;

194 
•
->
doubËbufãr
 = 1U;

196 
•
->
pm¯ddr0
 = 
pm¯d»ss
 & 0x0000FFFFU;

197 
•
->
pm¯ddr1
 = (
pm¯d»ss
 & 0xFFFF0000U) >> 16U;

200  
HAL_OK
;

201 
	}
}

219 
__w—k
 
	$HAL_PCDEx_S‘CÚÃùiÚS‹
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
¡©e
)

222 
	`UNUSED
(
hpcd
);

223 
	`UNUSED
(
¡©e
);

227 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_pwr.c

45 
	~"¡m32f1xx_h®.h
"

56 #ifdeà
HAL_PWR_MODULE_ENABLED


68 
	#PVD_MODE_IT
 0x00010000U

	)

69 
	#PVD_MODE_EVT
 0x00020000U

	)

70 
	#PVD_RISING_EDGE
 0x00000001U

	)

71 
	#PVD_FALLING_EDGE
 0x00000002U

	)

81 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

82 
	#PWR_CR_OFFSET
 0x00U

	)

83 
	#PWR_CSR_OFFSET
 0x04U

	)

84 
	#PWR_CR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CR_OFFSET
)

	)

85 
	#PWR_CSR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CSR_OFFSET
)

	)

95 
	#LPSDSR_BIT_NUMBER
 
PWR_CR_LPDS_Pos


	)

96 
	#CR_LPSDSR_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
LPSDSR_BIT_NUMBER
 * 4U)))

	)

99 
	#DBP_BIT_NUMBER
 
PWR_CR_DBP_Pos


	)

100 
	#CR_DBP_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
DBP_BIT_NUMBER
 * 4U)))

	)

103 
	#PVDE_BIT_NUMBER
 
PWR_CR_PVDE_Pos


	)

104 
	#CR_PVDE_BB
 ((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
PVDE_BIT_NUMBER
 * 4U)))

	)

116 
	#CSR_EWUP_BB
(
VAL
è((
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
	`POSITION_VAL
(VALè* 4U)))

	)

131 
PWR_Ov”lßdWã
();

134 
__NOINLINE


135 
	$PWR_Ov”lßdWã
()

137 
__asm
 volatile( "wfe" );

138 
__asm
 volatile( "nop" );

139 
	}
}

174 
	$HAL_PWR_DeIn™
()

176 
	`__HAL_RCC_PWR_FORCE_RESET
();

177 
	`__HAL_RCC_PWR_RELEASE_RESET
();

178 
	}
}

187 
	$HAL_PWR_EÇbËBkUpAcûss
()

190 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
ENABLE
;

191 
	}
}

200 
	$HAL_PWR_Di§bËBkUpAcûss
()

203 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
DISABLE
;

204 
	}
}

334 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

337 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

338 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

341 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

344 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

345 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

346 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

347 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

350 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

352 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

356 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

358 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

362 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

364 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

367 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

369 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

371 
	}
}

377 
	$HAL_PWR_EÇbËPVD
()

380 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
ENABLE
;

381 
	}
}

387 
	$HAL_PWR_Di§bËPVD
()

390 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
DISABLE
;

391 
	}
}

400 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

403 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

405 *(
__IO
 
ušt32_t
 *è
	`CSR_EWUP_BB
(
WakeUpPšx
èð(ušt32_t)
ENABLE
;

406 
	}
}

415 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

418 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

420 *(
__IO
 
ušt32_t
 *è
	`CSR_EWUP_BB
(
WakeUpPšx
èð(ušt32_t)
DISABLE
;

421 
	}
}

435 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

440 
	`UNUSED
(
ReguÏtÜ
);

442 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

445 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

448 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

451 
	`__WFI
();

456 
	`__SEV
();

457 
	`__WFE
();

458 
	`__WFE
();

460 
	}
}

481 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

484 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

485 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

488 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

491 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_LPDS
, 
ReguÏtÜ
);

494 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

497 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

500 
	`__WFI
();

505 
	`__SEV
();

506 
	`PWR_Ov”lßdWã
();

507 
	`PWR_Ov”lßdWã
();

510 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

511 
	}
}

521 
	$HAL_PWR_EÁ”STANDBYMode
()

524 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

527 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

530 #ià
	`defšed
 ( 
__CC_ARM
)

531 
	`__fÜû_¡Ües
();

534 
	`__WFI
();

535 
	}
}

546 
	$HAL_PWR_EÇbËSË•OnEx™
()

549 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

550 
	}
}

559 
	$HAL_PWR_Di§bËSË•OnEx™
()

562 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

563 
	}
}

572 
	$HAL_PWR_EÇbËSEVOnP’d
()

575 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

576 
	}
}

585 
	$HAL_PWR_Di§bËSEVOnP’d
()

588 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

589 
	}
}

598 
	$HAL_PWR_PVD_IRQHªdËr
()

601 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

604 
	`HAL_PWR_PVDC®lback
();

607 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

609 
	}
}

615 
__w—k
 
	$HAL_PWR_PVDC®lback
()

620 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.c

81 
	~"¡m32f1xx_h®.h
"

92 #ifdeà
HAL_RCC_MODULE_ENABLED


107 
	#MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

108 
	#MCO1_GPIO_PORT
 
GPIOA


	)

109 
	#MCO1_PIN
 
GPIO_PIN_8


	)

124 
RCC_D–ay
(
ušt32_t
 
md–ay
);

219 
	$HAL_RCC_DeIn™
()

222 
	`CLEAR_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SW
);

225 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_CSSON
 | 
RCC_CR_PLLON
);

228 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

231 
	`CLEAR_REG
(
RCC
->
CFGR
);

234 
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSITRIM
, (0x10U << 
RCC_CR_HSITRIM_Pos
));

236 #ià
	`defšed
(
RCC_CFGR2_SUPPORT
)

238 
	`CLEAR_REG
(
RCC
->
CFGR2
);

242 
	`CLEAR_REG
(
RCC
->
CIR
);

245 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

246 
	}
}

263 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

265 
ušt32_t
 
tick¡¬t
 = 0U;

268 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

269 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

272 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

275 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

278 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

279 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
)))

281 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

283  
HAL_ERROR
;

289 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

293 if(
RCC_OscIn™SŒuù
->
HSES‹
 !ð
RCC_HSE_OFF
)

296 
tick¡¬t
 = 
	`HAL_G‘Tick
();

299 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

301 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

303  
HAL_TIMEOUT
;

310 
tick¡¬t
 = 
	`HAL_G‘Tick
();

313 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

315 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

317  
HAL_TIMEOUT
;

324 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

327 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

328 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

331 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

332 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSI_DIV2
)))

335 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

337  
HAL_ERROR
;

343 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

349 if(
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_OFF
)

352 
	`__HAL_RCC_HSI_ENABLE
();

355 
tick¡¬t
 = 
	`HAL_G‘Tick
();

358 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

360 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

362  
HAL_TIMEOUT
;

367 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

372 
	`__HAL_RCC_HSI_DISABLE
();

375 
tick¡¬t
 = 
	`HAL_G‘Tick
();

378 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

380 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

382  
HAL_TIMEOUT
;

389 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

392 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

395 if(
RCC_OscIn™SŒuù
->
LSIS‹
 !ð
RCC_LSI_OFF
)

398 
	`__HAL_RCC_LSI_ENABLE
();

401 
tick¡¬t
 = 
	`HAL_G‘Tick
();

404 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

406 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

408  
HAL_TIMEOUT
;

413 
	`RCC_D–ay
(1);

418 
	`__HAL_RCC_LSI_DISABLE
();

421 
tick¡¬t
 = 
	`HAL_G‘Tick
();

424 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

426 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

428  
HAL_TIMEOUT
;

434 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

436 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

439 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

443 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

445 
	`__HAL_RCC_PWR_CLK_ENABLE
();

446 
pwrþkchªged
 = 
SET
;

449 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

452 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

455 
tick¡¬t
 = 
	`HAL_G‘Tick
();

457 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

459 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

461  
HAL_TIMEOUT
;

467 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

469 if(
RCC_OscIn™SŒuù
->
LSES‹
 !ð
RCC_LSE_OFF
)

472 
tick¡¬t
 = 
	`HAL_G‘Tick
();

475 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

477 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

479  
HAL_TIMEOUT
;

486 
tick¡¬t
 = 
	`HAL_G‘Tick
();

489 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

491 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

493  
HAL_TIMEOUT
;

499 if(
pwrþkchªged
 =ð
SET
)

501 
	`__HAL_RCC_PWR_CLK_DISABLE
();

505 #ià
	`defšed
(
RCC_CR_PLL2ON
)

508 
	`as£¹_·¿m
(
	`IS_RCC_PLL2
(
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
));

509 ià((
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
è!ð
RCC_PLL2_NONE
)

513 if((
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
) && \

514 (
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) && \

515 ((
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
)è=ð
RCC_CFGR2_PREDIV1SRC_PLL2
))

517  
HAL_ERROR
;

521 if((
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
è=ð
RCC_PLL2_ON
)

524 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
RCC_OscIn™SŒuù
->
PLL2
.
PLL2MUL
));

525 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
));

529 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL3ON
) && \

530 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
))

532  
HAL_ERROR
;

536 
	`__HAL_RCC_PLL2_DISABLE
();

539 
tick¡¬t
 = 
	`HAL_G‘Tick
();

542 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

544 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

546  
HAL_TIMEOUT
;

551 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
);

554 
	`__HAL_RCC_PLL2_CONFIG
(
RCC_OscIn™SŒuù
->
PLL2
.
PLL2MUL
);

557 
	`__HAL_RCC_PLL2_ENABLE
();

560 
tick¡¬t
 = 
	`HAL_G‘Tick
();

563 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è=ð
RESET
)

565 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

567  
HAL_TIMEOUT
;

574 
	`CLEAR_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1SRC
);

577 
	`__HAL_RCC_PLL2_DISABLE
();

580 
tick¡¬t
 = 
	`HAL_G‘Tick
();

583 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

585 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

587  
HAL_TIMEOUT
;

597 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

598 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

601 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

603 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

606 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

607 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
));

610 
	`__HAL_RCC_PLL_DISABLE
();

613 
tick¡¬t
 = 
	`HAL_G‘Tick
();

616 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

618 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

620  
HAL_TIMEOUT
;

626 if(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 =ð
RCC_PLLSOURCE_HSE
)

629 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV
(
RCC_OscIn™SŒuù
->
HSEP»divV®ue
));

630 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

631 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_OscIn™SŒuù
->
P»div1Sourû
));

634 
	`SET_BIT
(
RCC
->
CFGR2
, 
RCC_OscIn™SŒuù
->
P»div1Sourû
);

638 
	`__HAL_RCC_HSE_PREDIV_CONFIG
(
RCC_OscIn™SŒuù
->
HSEP»divV®ue
);

642 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

643 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
);

645 
	`__HAL_RCC_PLL_ENABLE
();

648 
tick¡¬t
 = 
	`HAL_G‘Tick
();

651 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

653 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

655  
HAL_TIMEOUT
;

662 
	`__HAL_RCC_PLL_DISABLE
();

665 
tick¡¬t
 = 
	`HAL_G‘Tick
();

668 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

670 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

672  
HAL_TIMEOUT
;

679  
HAL_ERROR
;

683  
HAL_OK
;

684 
	}
}

709 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

711 
ušt32_t
 
tick¡¬t
 = 0U;

714 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

715 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

716 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

722 #ià
	`defšed
(
FLASH_ACR_LATENCY
)

724 if(
FL©’cy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

727 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

731 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

733  
HAL_ERROR
;

739 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

741 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

742 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

746 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

748 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

751 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

754 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

756  
HAL_ERROR
;

760 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

763 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

765  
HAL_ERROR
;

772 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

774  
HAL_ERROR
;

777 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

780 
tick¡¬t
 = 
	`HAL_G‘Tick
();

782 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

784 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

786 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

788  
HAL_TIMEOUT
;

792 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

794 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

796 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

798  
HAL_TIMEOUT
;

804 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

806 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

808  
HAL_TIMEOUT
;

813 #ià
	`defšed
(
FLASH_ACR_LATENCY
)

815 if(
FL©’cy
 < (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

818 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

822 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

824  
HAL_ERROR
;

830 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

832 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

833 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

837 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

839 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

840 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3));

844 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
RCC_CFGR_HPRE_Pos
];

847 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

849  
HAL_OK
;

850 
	}
}

902 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

904 
GPIO_In™Ty³Def
 
gpio
 = {0U};

907 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

908 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

909 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

912 
	`UNUSED
(
RCC_MCOx
);

913 
	`UNUSED
(
RCC_MCODiv
);

916 
gpio
.
Mode
 = 
GPIO_MODE_AF_PP
;

917 
gpio
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

918 
gpio
.
PuÎ
 = 
GPIO_NOPULL
;

919 
gpio
.
Pš
 = 
MCO1_PIN
;

922 
	`MCO1_CLK_ENABLE
();

924 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
gpio
);

927 
	`__HAL_RCC_MCO1_CONFIG
(
RCC_MCOSourû
, 
RCC_MCODiv
);

928 
	}
}

939 
	$HAL_RCC_EÇbËCSS
()

941 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
ENABLE
;

942 
	}
}

948 
	$HAL_RCC_Di§bËCSS
()

950 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
DISABLE
;

951 
	}
}

982 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

984 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

985 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};

986 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

988 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};

989 #ià
	`defšed
(
RCC_CFGR2_PREDIV1
)

990 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

992 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[2] = {1, 2};

996 
ušt32_t
 
tm´eg
 = 0U, 
´ediv
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

997 
ušt32_t
 
sysþockäeq
 = 0U;

998 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

999 
ušt32_t
 
´ediv2
 = 0U, 
¶l2mul
 = 0U;

1002 
tm´eg
 = 
RCC
->
CFGR
;

1005 
tm´eg
 & 
RCC_CFGR_SWS
)

1007 
RCC_SYSCLKSOURCE_STATUS_HSE
:

1009 
sysþockäeq
 = 
HSE_VALUE
;

1012 
RCC_SYSCLKSOURCE_STATUS_PLLCLK
:

1014 
¶lmul
 = 
aPLLMULFaùÜTabË
[(
ušt32_t
)(
tm´eg
 & 
RCC_CFGR_PLLMULL
è>> 
RCC_CFGR_PLLMULL_Pos
];

1015 ià((
tm´eg
 & 
RCC_CFGR_PLLSRC
è!ð
RCC_PLLSOURCE_HSI_DIV2
)

1017 #ià
	`defšed
(
RCC_CFGR2_PREDIV1
)

1018 
´ediv
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
è>> 
RCC_CFGR2_PREDIV1_Pos
];

1020 
´ediv
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è>> 
RCC_CFGR_PLLXTPRE_Pos
];

1022 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

1024 if(
	`HAL_IS_BIT_SET
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1SRC
))

1028 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

1029 
¶l2mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
è>> 
RCC_CFGR2_PLL2MUL_Pos
) + 2;

1030 
¶lþk
 = (
ušt32_t
)((((
HSE_VALUE
 / 
´ediv2
è* 
¶l2mul
è/ 
´ediv
è* 
¶lmul
);

1035 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 / 
´ediv
è* 
¶lmul
);

1040 ià(
¶lmul
 =ð
aPLLMULFaùÜTabË
[(
ušt32_t
)(
RCC_CFGR_PLLMULL6_5
è>> 
RCC_CFGR_PLLMULL_Pos
])

1042 
¶lþk
 =…llclk / 2;

1046 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 / 
´ediv
è* 
¶lmul
);

1052 
¶lþk
 = (
ušt32_t
)((
HSI_VALUE
 >> 1è* 
¶lmul
);

1054 
sysþockäeq
 = 
¶lþk
;

1057 
RCC_SYSCLKSOURCE_STATUS_HSI
:

1060 
sysþockäeq
 = 
HSI_VALUE
;

1064  
sysþockäeq
;

1065 
	}
}

1076 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

1078  
Sy¡emCÜeClock
;

1079 
	}
}

1087 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

1090  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
è>> 
RCC_CFGR_PPRE1_Pos
]);

1091 
	}
}

1099 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

1102  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
è>> 
RCC_CFGR_PPRE2_Pos
]);

1103 
	}
}

1112 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

1115 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

1118 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 \

1119 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

1121 #ià
	`defšed
(
RCC_CFGR2_PREDIV1SRC
)

1123 
RCC_OscIn™SŒuù
->
P»div1Sourû
 = 
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
);

1127 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

1129 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

1131 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

1133 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

1137 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

1139 
RCC_OscIn™SŒuù
->
HSEP»divV®ue
 = 
	`__HAL_RCC_HSE_GET_PREDIV
();

1142 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

1144 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

1148 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

1151 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 & 
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_Pos
);

1154 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

1156 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

1158 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

1160 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1164 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1168 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1170 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1174 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1179 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1181 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1185 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1187 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
);

1188 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
);

1189 #ià
	`defšed
(
RCC_CR_PLL2ON
)

1191 if((
RCC
->
CR
 &
RCC_CR_PLL2ON
) == RCC_CR_PLL2ON)

1193 
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
 = 
RCC_PLL2_ON
;

1197 
RCC_OscIn™SŒuù
->
PLL2
.
PLL2S‹
 = 
RCC_PLL2_OFF
;

1199 
RCC_OscIn™SŒuù
->
PLL2
.
HSEP»div2V®ue
 = 
	`__HAL_RCC_HSE_GET_PREDIV2
();

1200 
RCC_OscIn™SŒuù
->
PLL2
.
PLL2MUL
 = (
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
);

1202 
	}
}

1212 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1215 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

1216 
	`as£¹_·¿m
(
pFL©’cy
 !ð
NULL
);

1219 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1222 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1225 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1228 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1231 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3);

1233 #ià 
	`defšed
(
FLASH_ACR_LATENCY
)

1235 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1238 *
pFL©’cy
 = (
ušt32_t
)
FLASH_LATENCY_0
;

1240 
	}
}

1247 
	$HAL_RCC_NMI_IRQHªdËr
()

1250 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1253 
	`HAL_RCC_CSSC®lback
();

1256 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1258 
	}
}

1265 
	$RCC_D–ay
(
ušt32_t
 
md–ay
)

1267 
__IO
 
ušt32_t
 
D–ay
 = 
md–ay
 * (
Sy¡emCÜeClock
 / 8U / 1000U);

1270 
	`__NOP
();

1272 
D–ay
 --);

1273 
	}
}

1279 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1284 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc_ex.c

43 
	~"¡m32f1xx_h®.h
"

49 #ifdeà
HAL_RCC_MODULE_ENABLED


118 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

120 
ušt32_t
 
tick¡¬t
 = 0U, 
‹mp_»g
 = 0U;

121 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

122 
ušt32_t
 
¶Ïùive
 = 0U;

126 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

129 ià((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == RCC_PERIPHCLK_RTC))

132 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

134 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

139 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

141 
	`__HAL_RCC_PWR_CLK_ENABLE
();

142 
pwrþkchªged
 = 
SET
;

145 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

148 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

151 
tick¡¬t
 = 
	`HAL_G‘Tick
();

153 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

155 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

157  
HAL_TIMEOUT
;

163 
‹mp_»g
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

164 if((
‹mp_»g
 !ð0x00000000Uè&& (‹mp_»g !ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

167 
‹mp_»g
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

169 
	`__HAL_RCC_BACKUPRESET_FORCE
();

170 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

172 
RCC
->
BDCR
 = 
‹mp_»g
;

175 ià(
	`HAL_IS_BIT_SET
(
‹mp_»g
, 
RCC_BDCR_LSEON
))

178 
tick¡¬t
 = 
	`HAL_G‘Tick
();

181 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

183 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_LSE_TIMEOUT_VALUE
)

185  
HAL_TIMEOUT
;

190 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

193 if(
pwrþkchªged
 =ð
SET
)

195 
	`__HAL_RCC_PWR_CLK_DISABLE
();

200 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_ADC
) == RCC_PERIPHCLK_ADC)

203 
	`as£¹_·¿m
(
	`IS_RCC_ADCPLLCLK_DIV
(
P”hClkIn™
->
AdcClockS–eùiÚ
));

206 
	`__HAL_RCC_ADC_CONFIG
(
P”hClkIn™
->
AdcClockS–eùiÚ
);

209 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

211 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S2
) == RCC_PERIPHCLK_I2S2)

214 
	`as£¹_·¿m
(
	`IS_RCC_I2S2CLKSOURCE
(
P”hClkIn™
->
I2s2ClockS–eùiÚ
));

217 
	`__HAL_RCC_I2S2_CONFIG
(
P”hClkIn™
->
I2s2ClockS–eùiÚ
);

221 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S3
) == RCC_PERIPHCLK_I2S3)

224 
	`as£¹_·¿m
(
	`IS_RCC_I2S3CLKSOURCE
(
P”hClkIn™
->
I2s3ClockS–eùiÚ
));

227 
	`__HAL_RCC_I2S3_CONFIG
(
P”hClkIn™
->
I2s3ClockS–eùiÚ
);

232 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
è|| HAL_IS_BIT_SET(RCC->CFGR2, 
RCC_CFGR2_I2S3SRC
))

235 
¶Ïùive
 = 1;

239 ià(
¶Ïùive
 == 1)

242 ià(
	`HAL_IS_BIT_CLR
(
RCC
->
CR
, 
RCC_CR_PLL3ON
))

245 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_MUL
(
P”hClkIn™
->
PLLI2S
.
PLLI2SMUL
));

246 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
P”hClkIn™
->
PLLI2S
.
HSEP»div2V®ue
));

250 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL2ON
) && \

251 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
P”hClkIn™
->
PLLI2S
.
HSEP»div2V®ue
))

253  
HAL_ERROR
;

257 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
P”hClkIn™
->
PLLI2S
.
HSEP»div2V®ue
);

260 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SMUL
);

263 
	`__HAL_RCC_PLLI2S_ENABLE
();

266 
tick¡¬t
 = 
	`HAL_G‘Tick
();

269 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

271 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

273  
HAL_TIMEOUT
;

280 ià(
	`READ_BIT
(
RCC
->
CFGR2
, 
RCC_CFGR2_PLL3MUL
è!ð
P”hClkIn™
->
PLLI2S
.
PLLI2SMUL
)

282  
HAL_ERROR
;

288 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

289 || 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

290 || 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

292 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USB
) == RCC_PERIPHCLK_USB)

295 
	`as£¹_·¿m
(
	`IS_RCC_USBPLLCLK_DIV
(
P”hClkIn™
->
UsbClockS–eùiÚ
));

298 
	`__HAL_RCC_USB_CONFIG
(
P”hClkIn™
->
UsbClockS–eùiÚ
);

302  
HAL_OK
;

303 
	}
}

312 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

314 
ušt32_t
 
¤cþk
 = 0U;

317 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_RTC
;

320 
¤cþk
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

322 
P”hClkIn™
->
RTCClockS–eùiÚ
 = 
¤cþk
;

325 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_ADC
;

326 
P”hClkIn™
->
AdcClockS–eùiÚ
 = 
	`__HAL_RCC_GET_ADC_SOURCE
();

328 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

330 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S2
;

331 
P”hClkIn™
->
I2s2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S2_SOURCE
();

334 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S3
;

335 
P”hClkIn™
->
I2s3ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S3_SOURCE
();

339 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

341 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S2
;

342 
P”hClkIn™
->
I2s2ClockS–eùiÚ
 = 
RCC_I2S2CLKSOURCE_SYSCLK
;

345 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_I2S3
;

346 
P”hClkIn™
->
I2s3ClockS–eùiÚ
 = 
RCC_I2S3CLKSOURCE_SYSCLK
;

350 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

351 || 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

352 || 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

354 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USB
;

355 
P”hClkIn™
->
UsbClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USB_SOURCE
();

357 
	}
}

405 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

407 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

408 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};

409 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

411 
ušt32_t
 
´ediv1
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

412 
ušt32_t
 
¶l2mul
 = 0U, 
¶l3mul
 = 0U, 
´ediv2
 = 0U;

414 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
) || \

415 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

416 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};

417 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[2] = {1, 2};

419 
ušt32_t
 
´ediv1
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

421 
ušt32_t
 
‹mp_»g
 = 0U, 
äequ’cy
 = 0U;

424 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClk
));

426 
P”hClk
)

428 #ià
	`defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
è|| defšed(
STM32F103x6
)\

429 || 
	`defšed
(
STM32F103xB
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)\

430 || 
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

431 
RCC_PERIPHCLK_USB
:

434 
‹mp_»g
 = 
RCC
->
CFGR
;

437 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLLON
))

439 
¶lmul
 = 
aPLLMULFaùÜTabË
[(
ušt32_t
)(
‹mp_»g
 & 
RCC_CFGR_PLLMULL
è>> 
RCC_CFGR_PLLMULL_Pos
];

440 ià((
‹mp_»g
 & 
RCC_CFGR_PLLSRC
è!ð
RCC_PLLSOURCE_HSI_DIV2
)

442 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
è|| defšed(
STM32F100xB
)\

443 || 
	`defšed
(
STM32F100xE
)

444 
´ediv1
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
è>> 
RCC_CFGR2_PREDIV1_Pos
];

446 
´ediv1
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è>> 
RCC_CFGR_PLLXTPRE_Pos
];

449 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

450 if(
	`HAL_IS_BIT_SET
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV1SRC
))

454 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

455 
¶l2mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
è>> 
RCC_CFGR2_PLL2MUL_Pos
) + 2;

456 
¶lþk
 = (
ušt32_t
)((((
HSE_VALUE
 / 
´ediv2
è* 
¶l2mul
è/ 
´ediv1
è* 
¶lmul
);

461 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 / 
´ediv1
è* 
¶lmul
);

466 ià(
¶lmul
 =ð
aPLLMULFaùÜTabË
[(
ušt32_t
)(
RCC_CFGR_PLLMULL6_5
è>> 
RCC_CFGR_PLLMULL_Pos
])

468 
¶lþk
 =…llclk / 2;

471 ià((
‹mp_»g
 & 
RCC_CFGR_PLLSRC
è!ð
RCC_PLLSOURCE_HSI_DIV2
)

474 
¶lþk
 = (
ušt32_t
)((
HSE_VALUE
 / 
´ediv1
è* 
¶lmul
);

481 
¶lþk
 = (
ušt32_t
)((
HSI_VALUE
 >> 1è* 
¶lmul
);

485 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

487 ià(
	`__HAL_RCC_GET_USB_SOURCE
(è=ð
RCC_USBCLKSOURCE_PLL_DIV2
)

490 
äequ’cy
 = 
¶lþk
;

495 
äequ’cy
 = (2 * 
¶lþk
) / 3;

499 ià(
	`__HAL_RCC_GET_USB_SOURCE
(è=ð
RCC_USBCLKSOURCE_PLL
)

502 
äequ’cy
 = 
¶lþk
;

507 
äequ’cy
 = (
¶lþk
 * 2) / 3;

514 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
è|| defšed(
STM32F105xC
è|| defšed(
STM32F107xC
)

515 
RCC_PERIPHCLK_I2S2
:

517 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

519 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

521 ià(
	`__HAL_RCC_GET_I2S2_SOURCE
(è=ð
RCC_I2S2CLKSOURCE_SYSCLK
)

524 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

529 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_PLL3ON
))

532 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

533 
¶l3mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL3MUL
è>> 
RCC_CFGR2_PLL3MUL_Pos
) + 2;

534 
äequ’cy
 = (
ušt32_t
)(2 * ((
HSE_VALUE
 / 
´ediv2
è* 
¶l3mul
));

540 
RCC_PERIPHCLK_I2S3
:

542 #ià
	`defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
)

544 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

546 ià(
	`__HAL_RCC_GET_I2S3_SOURCE
(è=ð
RCC_I2S3CLKSOURCE_SYSCLK
)

549 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

554 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_PLL3ON
))

557 
´ediv2
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
è>> 
RCC_CFGR2_PREDIV2_Pos
) + 1;

558 
¶l3mul
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL3MUL
è>> 
RCC_CFGR2_PLL3MUL_Pos
) + 2;

559 
äequ’cy
 = (
ušt32_t
)(2 * ((
HSE_VALUE
 / 
´ediv2
è* 
¶l3mul
));

566 
RCC_PERIPHCLK_RTC
:

569 
‹mp_»g
 = 
RCC
->
BDCR
;

572 ià(((
‹mp_»g
 & 
RCC_BDCR_RTCSEL
è=ð
RCC_RTCCLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
Ñemp_»g, 
RCC_BDCR_LSERDY
)))

574 
äequ’cy
 = 
LSE_VALUE
;

577 ià(((
‹mp_»g
 & 
RCC_BDCR_RTCSEL
è=ð
RCC_RTCCLKSOURCE_LSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CSR
, 
RCC_CSR_LSIRDY
)))

579 
äequ’cy
 = 
LSI_VALUE
;

581 ià(((
‹mp_»g
 & 
RCC_BDCR_RTCSEL
è=ð
RCC_RTCCLKSOURCE_HSE_DIV128
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSERDY
)))

583 
äequ’cy
 = 
HSE_VALUE
 / 128U;

588 
äequ’cy
 = 0U;

592 
RCC_PERIPHCLK_ADC
:

594 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK2F»q
(è/ (((
	`__HAL_RCC_GET_ADC_SOURCE
(è>> 
RCC_CFGR_ADCPRE_Pos
) + 1) * 2);

602 (
äequ’cy
);

603 
	}
}

609 #ià
defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

631 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
)

633 
ušt32_t
 
tick¡¬t
 = 0U;

636 ià(
	`HAL_IS_BIT_CLR
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
è&& HAL_IS_BIT_CLR(RCC->CFGR2, 
RCC_CFGR2_I2S3SRC
))

639 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_MUL
(
PLLI2SIn™
->
PLLI2SMUL
));

640 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
PLLI2SIn™
->
HSEP»div2V®ue
));

644 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL2ON
) && \

645 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
PLLI2SIn™
->
HSEP»div2V®ue
))

647  
HAL_ERROR
;

651 
	`__HAL_RCC_PLLI2S_DISABLE
();

654 
tick¡¬t
 = 
	`HAL_G‘Tick
();

657 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

659 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

661  
HAL_TIMEOUT
;

666 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
PLLI2SIn™
->
HSEP»div2V®ue
);

670 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SMUL
);

673 
	`__HAL_RCC_PLLI2S_ENABLE
();

676 
tick¡¬t
 = 
	`HAL_G‘Tick
();

679 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

681 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

683  
HAL_TIMEOUT
;

690  
HAL_ERROR
;

693  
HAL_OK
;

694 
	}
}

701 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLLI2S
()

703 
ušt32_t
 
tick¡¬t
 = 0U;

706 ià(
	`HAL_IS_BIT_CLR
(
RCC
->
CFGR2
, 
RCC_CFGR2_I2S2SRC
è&& HAL_IS_BIT_CLR(RCC->CFGR2, 
RCC_CFGR2_I2S3SRC
))

709 
	`__HAL_RCC_PLLI2S_DISABLE
();

712 
tick¡¬t
 = 
	`HAL_G‘Tick
();

715 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

717 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

719  
HAL_TIMEOUT
;

726  
HAL_ERROR
;

729  
HAL_OK
;

730 
	}
}

757 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLL2
(
RCC_PLL2In™Ty³Def
 *
PLL2In™
)

759 
ušt32_t
 
tick¡¬t
 = 0U;

763 if((
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
) && \

764 (
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) && \

765 ((
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
)è=ð
RCC_CFGR2_PREDIV1SRC_PLL2
))

767  
HAL_ERROR
;

772 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
PLL2In™
->
PLL2MUL
));

773 
	`as£¹_·¿m
(
	`IS_RCC_HSE_PREDIV2
(
PLL2In™
->
HSEP»div2V®ue
));

777 ià(
	`HAL_IS_BIT_SET
(
RCC
->
CR
,
RCC_CR_PLL3ON
) && \

778 (
	`__HAL_RCC_HSE_GET_PREDIV2
(è!ð
PLL2In™
->
HSEP»div2V®ue
))

780  
HAL_ERROR
;

784 
	`__HAL_RCC_PLL2_DISABLE
();

787 
tick¡¬t
 = 
	`HAL_G‘Tick
();

790 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

792 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

794  
HAL_TIMEOUT
;

799 
	`__HAL_RCC_HSE_PREDIV2_CONFIG
(
PLL2In™
->
HSEP»div2V®ue
);

802 
	`__HAL_RCC_PLL2_CONFIG
(
PLL2In™
->
PLL2MUL
);

805 
	`__HAL_RCC_PLL2_ENABLE
();

808 
tick¡¬t
 = 
	`HAL_G‘Tick
();

811 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è=ð
RESET
)

813 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

815  
HAL_TIMEOUT
;

820  
HAL_OK
;

821 
	}
}

828 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLL2
()

830 
ušt32_t
 
tick¡¬t
 = 0U;

834 if((
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
) && \

835 (
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) && \

836 ((
	`READ_BIT
(
RCC
->
CFGR2
,
RCC_CFGR2_PREDIV1SRC
)è=ð
RCC_CFGR2_PREDIV1SRC_PLL2
))

838  
HAL_ERROR
;

843 
	`__HAL_RCC_PLL2_DISABLE
();

846 
tick¡¬t
 = 
	`HAL_G‘Tick
();

849 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLL2RDY
è!ð
RESET
)

851 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL2_TIMEOUT_VALUE
)

853  
HAL_TIMEOUT
;

858  
HAL_OK
;

859 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_tim.c

129 
	~"¡m32f1xx_h®.h
"

140 #ifdeà
HAL_TIM_MODULE_ENABLED


150 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

151 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

152 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

153 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

154 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

155 
ušt32_t
 
TIM_ICFž‹r
);

156 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

157 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

158 
ušt32_t
 
TIM_ICFž‹r
);

159 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

160 
ušt32_t
 
TIM_ICFž‹r
);

161 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

162 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

163 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
);

164 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

165 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

166 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

167 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

206 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

209 if(
htim
 =ð
NULL
)

211  
HAL_ERROR
;

215 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

216 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

217 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

218 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

220 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

223 
htim
->
Lock
 = 
HAL_UNLOCKED
;

226 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

230 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

233 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

236 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

238  
HAL_OK
;

239 
	}
}

246 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

249 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

251 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

254 
	`__HAL_TIM_DISABLE
(
htim
);

257 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

260 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

263 
	`__HAL_UNLOCK
(
htim
);

265  
HAL_OK
;

266 
	}
}

273 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

276 
	`UNUSED
(
htim
);

280 
	}
}

287 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

290 
	`UNUSED
(
htim
);

294 
	}
}

302 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

305 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

308 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

311 
	`__HAL_TIM_ENABLE
(
htim
);

314 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

317  
HAL_OK
;

318 
	}
}

325 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

328 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

331 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

334 
	`__HAL_TIM_DISABLE
(
htim
);

337 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

340  
HAL_OK
;

341 
	}
}

348 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

351 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

354 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

357 
	`__HAL_TIM_ENABLE
(
htim
);

360  
HAL_OK
;

361 
	}
}

368 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

371 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

373 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

376 
	`__HAL_TIM_DISABLE
(
htim
);

379  
HAL_OK
;

380 
	}
}

389 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

392 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

394 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

396  
HAL_BUSY
;

398 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

400 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

402  
HAL_ERROR
;

406 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

410 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

413 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

416 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

419 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

422 
	`__HAL_TIM_ENABLE
(
htim
);

425  
HAL_OK
;

426 
	}
}

433 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

436 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

439 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

442 
	`__HAL_TIM_DISABLE
(
htim
);

445 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

448  
HAL_OK
;

449 
	}
}

482 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

485 if(
htim
 =ð
NULL
)

487  
HAL_ERROR
;

491 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

492 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

493 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

494 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

496 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

499 
htim
->
Lock
 = 
HAL_UNLOCKED
;

502 
	`HAL_TIM_OC_M¥In™
(
htim
);

506 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

509 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

512 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

514  
HAL_OK
;

515 
	}
}

522 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

525 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

527 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

530 
	`__HAL_TIM_DISABLE
(
htim
);

533 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

536 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

539 
	`__HAL_UNLOCK
(
htim
);

541  
HAL_OK
;

542 
	}
}

549 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

552 
	`UNUSED
(
htim
);

556 
	}
}

563 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

566 
	`UNUSED
(
htim
);

570 
	}
}

583 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

586 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

589 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

591 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

594 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

598 
	`__HAL_TIM_ENABLE
(
htim
);

601  
HAL_OK
;

602 
	}
}

615 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

618 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

621 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

623 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

626 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

630 
	`__HAL_TIM_DISABLE
(
htim
);

633  
HAL_OK
;

634 
	}
}

647 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

650 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

652 
ChªÃl
)

654 
TIM_CHANNEL_1
:

657 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

661 
TIM_CHANNEL_2
:

664 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

668 
TIM_CHANNEL_3
:

671 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

675 
TIM_CHANNEL_4
:

678 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

687 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

689 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

692 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

696 
	`__HAL_TIM_ENABLE
(
htim
);

699  
HAL_OK
;

700 
	}
}

713 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

716 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

718 
ChªÃl
)

720 
TIM_CHANNEL_1
:

723 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

727 
TIM_CHANNEL_2
:

730 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

734 
TIM_CHANNEL_3
:

737 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

741 
TIM_CHANNEL_4
:

744 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

753 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

755 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

758 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

762 
	`__HAL_TIM_DISABLE
(
htim
);

765  
HAL_OK
;

766 
	}
}

781 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

784 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

786 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

788  
HAL_BUSY
;

790 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

792 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

794  
HAL_ERROR
;

798 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

801 
ChªÃl
)

803 
TIM_CHANNEL_1
:

806 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

809 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

812 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

815 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

819 
TIM_CHANNEL_2
:

822 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

825 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

828 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

831 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

835 
TIM_CHANNEL_3
:

838 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

841 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

844 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

847 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

851 
TIM_CHANNEL_4
:

854 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

857 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

860 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

863 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

872 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

874 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

877 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

881 
	`__HAL_TIM_ENABLE
(
htim
);

884  
HAL_OK
;

885 
	}
}

898 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

901 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

903 
ChªÃl
)

905 
TIM_CHANNEL_1
:

908 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

912 
TIM_CHANNEL_2
:

915 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

919 
TIM_CHANNEL_3
:

922 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

926 
TIM_CHANNEL_4
:

929 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

938 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

940 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

943 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

947 
	`__HAL_TIM_DISABLE
(
htim
);

950 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

953  
HAL_OK
;

954 
	}
}

987 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

990 if(
htim
 =ð
NULL
)

992  
HAL_ERROR
;

996 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

997 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

998 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

999 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1001 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1004 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1007 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1011 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1014 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1017 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1019  
HAL_OK
;

1020 
	}
}

1027 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1030 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1032 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1035 
	`__HAL_TIM_DISABLE
(
htim
);

1038 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1041 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1044 
	`__HAL_UNLOCK
(
htim
);

1046  
HAL_OK
;

1047 
	}
}

1054 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1057 
	`UNUSED
(
htim
);

1061 
	}
}

1068 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1071 
	`UNUSED
(
htim
);

1075 
	}
}

1088 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1091 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1094 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1096 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1099 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1103 
	`__HAL_TIM_ENABLE
(
htim
);

1106  
HAL_OK
;

1107 
	}
}

1120 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1123 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1126 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1128 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1131 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1135 
	`__HAL_TIM_DISABLE
(
htim
);

1138 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1141  
HAL_OK
;

1142 
	}
}

1155 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1158 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1160 
ChªÃl
)

1162 
TIM_CHANNEL_1
:

1165 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1169 
TIM_CHANNEL_2
:

1172 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1176 
TIM_CHANNEL_3
:

1179 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1183 
TIM_CHANNEL_4
:

1186 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1195 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1197 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1200 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1204 
	`__HAL_TIM_ENABLE
(
htim
);

1207  
HAL_OK
;

1208 
	}
}

1221 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1224 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1226 
ChªÃl
)

1228 
TIM_CHANNEL_1
:

1231 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1235 
TIM_CHANNEL_2
:

1238 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1242 
TIM_CHANNEL_3
:

1245 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1249 
TIM_CHANNEL_4
:

1252 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1261 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1263 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1266 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1270 
	`__HAL_TIM_DISABLE
(
htim
);

1273  
HAL_OK
;

1274 
	}
}

1289 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1292 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1294 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1296  
HAL_BUSY
;

1298 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1300 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1302  
HAL_ERROR
;

1306 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1309 
ChªÃl
)

1311 
TIM_CHANNEL_1
:

1314 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1317 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1320 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1323 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1327 
TIM_CHANNEL_2
:

1330 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1333 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1336 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1339 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1343 
TIM_CHANNEL_3
:

1346 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1349 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1352 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1355 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1359 
TIM_CHANNEL_4
:

1362 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1365 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1368 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1371 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1380 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1382 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1385 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1389 
	`__HAL_TIM_ENABLE
(
htim
);

1392  
HAL_OK
;

1393 
	}
}

1406 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1409 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1411 
ChªÃl
)

1413 
TIM_CHANNEL_1
:

1416 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1420 
TIM_CHANNEL_2
:

1423 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1427 
TIM_CHANNEL_3
:

1430 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1434 
TIM_CHANNEL_4
:

1437 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1446 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1448 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1451 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1455 
	`__HAL_TIM_DISABLE
(
htim
);

1458 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1461  
HAL_OK
;

1462 
	}
}

1495 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1498 if(
htim
 =ð
NULL
)

1500  
HAL_ERROR
;

1504 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1505 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1506 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1507 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1509 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1512 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1515 
	`HAL_TIM_IC_M¥In™
(
htim
);

1519 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1522 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1525 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1527  
HAL_OK
;

1528 
	}
}

1535 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1538 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1540 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1543 
	`__HAL_TIM_DISABLE
(
htim
);

1546 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1549 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1552 
	`__HAL_UNLOCK
(
htim
);

1554  
HAL_OK
;

1555 
	}
}

1562 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1565 
	`UNUSED
(
htim
);

1569 
	}
}

1576 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1579 
	`UNUSED
(
htim
);

1583 
	}
}

1596 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1599 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1602 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1605 
	`__HAL_TIM_ENABLE
(
htim
);

1608  
HAL_OK
;

1609 
	}
}

1622 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1625 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1628 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1631 
	`__HAL_TIM_DISABLE
(
htim
);

1634  
HAL_OK
;

1635 
	}
}

1648 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1651 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1653 
ChªÃl
)

1655 
TIM_CHANNEL_1
:

1658 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1662 
TIM_CHANNEL_2
:

1665 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1669 
TIM_CHANNEL_3
:

1672 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1676 
TIM_CHANNEL_4
:

1679 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1687 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1690 
	`__HAL_TIM_ENABLE
(
htim
);

1693  
HAL_OK
;

1694 
	}
}

1707 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1710 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1712 
ChªÃl
)

1714 
TIM_CHANNEL_1
:

1717 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1721 
TIM_CHANNEL_2
:

1724 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1728 
TIM_CHANNEL_3
:

1731 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1735 
TIM_CHANNEL_4
:

1738 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1747 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1750 
	`__HAL_TIM_DISABLE
(
htim
);

1753  
HAL_OK
;

1754 
	}
}

1769 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1772 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1773 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1775 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1777  
HAL_BUSY
;

1779 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1781 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1783  
HAL_ERROR
;

1787 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1791 
ChªÃl
)

1793 
TIM_CHANNEL_1
:

1796 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1799 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1802 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1805 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1809 
TIM_CHANNEL_2
:

1812 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1815 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1818 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1821 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1825 
TIM_CHANNEL_3
:

1828 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1831 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1834 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1837 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1841 
TIM_CHANNEL_4
:

1844 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1847 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1850 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1853 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1862 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1865 
	`__HAL_TIM_ENABLE
(
htim
);

1868  
HAL_OK
;

1869 
	}
}

1882 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1885 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1886 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1888 
ChªÃl
)

1890 
TIM_CHANNEL_1
:

1893 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1897 
TIM_CHANNEL_2
:

1900 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1904 
TIM_CHANNEL_3
:

1907 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1911 
TIM_CHANNEL_4
:

1914 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1923 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1926 
	`__HAL_TIM_DISABLE
(
htim
);

1929 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1932  
HAL_OK
;

1933 
	}
}

1969 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

1972 if(
htim
 =ð
NULL
)

1974  
HAL_ERROR
;

1978 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1979 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1980 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1981 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1982 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

1984 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1987 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1990 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

1994 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1997 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2000 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2003 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2006 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2008  
HAL_OK
;

2009 
	}
}

2016 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2019 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2021 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2024 
	`__HAL_TIM_DISABLE
(
htim
);

2027 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2030 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2033 
	`__HAL_UNLOCK
(
htim
);

2035  
HAL_OK
;

2036 
	}
}

2043 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2046 
	`UNUSED
(
htim
);

2050 
	}
}

2057 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2060 
	`UNUSED
(
htim
);

2064 
	}
}

2075 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2078 
	`UNUSED
(
OuutChªÃl
);

2089 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2090 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2092 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2095 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2099  
HAL_OK
;

2100 
	}
}

2111 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2114 
	`UNUSED
(
OuutChªÃl
);

2122 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2123 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2125 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2128 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2132 
	`__HAL_TIM_DISABLE
(
htim
);

2135  
HAL_OK
;

2136 
	}
}

2147 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2150 
	`UNUSED
(
OuutChªÃl
);

2162 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2165 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2167 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2168 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2170 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2173 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2177  
HAL_OK
;

2178 
	}
}

2189 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2192 
	`UNUSED
(
OuutChªÃl
);

2195 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2198 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2205 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2206 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2208 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2211 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2215 
	`__HAL_TIM_DISABLE
(
htim
);

2218  
HAL_OK
;

2219 
	}
}

2252 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2254 
ušt32_t
 
tmpsmü
 = 0U;

2255 
ušt32_t
 
tmpccmr1
 = 0U;

2256 
ušt32_t
 
tmpcûr
 = 0U;

2259 if(
htim
 =ð
NULL
)

2261  
HAL_ERROR
;

2265 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2266 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2267 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2268 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

2269 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2270 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2271 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2272 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2273 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2274 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2275 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2276 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2277 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2279 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2282 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2285 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2289 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2292 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2295 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2298 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2301 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2304 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2307 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2310 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2311 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2314 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2315 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2316 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2317 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2320 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2321 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2322 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2325 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2328 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2331 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2334 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2336  
HAL_OK
;

2337 
	}
}

2345 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2348 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2350 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2353 
	`__HAL_TIM_DISABLE
(
htim
);

2356 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2359 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2362 
	`__HAL_UNLOCK
(
htim
);

2364  
HAL_OK
;

2365 
	}
}

2372 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2375 
	`UNUSED
(
htim
);

2379 
	}
}

2386 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2389 
	`UNUSED
(
htim
);

2393 
	}
}

2405 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2408 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2411 
ChªÃl
)

2413 
TIM_CHANNEL_1
:

2415 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2418 
TIM_CHANNEL_2
:

2420 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2425 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2426 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2431 
	`__HAL_TIM_ENABLE
(
htim
);

2434  
HAL_OK
;

2435 
	}
}

2447 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2450 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2454 
ChªÃl
)

2456 
TIM_CHANNEL_1
:

2458 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2461 
TIM_CHANNEL_2
:

2463 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2468 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2469 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2475 
	`__HAL_TIM_DISABLE
(
htim
);

2478  
HAL_OK
;

2479 
	}
}

2491 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2494 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2498 
ChªÃl
)

2500 
TIM_CHANNEL_1
:

2502 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2503 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2506 
TIM_CHANNEL_2
:

2508 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2509 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2514 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2515 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2516 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2517 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2523 
	`__HAL_TIM_ENABLE
(
htim
);

2526  
HAL_OK
;

2527 
	}
}

2539 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2542 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2546 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2548 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2551 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2553 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2555 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2558 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2562 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2563 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2566 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2567 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2571 
	`__HAL_TIM_DISABLE
(
htim
);

2574 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2577  
HAL_OK
;

2578 
	}
}

2593 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2596 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2598 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2600  
HAL_BUSY
;

2602 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2604 if((((
pD©a1
 =ð0Uè|| (
pD©a2
 =ð0Uè)è&& (
L’gth
 > 0U))

2606  
HAL_ERROR
;

2610 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2614 
ChªÃl
)

2616 
TIM_CHANNEL_1
:

2619 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2622 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2625 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2628 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2631 
	`__HAL_TIM_ENABLE
(
htim
);

2634 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2638 
TIM_CHANNEL_2
:

2641 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2644 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2646 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2649 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2652 
	`__HAL_TIM_ENABLE
(
htim
);

2655 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2659 
TIM_CHANNEL_ALL
:

2662 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2665 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2668 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2671 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2674 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2677 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2680 
	`__HAL_TIM_ENABLE
(
htim
);

2683 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2684 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2687 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2689 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2697  
HAL_OK
;

2698 
	}
}

2710 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2713 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2717 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2719 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2722 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2724 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2726 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2729 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2733 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2734 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2737 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2738 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2742 
	`__HAL_TIM_DISABLE
(
htim
);

2745 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2748  
HAL_OK
;

2749 
	}
}

2772 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2775 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2777 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2780 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2781 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2784 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

2786 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2791 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2792 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2794 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2799 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2801 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2803 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2804 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2806 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

2808 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2813 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2814 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2816 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2820 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2822 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2824 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2825 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2827 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

2829 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2834 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2835 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2837 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2841 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2843 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2845 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2846 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2848 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

2850 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2855 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2856 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2858 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2862 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2864 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2866 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2867 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2871 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

2873 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!=
RESET
)

2875 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

2876 
	`HAL_TIMEx_B»akC®lback
(
htim
);

2880 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2882 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2884 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2885 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2889 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

2891 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!=
RESET
)

2893 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

2894 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

2897 
	}
}

2935 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2938 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2939 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2940 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2943 
	`__HAL_LOCK
(
htim
);

2945 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2947 
ChªÃl
)

2949 
TIM_CHANNEL_1
:

2951 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2953 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2957 
TIM_CHANNEL_2
:

2959 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2961 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2965 
TIM_CHANNEL_3
:

2967 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

2969 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2973 
TIM_CHANNEL_4
:

2975 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

2977 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2984 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2986 
	`__HAL_UNLOCK
(
htim
);

2988  
HAL_OK
;

2989 
	}
}

3004 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3007 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3008 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3009 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3010 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3011 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3013 
	`__HAL_LOCK
(
htim
);

3015 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3017 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3020 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3021 
sCÚfig
->
ICPÞ¬™y
,

3022 
sCÚfig
->
ICS–eùiÚ
,

3023 
sCÚfig
->
ICFž‹r
);

3026 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3029 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3031 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3034 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3036 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3037 
sCÚfig
->
ICPÞ¬™y
,

3038 
sCÚfig
->
ICS–eùiÚ
,

3039 
sCÚfig
->
ICFž‹r
);

3042 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3045 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3047 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3050 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3052 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3053 
sCÚfig
->
ICPÞ¬™y
,

3054 
sCÚfig
->
ICS–eùiÚ
,

3055 
sCÚfig
->
ICFž‹r
);

3058 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3061 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3066 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3068 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3069 
sCÚfig
->
ICPÞ¬™y
,

3070 
sCÚfig
->
ICS–eùiÚ
,

3071 
sCÚfig
->
ICFž‹r
);

3074 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3077 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3080 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3082 
	`__HAL_UNLOCK
(
htim
);

3084  
HAL_OK
;

3085 
	}
}

3100 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3102 
	`__HAL_LOCK
(
htim
);

3105 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3106 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3107 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3108 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3110 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3112 
ChªÃl
)

3114 
TIM_CHANNEL_1
:

3116 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3118 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3121 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3124 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3125 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3129 
TIM_CHANNEL_2
:

3131 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3133 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3136 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3139 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3140 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8;

3144 
TIM_CHANNEL_3
:

3146 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3148 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3151 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3154 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3155 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3159 
TIM_CHANNEL_4
:

3161 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3163 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3166 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3169 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3170 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8;

3178 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3180 
	`__HAL_UNLOCK
(
htim
);

3182  
HAL_OK
;

3183 
	}
}

3200 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3202 
TIM_OC_In™Ty³Def
 
‹mp1
;

3205 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3206 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3208 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3210 
	`__HAL_LOCK
(
htim
);

3212 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3215 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3216 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3217 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3218 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3219 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3220 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3222 
OuutChªÃl
)

3224 
TIM_CHANNEL_1
:

3226 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3228 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3231 
TIM_CHANNEL_2
:

3233 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3235 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3241 
IÅutChªÃl
)

3243 
TIM_CHANNEL_1
:

3245 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3247 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3248 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3251 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3254 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3255 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3258 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3259 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3262 
TIM_CHANNEL_2
:

3264 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3266 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3267 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3270 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3273 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3274 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3277 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3278 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3286 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3288 
	`__HAL_UNLOCK
(
htim
);

3290  
HAL_OK
;

3294  
HAL_ERROR
;

3296 
	}
}

3336 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3337 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3340 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3341 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3342 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3343 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3345 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3347  
HAL_BUSY
;

3349 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3351 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3353  
HAL_ERROR
;

3357 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3360 
Bur¡Reque¡Src
)

3362 
TIM_DMA_UPDATE
:

3365 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3368 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3371 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3374 
TIM_DMA_CC1
:

3377 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3380 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3383 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3386 
TIM_DMA_CC2
:

3389 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3392 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3395 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3398 
TIM_DMA_CC3
:

3401 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3404 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3407 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3410 
TIM_DMA_CC4
:

3413 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3416 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3419 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3422 
TIM_DMA_COM
:

3425 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3428 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3431 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3434 
TIM_DMA_TRIGGER
:

3437 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3440 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3443 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3450 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3453 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3455 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3458  
HAL_OK
;

3459 
	}
}

3467 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3470 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3473 
Bur¡Reque¡Src
)

3475 
TIM_DMA_UPDATE
:

3477 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3480 
TIM_DMA_CC1
:

3482 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3485 
TIM_DMA_CC2
:

3487 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3490 
TIM_DMA_CC3
:

3492 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3495 
TIM_DMA_CC4
:

3497 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3500 
TIM_DMA_COM
:

3502 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3505 
TIM_DMA_TRIGGER
:

3507 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3515 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3518  
HAL_OK
;

3519 
	}
}

3559 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3560 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3563 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3564 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3565 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3566 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3568 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3570  
HAL_BUSY
;

3572 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3574 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3576  
HAL_ERROR
;

3580 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3583 
Bur¡Reque¡Src
)

3585 
TIM_DMA_UPDATE
:

3588 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3591 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3594 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3597 
TIM_DMA_CC1
:

3600 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3603 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3606 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3609 
TIM_DMA_CC2
:

3612 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3615 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3618 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3621 
TIM_DMA_CC3
:

3624 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3627 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3630 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3633 
TIM_DMA_CC4
:

3636 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3639 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3642 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3645 
TIM_DMA_COM
:

3648 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3651 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3654 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3657 
TIM_DMA_TRIGGER
:

3660 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3663 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3666 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3674 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3677 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3679 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3682  
HAL_OK
;

3683 
	}
}

3691 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3694 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3697 
Bur¡Reque¡Src
)

3699 
TIM_DMA_UPDATE
:

3701 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3704 
TIM_DMA_CC1
:

3706 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3709 
TIM_DMA_CC2
:

3711 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3714 
TIM_DMA_CC3
:

3716 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3719 
TIM_DMA_CC4
:

3721 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3724 
TIM_DMA_COM
:

3726 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3729 
TIM_DMA_TRIGGER
:

3731 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3739 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3742  
HAL_OK
;

3743 
	}
}

3763 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3766 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3767 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3770 
	`__HAL_LOCK
(
htim
);

3773 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3776 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3779 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3781 
	`__HAL_UNLOCK
(
htim
);

3784  
HAL_OK
;

3785 
	}
}

3800 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3802 
ušt32_t
 
tmpsmü
 = 0U;

3805 
	`as£¹_·¿m
(
	`IS_TIM_OCXREF_CLEAR_INSTANCE
(
htim
->
In¡ªû
));

3806 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3807 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3808 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3809 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3812 
	`__HAL_LOCK
(
htim
);

3814 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3816 
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
)

3818 
TIM_CLEARINPUTSOURCE_NONE
:

3822 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3825 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3829 
TIM_CLEARINPUTSOURCE_ETR
:

3831 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3832 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3833 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3834 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3842 
ChªÃl
)

3844 
TIM_CHANNEL_1
:

3846 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3849 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3854 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3858 
TIM_CHANNEL_2
:

3860 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3861 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3864 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3869 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3873 
TIM_CHANNEL_3
:

3875 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3876 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3879 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3884 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3888 
TIM_CHANNEL_4
:

3890 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3891 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3894 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3899 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

3907 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3909 
	`__HAL_UNLOCK
(
htim
);

3911  
HAL_OK
;

3912 
	}
}

3921 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

3923 
ušt32_t
 
tmpsmü
 = 0U;

3926 
	`__HAL_LOCK
(
htim
);

3928 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3931 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

3934 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3935 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3936 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3937 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3939 
sClockSourûCÚfig
->
ClockSourû
)

3941 
TIM_CLOCKSOURCE_INTERNAL
:

3943 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3945 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3949 
TIM_CLOCKSOURCE_ETRMODE1
:

3952 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

3955 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3956 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3957 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3960 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3961 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3962 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3963 
sClockSourûCÚfig
->
ClockFž‹r
);

3965 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3967 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3969 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

3971 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3975 
TIM_CLOCKSOURCE_ETRMODE2
:

3978 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
htim
->
In¡ªû
));

3981 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3982 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3983 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3986 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3987 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3988 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3989 
sClockSourûCÚfig
->
ClockFž‹r
);

3991 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

3995 
TIM_CLOCKSOURCE_TI1
:

3998 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4001 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4002 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4004 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4005 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4006 
sClockSourûCÚfig
->
ClockFž‹r
);

4007 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

4010 
TIM_CLOCKSOURCE_TI2
:

4013 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4016 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4017 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4019 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4020 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4021 
sClockSourûCÚfig
->
ClockFž‹r
);

4022 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4025 
TIM_CLOCKSOURCE_TI1ED
:

4028 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4031 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4032 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4034 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4035 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4036 
sClockSourûCÚfig
->
ClockFž‹r
);

4037 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4040 
TIM_CLOCKSOURCE_ITR0
:

4043 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4045 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

4048 
TIM_CLOCKSOURCE_ITR1
:

4051 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4053 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

4056 
TIM_CLOCKSOURCE_ITR2
:

4059 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4061 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

4064 
TIM_CLOCKSOURCE_ITR3
:

4067 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4069 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

4076 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4078 
	`__HAL_UNLOCK
(
htim
);

4080  
HAL_OK
;

4081 
	}
}

4095 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4097 
ušt32_t
 
tmpü2
 = 0U;

4100 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4101 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4104 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4107 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4110 
tmpü2
 |ð
TI1_S–eùiÚ
;

4113 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4115  
HAL_OK
;

4116 
	}
}

4127 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4130 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4131 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4132 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4134 
	`__HAL_LOCK
(
htim
);

4136 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4138 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4141 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4144 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4146 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4148 
	`__HAL_UNLOCK
(
htim
);

4150  
HAL_OK
;

4151 
	}
}

4162 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

4163 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4166 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4167 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4168 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4170 
	`__HAL_LOCK
(
htim
);

4172 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4174 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4177 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4180 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4182 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4184 
	`__HAL_UNLOCK
(
htim
);

4186  
HAL_OK
;

4187 
	}
}

4200 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4202 
ušt32_t
 
tm´eg
 = 0U;

4204 
	`__HAL_LOCK
(
htim
);

4206 
ChªÃl
)

4208 
TIM_CHANNEL_1
:

4211 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4214 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4218 
TIM_CHANNEL_2
:

4221 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4224 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4229 
TIM_CHANNEL_3
:

4232 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4235 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4240 
TIM_CHANNEL_4
:

4243 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4246 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4255 
	`__HAL_UNLOCK
(
htim
);

4256  
tm´eg
;

4257 
	}
}

4287 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4290 
	`UNUSED
(
htim
);

4295 
	}
}

4301 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4304 
	`UNUSED
(
htim
);

4308 
	}
}

4314 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4317 
	`UNUSED
(
htim
);

4321 
	}
}

4328 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4331 
	`UNUSED
(
htim
);

4335 
	}
}

4342 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4345 
	`UNUSED
(
htim
);

4349 
	}
}

4356 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4359 
	`UNUSED
(
htim
);

4363 
	}
}

4389 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4391  
htim
->
S‹
;

4392 
	}
}

4399 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4401  
htim
->
S‹
;

4402 
	}
}

4409 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4411  
htim
->
S‹
;

4412 
	}
}

4419 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4421  
htim
->
S‹
;

4422 
	}
}

4429 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4431  
htim
->
S‹
;

4432 
	}
}

4439 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4441  
htim
->
S‹
;

4442 
	}
}

4461 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4463 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4465 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4467 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4468 
	}
}

4475 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4477 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4479 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4481 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4483 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4485 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4487 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4489 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4491 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4493 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4495 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4498 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4500 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4501 
	}
}

4507 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4509 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4511 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4513 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4515 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4517 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4519 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4521 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4523 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4525 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4527 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4530 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4532 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4533 
	}
}

4540 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4542 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4544 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4546 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4547 
	}
}

4554 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4556 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4558 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4560 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4561 
	}
}

4569 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4571 
ušt32_t
 
tmpü1
 = 0U;

4572 
tmpü1
 = 
TIMx
->
CR1
;

4575 ià(
	`IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
TIMx
))

4578 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4579 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4582 if(
	`IS_TIM_CLOCK_DIVISION_INSTANCE
(
TIMx
))

4585 
tmpü1
 &ð~
TIM_CR1_CKD
;

4586 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4590 
tmpü1
 &ð~
TIM_CR1_ARPE
;

4591 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
AutoR–ßdP»lßd
;

4593 
TIMx
->
CR1
 = 
tmpü1
;

4596 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4599 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4601 ià(
	`IS_TIM_REPETITION_COUNTER_INSTANCE
(
TIMx
))

4604 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

4609 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4610 
	}
}

4618 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4620 
ušt32_t
 
tmpccmrx
 = 0U;

4621 
ušt32_t
 
tmpcûr
 = 0U;

4622 
ušt32_t
 
tmpü2
 = 0U;

4625 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4628 
tmpcûr
 = 
TIMx
->
CCER
;

4630 
tmpü2
 = 
TIMx
->
CR2
;

4633 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4636 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4637 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4639 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4642 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4644 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4646 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_1
))

4649 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4652 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

4654 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

4656 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

4659 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4662 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4663 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4666 
tmpü2
 &ð~
TIM_CR2_OIS1
;

4667 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

4669 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

4671 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

4674 
TIMx
->
CR2
 = 
tmpü2
;

4677 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4680 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4683 
TIMx
->
CCER
 = 
tmpcûr
;

4684 
	}
}

4692 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4694 
ušt32_t
 
tmpccmrx
 = 0U;

4695 
ušt32_t
 
tmpcûr
 = 0U;

4696 
ušt32_t
 
tmpü2
 = 0U;

4699 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4702 
tmpcûr
 = 
TIMx
->
CCER
;

4704 
tmpü2
 = 
TIMx
->
CR2
;

4707 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4710 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4711 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4714 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4717 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4719 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

4721 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_2
))

4723 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4726 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

4728 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4U);

4730 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

4734 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4737 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4738 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4741 
tmpü2
 &ð~
TIM_CR2_OIS2
;

4742 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

4744 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2);

4746 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2);

4750 
TIMx
->
CR2
 = 
tmpü2
;

4753 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4756 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4759 
TIMx
->
CCER
 = 
tmpcûr
;

4760 
	}
}

4768 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4770 
ušt32_t
 
tmpccmrx
 = 0U;

4771 
ušt32_t
 
tmpcûr
 = 0U;

4772 
ušt32_t
 
tmpü2
 = 0U;

4775 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4778 
tmpcûr
 = 
TIMx
->
CCER
;

4780 
tmpü2
 = 
TIMx
->
CR2
;

4783 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4786 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4787 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4789 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4792 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4794 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

4796 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_3
))

4798 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4801 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

4803 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8U);

4805 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

4808 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4811 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4812 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4815 
tmpü2
 &ð~
TIM_CR2_OIS3
;

4816 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

4818 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4U);

4820 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4U);

4824 
TIMx
->
CR2
 = 
tmpü2
;

4827 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4830 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4833 
TIMx
->
CCER
 = 
tmpcûr
;

4834 
	}
}

4842 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4844 
ušt32_t
 
tmpccmrx
 = 0U;

4845 
ušt32_t
 
tmpcûr
 = 0U;

4846 
ušt32_t
 
tmpü2
 = 0U;

4849 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4852 
tmpcûr
 = 
TIMx
->
CCER
;

4854 
tmpü2
 = 
TIMx
->
CR2
;

4857 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4860 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4861 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4864 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4867 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4869 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

4871 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4873 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4876 
tmpü2
 &ð~
TIM_CR2_OIS4
;

4878 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6);

4882 
TIMx
->
CR2
 = 
tmpü2
;

4885 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4888 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4891 
TIMx
->
CCER
 = 
tmpcûr
;

4892 
	}
}

4902 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4903 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4905 
ušt32_t
 
tmpsmü
 = 0U;

4906 
ušt32_t
 
tmpccmr1
 = 0U;

4907 
ušt32_t
 
tmpcûr
 = 0U;

4910 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4913 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4915 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

4918 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

4920 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

4923 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4926 
sSÏveCÚfig
->
IÅutTrigg”
)

4928 
TIM_TS_ETRF
:

4931 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

4932 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

4933 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4934 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4936 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4937 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

4938 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4939 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4943 
TIM_TS_TI1F_ED
:

4946 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4947 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4950 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

4951 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

4952 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

4955 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4956 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

4959 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

4960 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

4965 
TIM_TS_TI1FP1
:

4968 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4969 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4970 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4973 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4974 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4975 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4979 
TIM_TS_TI2FP2
:

4982 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4983 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

4984 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

4987 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4988 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

4989 
sSÏveCÚfig
->
Trigg”Fž‹r
);

4993 
TIM_TS_ITR0
:

4996 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5000 
TIM_TS_ITR1
:

5003 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5007 
TIM_TS_ITR2
:

5010 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5014 
TIM_TS_ITR3
:

5017 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5024 
	}
}

5045 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5046 
ušt32_t
 
TIM_ICFž‹r
)

5048 
ušt32_t
 
tmpccmr1
 = 0U;

5049 
ušt32_t
 
tmpcûr
 = 0U;

5052 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5053 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5054 
tmpcûr
 = 
TIMx
->
CCER
;

5057 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

5059 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

5060 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

5064 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

5068 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5069 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

5072 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5073 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

5076 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5077 
TIMx
->
CCER
 = 
tmpcûr
;

5078 
	}
}

5091 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5093 
ušt32_t
 
tmpccmr1
 = 0U;

5094 
ušt32_t
 
tmpcûr
 = 0U;

5097 
tmpcûr
 = 
TIMx
->
CCER
;

5098 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5099 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5102 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5103 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

5106 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5107 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

5110 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5111 
TIMx
->
CCER
 = 
tmpcûr
;

5112 
	}
}

5133 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5134 
ušt32_t
 
TIM_ICFž‹r
)

5136 
ušt32_t
 
tmpccmr1
 = 0U;

5137 
ušt32_t
 
tmpcûr
 = 0U;

5140 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5141 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5142 
tmpcûr
 = 
TIMx
->
CCER
;

5145 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

5146 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5149 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5150 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

5153 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5154 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

5157 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5158 
TIMx
->
CCER
 = 
tmpcûr
;

5159 
	}
}

5172 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5174 
ušt32_t
 
tmpccmr1
 = 0U;

5175 
ušt32_t
 
tmpcûr
 = 0U;

5178 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5179 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5180 
tmpcûr
 = 
TIMx
->
CCER
;

5183 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5184 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

5187 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5188 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

5191 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5192 
TIMx
->
CCER
 = 
tmpcûr
;

5193 
	}
}

5214 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5215 
ušt32_t
 
TIM_ICFž‹r
)

5217 
ušt32_t
 
tmpccmr2
 = 0U;

5218 
ušt32_t
 
tmpcûr
 = 0U;

5221 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5222 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5223 
tmpcûr
 = 
TIMx
->
CCER
;

5226 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

5227 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

5230 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

5231 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

5234 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

5235 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

5238 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5239 
TIMx
->
CCER
 = 
tmpcûr
;

5240 
	}
}

5261 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5262 
ušt32_t
 
TIM_ICFž‹r
)

5264 
ušt32_t
 
tmpccmr2
 = 0U;

5265 
ušt32_t
 
tmpcûr
 = 0U;

5268 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

5269 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5270 
tmpcûr
 = 
TIMx
->
CCER
;

5273 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

5274 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5277 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

5278 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

5281 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

5282 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& 
TIM_CCER_CC4P
);

5285 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5286 
TIMx
->
CCER
 = 
tmpcûr
 ;

5287 
	}
}

5304 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
)

5306 
ušt32_t
 
tmpsmü
 = 0U;

5309 
tmpsmü
 = 
TIMx
->
SMCR
;

5311 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5313 
tmpsmü
 |ð
IÅutTrigg”Sourû
 | 
TIM_SLAVEMODE_EXTERNAL1
;

5315 
TIMx
->
SMCR
 = 
tmpsmü
;

5316 
	}
}

5334 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

5335 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

5337 
ušt32_t
 
tmpsmü
 = 0U;

5339 
tmpsmü
 = 
TIMx
->
SMCR
;

5342 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

5345 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8U)));

5348 
TIMx
->
SMCR
 = 
tmpsmü
;

5349 
	}
}

5364 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

5366 
ušt32_t
 
tmp
 = 0U;

5369 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

5370 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

5372 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

5375 
TIMx
->
CCER
 &ð~
tmp
;

5378 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

5379 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_tim_ex.c

100 
	~"¡m32f1xx_h®.h
"

111 #ifdeà
HAL_TIM_MODULE_ENABLED


119 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

120 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

121 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

125 
	`TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

167 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
)

169 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

172 if(
htim
 =ð
NULL
)

174  
HAL_ERROR
;

177 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

178 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

179 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

180 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

181 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

182 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

183 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

185 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

188 
htim
->
Lock
 = 
HAL_UNLOCKED
;

191 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

195 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

198 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

201 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

204 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

206 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

209 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

212 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

213 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

216 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

217 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

220 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

221 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

222 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

223 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

224 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

225 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

226 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

228 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

232 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

233 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

236 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

238  
HAL_OK
;

239 
	}
}

246 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

249 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

251 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

254 
	`__HAL_TIM_DISABLE
(
htim
);

257 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

260 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

263 
	`__HAL_UNLOCK
(
htim
);

265  
HAL_OK
;

266 
	}
}

273 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

276 
	`UNUSED
(
htim
);

280 
	}
}

287 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

290 
	`UNUSED
(
htim
);

294 
	}
}

301 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

304 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

308 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

311 
	`__HAL_TIM_ENABLE
(
htim
);

314  
HAL_OK
;

315 
	}
}

322 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

325 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

329 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

332 
	`__HAL_TIM_DISABLE
(
htim
);

335  
HAL_OK
;

336 
	}
}

343 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

346 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

349 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

353 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

356 
	`__HAL_TIM_ENABLE
(
htim
);

359  
HAL_OK
;

360 
	}
}

367 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

370 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

374 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

377 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

380 
	`__HAL_TIM_DISABLE
(
htim
);

383  
HAL_OK
;

384 
	}
}

393 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

396 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

398 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

400  
HAL_BUSY
;

402 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

404 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

406  
HAL_ERROR
;

410 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

415 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

418 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

420 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

423 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

426 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

429 
	`__HAL_TIM_ENABLE
(
htim
);

432  
HAL_OK
;

433 
	}
}

440 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

443 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

447 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

451 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

454 
	`__HAL_TIM_DISABLE
(
htim
);

457  
HAL_OK
;

458 
	}
}

464 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

465 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

466 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

500 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

503 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

506 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

509 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

512 
	`__HAL_TIM_ENABLE
(
htim
);

515  
HAL_OK
;

516 
	}
}

530 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

533 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

536 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

539 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

542 
	`__HAL_TIM_DISABLE
(
htim
);

545  
HAL_OK
;

546 
	}
}

560 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

563 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

565 
ChªÃl
)

567 
TIM_CHANNEL_1
:

570 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

574 
TIM_CHANNEL_2
:

577 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

581 
TIM_CHANNEL_3
:

584 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

588 
TIM_CHANNEL_4
:

591 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

600 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

603 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

606 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

609 
	`__HAL_TIM_ENABLE
(
htim
);

612  
HAL_OK
;

613 
	}
}

627 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

629 
ušt32_t
 
tmpcûr
 = 0U;

632 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

634 
ChªÃl
)

636 
TIM_CHANNEL_1
:

639 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

643 
TIM_CHANNEL_2
:

646 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

650 
TIM_CHANNEL_3
:

653 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

657 
TIM_CHANNEL_4
:

660 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

669 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

672 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

673 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

675 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

679 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

682 
	`__HAL_TIM_DISABLE
(
htim
);

685  
HAL_OK
;

686 
	}
}

702 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

705 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

707 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

709  
HAL_BUSY
;

711 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

713 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

715  
HAL_ERROR
;

719 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

722 
ChªÃl
)

724 
TIM_CHANNEL_1
:

727 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

730 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

733 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

736 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

740 
TIM_CHANNEL_2
:

743 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

746 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

749 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

752 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

756 
TIM_CHANNEL_3
:

759 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

762 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

765 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

768 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

772 
TIM_CHANNEL_4
:

775 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

778 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

781 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

784 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

793 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

796 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

799 
	`__HAL_TIM_ENABLE
(
htim
);

802  
HAL_OK
;

803 
	}
}

817 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

820 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

822 
ChªÃl
)

824 
TIM_CHANNEL_1
:

827 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

831 
TIM_CHANNEL_2
:

834 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

838 
TIM_CHANNEL_3
:

841 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

845 
TIM_CHANNEL_4
:

848 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

857 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

860 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

863 
	`__HAL_TIM_DISABLE
(
htim
);

866 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

869  
HAL_OK
;

870 
	}
}

917 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

920 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

923 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

926 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

929 
	`__HAL_TIM_ENABLE
(
htim
);

932  
HAL_OK
;

933 
	}
}

946 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

949 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

952 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

955 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

958 
	`__HAL_TIM_DISABLE
(
htim
);

961  
HAL_OK
;

962 
	}
}

976 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

979 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

981 
ChªÃl
)

983 
TIM_CHANNEL_1
:

986 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

990 
TIM_CHANNEL_2
:

993 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

997 
TIM_CHANNEL_3
:

1000 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1004 
TIM_CHANNEL_4
:

1007 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1016 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1019 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1022 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1025 
	`__HAL_TIM_ENABLE
(
htim
);

1028  
HAL_OK
;

1029 
	}
}

1043 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1045 
ušt32_t
 
tmpcûr
 = 0U;

1048 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1050 
ChªÃl
)

1052 
TIM_CHANNEL_1
:

1055 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1059 
TIM_CHANNEL_2
:

1062 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1066 
TIM_CHANNEL_3
:

1069 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1073 
TIM_CHANNEL_4
:

1076 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1085 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1088 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

1089 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

1091 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1095 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1098 
	`__HAL_TIM_DISABLE
(
htim
);

1101  
HAL_OK
;

1102 
	}
}

1118 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1121 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1123 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1125  
HAL_BUSY
;

1127 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1129 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0U))

1131  
HAL_ERROR
;

1135 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1138 
ChªÃl
)

1140 
TIM_CHANNEL_1
:

1143 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1146 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1149 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1152 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1156 
TIM_CHANNEL_2
:

1159 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1162 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1165 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1168 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1172 
TIM_CHANNEL_3
:

1175 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1178 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1181 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1184 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1188 
TIM_CHANNEL_4
:

1191 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1194 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1197 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1200 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1209 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1212 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1215 
	`__HAL_TIM_ENABLE
(
htim
);

1218  
HAL_OK
;

1219 
	}
}

1233 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1236 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1238 
ChªÃl
)

1240 
TIM_CHANNEL_1
:

1243 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1247 
TIM_CHANNEL_2
:

1250 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1254 
TIM_CHANNEL_3
:

1257 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1261 
TIM_CHANNEL_4
:

1264 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1273 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1276 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1279 
	`__HAL_TIM_DISABLE
(
htim
);

1282 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1285  
HAL_OK
;

1286 
	}
}

1320 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1323 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1326 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1329 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1332  
HAL_OK
;

1333 
	}
}

1345 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1349 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1352 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1355 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1358 
	`__HAL_TIM_DISABLE
(
htim
);

1361  
HAL_OK
;

1362 
	}
}

1374 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1377 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1380 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1383 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1386 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1389 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1392  
HAL_OK
;

1393 
	}
}

1405 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1408 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1411 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1414 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1417 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1420 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1423 
	`__HAL_TIM_DISABLE
(
htim
);

1426  
HAL_OK
;

1427 
	}
}

1454 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

1455 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

1456 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

1480 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1483 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1484 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1486 
	`__HAL_LOCK
(
htim
);

1488 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1489 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1492 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1493 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1497 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1499 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1500 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1502 
	`__HAL_UNLOCK
(
htim
);

1504  
HAL_OK
;

1505 
	}
}

1529 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1532 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1533 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1535 
	`__HAL_LOCK
(
htim
);

1537 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1538 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1541 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1542 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1546 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1548 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1549 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1552 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1554 
	`__HAL_UNLOCK
(
htim
);

1556  
HAL_OK
;

1557 
	}
}

1582 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1585 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1586 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1588 
	`__HAL_LOCK
(
htim
);

1590 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1591 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1594 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1595 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1599 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1601 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1602 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1606 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1608 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1611 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1613 
	`__HAL_UNLOCK
(
htim
);

1615  
HAL_OK
;

1616 
	}
}

1626 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1627 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
)

1629 
ušt32_t
 
tmpbdŒ
 = 0U;

1632 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
));

1633 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1634 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1635 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1636 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1637 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1638 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1639 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1642 
	`__HAL_LOCK
(
htim
);

1648 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
sB»akD—dTimeCÚfig
->
D—dTime
);

1649 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
sB»akD—dTimeCÚfig
->
LockLev–
);

1650 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
);

1651 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
sB»akD—dTimeCÚfig
->
OffS‹RunMode
);

1652 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
sB»akD—dTimeCÚfig
->
B»akS‹
);

1653 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
);

1654 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1655 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_MOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1658 
htim
->
In¡ªû
->
BDTR
 = 
tmpbdŒ
;

1660 
	`__HAL_UNLOCK
(
htim
);

1662  
HAL_OK
;

1663 
	}
}

1677 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

1680 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

1681 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1682 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1684 
	`__HAL_LOCK
(
htim
);

1686 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1689 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

1691 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1694 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

1696 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1698 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1700 
	`__HAL_UNLOCK
(
htim
);

1702  
HAL_OK
;

1703 
	}
}

1730 
__w—k
 
	$HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1733 
	`UNUSED
(
htim
);

1737 
	}
}

1744 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1747 
	`UNUSED
(
htim
);

1751 
	}
}

1758 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1760 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1762 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1764 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

1765 
	}
}

1771 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

1772 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

1773 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

1795 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1797  
htim
->
S‹
;

1798 
	}
}

1811 #ià
defšed
 (
STM32F100xB
è|| defšed (
STM32F100xE
) || \

1812 
defšed
 (
STM32F103x6
è|| defšed (
STM32F103xB
è|| defšed (
STM32F103xE
è|| defšed (
STM32F103xG
) || \

1813 
defšed
 (
STM32F105xC
è|| 
	$defšed
 (
STM32F107xC
)

1831 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1833 
ušt32_t
 
tmp
 = 0U;

1835 
tmp
 = 
TIM_CCER_CC1NE
 << 
ChªÃl
;

1838 
TIMx
->
CCER
 &ð~
tmp
;

1841 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << 
ChªÃl
);

1842 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_ll_usb.c

59 
	~"¡m32f1xx_h®.h
"

70 #ià
defšed
 (
HAL_PCD_MODULE_ENABLED
è|| defšed (
HAL_HCD_MODULE_ENABLED
)

72 #ià
defšed
(
STM32F102x6
è|| defšed(
STM32F102xB
) || \

73 
defšed
(
STM32F103x6
è|| defšed(
STM32F103xB
) || \

74 
defšed
(
STM32F103xE
è|| defšed(
STM32F103xG
) || \

75 
defšed
(
STM32F105xC
è|| 
	$defšed
(
STM32F107xC
)

82 #ià
	`defšed
 (
USB_OTG_FS
)

86 
HAL_StusTy³Def
 
	`USB_CÜeRe£t
(
USB_OTG_Glob®Ty³Def
 *
USBx
);

115 #ià
	`defšed
 (
USB_OTG_FS
)

124 
HAL_StusTy³Def
 
	$USB_CÜeIn™
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

127 
	`UNUSED
(
cfg
);

130 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_PHYSEL
;

133 
	`USB_CÜeRe£t
(
USBx
);

136 
USBx
->
GCCFG
 = 
USB_OTG_GCCFG_PWRDWN
;

138  
HAL_OK
;

139 
	}
}

147 
HAL_StusTy³Def
 
	$USB_EÇbËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

149 
USBx
->
GAHBCFG
 |ð
USB_OTG_GAHBCFG_GINT
;

150  
HAL_OK
;

151 
	}
}

159 
HAL_StusTy³Def
 
	$USB_Di§bËGlob®IÁ
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

161 
USBx
->
GAHBCFG
 &ð~
USB_OTG_GAHBCFG_GINT
;

162  
HAL_OK
;

163 
	}
}

175 
HAL_StusTy³Def
 
	$USB_S‘Cu¼’tMode
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_ModeTy³Def
 
mode
)

177 
USBx
->
GUSBCFG
 &ð~(
USB_OTG_GUSBCFG_FHMOD
 | 
USB_OTG_GUSBCFG_FDMOD
);

179 iàÐ
mode
 =ð
USB_HOST_MODE
)

181 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_FHMOD
;

183 ià(
mode
 =ð
USB_DEVICE_MODE
)

185 
USBx
->
GUSBCFG
 |ð
USB_OTG_GUSBCFG_FDMOD
;

187 
	`HAL_D–ay
(50);

189  
HAL_OK
;

190 
	}
}

200 
HAL_StusTy³Def
 
	$USB_DevIn™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

202 
ušt32_t
 
šdex
 = 0;

204 
šdex
 = 0; index < 15 ; index++)

206 
USBx
->
DIEPTXF
[
šdex
] = 0;

210 
USBx
->
GCCFG
 |ð
USB_OTG_GCCFG_VBUSBSEN
;

213 
USBx_PCGCCTL
 = 0;

216 
USBx_DEVICE
->
DCFG
 |ð
DCFG_FRAME_INTERVAL_80
;

219 
	`USB_S‘DevS³ed
 (
USBx
 , 
USB_OTG_SPEED_FULL
);

222 
	`USB_FlushTxFifo
(
USBx
 , 0x10);

223 
	`USB_FlushRxFifo
(
USBx
);

226 
USBx_DEVICE
->
DIEPMSK
 = 0;

227 
USBx_DEVICE
->
DOEPMSK
 = 0;

228 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFF;

229 
USBx_DEVICE
->
DAINTMSK
 = 0;

231 
šdex
 = 0; index < 
cfg
.
dev_’dpošts
; index++)

233 ià((
	`USBx_INEP
(
šdex
)->
DIEPCTL
 & 
USB_OTG_DIEPCTL_EPENA
) == USB_OTG_DIEPCTL_EPENA)

235 
	`USBx_INEP
(
šdex
)->
DIEPCTL
 = (
USB_OTG_DIEPCTL_EPDIS
 | 
USB_OTG_DIEPCTL_SNAK
);

239 
	`USBx_INEP
(
šdex
)->
DIEPCTL
 = 0;

242 
	`USBx_INEP
(
šdex
)->
DIEPTSIZ
 = 0;

243 
	`USBx_INEP
(
šdex
)->
DIEPINT
 = 0xFF;

246 
šdex
 = 0; index < 
cfg
.
dev_’dpošts
; index++)

248 ià((
	`USBx_OUTEP
(
šdex
)->
DOEPCTL
 & 
USB_OTG_DOEPCTL_EPENA
) == USB_OTG_DOEPCTL_EPENA)

250 
	`USBx_OUTEP
(
šdex
)->
DOEPCTL
 = (
USB_OTG_DOEPCTL_EPDIS
 | 
USB_OTG_DOEPCTL_SNAK
);

254 
	`USBx_OUTEP
(
šdex
)->
DOEPCTL
 = 0;

257 
	`USBx_OUTEP
(
šdex
)->
DOEPTSIZ
 = 0;

258 
	`USBx_OUTEP
(
šdex
)->
DOEPINT
 = 0xFF;

261 
USBx_DEVICE
->
DIEPMSK
 &ð~(
USB_OTG_DIEPMSK_TXFURM
);

264 
USBx
->
GINTMSK
 = 0;

267 
USBx
->
GINTSTS
 = 0xBFFFFFFF;

270 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_RXFLVLM
;

273 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_USBSUSPM
 | 
USB_OTG_GINTMSK_USBRST
 |\

274 
USB_OTG_GINTMSK_ENUMDNEM
 | 
USB_OTG_GINTMSK_IEPINT
 |\

275 
USB_OTG_GINTMSK_OEPINT
 | 
USB_OTG_GINTMSK_IISOIXFRM
|\

276 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 | 
USB_OTG_GINTMSK_WUIM
);

278 if(
cfg
.
Sof_’abË
)

280 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_SOFM
;

283 ià(
cfg
.
vbus_£nsšg_’abË
 =ð
ENABLE
)

285 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_SRQIM
 | 
USB_OTG_GINTMSK_OTGINT
);

288  
HAL_OK
;

289 
	}
}

299 
HAL_StusTy³Def
 
	$USB_FlushTxFifo
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
num
 )

301 
ušt32_t
 
couÁ
 = 0;

303 
USBx
->
GRSTCTL
 = (
USB_OTG_GRSTCTL_TXFFLSH
 |(
ušt32_t
)(
num
 << 6));

307 ià(++
couÁ
 > 200000)

309  
HAL_TIMEOUT
;

312 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_TXFFLSH
) == USB_OTG_GRSTCTL_TXFFLSH);

314  
HAL_OK
;

315 
	}
}

322 
HAL_StusTy³Def
 
	$USB_FlushRxFifo
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

324 
ušt32_t
 
couÁ
 = 0;

326 
USBx
->
GRSTCTL
 = 
USB_OTG_GRSTCTL_RXFFLSH
;

330 ià(++
couÁ
 > 200000)

332  
HAL_TIMEOUT
;

335 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_RXFFLSH
) == USB_OTG_GRSTCTL_RXFFLSH);

337  
HAL_OK
;

338 
	}
}

350 
HAL_StusTy³Def
 
	$USB_S‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
¥“d
)

353 
	`UNUSED
(
USBx
);

355 
USBx_DEVICE
->
DCFG
 |ð
¥“d
;

356  
HAL_OK
;

357 
	}
}

367 
ušt8_t
 
	$USB_G‘DevS³ed
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

369 
ušt8_t
 
¥“d
 = 0;

371 
	`UNUSED
(
USBx
);

373 ià(((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
)||

374 ((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_FS_PHY_48MHZ
))

376 
¥“d
 = 
USB_OTG_SPEED_FULL
;

378 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_LS_PHY_6MHZ
)

380 
¥“d
 = 
USB_OTG_SPEED_LOW
;

383  
¥“d
;

384 
	}
}

392 
HAL_StusTy³Def
 
	$USB_Aùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

395 
	`UNUSED
(
USBx
);

397 ià(
•
->
is_š
)

400 
•
->
tx_fifo_num
 =ƒp->
num
;

403 ià(
•
->
ty³
 =ð
EP_TYPE_BULK
 )

405 
•
->
d©a_pid_¡¬t
 = 0;

408 ià(
•
->
is_š
 == 1)

410 
USBx_DEVICE
->
DAINTMSK
 |ð
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
)));

412 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_USBAEP
) == 0)

414 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DIEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

415 ((
•
->
num
è<< 22 ) | (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
è| (
USB_OTG_DIEPCTL_USBAEP
));

420 
USBx_DEVICE
->
DAINTMSK
 |ð
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16);

422 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_USBAEP
) == 0)

424 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(Óp->
max·ck‘
 & 
USB_OTG_DOEPCTL_MPSIZ
 ) | (•->
ty³
 << 18 ) |\

425 (
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
)| (
USB_OTG_DOEPCTL_USBAEP
));

429  
HAL_OK
;

430 
	}
}

438 
HAL_StusTy³Def
 
	$USB_D—ùiv©eEndpošt
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

441 
	`UNUSED
(
USBx
);

444 ià(
•
->
is_š
 == 1)

446 
USBx_DEVICE
->
DEACHMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
))));

447 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_IEPM
 & ((1 << (
•
->
num
))));

448 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~ 
USB_OTG_DIEPCTL_USBAEP
;

452 
USBx_DEVICE
->
DEACHMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16));

453 
USBx_DEVICE
->
DAINTMSK
 &ð~(
USB_OTG_DAINTMSK_OEPM
 & ((1 << (
•
->
num
)) << 16));

454 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_USBAEP
;

456  
HAL_OK
;

457 
	}
}

465 
HAL_StusTy³Def
 
	$USB_EPS¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
)

467 
ušt16_t
 
pktút
 = 0;

469 
	`UNUSED
(
USBx
);

472 ià(
•
->
is_š
 == 1)

475 ià(
•
->
xãr_Ën
 == 0)

477 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

478 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1 << 19)) ;

479 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

488 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

489 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

490 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & ((Óp->
xãr_Ën
 +ƒp->
max·ck‘
 -1)/ƒp->maxpacket) << 19)) ;

491 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_XFRSIZ
 &ƒp->
xãr_Ën
);

493 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

495 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_MULCNT
);

496 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_MULCNT
 & (1 << 29));

500 ià(
•
->
ty³
 !ð
EP_TYPE_ISOC
)

503 ià(
•
->
xãr_Ën
 > 0)

505 
USBx_DEVICE
->
DIEPEMPMSK
 |ð1 << 
•
->
num
;

509 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

511 ià((
USBx_DEVICE
->
DSTS
 & ( 1 << 8 )) == 0)

513 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SODDFRM
;

517 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
;

522 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(
USB_OTG_DIEPCTL_CNAK
 | 
USB_OTG_DIEPCTL_EPENA
);

524 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

526 
	`USB_Wr™ePack‘
(
USBx
, 
•
->
xãr_buff
,ƒp->
num
,ƒp->
xãr_Ën
);

535 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_XFRSIZ
);

536 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_PKTCNT
);

538 ià(
•
->
xãr_Ën
 == 0)

540 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 &ƒp->
max·ck‘
);

541 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1 << 19));

545 
pktút
 = (
•
->
xãr_Ën
 +ƒp->
max·ck‘
 -1)/ƒp->maxpacket;

546 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (
pktút
 << 19));

547 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 & (•->
max·ck‘
 * 
pktút
));

550 ià(
•
->
ty³
 =ð
EP_TYPE_ISOC
)

552 ià((
USBx_DEVICE
->
DSTS
 & ( 1 << 8 )) == 0)

554 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SODDFRM
;

558 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SD0PID_SEVNFRM
;

562 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(
USB_OTG_DOEPCTL_CNAK
 | 
USB_OTG_DOEPCTL_EPENA
);

565  
HAL_OK
;

566 
	}
}

574 
HAL_StusTy³Def
 
	$USB_EP0S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
)

577 
	`UNUSED
(
USBx
);

580 ià(
•
->
is_š
 == 1)

583 ià(
•
->
xãr_Ën
 == 0)

585 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

586 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1 << 19));

587 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

596 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_XFRSIZ
);

597 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 &ð~(
USB_OTG_DIEPTSIZ_PKTCNT
);

599 if(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

601 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

603 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_PKTCNT
 & (1 << 19));

604 
	`USBx_INEP
(
•
->
num
)->
DIEPTSIZ
 |ð(
USB_OTG_DIEPTSIZ_XFRSIZ
 &ƒp->
xãr_Ën
);

608 ià(
•
->
xãr_Ën
 > 0)

610 
USBx_DEVICE
->
DIEPEMPMSK
 |ð1 << (
•
->
num
);

614 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð(
USB_OTG_DIEPCTL_CNAK
 | 
USB_OTG_DIEPCTL_EPENA
);

622 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_XFRSIZ
);

623 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 &ð~(
USB_OTG_DOEPTSIZ_PKTCNT
);

625 ià(
•
->
xãr_Ën
 > 0)

627 
•
->
xãr_Ën
 =ƒp->
max·ck‘
;

630 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1 << 19));

631 
	`USBx_OUTEP
(
•
->
num
)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_XFRSIZ
 & (•->
max·ck‘
));

634 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð(
USB_OTG_DOEPCTL_CNAK
 | 
USB_OTG_DOEPCTL_EPENA
);

637  
HAL_OK
;

638 
	}
}

649 
HAL_StusTy³Def
 
	$USB_Wr™ePack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
)

651 
ušt32_t
 
couÁ32b
 = 0 , 
šdex
 = 0;

653 
	`UNUSED
(
USBx
);

655 
couÁ32b
 = (
Ën
 + 3) / 4;

656 
šdex
 = 0; index < 
couÁ32b
; index++, 
¤c
 += 4)

658 
	`USBx_DFIFO
(
ch_•_num
èð*((
__·cked
 
ušt32_t
 *)
¤c
);

660  
HAL_OK
;

661 
	}
}

671 *
	$USB_R—dPack‘
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
)

673 
ušt32_t
 
šdex
 = 0;

674 
ušt32_t
 
couÁ32b
 = (
Ën
 + 3) / 4;

676 
	`UNUSED
(
USBx
);

678  
šdex
 = 0; index < 
couÁ32b
; index++, 
de¡
 += 4 )

680 *(
__·cked
 
ušt32_t
 *)
de¡
 = 
	`USBx_DFIFO
(0);

683  ((*)
de¡
);

684 
	}
}

692 
HAL_StusTy³Def
 
	$USB_EPS‘SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
USB_OTG_EPTy³Def
 *
•
)

695 
	`UNUSED
(
USBx
);

697 ià(
•
->
is_š
 == 1)

699 ià(((
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
è& 
USB_OTG_DIEPCTL_EPENA
) == 0)

701 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~(
USB_OTG_DIEPCTL_EPDIS
);

703 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_STALL
;

707 ià(((
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
è& 
USB_OTG_DOEPCTL_EPENA
) == 0)

709 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~(
USB_OTG_DOEPCTL_EPDIS
);

711 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_STALL
;

713  
HAL_OK
;

714 
	}
}

722 
HAL_StusTy³Def
 
	$USB_EPCË¬SÎ
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_EPTy³Def
 *
•
)

725 
	`UNUSED
(
USBx
);

727 ià(
•
->
is_š
 == 1)

729 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_STALL
;

730 ià(
•
->
ty³
 =ð
EP_TYPE_INTR
 ||ƒp->ty³ =ð
EP_TYPE_BULK
)

732 
	`USBx_INEP
(
•
->
num
)->
DIEPCTL
 |ð
USB_OTG_DIEPCTL_SD0PID_SEVNFRM
;

737 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 &ð~
USB_OTG_DOEPCTL_STALL
;

738 ià(
•
->
ty³
 =ð
EP_TYPE_INTR
 ||ƒp->ty³ =ð
EP_TYPE_BULK
)

740 
	`USBx_OUTEP
(
•
->
num
)->
DOEPCTL
 |ð
USB_OTG_DOEPCTL_SD0PID_SEVNFRM
;

743  
HAL_OK
;

744 
	}
}

751 
HAL_StusTy³Def
 
	$USB_StÝDeviû
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

753 
ušt32_t
 
šdex
 = 0;

756 
šdex
 = 0; index < 15 ; index++)

758 
	`USBx_INEP
(
šdex
)->
DIEPINT
 = 0xFF;

759 
	`USBx_OUTEP
(
šdex
)->
DOEPINT
 = 0xFF;

761 
USBx_DEVICE
->
DAINT
 = 0xFFFFFFFF;

764 
USBx_DEVICE
->
DIEPMSK
 = 0;

765 
USBx_DEVICE
->
DOEPMSK
 = 0;

766 
USBx_DEVICE
->
DAINTMSK
 = 0;

769 
	`USB_FlushRxFifo
(
USBx
);

770 
	`USB_FlushTxFifo
(
USBx
 , 0x10 );

772  
HAL_OK
;

773 
	}
}

782 
HAL_StusTy³Def
 
	$USB_S‘DevAdd»ss
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
)

785 
	`UNUSED
(
USBx
);

786 
	`UNUSED
(
add»ss
);

787 
USBx_DEVICE
->
DCFG
 &ð~ (
USB_OTG_DCFG_DAD
);

788 
USBx_DEVICE
->
DCFG
 |ð(
add»ss
 << 4è& 
USB_OTG_DCFG_DAD
;

790  
HAL_OK
;

791 
	}
}

798 
HAL_StusTy³Def
 
	$USB_DevCÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

801 
	`UNUSED
(
USBx
);

803 
USBx_DEVICE
->
DCTL
 &ð~
USB_OTG_DCTL_SDIS
 ;

804 
	`HAL_D–ay
(3);

806  
HAL_OK
;

807 
	}
}

814 
HAL_StusTy³Def
 
	$USB_DevDiscÚÃù
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

817 
	`UNUSED
(
USBx
);

819 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_SDIS
;

820 
	`HAL_D–ay
(3);

822  
HAL_OK
;

823 
	}
}

830 
ušt32_t
 
	$USB_R—dIÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

832 
ušt32_t
 
tm´eg
 = 0;

834 
tm´eg
 = 
USBx
->
GINTSTS
;

835 
tm´eg
 &ð
USBx
->
GINTMSK
;

836  
tm´eg
;

837 
	}
}

844 
ušt32_t
 
	$USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

846 
ušt32_t
 
tm´eg
 = 0;

848 
	`UNUSED
(
USBx
);

850 
tm´eg
 = 
USBx_DEVICE
->
DAINT
;

851 
tm´eg
 &ð
USBx_DEVICE
->
DAINTMSK
;

852  ((
tm´eg
 & 0xffff0000) >> 16);

853 
	}
}

860 
ušt32_t
 
	$USB_R—dDevAÎInEpIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

862 
ušt32_t
 
tm´eg
 = 0;

864 
	`UNUSED
(
USBx
);

866 
tm´eg
 = 
USBx_DEVICE
->
DAINT
;

867 
tm´eg
 &ð
USBx_DEVICE
->
DAINTMSK
;

868  ((
tm´eg
 & 0xFFFF));

869 
	}
}

878 
ušt32_t
 
	$USB_R—dDevOutEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

881 
	`UNUSED
(
USBx
);

883 
ušt32_t
 
tm´eg
 = 0;

884 
tm´eg
 = 
	`USBx_OUTEP
(
•num
)->
DOEPINT
;

885 
tm´eg
 &ð
USBx_DEVICE
->
DOEPMSK
;

886  
tm´eg
;

887 
	}
}

896 
ušt32_t
 
	$USB_R—dDevInEPIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

898 
ušt32_t
 
tm´eg
 = 0, 
msk
 = 0, 
emp
 = 0;

900 
	`UNUSED
(
USBx
);

902 
msk
 = 
USBx_DEVICE
->
DIEPMSK
;

903 
emp
 = 
USBx_DEVICE
->
DIEPEMPMSK
;

904 
msk
 |ð((
emp
 >> 
•num
) & 0x1) << 7;

905 
tm´eg
 = 
	`USBx_INEP
(
•num
)->
DIEPINT
 & 
msk
;

906  
tm´eg
;

907 
	}
}

915 
	$USB_CË¬IÁ”ru±s
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
)

917 
USBx
->
GINTSTS
 |ð
š‹¼u±
;

918 
	}
}

928 
ušt32_t
 
	$USB_G‘Mode
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

931 
	`UNUSED
(
USBx
);

933  ((
USBx
->
GINTSTS
 ) & 0x1);

934 
	}
}

941 
HAL_StusTy³Def
 
	$USB_Aùiv©eS‘up
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

944 
	`UNUSED
(
USBx
);

946 
	`USBx_INEP
(0)->
DIEPCTL
 &ð~
USB_OTG_DIEPCTL_MPSIZ
;

948 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_ENUMSPD
è=ð
DSTS_ENUMSPD_LS_PHY_6MHZ
)

950 
	`USBx_INEP
(0)->
DIEPCTL
 |= 3;

952 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_CGINAK
;

954  
HAL_OK
;

955 
	}
}

963 
HAL_StusTy³Def
 
	$USB_EP0_OutS¹
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 *
p£tup
)

966 
	`UNUSED
(
USBx
);

967 
	`UNUSED
(
p£tup
);

968 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 = 0;

969 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 |ð(
USB_OTG_DOEPTSIZ_PKTCNT
 & (1 << 19));

970 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 |= (3 * 8);

971 
	`USBx_OUTEP
(0)->
DOEPTSIZ
 |ð
USB_OTG_DOEPTSIZ_STUPCNT
;

973  
HAL_OK
;

974 
	}
}

984 
HAL_StusTy³Def
 
	$USB_Ho¡In™
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_CfgTy³Def
 
cfg
)

986 
ušt32_t
 
šdex
 = 0;

989 
USBx_PCGCCTL
 = 0;

992 
USBx
->
GCCFG
 &=~ (
USB_OTG_GCCFG_VBUSASEN
);

993 
USBx
->
GCCFG
 &=~ (
USB_OTG_GCCFG_VBUSBSEN
);

996 if((
cfg
.
¥“d
 =ð
USB_OTG_SPEED_FULL
)&&

997 (
USBx
 !ð
USB_OTG_FS
))

999 
USBx_HOST
->
HCFG
 |ð
USB_OTG_HCFG_FSLSS
;

1003 
USBx_HOST
->
HCFG
 &ð~(
USB_OTG_HCFG_FSLSS
);

1007 
	`USB_FlushTxFifo
(
USBx
, 0x10 );

1008 
	`USB_FlushRxFifo
(
USBx
);

1011 
šdex
 = 0; index < 
cfg
.
Ho¡_chªÃls
; index++)

1013 
	`USBx_HC
(
šdex
)->
HCINT
 = 0xFFFFFFFF;

1014 
	`USBx_HC
(
šdex
)->
HCINTMSK
 = 0;

1018 
	`USB_DriveVbus
(
USBx
, 1);

1020 
	`HAL_D–ay
(200);

1023 
USBx
->
GINTMSK
 = 0;

1026 
USBx
->
GINTSTS
 = 0xFFFFFFFF;

1028 if(
USBx
 =ð
USB_OTG_FS
)

1031 
USBx
->
GRXFSIZ
 = (
ušt32_t
 )0x80;

1032 
USBx
->
DIEPTXF0_HNPTXFSIZ
 = (
ušt32_t
 )(((0x60 << 16)& 
USB_OTG_NPTXFD
) | 0x80);

1033 
USBx
->
HPTXFSIZ
 = (
ušt32_t
 )(((0x40 << 16)& 
USB_OTG_HPTXFSIZ_PTXFD
) | 0xE0);

1037 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_RXFLVLM
;

1040 
USBx
->
GINTMSK
 |ð(
USB_OTG_GINTMSK_PRTIM
 | 
USB_OTG_GINTMSK_HCIM
 |\

1041 
USB_OTG_GINTMSK_SOFM
 |
USB_OTG_GINTSTS_DISCINT
|\

1042 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 | 
USB_OTG_GINTMSK_WUIM
);

1044  
HAL_OK
;

1045 
	}
}

1057 
HAL_StusTy³Def
 
	$USB_In™FSLSPClkS–
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
äeq
)

1060 
	`UNUSED
(
USBx
);

1062 
USBx_HOST
->
HCFG
 &ð~(
USB_OTG_HCFG_FSLSPCS
);

1063 
USBx_HOST
->
HCFG
 |ð(
äeq
 & 
USB_OTG_HCFG_FSLSPCS
);

1065 ià(
äeq
 =ð
HCFG_48_MHZ
)

1067 
USBx_HOST
->
HFIR
 = (
ušt32_t
)48000;

1069 ià(
äeq
 =ð
HCFG_6_MHZ
)

1071 
USBx_HOST
->
HFIR
 = (
ušt32_t
)6000;

1073  
HAL_OK
;

1074 
	}
}

1083 
HAL_StusTy³Def
 
	$USB_Re£tPÜt
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1085 
__IO
 
ušt32_t
 
h´t0
 = 0;

1087 
	`UNUSED
(
USBx
);

1089 
h´t0
 = 
USBx_HPRT0
;

1091 
h´t0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1092 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1094 
USBx_HPRT0
 = (
USB_OTG_HPRT_PRST
 | 
h´t0
);

1095 
	`HAL_D–ay
 (10);

1096 
USBx_HPRT0
 = ((~
USB_OTG_HPRT_PRST
è& 
h´t0
);

1097  
HAL_OK
;

1098 
	}
}

1108 
HAL_StusTy³Def
 
	$USB_DriveVbus
 (
USB_OTG_Glob®Ty³Def
 *
USBx
, 
ušt8_t
 
¡©e
)

1110 
__IO
 
ušt32_t
 
h´t0
 = 0;

1112 
	`UNUSED
(
USBx
);

1114 
h´t0
 = 
USBx_HPRT0
;

1115 
h´t0
 &ð~(
USB_OTG_HPRT_PENA
 | 
USB_OTG_HPRT_PCDET
 |\

1116 
USB_OTG_HPRT_PENCHNG
 | 
USB_OTG_HPRT_POCCHNG
 );

1118 ià(((
h´t0
 & 
USB_OTG_HPRT_PPWR
è=ð0 ) && (
¡©e
 == 1 ))

1120 
USBx_HPRT0
 = (
USB_OTG_HPRT_PPWR
 | 
h´t0
);

1122 ià(((
h´t0
 & 
USB_OTG_HPRT_PPWR
è=ðUSB_OTG_HPRT_PPWRè&& (
¡©e
 == 0 ))

1124 
USBx_HPRT0
 = ((~
USB_OTG_HPRT_PPWR
è& 
h´t0
);

1126  
HAL_OK
;

1127 
	}
}

1137 
ušt32_t
 
	$USB_G‘Ho¡S³ed
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1139 
__IO
 
ušt32_t
 
h´t0
 = 0;

1141 
	`UNUSED
(
USBx
);

1143 
h´t0
 = 
USBx_HPRT0
;

1144  ((
h´t0
 & 
USB_OTG_HPRT_PSPD
) >> 17);

1145 
	}
}

1152 
ušt32_t
 
	$USB_G‘Cu¼’tF¿me
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1155 
	`UNUSED
(
USBx
);

1157  (
USBx_HOST
->
HFNUM
 & 
USB_OTG_HFNUM_FRNUM
);

1158 
	}
}

1183 
HAL_StusTy³Def
 
	$USB_HC_In™
(
USB_OTG_Glob®Ty³Def
 *
USBx
,

1184 
ušt8_t
 
ch_num
,

1185 
ušt8_t
 
•num
,

1186 
ušt8_t
 
dev_add»ss
,

1187 
ušt8_t
 
¥“d
,

1188 
ušt8_t
 
•_ty³
,

1189 
ušt16_t
 
mps
)

1192 
	`USBx_HC
(
ch_num
)->
HCINT
 = 0xFFFFFFFF;

1195 
•_ty³
)

1197 
EP_TYPE_CTRL
:

1198 
EP_TYPE_BULK
:

1199 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1200 
USB_OTG_HCINTMSK_STALLM
 |\

1201 
USB_OTG_HCINTMSK_TXERRM
 |\

1202 
USB_OTG_HCINTMSK_DTERRM
 |\

1203 
USB_OTG_HCINTMSK_AHBERR
 |\

1204 
USB_OTG_HCINTMSK_NAKM
 ;

1206 ià(
•num
 & 0x80)

1208 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_BBERRM
;

1212 
EP_TYPE_INTR
:

1213 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1214 
USB_OTG_HCINTMSK_STALLM
 |\

1215 
USB_OTG_HCINTMSK_TXERRM
 |\

1216 
USB_OTG_HCINTMSK_DTERRM
 |\

1217 
USB_OTG_HCINTMSK_NAKM
 |\

1218 
USB_OTG_HCINTMSK_AHBERR
 |\

1219 
USB_OTG_HCINTMSK_FRMORM
 ;

1221 ià(
•num
 & 0x80)

1223 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð
USB_OTG_HCINTMSK_BBERRM
;

1228 
EP_TYPE_ISOC
:

1229 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 = 
USB_OTG_HCINTMSK_XFRCM
 |\

1230 
USB_OTG_HCINTMSK_ACKM
 |\

1231 
USB_OTG_HCINTMSK_AHBERR
 |\

1232 
USB_OTG_HCINTMSK_FRMORM
 ;

1234 ià(
•num
 & 0x80)

1236 
	`USBx_HC
(
ch_num
)->
HCINTMSK
 |ð(
USB_OTG_HCINTMSK_TXERRM
 | 
USB_OTG_HCINTMSK_BBERRM
);

1242 
USBx_HOST
->
HAINTMSK
 |ð(1 << 
ch_num
);

1245 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_HCIM
;

1248 
	`USBx_HC
(
ch_num
)->
HCCHAR
 = (((
dev_add»ss
 << 22è& 
USB_OTG_HCCHAR_DAD
) |\

1249 (((
•num
 & 0x7F)<< 11è& 
USB_OTG_HCCHAR_EPNUM
)|\

1250 ((((
•num
 & 0x80è=ð0x80)<< 15è& 
USB_OTG_HCCHAR_EPDIR
)|\

1251 (((
¥“d
 =ð
HPRT0_PRTSPD_LOW_SPEED
)<< 17è& 
USB_OTG_HCCHAR_LSDEV
)|\

1252 ((
•_ty³
 << 18è& 
USB_OTG_HCCHAR_EPTYP
)|\

1253 (
mps
 & 
USB_OTG_HCCHAR_MPSIZ
));

1255 ià(
•_ty³
 =ð
EP_TYPE_INTR
)

1257 
	`USBx_HC
(
ch_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_ODDFRM
 ;

1260  
HAL_OK
;

1261 
	}
}

1269 #ià
defšed
 (
__CC_ARM
)

1270 #´agm¨
O0


1271 #–ià
defšed
 (
__GNUC__
)

1272 #´agm¨
GCC
 
Ýtimize
 ("O0")

1274 
HAL_StusTy³Def
 
	$USB_HC_S¹Xãr
(
USB_OTG_Glob®Ty³Def
 *
USBx
, 
USB_OTG_HCTy³Def
 *
hc
)

1276 
ušt8_t
 
is_oddäame
 = 0;

1277 
ušt16_t
 
Ën_wÜds
 = 0;

1278 
ušt16_t
 
num_·ck‘s
 = 0;

1279 
ušt16_t
 
max_hc_pkt_couÁ
 = 256;

1280 
ušt32_t
 
tm´eg
 = 0;

1283 ià(
hc
->
xãr_Ën
 > 0)

1285 
num_·ck‘s
 = (
hc
->
xãr_Ën
 + hc->
max_·ck‘
 - 1) / hc->max_packet;

1287 ià(
num_·ck‘s
 > 
max_hc_pkt_couÁ
)

1289 
num_·ck‘s
 = 
max_hc_pkt_couÁ
;

1290 
hc
->
xãr_Ën
 = 
num_·ck‘s
 * hc->
max_·ck‘
;

1295 
num_·ck‘s
 = 1;

1297 ià(
hc
->
•_is_š
)

1299 
hc
->
xãr_Ën
 = 
num_·ck‘s
 * hc->
max_·ck‘
;

1303 
	`USBx_HC
(
hc
->
ch_num
)->
HCTSIZ
 = (((hc->
xãr_Ën
è& 
USB_OTG_HCTSIZ_XFRSIZ
)) |\

1304 ((
num_·ck‘s
 << 19è& 
USB_OTG_HCTSIZ_PKTCNT
) |\

1305 (((
hc
->
d©a_pid
è<< 29è& 
USB_OTG_HCTSIZ_DPID
);

1307 
is_oddäame
 = (
USBx_HOST
->
HFNUM
 & 0x01) ? 0 : 1;

1308 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_ODDFRM
;

1309 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 |ð(
is_oddäame
 << 29);

1312 
tm´eg
 = 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
;

1313 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1314 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1315 
	`USBx_HC
(
hc
->
ch_num
)->
HCCHAR
 = 
tm´eg
;

1317 if((
hc
->
•_is_š
 =ð0è&& (hc->
xãr_Ën
 > 0))

1319 
hc
->
•_ty³
)

1322 
EP_TYPE_CTRL
:

1323 
EP_TYPE_BULK
:

1324 
Ën_wÜds
 = (
hc
->
xãr_Ën
 + 3) / 4;

1327 if(
Ën_wÜds
 > (
USBx
->
HNPTXSTS
 & 0xFFFF))

1330 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_NPTXFEM
;

1335 
EP_TYPE_INTR
:

1336 
EP_TYPE_ISOC
:

1337 
Ën_wÜds
 = (
hc
->
xãr_Ën
 + 3) / 4;

1339 if(
Ën_wÜds
 > (
USBx_HOST
->
HPTXSTS
 & 0xFFFF))

1342 
USBx
->
GINTMSK
 |ð
USB_OTG_GINTMSK_PTXFEM
;

1351 
	`USB_Wr™ePack‘
(
USBx
, 
hc
->
xãr_buff
, hc->
ch_num
, hc->
xãr_Ën
);

1354  
HAL_OK
;

1355 
	}
}

1362 
ušt32_t
 
	$USB_HC_R—dIÁ”ru±
 (
USB_OTG_Glob®Ty³Def
 *
USBx
)

1365 
	`UNUSED
(
USBx
);

1367  ((
USBx_HOST
->
HAINT
) & 0xFFFF);

1368 
	}
}

1377 
HAL_StusTy³Def
 
	$USB_HC_H®t
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
hc_num
)

1379 
ušt32_t
 
couÁ
 = 0;

1381 
	`UNUSED
(
USBx
);

1384 ià(((((
	`USBx_HC
(
hc_num
)->
HCCHAR
è& 
USB_OTG_HCCHAR_EPTYP
è>> 18è=ð
HCCHAR_CTRL
) ||

1385 (((((
	`USBx_HC
(
hc_num
)->
HCCHAR
è& 
USB_OTG_HCCHAR_EPTYP
è>> 18è=ð
HCCHAR_BULK
)))

1387 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHDIS
;

1389 ià((
USBx
->
HNPTXSTS
 & 0xFFFF) == 0)

1391 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_CHENA
;

1392 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1393 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1396 ià(++
couÁ
 > 1000)

1401 (
	`USBx_HC
(
hc_num
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1405 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1410 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHDIS
;

1412 ià((
USBx_HOST
->
HPTXSTS
 & 0xFFFF) == 0)

1414 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_CHENA
;

1415 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1416 
	`USBx_HC
(
hc_num
)->
HCCHAR
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1419 ià(++
couÁ
 > 1000)

1424 (
	`USBx_HC
(
hc_num
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1428 
	`USBx_HC
(
hc_num
)->
HCCHAR
 |ð
USB_OTG_HCCHAR_CHENA
;

1432  
HAL_OK
;

1433 
	}
}

1442 
HAL_StusTy³Def
 
	$USB_DoPšg
(
USB_OTG_Glob®Ty³Def
 *
USBx
 , 
ušt8_t
 
ch_num
)

1444 
ušt8_t
 
num_·ck‘s
 = 1;

1445 
ušt32_t
 
tm´eg
 = 0;

1447 
	`UNUSED
(
USBx
);

1449 
	`USBx_HC
(
ch_num
)->
HCTSIZ
 = ((
num_·ck‘s
 << 19è& 
USB_OTG_HCTSIZ_PKTCNT
) |\

1450 
USB_OTG_HCTSIZ_DOPING
;

1453 
tm´eg
 = 
	`USBx_HC
(
ch_num
)->
HCCHAR
;

1454 
tm´eg
 &ð~
USB_OTG_HCCHAR_CHDIS
;

1455 
tm´eg
 |ð
USB_OTG_HCCHAR_CHENA
;

1456 
	`USBx_HC
(
ch_num
)->
HCCHAR
 = 
tm´eg
;

1458  
HAL_OK
;

1459 
	}
}

1466 
HAL_StusTy³Def
 
	$USB_StÝHo¡
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1468 
ušt8_t
 
šdex
;

1469 
ušt32_t
 
couÁ
 = 0;

1470 
ušt32_t
 
v®ue
 = 0;

1472 
	`USB_Di§bËGlob®IÁ
(
USBx
);

1475 
	`USB_FlushTxFifo
(
USBx
, 0x10);

1476 
	`USB_FlushRxFifo
(
USBx
);

1479 
šdex
 = 0; index <= 15; index++)

1481 
v®ue
 = 
	`USBx_HC
(
šdex
)->
HCCHAR
;

1482 
v®ue
 |ð
USB_OTG_HCCHAR_CHDIS
;

1483 
v®ue
 &ð~
USB_OTG_HCCHAR_CHENA
;

1484 
v®ue
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1485 
	`USBx_HC
(
šdex
)->
HCCHAR
 = 
v®ue
;

1489 
šdex
 = 0; index <= 15; index++)

1491 
v®ue
 = 
	`USBx_HC
(
šdex
)->
HCCHAR
 ;

1492 
v®ue
 |ð
USB_OTG_HCCHAR_CHDIS
;

1493 
v®ue
 |ð
USB_OTG_HCCHAR_CHENA
;

1494 
v®ue
 &ð~
USB_OTG_HCCHAR_EPDIR
;

1495 
	`USBx_HC
(
šdex
)->
HCCHAR
 = 
v®ue
;

1499 ià(++
couÁ
 > 1000)

1504 (
	`USBx_HC
(
šdex
)->
HCCHAR
 & 
USB_OTG_HCCHAR_CHENA
) == USB_OTG_HCCHAR_CHENA);

1508 
USBx_HOST
->
HAINT
 = 0xFFFFFFFF;

1509 
USBx
->
GINTSTS
 = 0xFFFFFFFF;

1510 
	`USB_EÇbËGlob®IÁ
(
USBx
);

1512  
HAL_OK
;

1513 
	}
}

1520 
HAL_StusTy³Def
 
	$USB_Aùiv©eRemÙeWakeup
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1523 
	`UNUSED
(
USBx
);

1524 if((
USBx_DEVICE
->
DSTS
 & 
USB_OTG_DSTS_SUSPSTS
) == USB_OTG_DSTS_SUSPSTS)

1527 
USBx_DEVICE
->
DCTL
 |ð
USB_OTG_DCTL_RWUSIG
;

1529  
HAL_OK
;

1530 
	}
}

1537 
HAL_StusTy³Def
 
	$USB_DeAùiv©eRemÙeWakeup
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

1540 
	`UNUSED
(
USBx
);

1542 
USBx_DEVICE
->
DCTL
 &ð~(
USB_OTG_DCTL_RWUSIG
);

1543  
HAL_OK
;

1544 
	}
}

1551 #ià
defšed
 (
USB
)

1559 
HAL_StusTy³Def
 
	$USB_CÜeIn™
(
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
cfg
)

1562 
	`UNUSED
(
USBx
);

1563 
	`UNUSED
(
cfg
);

1568  
HAL_OK
;

1569 
	}
}

1577 
HAL_StusTy³Def
 
	$USB_EÇbËGlob®IÁ
(
USB_Ty³Def
 *
USBx
)

1579 
ušt32_t
 
wš‹¼u±mask
 = 0;

1582 
wš‹¼u±mask
 = 
USB_CNTR_CTRM
 | 
USB_CNTR_WKUPM
 | 
USB_CNTR_SUSPM
 | 
USB_CNTR_ERRM
 \

1583 | 
USB_CNTR_SOFM
 | 
USB_CNTR_ESOFM
 | 
USB_CNTR_RESETM
;

1586 
USBx
->
CNTR
 |ð
wš‹¼u±mask
;

1588  
HAL_OK
;

1589 
	}
}

1597 
HAL_StusTy³Def
 
	$USB_Di§bËGlob®IÁ
(
USB_Ty³Def
 *
USBx
)

1599 
ušt32_t
 
wš‹¼u±mask
 = 0;

1602 
wš‹¼u±mask
 = 
USB_CNTR_CTRM
 | 
USB_CNTR_WKUPM
 | 
USB_CNTR_SUSPM
 | 
USB_CNTR_ERRM
 \

1603 | 
USB_CNTR_ESOFM
 | 
USB_CNTR_RESETM
;

1606 
USBx
->
CNTR
 &ð~
wš‹¼u±mask
;

1608  
HAL_OK
;

1609 
	}
}

1619 
HAL_StusTy³Def
 
	$USB_S‘Cu¼’tMode
(
USB_Ty³Def
 *
USBx
 , 
USB_ModeTy³Def
 
mode
)

1622 
	`UNUSED
(
USBx
);

1623 
	`UNUSED
(
mode
);

1628  
HAL_OK
;

1629 
	}
}

1639 
HAL_StusTy³Def
 
	$USB_DevIn™
 (
USB_Ty³Def
 *
USBx
, 
USB_CfgTy³Def
 
cfg
)

1642 
	`UNUSED
(
cfg
);

1646 
USBx
->
CNTR
 = 
USB_CNTR_FRES
;

1649 
USBx
->
CNTR
 = 0;

1652 
USBx
->
ISTR
 = 0;

1655 
USBx
->
BTABLE
 = 
BTABLE_ADDRESS
;

1658 
	`USB_EÇbËGlob®IÁ
(
USBx
);

1660  
HAL_OK
;

1661 
	}
}

1671 
HAL_StusTy³Def
 
	$USB_FlushTxFifo
 (
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
num
)

1674 
	`UNUSED
(
USBx
);

1675 
	`UNUSED
(
num
);

1680  
HAL_OK
;

1681 
	}
}

1688 
HAL_StusTy³Def
 
	$USB_FlushRxFifo
(
USB_Ty³Def
 *
USBx
)

1691 
	`UNUSED
(
USBx
);

1696  
HAL_OK
;

1697 
	}
}

1705 
HAL_StusTy³Def
 
	$USB_Aùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

1708 
•
->
ty³
)

1710 
EP_TYPE_CTRL
:

1711 
	`PCD_SET_EPTYPE
(
USBx
, 
•
->
num
, 
USB_EP_CONTROL
);

1713 
EP_TYPE_BULK
:

1714 
	`PCD_SET_EPTYPE
(
USBx
, 
•
->
num
, 
USB_EP_BULK
);

1716 
EP_TYPE_INTR
:

1717 
	`PCD_SET_EPTYPE
(
USBx
, 
•
->
num
, 
USB_EP_INTERRUPT
);

1719 
EP_TYPE_ISOC
:

1720 
	`PCD_SET_EPTYPE
(
USBx
, 
•
->
num
, 
USB_EP_ISOCHRONOUS
);

1726 
	`PCD_SET_EP_ADDRESS
(
USBx
, 
•
->
num
,ƒp->num);

1728 ià(
•
->
doubËbufãr
 == 0)

1730 ià(
•
->
is_š
)

1733 
	`PCD_SET_EP_TX_ADDRESS
(
USBx
, 
•
->
num
,ƒp->
pm¯d»ss
);

1734 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

1736 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_NAK
);

1741 
	`PCD_SET_EP_RX_ADDRESS
(
USBx
, 
•
->
num
,ƒp->
pm¯d»ss
);

1743 
	`PCD_SET_EP_RX_CNT
(
USBx
, 
•
->
num
,ƒp->
max·ck‘
);

1744 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

1746 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

1753 
	`PCD_SET_EP_DBUF
(
USBx
, 
•
->
num
);

1755 
	`PCD_SET_EP_DBUF_ADDR
(
USBx
, 
•
->
num
,•->
pm¯ddr0
,ƒp->
pm¯ddr1
);

1757 ià(
•
->
is_š
==0)

1760 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

1761 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

1764 
	`PCD_TX_DTOG
(
USBx
, 
•
->
num
);

1766 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

1767 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

1772 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

1773 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

1774 
	`PCD_RX_DTOG
(
USBx
, 
•
->
num
);

1776 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

1777 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

1781  
HAL_OK
;

1782 
	}
}

1790 
HAL_StusTy³Def
 
	$USB_D—ùiv©eEndpošt
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

1792 ià(
•
->
doubËbufãr
 == 0)

1794 ià(
•
->
is_š
)

1796 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

1798 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

1802 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

1804 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

1810 ià(
•
->
is_š
==0)

1813 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

1814 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

1817 
	`PCD_TX_DTOG
(
USBx
, 
•
->
num
);

1819 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

1820 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

1825 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

1826 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

1827 
	`PCD_RX_DTOG
(
USBx
, 
•
->
num
);

1829 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_DIS
);

1830 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_DIS
);

1834  
HAL_OK
;

1835 
	}
}

1843 
HAL_StusTy³Def
 
	$USB_EPS¹Xãr
(
USB_Ty³Def
 *
USBx
 , 
USB_EPTy³Def
 *
•
)

1845 
ušt16_t
 
pmabufãr
 = 0;

1846 
ušt32_t
 
Ën
 = 
•
->
xãr_Ën
;

1849 ià(
•
->
is_š
 == 1)

1852 ià(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

1854 
Ën
=
•
->
max·ck‘
;

1855 
•
->
xãr_Ën
-=
Ën
;

1859 
Ën
=
•
->
xãr_Ën
;

1860 
•
->
xãr_Ën
 =0;

1864 ià(
•
->
doubËbufãr
 == 0)

1866 
	`USB_Wr™ePMA
(
USBx
, 
•
->
xãr_buff
,ƒp->
pm¯d»ss
, 
Ën
);

1867 
	`PCD_SET_EP_TX_CNT
(
USBx
, 
•
->
num
, 
Ën
);

1872 ià(
	`PCD_GET_ENDPOINT
(
USBx
, 
•
->
num
)& 
USB_EP_DTOG_TX
)

1875 
	`PCD_SET_EP_DBUF1_CNT
(
USBx
, 
•
->
num
,ƒp->
is_š
, 
Ën
);

1876 
pmabufãr
 = 
•
->
pm¯ddr1
;

1881 
	`PCD_SET_EP_DBUF0_CNT
(
USBx
, 
•
->
num
,ƒp->
is_š
, 
Ën
);

1882 
pmabufãr
 = 
•
->
pm¯ddr0
;

1884 
	`USB_Wr™ePMA
(
USBx
, 
•
->
xãr_buff
, 
pmabufãr
, 
Ën
);

1885 
	`PCD_F»eU£rBufãr
(
USBx
, 
•
->
num
,ƒp->
is_š
);

1888 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_VALID
);

1893 ià(
•
->
xãr_Ën
 >ƒp->
max·ck‘
)

1895 
Ën
=
•
->
max·ck‘
;

1896 
•
->
xãr_Ën
-=
Ën
;

1900 
Ën
=
•
->
xãr_Ën
;

1901 
•
->
xãr_Ën
 =0;

1905 ià(
•
->
doubËbufãr
 == 0)

1908 
	`PCD_SET_EP_RX_CNT
(
USBx
, 
•
->
num
, 
Ën
);

1913 
	`PCD_SET_EP_DBUF_CNT
(
USBx
, 
•
->
num
,ƒp->
is_š
, 
Ën
);

1916 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

1919  
HAL_OK
;

1920 
	}
}

1931 
HAL_StusTy³Def
 
	$USB_Wr™ePack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
¤c
, ušt8_ˆ
ch_•_num
, 
ušt16_t
 
Ën
)

1934 
	`UNUSED
(
USBx
);

1935 
	`UNUSED
(
¤c
);

1936 
	`UNUSED
(
ch_•_num
);

1937 
	`UNUSED
(
Ën
);

1942  
HAL_OK
;

1943 
	}
}

1953 *
	$USB_R—dPack‘
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
de¡
, 
ušt16_t
 
Ën
)

1956 
	`UNUSED
(
USBx
);

1957 
	`UNUSED
(
de¡
);

1958 
	`UNUSED
(
Ën
);

1963  ((*)
NULL
);

1964 
	}
}

1972 
HAL_StusTy³Def
 
	$USB_EPS‘SÎ
(
USB_Ty³Def
 *
USBx
 , 
USB_EPTy³Def
 *
•
)

1974 ià(
•
->
num
 == 0)

1977 
	`PCD_SET_EP_TXRX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_STALL
, 
USB_EP_TX_STALL
);

1981 ià(
•
->
is_š
)

1983 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
 , 
USB_EP_TX_STALL
);

1987 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
 , 
USB_EP_RX_STALL
);

1990  
HAL_OK
;

1991 
	}
}

1999 
HAL_StusTy³Def
 
	$USB_EPCË¬SÎ
(
USB_Ty³Def
 *
USBx
, 
USB_EPTy³Def
 *
•
)

2001 ià(
•
->
is_š
)

2003 
	`PCD_CLEAR_TX_DTOG
(
USBx
, 
•
->
num
);

2004 
	`PCD_SET_EP_TX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_TX_VALID
);

2008 
	`PCD_CLEAR_RX_DTOG
(
USBx
, 
•
->
num
);

2009 
	`PCD_SET_EP_RX_STATUS
(
USBx
, 
•
->
num
, 
USB_EP_RX_VALID
);

2011  
HAL_OK
;

2012 
	}
}

2019 
HAL_StusTy³Def
 
	$USB_StÝDeviû
(
USB_Ty³Def
 *
USBx
)

2022 
USBx
->
CNTR
 = 
USB_CNTR_FRES
;

2025 
USBx
->
ISTR
 = 0;

2028 
USBx
->
CNTR
 = (
USB_CNTR_FRES
 | 
USB_CNTR_PDWN
);

2030  
HAL_OK
;

2031 
	}
}

2040 
HAL_StusTy³Def
 
	$USB_S‘DevAdd»ss
 (
USB_Ty³Def
 *
USBx
, 
ušt8_t
 
add»ss
)

2042 if(
add»ss
 == 0)

2045 
USBx
->
DADDR
 = 
USB_DADDR_EF
;

2048  
HAL_OK
;

2049 
	}
}

2056 
HAL_StusTy³Def
 
	$USB_DevCÚÃù
 (
USB_Ty³Def
 *
USBx
)

2059 
	`UNUSED
(
USBx
);

2064  
HAL_OK
;

2065 
	}
}

2072 
HAL_StusTy³Def
 
	$USB_DevDiscÚÃù
 (
USB_Ty³Def
 *
USBx
)

2075 
	`UNUSED
(
USBx
);

2080  
HAL_OK
;

2081 
	}
}

2088 
ušt32_t
 
	$USB_R—dIÁ”ru±s
 (
USB_Ty³Def
 *
USBx
)

2090 
ušt32_t
 
tm´eg
 = 0;

2092 
tm´eg
 = 
USBx
->
ISTR
;

2093  
tm´eg
;

2094 
	}
}

2101 
ušt32_t
 
	$USB_R—dDevAÎOutEpIÁ”ru±
 (
USB_Ty³Def
 *
USBx
)

2104 
	`UNUSED
(
USBx
);

2110 
	}
}

2117 
ušt32_t
 
	$USB_R—dDevAÎInEpIÁ”ru±
 (
USB_Ty³Def
 *
USBx
)

2120 
	`UNUSED
(
USBx
);

2126 
	}
}

2135 
ušt32_t
 
	$USB_R—dDevOutEPIÁ”ru±
 (
USB_Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

2138 
	`UNUSED
(
USBx
);

2139 
	`UNUSED
(
•num
);

2145 
	}
}

2154 
ušt32_t
 
	$USB_R—dDevInEPIÁ”ru±
 (
USB_Ty³Def
 *
USBx
 , 
ušt8_t
 
•num
)

2157 
	`UNUSED
(
USBx
);

2158 
	`UNUSED
(
•num
);

2164 
	}
}

2172 
	$USB_CË¬IÁ”ru±s
 (
USB_Ty³Def
 *
USBx
, 
ušt32_t
 
š‹¼u±
)

2175 
	`UNUSED
(
USBx
);

2176 
	`UNUSED
(
š‹¼u±
);

2181 
	}
}

2189 
HAL_StusTy³Def
 
	$USB_EP0_OutS¹
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
p£tup
)

2192 
	`UNUSED
(
USBx
);

2193 
	`UNUSED
(
p£tup
);

2198  
HAL_OK
;

2199 
	}
}

2206 
HAL_StusTy³Def
 
	$USB_Aùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
)

2208 
USBx
->
CNTR
 |ð
USB_CNTR_RESUME
;

2210  
HAL_OK
;

2211 
	}
}

2218 
HAL_StusTy³Def
 
	$USB_DeAùiv©eRemÙeWakeup
(
USB_Ty³Def
 *
USBx
)

2220 
USBx
->
CNTR
 &ð~(
USB_CNTR_RESUME
);

2221  
HAL_OK
;

2222 
	}
}

2232 
	$USB_Wr™ePMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
)

2234 
ušt32_t
 
nby‹s
 = (
wNBy‹s
 + 1) >> 1;

2235 
ušt32_t
 
šdex
 = 0, 
‹mp1
 = 0, 
‹mp2
 = 0;

2236 
ušt16_t
 *
pdwV®
 = 
NULL
;

2238 
pdwV®
 = (
ušt16_t
 *)(
wPMABufAddr
 * 2 + (
ušt32_t
)
USBx
 + 0x400);

2239 
šdex
 = 
nby‹s
; index != 0; index--)

2241 
‹mp1
 = (
ušt16_t
è* 
pbU¤Buf
;

2242 
pbU¤Buf
++;

2243 
‹mp2
 = 
‹mp1
 | (
ušt16_t
è* 
pbU¤Buf
 << 8;

2244 *
pdwV®
++ = 
‹mp2
;

2245 
pdwV®
++;

2246 
pbU¤Buf
++;

2248 
	}
}

2258 
	$USB_R—dPMA
(
USB_Ty³Def
 *
USBx
, 
ušt8_t
 *
pbU¤Buf
, 
ušt16_t
 
wPMABufAddr
, ušt16_ˆ
wNBy‹s
)

2260 
ušt32_t
 
nby‹s
 = (
wNBy‹s
 + 1) >> 1;

2261 
ušt32_t
 
šdex
 = 0;

2262 
ušt32_t
 *
pdwV®
 = 
NULL
;

2264 
pdwV®
 = (
ušt32_t
 *)(
wPMABufAddr
 * 2 + (ušt32_t)
USBx
 + 0x400);

2265 
šdex
 = 
nby‹s
; index != 0; index--)

2267 *(
ušt16_t
*)
pbU¤Buf
++ = *
pdwV®
++;

2268 
pbU¤Buf
++;

2270 
	}
}

2281 #ià
defšed
 (
USB_OTG_FS
)

2290 
HAL_StusTy³Def
 
	$USB_CÜeRe£t
(
USB_OTG_Glob®Ty³Def
 *
USBx
)

2292 
ušt32_t
 
couÁ
 = 0;

2297 ià(++
couÁ
 > 200000)

2299  
HAL_TIMEOUT
;

2302 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_AHBIDL
) == 0);

2305 
couÁ
 = 0;

2306 
USBx
->
GRSTCTL
 |ð
USB_OTG_GRSTCTL_CSRST
;

2310 ià(++
couÁ
 > 200000)

2312  
HAL_TIMEOUT
;

2315 (
USBx
->
GRSTCTL
 & 
USB_OTG_GRSTCTL_CSRST
) == USB_OTG_GRSTCTL_CSRST);

2317  
HAL_OK
;

2318 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Inc\main.h

49 #iâdeà
__MAIN_H


50 
	#__MAIN_H


	)

63 
_E¼Ü_HªdËr
(*, );

65 
	#E¼Ü_HªdËr
(è
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
)

	)

	@D:\STM32\MXtest\123text\mxtest\Inc\stm32f1xx_hal_conf.h

36 #iâdeà
__STM32F1xx_HAL_CONF_H


37 
	#__STM32F1xx_HAL_CONF_H


	)

39 #ifdeà
__ýlu¥lus


43 
	~"maš.h
"

52 
	#HAL_MODULE_ENABLED


	)

63 
	#HAL_GPIO_MODULE_ENABLED


	)

71 
	#HAL_PCD_MODULE_ENABLED


	)

87 
	#HAL_CORTEX_MODULE_ENABLED


	)

88 
	#HAL_DMA_MODULE_ENABLED


	)

89 
	#HAL_FLASH_MODULE_ENABLED


	)

90 
	#HAL_GPIO_MODULE_ENABLED


	)

91 
	#HAL_PWR_MODULE_ENABLED


	)

92 
	#HAL_RCC_MODULE_ENABLED


	)

100 #ià!
defšed
 (
HSE_VALUE
)

101 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

104 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

105 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100è

	)

113 #ià!
defšed
 (
HSI_VALUE
)

114 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

120 #ià!
defšed
 (
LSI_VALUE
)

121 
	#LSI_VALUE
 40000U

	)

123 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


124 
š
 
vÞge
 
ªd
 
‹m³¿tu»
. */

130 #ià!
defšed
 (
LSE_VALUE
)

131 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

134 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

135 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000è

	)

145 
	#VDD_VALUE
 ((
ušt32_t
)3300è

	)

146 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0è

	)

147 
	#USE_RTOS
 0

	)

148 
	#PREFETCH_ENABLE
 1

	)

162 
	#MAC_ADDR0
 2

	)

163 
	#MAC_ADDR1
 0

	)

164 
	#MAC_ADDR2
 0

	)

165 
	#MAC_ADDR3
 0

	)

166 
	#MAC_ADDR4
 0

	)

167 
	#MAC_ADDR5
 0

	)

170 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

171 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

172 
	#ETH_RXBUFNB
 ((
ušt32_t
)8è

	)

173 
	#ETH_TXBUFNB
 ((
ušt32_t
)4è

	)

178 
	#DP83848_PHY_ADDRESS
 0x01U

	)

180 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FF)

	)

182 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFF)

	)

184 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFF)

	)

185 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFF)

	)

189 
	#PHY_BCR
 ((
ušt16_t
)0x00è

	)

190 
	#PHY_BSR
 ((
ušt16_t
)0x01è

	)

192 
	#PHY_RESET
 ((
ušt16_t
)0x8000è

	)

193 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000è

	)

194 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100è

	)

195 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000è

	)

196 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100è

	)

197 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000è

	)

198 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000è

	)

199 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200è

	)

200 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800è

	)

201 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400è

	)

203 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020è

	)

204 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004è

	)

205 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002è

	)

208 
	#PHY_SR
 ((
ušt16_t
)0x10Uè

	)

210 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002Uè

	)

211 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004Uè

	)

218 #ifdeà
HAL_RCC_MODULE_ENABLED


219 
	~"¡m32f1xx_h®_rcc.h
"

222 #ifdeà
HAL_GPIO_MODULE_ENABLED


223 
	~"¡m32f1xx_h®_gpio.h
"

226 #ifdeà
HAL_DMA_MODULE_ENABLED


227 
	~"¡m32f1xx_h®_dma.h
"

230 #ifdeà
HAL_ETH_MODULE_ENABLED


231 
	~"¡m32f1xx_h®_‘h.h
"

234 #ifdeà
HAL_CAN_MODULE_ENABLED


235 
	~"¡m32f1xx_h®_ÿn.h
"

238 #ifdeà
HAL_CEC_MODULE_ENABLED


239 
	~"¡m32f1xx_h®_ûc.h
"

242 #ifdeà
HAL_CORTEX_MODULE_ENABLED


243 
	~"¡m32f1xx_h®_cÜ‹x.h
"

246 #ifdeà
HAL_ADC_MODULE_ENABLED


247 
	~"¡m32f1xx_h®_adc.h
"

250 #ifdeà
HAL_CRC_MODULE_ENABLED


251 
	~"¡m32f1xx_h®_üc.h
"

254 #ifdeà
HAL_DAC_MODULE_ENABLED


255 
	~"¡m32f1xx_h®_dac.h
"

258 #ifdeà
HAL_FLASH_MODULE_ENABLED


259 
	~"¡m32f1xx_h®_æash.h
"

262 #ifdeà
HAL_SRAM_MODULE_ENABLED


263 
	~"¡m32f1xx_h®_¤am.h
"

266 #ifdeà
HAL_NOR_MODULE_ENABLED


267 
	~"¡m32f1xx_h®_nÜ.h
"

270 #ifdeà
HAL_I2C_MODULE_ENABLED


271 
	~"¡m32f1xx_h®_i2c.h
"

274 #ifdeà
HAL_I2S_MODULE_ENABLED


275 
	~"¡m32f1xx_h®_i2s.h
"

278 #ifdeà
HAL_IWDG_MODULE_ENABLED


279 
	~"¡m32f1xx_h®_iwdg.h
"

282 #ifdeà
HAL_PWR_MODULE_ENABLED


283 
	~"¡m32f1xx_h®_pwr.h
"

286 #ifdeà
HAL_RTC_MODULE_ENABLED


287 
	~"¡m32f1xx_h®_¹c.h
"

290 #ifdeà
HAL_PCCARD_MODULE_ENABLED


291 
	~"¡m32f1xx_h®_pcÿrd.h
"

294 #ifdeà
HAL_SD_MODULE_ENABLED


295 
	~"¡m32f1xx_h®_sd.h
"

298 #ifdeà
HAL_MMC_MODULE_ENABLED


299 
	~"¡m32f1xx_h®_mmc.h
"

302 #ifdeà
HAL_NAND_MODULE_ENABLED


303 
	~"¡m32f1xx_h®_Çnd.h
"

306 #ifdeà
HAL_SPI_MODULE_ENABLED


307 
	~"¡m32f1xx_h®_¥i.h
"

310 #ifdeà
HAL_TIM_MODULE_ENABLED


311 
	~"¡m32f1xx_h®_tim.h
"

314 #ifdeà
HAL_UART_MODULE_ENABLED


315 
	~"¡m32f1xx_h®_u¬t.h
"

318 #ifdeà
HAL_USART_MODULE_ENABLED


319 
	~"¡m32f1xx_h®_u§¹.h
"

322 #ifdeà
HAL_IRDA_MODULE_ENABLED


323 
	~"¡m32f1xx_h®_œda.h
"

326 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


327 
	~"¡m32f1xx_h®_sm¬tÿrd.h
"

330 #ifdeà
HAL_WWDG_MODULE_ENABLED


331 
	~"¡m32f1xx_h®_wwdg.h
"

334 #ifdeà
HAL_PCD_MODULE_ENABLED


335 
	~"¡m32f1xx_h®_pcd.h
"

338 #ifdeà
HAL_HCD_MODULE_ENABLED


339 
	~"¡m32f1xx_h®_hcd.h
"

344 #ifdeà 
USE_FULL_ASSERT


353 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0U : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

355 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

357 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

360 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Inc\stm32f1xx_it.h

35 #iâdeà
__STM32F1xx_IT_H


36 
	#__STM32F1xx_IT_H


	)

38 #ifdeà
__ýlu¥lus


43 
	~"¡m32f1xx_h®.h
"

44 
	~"maš.h
"

50 
NMI_HªdËr
();

51 
H¬dFauÉ_HªdËr
();

52 
MemMªage_HªdËr
();

53 
BusFauÉ_HªdËr
();

54 
U§geFauÉ_HªdËr
();

55 
SVC_HªdËr
();

56 
DebugMÚ_HªdËr
();

57 
P’dSV_HªdËr
();

58 
SysTick_HªdËr
();

59 
USB_LP_CAN1_RX0_IRQHªdËr
();

61 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Inc\usb_device.h

50 #iâdeà
__usb_deviû_H


51 
	#__usb_deviû_H


	)

52 #ifdeà
__ýlu¥lus


57 
	~"¡m32f1xx.h
"

58 
	~"¡m32f1xx_h®.h
"

59 
	~"usbd_def.h
"

61 
USBD_HªdËTy³Def
 
hUsbDeviûFS
;

64 
MX_USB_DEVICE_In™
();

66 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Inc\usbd_conf.h

50 #iâdeà
__USBD_CONF__H__


51 
	#__USBD_CONF__H__


	)

52 #ifdeà
__ýlu¥lus


56 
	~<¡dio.h
>

57 
	~<¡dlib.h
>

58 
	~<¡ršg.h
>

59 
	~"¡m32f1xx.h
"

60 
	~"¡m32f1xx_h®.h
"

61 
	~"usbd_def.h
"

77 
	#USBD_MAX_NUM_INTERFACES
 1

	)

79 
	#USBD_MAX_NUM_CONFIGURATION
 1

	)

81 
	#USBD_MAX_STR_DESC_SIZ
 512

	)

83 
	#USBD_SUPPORT_USER_STRING
 1

	)

85 
	#USBD_DEBUG_LEVEL
 0

	)

87 
	#USBD_SELF_POWERED
 1

	)

89 
	#USBD_CUSTOMHID_OUTREPORT_BUF_SIZE
 32

	)

91 
	#USBD_CUSTOM_HID_REPORT_DESC_SIZE
 121

	)

94 
	#DEVICE_FS
 0

	)

101 
	#USBD_m®loc
 (
ušt32_t
 *)
USBD_¡©ic_m®loc


	)

102 
	#USBD_ä“
 
USBD_¡©ic_ä“


	)

103 
	#USBD_mem£t


	)

104 
	#USBD_memýy


	)

106 
	#USBD_D–ay
 
HAL_D–ay


	)

110 *
USBD_¡©ic_m®loc
(
ušt32_t
 
size
);

111 
USBD_¡©ic_ä“
(*
p
);

114 #ià(
USBD_DEBUG_LEVEL
 > 0)

115 
	#USBD_U¤Log
(...è
	`´štf
(
__VA_ARGS__
);\

116 
	`´štf
("\n");

	)

118 
	#USBD_U¤Log
(...)

	)

122 #ià(
USBD_DEBUG_LEVEL
 > 1)

124 
	#USBD_E¼Log
(...è
	`´štf
("ERROR: ") ;\

125 
	`´štf
(
__VA_ARGS__
);\

126 
	`´štf
("\n");

	)

128 
	#USBD_E¼Log
(...)

	)

132 #ià(
USBD_DEBUG_LEVEL
 > 2)

133 
	#USBD_DbgLog
(...è
	`´štf
("DEBUG : ") ;\

134 
	`´štf
(
__VA_ARGS__
);\

135 
	`´štf
("\n");

	)

137 
	#USBD_DbgLog
(...)

	)

177 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Inc\usbd_custom_hid_if.h

51 #iâdeà
__USBD_CUSTOM_HID_IF_H_


52 
	#__USBD_CUSTOM_HID_IF_H_


	)

54 #ifdeà
__ýlu¥lus


58 
	~"usbd_cu¡omhid.h
"

104 
USBD_CUSTOM_HID_ItfTy³Def
 
USBD_Cu¡omHID_fÝs_FS
;

131 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Inc\usbd_desc.h

51 #iâdeà
__USBD_DESC__H__


52 
	#__USBD_DESC__H__


	)

54 #ifdeà
__ýlu¥lus


58 
	~"usbd_def.h
"

94 
USBD_DesütÜsTy³Def
 
FS_Desc
;

106 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Class\CustomHID\Inc\usbd_customhid.h

29 #iâdeà
__USB_CUSTOMHID_H


30 
	#__USB_CUSTOMHID_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_iÜeq.h
"

52 
	#CUSTOM_HID_EPIN_ADDR
 0x81

	)

53 
	#CUSTOM_HID_EPIN_SIZE
 32

	)

55 
	#CUSTOM_HID_EPOUT_ADDR
 0x01

	)

56 
	#CUSTOM_HID_EPOUT_SIZE
 32

	)

58 
	#USB_CUSTOM_HID_CONFIG_DESC_SIZ
 41

	)

59 
	#USB_CUSTOM_HID_DESC_SIZ
 9

	)

61 
	#CUSTOM_HID_DESCRIPTOR_TYPE
 0x21

	)

62 
	#CUSTOM_HID_REPORT_DESC
 0x22

	)

65 
	#CUSTOM_HID_REQ_SET_PROTOCOL
 0x0B

	)

66 
	#CUSTOM_HID_REQ_GET_PROTOCOL
 0x03

	)

68 
	#CUSTOM_HID_REQ_SET_IDLE
 0x0A

	)

69 
	#CUSTOM_HID_REQ_GET_IDLE
 0x02

	)

71 
	#CUSTOM_HID_REQ_SET_REPORT
 0x09

	)

72 
	#CUSTOM_HID_REQ_GET_REPORT
 0x01

	)

83 
CUSTOM_HID_IDLE
 = 0,

84 
CUSTOM_HID_BUSY
,

86 
	tCUSTOM_HID_S‹Ty³Def
;

88 
	s_USBD_CUSTOM_HID_Itf


90 
ušt8_t
 *
pR•Üt
;

91 
št8_t
 (* 
In™
) ();

92 
št8_t
 (* 
DeIn™
) ();

93 
št8_t
 (* 
OutEv’t
è(
ušt8_t
, uint8_t );

95 }
	tUSBD_CUSTOM_HID_ItfTy³Def
;

99 
ušt8_t
 
R•Üt_buf
[
USBD_CUSTOMHID_OUTREPORT_BUF_SIZE
];

100 
ušt32_t
 
PrÙocÞ
;

101 
ušt32_t
 
IdËS‹
;

102 
ušt32_t
 
AÉS‘tšg
;

103 
ušt32_t
 
IsR•ÜtAvažabË
;

104 
CUSTOM_HID_S‹Ty³Def
 
¡©e
;

106 
	tUSBD_CUSTOM_HID_HªdËTy³Def
;

125 
USBD_CÏssTy³Def
 
USBD_CUSTOM_HID
;

126 
	#USBD_CUSTOM_HID_CLASS
 &
USBD_CUSTOM_HID


	)

134 
ušt8_t
 
USBD_CUSTOM_HID_S’dR•Üt
 (
USBD_HªdËTy³Def
 *
pdev
,

135 
ušt8_t
 *
»pÜt
,

136 
ušt16_t
 
Ën
);

140 
ušt8_t
 
USBD_CUSTOM_HID_Regi¡”IÁ”çû
 (
USBD_HªdËTy³Def
 *
pdev
,

141 
USBD_CUSTOM_HID_ItfTy³Def
 *
fÝs
);

147 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Class\CustomHID\Src\usbd_customhid.c

49 
	~"usbd_cu¡omhid.h
"

50 
	~"usbd_desc.h
"

51 
	~"usbd_ùÌeq.h
"

92 
ušt8_t
 
USBD_CUSTOM_HID_In™
 (
USBD_HªdËTy³Def
 *
pdev
,

93 
ušt8_t
 
cfgidx
);

95 
ušt8_t
 
USBD_CUSTOM_HID_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
,

96 
ušt8_t
 
cfgidx
);

98 
ušt8_t
 
USBD_CUSTOM_HID_S‘up
 (
USBD_HªdËTy³Def
 *
pdev
,

99 
USBD_S‘upReqTy³def
 *
»q
);

101 
ušt8_t
 *
USBD_CUSTOM_HID_G‘CfgDesc
 (
ušt16_t
 *
Ëngth
);

103 
ušt8_t
 *
USBD_CUSTOM_HID_G‘DeviûQu®if›rDesc
 (
ušt16_t
 *
Ëngth
);

105 
ušt8_t
 
USBD_CUSTOM_HID_D©aIn
 (
USBD_HªdËTy³Def
 *
pdev
, ušt8_ˆ
•num
);

107 
ušt8_t
 
USBD_CUSTOM_HID_D©aOut
 (
USBD_HªdËTy³Def
 *
pdev
, ušt8_ˆ
•num
);

108 
ušt8_t
 
USBD_CUSTOM_HID_EP0_RxR—dy
 (
USBD_HªdËTy³Def
 *
pdev
);

117 
USBD_CÏssTy³Def
 
	gUSBD_CUSTOM_HID
 =

119 
USBD_CUSTOM_HID_In™
,

120 
USBD_CUSTOM_HID_DeIn™
,

121 
USBD_CUSTOM_HID_S‘up
,

122 
NULL
,

123 
USBD_CUSTOM_HID_EP0_RxR—dy
,

124 
USBD_CUSTOM_HID_D©aIn
,

125 
USBD_CUSTOM_HID_D©aOut
,

126 
NULL
,

127 
NULL
,

128 
NULL
,

129 
USBD_CUSTOM_HID_G‘CfgDesc
,

130 
USBD_CUSTOM_HID_G‘CfgDesc
,

131 
USBD_CUSTOM_HID_G‘CfgDesc
,

132 
USBD_CUSTOM_HID_G‘DeviûQu®if›rDesc
,

136 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CUSTOM_HID_CfgDesc
[
USB_CUSTOM_HID_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

139 
USB_DESC_TYPE_CONFIGURATION
,

140 
USB_CUSTOM_HID_CONFIG_DESC_SIZ
,

153 
USB_DESC_TYPE_INTERFACE
,

164 
CUSTOM_HID_DESCRIPTOR_TYPE
,

170 
USBD_CUSTOM_HID_REPORT_DESC_SIZE
,

175 
USB_DESC_TYPE_ENDPOINT
,

177 
CUSTOM_HID_EPIN_ADDR
,

179 
CUSTOM_HID_EPIN_SIZE
,

185 
USB_DESC_TYPE_ENDPOINT
,

186 
CUSTOM_HID_EPOUT_ADDR
,

188 
CUSTOM_HID_EPOUT_SIZE
,

195 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CUSTOM_HID_Desc
[
USB_CUSTOM_HID_DESC_SIZ
] 
	g__ALIGN_END
 =

199 
CUSTOM_HID_DESCRIPTOR_TYPE
,

205 
USBD_CUSTOM_HID_REPORT_DESC_SIZE
,

210 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_CUSTOM_HID_DeviûQu®if›rDesc
[
USB_LEN_DEV_QUALIFIER_DESC
] 
	g__ALIGN_END
 =

212 
USB_LEN_DEV_QUALIFIER_DESC
,

213 
USB_DESC_TYPE_DEVICE_QUALIFIER
,

239 
ušt8_t
 
	$USBD_CUSTOM_HID_In™
 (
USBD_HªdËTy³Def
 *
pdev
,

240 
ušt8_t
 
cfgidx
)

242 
ušt8_t
 
»t
 = 0;

243 
USBD_CUSTOM_HID_HªdËTy³Def
 *
hhid
;

245 
	`USBD_LL_O³nEP
(
pdev
,

246 
CUSTOM_HID_EPIN_ADDR
,

247 
USBD_EP_TYPE_INTR
,

248 
CUSTOM_HID_EPIN_SIZE
);

251 
	`USBD_LL_O³nEP
(
pdev
,

252 
CUSTOM_HID_EPOUT_ADDR
,

253 
USBD_EP_TYPE_INTR
,

254 
CUSTOM_HID_EPOUT_SIZE
);

256 
pdev
->
pCÏssD©a
 = 
	`USBD_m®loc
( (
USBD_CUSTOM_HID_HªdËTy³Def
));

258 if(
pdev
->
pCÏssD©a
 =ð
NULL
)

260 
»t
 = 1;

264 
hhid
 = (
USBD_CUSTOM_HID_HªdËTy³Def
*è
pdev
->
pCÏssD©a
;

266 
hhid
->
¡©e
 = 
CUSTOM_HID_IDLE
;

267 ((
USBD_CUSTOM_HID_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`In™
();

269 
	`USBD_LL_P»·»Reûive
(
pdev
, 
CUSTOM_HID_EPOUT_ADDR
, 
hhid
->
R•Üt_buf
,

270 
USBD_CUSTOMHID_OUTREPORT_BUF_SIZE
);

273  
»t
;

274 
	}
}

283 
ušt8_t
 
	$USBD_CUSTOM_HID_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
,

284 
ušt8_t
 
cfgidx
)

287 
	`USBD_LL_Clo£EP
(
pdev
,

288 
CUSTOM_HID_EPIN_ADDR
);

291 
	`USBD_LL_Clo£EP
(
pdev
,

292 
CUSTOM_HID_EPOUT_ADDR
);

295 if(
pdev
->
pCÏssD©a
 !ð
NULL
)

297 ((
USBD_CUSTOM_HID_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`DeIn™
();

298 
	`USBD_ä“
(
pdev
->
pCÏssD©a
);

299 
pdev
->
pCÏssD©a
 = 
NULL
;

301  
USBD_OK
;

302 
	}
}

311 
ušt8_t
 
	$USBD_CUSTOM_HID_S‘up
 (
USBD_HªdËTy³Def
 *
pdev
,

312 
USBD_S‘upReqTy³def
 *
»q
)

314 
ušt16_t
 
Ën
 = 0;

315 
ušt8_t
 *
pbuf
 = 
NULL
;

316 
USBD_CUSTOM_HID_HªdËTy³Def
 *
hhid
 = (USBD_CUSTOM_HID_HªdËTy³Def*)
pdev
->
pCÏssD©a
;

318 
»q
->
bmReque¡
 & 
USB_REQ_TYPE_MASK
)

320 
USB_REQ_TYPE_CLASS
 :

321 
»q
->
bReque¡
)

325 
CUSTOM_HID_REQ_SET_PROTOCOL
:

326 
hhid
->
PrÙocÞ
 = (
ušt8_t
)(
»q
->
wV®ue
);

329 
CUSTOM_HID_REQ_GET_PROTOCOL
:

330 
	`USBD_CŽS’dD©a
 (
pdev
,

331 (
ušt8_t
 *)&
hhid
->
PrÙocÞ
,

335 
CUSTOM_HID_REQ_SET_IDLE
:

336 
hhid
->
IdËS‹
 = (
ušt8_t
)(
»q
->
wV®ue
 >> 8);

339 
CUSTOM_HID_REQ_GET_IDLE
:

340 
	`USBD_CŽS’dD©a
 (
pdev
,

341 (
ušt8_t
 *)&
hhid
->
IdËS‹
,

345 
CUSTOM_HID_REQ_SET_REPORT
:

346 
hhid
->
IsR•ÜtAvažabË
 = 1;

347 
	`USBD_CŽP»·»Rx
 (
pdev
, 
hhid
->
R•Üt_buf
, (
ušt8_t
)(
»q
->
wL’gth
));

351 
	`USBD_CŽE¼Ü
 (
pdev
, 
»q
);

352  
USBD_FAIL
;

356 
USB_REQ_TYPE_STANDARD
:

357 
»q
->
bReque¡
)

359 
USB_REQ_GET_DESCRIPTOR
:

360 ifÐ
»q
->
wV®ue
 >> 8 =ð
CUSTOM_HID_REPORT_DESC
)

362 
Ën
 = 
	`MIN
(
USBD_CUSTOM_HID_REPORT_DESC_SIZE
 , 
»q
->
wL’gth
);

363 
pbuf
 = ((
USBD_CUSTOM_HID_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
pR•Üt
;

365 ifÐ
»q
->
wV®ue
 >> 8 =ð
CUSTOM_HID_DESCRIPTOR_TYPE
)

367 
pbuf
 = 
USBD_CUSTOM_HID_Desc
;

368 
Ën
 = 
	`MIN
(
USB_CUSTOM_HID_DESC_SIZ
 , 
»q
->
wL’gth
);

371 
	`USBD_CŽS’dD©a
 (
pdev
,

372 
pbuf
,

373 
Ën
);

377 
USB_REQ_GET_INTERFACE
 :

378 
	`USBD_CŽS’dD©a
 (
pdev
,

379 (
ušt8_t
 *)&
hhid
->
AÉS‘tšg
,

383 
USB_REQ_SET_INTERFACE
 :

384 
hhid
->
AÉS‘tšg
 = (
ušt8_t
)(
»q
->
wV®ue
);

388  
USBD_OK
;

389 
	}
}

398 
ušt8_t
 
	$USBD_CUSTOM_HID_S’dR•Üt
 (
USBD_HªdËTy³Def
 *
pdev
,

399 
ušt8_t
 *
»pÜt
,

400 
ušt16_t
 
Ën
)

402 
USBD_CUSTOM_HID_HªdËTy³Def
 *
hhid
 = (USBD_CUSTOM_HID_HªdËTy³Def*)
pdev
->
pCÏssD©a
;

404 ià(
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
 )

406 if(
hhid
->
¡©e
 =ð
CUSTOM_HID_IDLE
)

408 
hhid
->
¡©e
 = 
CUSTOM_HID_BUSY
;

409 
	`USBD_LL_T¿nsm™
 (
pdev
,

410 
CUSTOM_HID_EPIN_ADDR
,

411 
»pÜt
,

412 
Ën
);

415  
USBD_OK
;

416 
	}
}

425 
ušt8_t
 *
	$USBD_CUSTOM_HID_G‘CfgDesc
 (
ušt16_t
 *
Ëngth
)

427 *
Ëngth
 =  (
USBD_CUSTOM_HID_CfgDesc
);

428  
USBD_CUSTOM_HID_CfgDesc
;

429 
	}
}

438 
ušt8_t
 
	$USBD_CUSTOM_HID_D©aIn
 (
USBD_HªdËTy³Def
 *
pdev
,

439 
ušt8_t
 
•num
)

444 ((
USBD_CUSTOM_HID_HªdËTy³Def
 *)
pdev
->
pCÏssD©a
)->
¡©e
 = 
CUSTOM_HID_IDLE
;

446  
USBD_OK
;

447 
	}
}

456 
ušt8_t
 
	$USBD_CUSTOM_HID_D©aOut
 (
USBD_HªdËTy³Def
 *
pdev
,

457 
ušt8_t
 
•num
)

460 
USBD_CUSTOM_HID_HªdËTy³Def
 *
hhid
 = (USBD_CUSTOM_HID_HªdËTy³Def*)
pdev
->
pCÏssD©a
;

462 ((
USBD_CUSTOM_HID_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`OutEv’t
(
hhid
->
R•Üt_buf
[0],

463 
hhid
->
R•Üt_buf
[1]);

465 
	`USBD_LL_P»·»Reûive
(
pdev
, 
CUSTOM_HID_EPOUT_ADDR
 , 
hhid
->
R•Üt_buf
,

466 
USBD_CUSTOMHID_OUTREPORT_BUF_SIZE
);

468  
USBD_OK
;

469 
	}
}

477 
ušt8_t
 
	$USBD_CUSTOM_HID_EP0_RxR—dy
(
USBD_HªdËTy³Def
 *
pdev
)

479 
USBD_CUSTOM_HID_HªdËTy³Def
 *
hhid
 = (USBD_CUSTOM_HID_HªdËTy³Def*)
pdev
->
pCÏssD©a
;

481 ià(
hhid
->
IsR•ÜtAvažabË
 == 1)

483 ((
USBD_CUSTOM_HID_ItfTy³Def
 *)
pdev
->
pU£rD©a
)->
	`OutEv’t
(
hhid
->
R•Üt_buf
[0],

484 
hhid
->
R•Üt_buf
[1]);

485 
hhid
->
IsR•ÜtAvažabË
 = 0;

488  
USBD_OK
;

489 
	}
}

497 
ušt8_t
 *
	$USBD_CUSTOM_HID_G‘DeviûQu®if›rDesc
 (
ušt16_t
 *
Ëngth
)

499 *
Ëngth
 =  (
USBD_CUSTOM_HID_DeviûQu®if›rDesc
);

500  
USBD_CUSTOM_HID_DeviûQu®if›rDesc
;

501 
	}
}

509 
ušt8_t
 
	$USBD_CUSTOM_HID_Regi¡”IÁ”çû
 (
USBD_HªdËTy³Def
 *
pdev
,

510 
USBD_CUSTOM_HID_ItfTy³Def
 *
fÝs
)

512 
ušt8_t
 
»t
 = 
USBD_FAIL
;

514 if(
fÝs
 !ð
NULL
)

516 
pdev
->
pU£rD©a
ð
fÝs
;

517 
»t
 = 
USBD_OK
;

520  
»t
;

521 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_core.h

29 #iâdeà
__USBD_CORE_H


30 
	#__USBD_CORE_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_cÚf.h
"

38 
	~"usbd_def.h
"

39 
	~"usbd_iÜeq.h
"

40 
	~"usbd_ùÌeq.h
"

83 
	#USBD_SOF
 
USBD_LL_SOF


	)

91 
USBD_StusTy³Def
 
USBD_In™
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_DesütÜsTy³Def
 *
pdesc
, 
ušt8_t
 
id
);

92 
USBD_StusTy³Def
 
USBD_DeIn™
(
USBD_HªdËTy³Def
 *
pdev
);

93 
USBD_StusTy³Def
 
USBD_S¹
 (
USBD_HªdËTy³Def
 *
pdev
);

94 
USBD_StusTy³Def
 
USBD_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
);

95 
USBD_StusTy³Def
 
USBD_Regi¡”CÏss
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_CÏssTy³Def
 *
pþass
);

97 
USBD_StusTy³Def
 
USBD_RunTe¡Mode
 (
USBD_HªdËTy³Def
 *
pdev
);

98 
USBD_StusTy³Def
 
USBD_S‘CÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
);

99 
USBD_StusTy³Def
 
USBD_CÌCÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
);

101 
USBD_StusTy³Def
 
USBD_LL_S‘upSge
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 *
p£tup
);

102 
USBD_StusTy³Def
 
USBD_LL_D©aOutSge
(
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
);

103 
USBD_StusTy³Def
 
USBD_LL_D©aInSge
(
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
);

105 
USBD_StusTy³Def
 
USBD_LL_Re£t
(
USBD_HªdËTy³Def
 *
pdev
);

106 
USBD_StusTy³Def
 
USBD_LL_S‘S³ed
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S³edTy³Def
 
¥“d
);

107 
USBD_StusTy³Def
 
USBD_LL_Su¥’d
(
USBD_HªdËTy³Def
 *
pdev
);

108 
USBD_StusTy³Def
 
USBD_LL_Resume
(
USBD_HªdËTy³Def
 *
pdev
);

110 
USBD_StusTy³Def
 
USBD_LL_SOF
(
USBD_HªdËTy³Def
 *
pdev
);

111 
USBD_StusTy³Def
 
USBD_LL_IsoINIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
);

112 
USBD_StusTy³Def
 
USBD_LL_IsoOUTIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
);

114 
USBD_StusTy³Def
 
USBD_LL_DevCÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
);

115 
USBD_StusTy³Def
 
USBD_LL_DevDiscÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
);

118 
USBD_StusTy³Def
 
USBD_LL_In™
 (
USBD_HªdËTy³Def
 *
pdev
);

119 
USBD_StusTy³Def
 
USBD_LL_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
);

120 
USBD_StusTy³Def
 
USBD_LL_S¹
(
USBD_HªdËTy³Def
 *
pdev
);

121 
USBD_StusTy³Def
 
USBD_LL_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
);

122 
USBD_StusTy³Def
 
USBD_LL_O³nEP
 (
USBD_HªdËTy³Def
 *
pdev
,

123 
ušt8_t
 
•_addr
,

124 
ušt8_t
 
•_ty³
,

125 
ušt16_t
 
•_mps
);

127 
USBD_StusTy³Def
 
USBD_LL_Clo£EP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

128 
USBD_StusTy³Def
 
USBD_LL_FlushEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

129 
USBD_StusTy³Def
 
USBD_LL_SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

130 
USBD_StusTy³Def
 
USBD_LL_CË¬SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

131 
ušt8_t
 
USBD_LL_IsSÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, ušt8_ˆ
•_addr
);

132 
USBD_StusTy³Def
 
USBD_LL_S‘USBAdd»ss
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
dev_addr
);

133 
USBD_StusTy³Def
 
USBD_LL_T¿nsm™
 (
USBD_HªdËTy³Def
 *
pdev
,

134 
ušt8_t
 
•_addr
,

135 
ušt8_t
 *
pbuf
,

136 
ušt16_t
 
size
);

138 
USBD_StusTy³Def
 
USBD_LL_P»·»Reûive
(
USBD_HªdËTy³Def
 *
pdev
,

139 
ušt8_t
 
•_addr
,

140 
ušt8_t
 *
pbuf
,

141 
ušt16_t
 
size
);

143 
ušt32_t
 
USBD_LL_G‘RxD©aSize
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
);

144 
USBD_LL_D–ay
 (
ušt32_t
 
D–ay
);

150 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ctlreq.h

29 #iâdeà
__USB_REQUEST_H


30 
	#__USB_REQUEST_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_def.h
"

84 
USBD_StusTy³Def
 
USBD_StdDevReq
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

85 
USBD_StusTy³Def
 
USBD_StdItfReq
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

86 
USBD_StusTy³Def
 
USBD_StdEPReq
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

89 
USBD_CŽE¼Ü
 (
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S‘upReqTy³def
 *
»q
);

91 
USBD_P¬£S‘upReque¡
 (
USBD_S‘upReqTy³def
 *
»q
, 
ušt8_t
 *
pd©a
);

93 
USBD_G‘SŒšg
 (
ušt8_t
 *
desc
, ušt8_ˆ*
unicode
, 
ušt16_t
 *
Ën
);

98 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_def.h

29 #iâdeà
__USBD_DEF_H


30 
	#__USBD_DEF_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_cÚf.h
"

52 #iâdeà
NULL


53 
	#NULL
 0

	)

57 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

58 
	#USB_LEN_DEV_DESC
 0x12

	)

59 
	#USB_LEN_CFG_DESC
 0x09

	)

60 
	#USB_LEN_IF_DESC
 0x09

	)

61 
	#USB_LEN_EP_DESC
 0x07

	)

62 
	#USB_LEN_OTG_DESC
 0x03

	)

63 
	#USB_LEN_LANGID_STR_DESC
 0x04

	)

64 
	#USB_LEN_OTHER_SPEED_DESC_SIZ
 0x09

	)

66 
	#USBD_IDX_LANGID_STR
 0x00

	)

67 
	#USBD_IDX_MFC_STR
 0x01

	)

68 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

69 
	#USBD_IDX_SERIAL_STR
 0x03

	)

70 
	#USBD_IDX_CONFIG_STR
 0x04

	)

71 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

73 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

74 
	#USB_REQ_TYPE_CLASS
 0x20

	)

75 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

76 
	#USB_REQ_TYPE_MASK
 0x60

	)

78 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

79 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

80 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

81 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

83 
	#USB_REQ_GET_STATUS
 0x00

	)

84 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

85 
	#USB_REQ_SET_FEATURE
 0x03

	)

86 
	#USB_REQ_SET_ADDRESS
 0x05

	)

87 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

88 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

89 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

90 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

91 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

92 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

93 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

95 
	#USB_DESC_TYPE_DEVICE
 1

	)

96 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

97 
	#USB_DESC_TYPE_STRING
 3

	)

98 
	#USB_DESC_TYPE_INTERFACE
 4

	)

99 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

100 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

101 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

102 
	#USB_DESC_TYPE_BOS
 0x0F

	)

104 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

105 
	#USB_CONFIG_SELF_POWERED
 1

	)

107 
	#USB_FEATURE_EP_HALT
 0

	)

108 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

109 
	#USB_FEATURE_TEST_MODE
 2

	)

111 
	#USB_DEVICE_CAPABITY_TYPE
 0x10

	)

113 
	#USB_HS_MAX_PACKET_SIZE
 512

	)

114 
	#USB_FS_MAX_PACKET_SIZE
 64

	)

115 
	#USB_MAX_EP0_SIZE
 64

	)

118 
	#USBD_STATE_DEFAULT
 1

	)

119 
	#USBD_STATE_ADDRESSED
 2

	)

120 
	#USBD_STATE_CONFIGURED
 3

	)

121 
	#USBD_STATE_SUSPENDED
 4

	)

125 
	#USBD_EP0_IDLE
 0

	)

126 
	#USBD_EP0_SETUP
 1

	)

127 
	#USBD_EP0_DATA_IN
 2

	)

128 
	#USBD_EP0_DATA_OUT
 3

	)

129 
	#USBD_EP0_STATUS_IN
 4

	)

130 
	#USBD_EP0_STATUS_OUT
 5

	)

131 
	#USBD_EP0_STALL
 6

	)

133 
	#USBD_EP_TYPE_CTRL
 0

	)

134 
	#USBD_EP_TYPE_ISOC
 1

	)

135 
	#USBD_EP_TYPE_BULK
 2

	)

136 
	#USBD_EP_TYPE_INTR
 3

	)

148 
	susb_£tup_»q


151 
ušt8_t
 
bmReque¡
;

152 
ušt8_t
 
bReque¡
;

153 
ušt16_t
 
wV®ue
;

154 
ušt16_t
 
wIndex
;

155 
ušt16_t
 
wL’gth
;

156 }
	tUSBD_S‘upReqTy³def
;

158 
_USBD_HªdËTy³Def
;

160 
	s_Deviû_cb


162 
ušt8_t
 (*
In™
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
cfgidx
);

163 
ušt8_t
 (*
DeIn™
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
cfgidx
);

165 
ušt8_t
 (*
S‘up
è(
_USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
);

166 
ušt8_t
 (*
EP0_TxS’t
è(
_USBD_HªdËTy³Def
 *
pdev
 );

167 
ušt8_t
 (*
EP0_RxR—dy
è(
_USBD_HªdËTy³Def
 *
pdev
 );

169 
ušt8_t
 (*
D©aIn
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

170 
ušt8_t
 (*
D©aOut
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

171 
ušt8_t
 (*
SOF
è(
_USBD_HªdËTy³Def
 *
pdev
);

172 
ušt8_t
 (*
IsoINIncom¶‘e
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

173 
ušt8_t
 (*
IsoOUTIncom¶‘e
è(
_USBD_HªdËTy³Def
 *
pdev
 , ušt8_ˆ
•num
);

175 
ušt8_t
 *(*
G‘HSCÚfigDesütÜ
)(
ušt16_t
 *
Ëngth
);

176 
ušt8_t
 *(*
G‘FSCÚfigDesütÜ
)(
ušt16_t
 *
Ëngth
);

177 
ušt8_t
 *(*
G‘Oth”S³edCÚfigDesütÜ
)(
ušt16_t
 *
Ëngth
);

178 
ušt8_t
 *(*
G‘DeviûQu®if›rDesütÜ
)(
ušt16_t
 *
Ëngth
);

179 #ià(
USBD_SUPPORT_USER_STRING
 == 1)

180 
ušt8_t
 *(*
G‘U¤SŒDesütÜ
)(
_USBD_HªdËTy³Def
 *
pdev
 ,ušt8_ˆ
šdex
, 
ušt16_t
 *
Ëngth
);

183 } 
	tUSBD_CÏssTy³Def
;

188 
USBD_SPEED_HIGH
 = 0,

189 
USBD_SPEED_FULL
 = 1,

190 
USBD_SPEED_LOW
 = 2,

191 }
	tUSBD_S³edTy³Def
;

195 
USBD_OK
 = 0,

196 
USBD_BUSY
,

197 
USBD_FAIL
,

198 }
	tUSBD_StusTy³Def
;

203 
ušt8_t
 *(*
G‘DeviûDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

204 
ušt8_t
 *(*
G‘LªgIDSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

205 
ušt8_t
 *(*
G‘Mªuçùu»rSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

206 
ušt8_t
 *(*
G‘ProduùSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

207 
ušt8_t
 *(*
G‘S”ŸlSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

208 
ušt8_t
 *(*
G‘CÚfigu¿tiÚSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

209 
ušt8_t
 *(*
G‘IÁ”çûSŒDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

210 #ià(
USBD_LPM_ENABLED
 == 1)

211 
ušt8_t
 *(*
G‘BOSDesütÜ
)Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

213 } 
	tUSBD_DesütÜsTy³Def
;

218 
ušt32_t
 
¡©us
;

219 
ušt32_t
 
tÙ®_Ëngth
;

220 
ušt32_t
 
»m_Ëngth
;

221 
ušt32_t
 
max·ck‘
;

222 } 
	tUSBD_EndpoštTy³Def
;

225 
	s_USBD_HªdËTy³Def


227 
ušt8_t
 
id
;

228 
ušt32_t
 
dev_cÚfig
;

229 
ušt32_t
 
dev_deçuÉ_cÚfig
;

230 
ušt32_t
 
dev_cÚfig_¡©us
;

231 
USBD_S³edTy³Def
 
dev_¥“d
;

232 
USBD_EndpoštTy³Def
 
•_š
[15];

233 
USBD_EndpoštTy³Def
 
•_out
[15];

234 
ušt32_t
 
•0_¡©e
;

235 
ušt32_t
 
•0_d©a_Ën
;

236 
ušt8_t
 
dev_¡©e
;

237 
ušt8_t
 
dev_Þd_¡©e
;

238 
ušt8_t
 
dev_add»ss
;

239 
ušt8_t
 
dev_cÚÃùiÚ_¡©us
;

240 
ušt8_t
 
dev_‹¡_mode
;

241 
ušt32_t
 
dev_»mÙe_wakeup
;

243 
USBD_S‘upReqTy³def
 
»que¡
;

244 
USBD_DesütÜsTy³Def
 *
pDesc
;

245 
USBD_CÏssTy³Def
 *
pCÏss
;

246 *
pCÏssD©a
;

247 *
pU£rD©a
;

248 *
pD©a
;

249 } 
	tUSBD_HªdËTy³Def
;

260 
	#SWAPBYTE
(
addr
è(((
ušt16_t
)(*((
ušt8_t
 *)(addr)))) + \

261 (((
ušt16_t
)(*(((
ušt8_t
 *)(
addr
)è+ 1))è<< 8))

	)

263 
	#LOBYTE
(
x
è((
ušt8_t
)(x & 0x00FF))

	)

264 
	#HIBYTE
(
x
è((
ušt8_t
)((x & 0xFF00è>>8))

	)

265 
	#MIN
(
a
, 
b
è((×è< (b)è? (aè: (b))

	)

266 
	#MAX
(
a
, 
b
è((×è> (b)è? (aè: (b))

	)

269 #ià 
defšed
 ( 
__GNUC__
 )

270 #iâdeà
__w—k


271 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

273 #iâdeà
__·cked


274 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

282 #ià
defšed
 (
__GNUC__
)

283 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

284 
	#__ALIGN_BEGIN


	)

286 
	#__ALIGN_END


	)

287 #ià
defšed
 (
__CC_ARM
)

288 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

289 #–ià
defšed
 (
__ICCARM__
)

290 
	#__ALIGN_BEGIN


	)

291 #–ià
defšed
 (
__TASKING__
)

292 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

317 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ioreq.h

29 #iâdeà
__USBD_IOREQ_H


30 
	#__USBD_IOREQ_H


	)

32 #ifdeà
__ýlu¥lus


37 
	~"usbd_def.h
"

38 
	~"usbd_cÜe.h
"

88 
USBD_StusTy³Def
 
USBD_CŽS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

89 
ušt8_t
 *
buf
,

90 
ušt16_t
 
Ën
);

92 
USBD_StusTy³Def
 
USBD_CŽCÚtšueS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

93 
ušt8_t
 *
pbuf
,

94 
ušt16_t
 
Ën
);

96 
USBD_StusTy³Def
 
USBD_CŽP»·»Rx
 (
USBD_HªdËTy³Def
 *
pdev
,

97 
ušt8_t
 *
pbuf
,

98 
ušt16_t
 
Ën
);

100 
USBD_StusTy³Def
 
USBD_CŽCÚtšueRx
 (
USBD_HªdËTy³Def
 *
pdev
,

101 
ušt8_t
 *
pbuf
,

102 
ušt16_t
 
Ën
);

104 
USBD_StusTy³Def
 
USBD_CŽS’dStus
 (
USBD_HªdËTy³Def
 *
pdev
);

106 
USBD_StusTy³Def
 
USBD_CŽReûiveStus
 (
USBD_HªdËTy³Def
 *
pdev
);

108 
ušt16_t
 
USBD_G‘RxCouÁ
 (
USBD_HªdËTy³Def
 *
pdev
 ,

109 
ušt8_t
 
•num
);

115 #ifdeà
__ýlu¥lus


	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_core.c

29 
	~"usbd_cÜe.h
"

96 
USBD_StusTy³Def
 
	$USBD_In™
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_DesütÜsTy³Def
 *
pdesc
, 
ušt8_t
 
id
)

99 if(
pdev
 =ð
NULL
)

101 
	`USBD_E¼Log
("Invalid Device handle");

102  
USBD_FAIL
;

106 if(
pdev
->
pCÏss
 !ð
NULL
)

108 
pdev
->
pCÏss
 = 
NULL
;

112 if(
pdesc
 !ð
NULL
)

114 
pdev
->
pDesc
 = 
pdesc
;

118 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

119 
pdev
->
id
 = id;

121 
	`USBD_LL_In™
(
pdev
);

123  
USBD_OK
;

124 
	}
}

132 
USBD_StusTy³Def
 
	$USBD_DeIn™
(
USBD_HªdËTy³Def
 *
pdev
)

135 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

138 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

141 
	`USBD_LL_StÝ
(
pdev
);

144 
	`USBD_LL_DeIn™
(
pdev
);

146  
USBD_OK
;

147 
	}
}

157 
USBD_StusTy³Def
 
	$USBD_Regi¡”CÏss
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_CÏssTy³Def
 *
pþass
)

159 
USBD_StusTy³Def
 
¡©us
 = 
USBD_OK
;

160 if(
pþass
 != 0)

163 
pdev
->
pCÏss
 = 
pþass
;

164 
¡©us
 = 
USBD_OK
;

168 
	`USBD_E¼Log
("Invalid Class handle");

169 
¡©us
 = 
USBD_FAIL
;

172  
¡©us
;

173 
	}
}

181 
USBD_StusTy³Def
 
	$USBD_S¹
 (
USBD_HªdËTy³Def
 *
pdev
)

185 
	`USBD_LL_S¹
(
pdev
);

187  
USBD_OK
;

188 
	}
}

196 
USBD_StusTy³Def
 
	$USBD_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
)

199 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

202 
	`USBD_LL_StÝ
(
pdev
);

204  
USBD_OK
;

205 
	}
}

213 
USBD_StusTy³Def
 
	$USBD_RunTe¡Mode
 (
USBD_HªdËTy³Def
 *
pdev
)

215  
USBD_OK
;

216 
	}
}

227 
USBD_StusTy³Def
 
	$USBD_S‘CÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
)

229 
USBD_StusTy³Def
 
»t
 = 
USBD_FAIL
;

231 if(
pdev
->
pCÏss
 !ð
NULL
)

234 if(
pdev
->
pCÏss
->
	`In™
Õdev, 
cfgidx
) == 0)

236 
»t
 = 
USBD_OK
;

239  
»t
;

240 
	}
}

249 
USBD_StusTy³Def
 
	$USBD_CÌCÏssCÚfig
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
cfgidx
)

252 
pdev
->
pCÏss
->
	`DeIn™
Õdev, 
cfgidx
);

253  
USBD_OK
;

254 
	}
}

263 
USBD_StusTy³Def
 
	$USBD_LL_S‘upSge
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 *
p£tup
)

266 
	`USBD_P¬£S‘upReque¡
(&
pdev
->
»que¡
, 
p£tup
);

268 
pdev
->
•0_¡©e
 = 
USBD_EP0_SETUP
;

269 
pdev
->
•0_d©a_Ën
 =…dev->
»que¡
.
wL’gth
;

271 
pdev
->
»que¡
.
bmReque¡
 & 0x1F)

273 
USB_REQ_RECIPIENT_DEVICE
:

274 
	`USBD_StdDevReq
 (
pdev
, &pdev->
»que¡
);

277 
USB_REQ_RECIPIENT_INTERFACE
:

278 
	`USBD_StdItfReq
(
pdev
, &pdev->
»que¡
);

281 
USB_REQ_RECIPIENT_ENDPOINT
:

282 
	`USBD_StdEPReq
(
pdev
, &pdev->
»que¡
);

286 
	`USBD_LL_SÎEP
(
pdev
 ,…dev->
»que¡
.
bmReque¡
 & 0x80);

289  
USBD_OK
;

290 
	}
}

299 
USBD_StusTy³Def
 
	$USBD_LL_D©aOutSge
(
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
)

301 
USBD_EndpoštTy³Def
 *
³p
;

303 if(
•num
 == 0)

305 
³p
 = &
pdev
->
•_out
[0];

307 iàÐ
pdev
->
•0_¡©e
 =ð
USBD_EP0_DATA_OUT
)

309 if(
³p
->
»m_Ëngth
 >…•->
max·ck‘
)

311 
³p
->
»m_Ëngth
 -ð³p->
max·ck‘
;

313 
	`USBD_CŽCÚtšueRx
 (
pdev
,

314 
pd©a
,

315 
	`MIN
(
³p
->
»m_Ëngth
 ,³p->
max·ck‘
));

319 if((
pdev
->
pCÏss
->
EP0_RxR—dy
 !ð
NULL
)&&

320 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

322 
pdev
->
pCÏss
->
	`EP0_RxR—dy
(pdev);

324 
	`USBD_CŽS’dStus
(
pdev
);

328 if((
pdev
->
pCÏss
->
D©aOut
 !ð
NULL
)&&

329 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

331 
pdev
->
pCÏss
->
	`D©aOut
Õdev, 
•num
);

333  
USBD_OK
;

334 
	}
}

343 
USBD_StusTy³Def
 
	$USBD_LL_D©aInSge
(
USBD_HªdËTy³Def
 *
pdev
 ,
ušt8_t
 
•num
, ušt8_ˆ*
pd©a
)

345 
USBD_EndpoštTy³Def
 *
³p
;

347 if(
•num
 == 0)

349 
³p
 = &
pdev
->
•_š
[0];

351 iàÐ
pdev
->
•0_¡©e
 =ð
USBD_EP0_DATA_IN
)

353 if(
³p
->
»m_Ëngth
 >…•->
max·ck‘
)

355 
³p
->
»m_Ëngth
 -ð³p->
max·ck‘
;

357 
	`USBD_CŽCÚtšueS’dD©a
 (
pdev
,

358 
pd©a
,

359 
³p
->
»m_Ëngth
);

362 
	`USBD_LL_P»·»Reûive
 (
pdev
,

364 
NULL
,

369 if((
³p
->
tÙ®_Ëngth
 %…•->
max·ck‘
 == 0) &&

370 (
³p
->
tÙ®_Ëngth
 >ð³p->
max·ck‘
) &&

371 (
³p
->
tÙ®_Ëngth
 < 
pdev
->
•0_d©a_Ën
 ))

374 
	`USBD_CŽCÚtšueS’dD©a
(
pdev
 , 
NULL
, 0);

375 
pdev
->
•0_d©a_Ën
 = 0;

378 
	`USBD_LL_P»·»Reûive
 (
pdev
,

380 
NULL
,

385 if((
pdev
->
pCÏss
->
EP0_TxS’t
 !ð
NULL
)&&

386 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

388 
pdev
->
pCÏss
->
	`EP0_TxS’t
(pdev);

390 
	`USBD_CŽReûiveStus
(
pdev
);

394 ià(
pdev
->
dev_‹¡_mode
 == 1)

396 
	`USBD_RunTe¡Mode
(
pdev
);

397 
pdev
->
dev_‹¡_mode
 = 0;

400 if((
pdev
->
pCÏss
->
D©aIn
 !ð
NULL
)&&

401 (
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
))

403 
pdev
->
pCÏss
->
	`D©aIn
Õdev, 
•num
);

405  
USBD_OK
;

406 
	}
}

415 
USBD_StusTy³Def
 
	$USBD_LL_Re£t
(
USBD_HªdËTy³Def
 *
pdev
)

418 
	`USBD_LL_O³nEP
(
pdev
,

420 
USBD_EP_TYPE_CTRL
,

421 
USB_MAX_EP0_SIZE
);

423 
pdev
->
•_out
[0].
max·ck‘
 = 
USB_MAX_EP0_SIZE
;

426 
	`USBD_LL_O³nEP
(
pdev
,

428 
USBD_EP_TYPE_CTRL
,

429 
USB_MAX_EP0_SIZE
);

431 
pdev
->
•_š
[0].
max·ck‘
 = 
USB_MAX_EP0_SIZE
;

433 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

435 ià(
pdev
->
pCÏssD©a
)

436 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

439  
USBD_OK
;

440 
	}
}

451 
USBD_StusTy³Def
 
	$USBD_LL_S‘S³ed
(
USBD_HªdËTy³Def
 *
pdev
, 
USBD_S³edTy³Def
 
¥“d
)

453 
pdev
->
dev_¥“d
 = 
¥“d
;

454  
USBD_OK
;

455 
	}
}

464 
USBD_StusTy³Def
 
	$USBD_LL_Su¥’d
(
USBD_HªdËTy³Def
 *
pdev
)

466 
pdev
->
dev_Þd_¡©e
 =…dev->
dev_¡©e
;

467 
pdev
->
dev_¡©e
 = 
USBD_STATE_SUSPENDED
;

468  
USBD_OK
;

469 
	}
}

478 
USBD_StusTy³Def
 
	$USBD_LL_Resume
(
USBD_HªdËTy³Def
 *
pdev
)

480 
pdev
->
dev_¡©e
 =…dev->
dev_Þd_¡©e
;

481  
USBD_OK
;

482 
	}
}

491 
USBD_StusTy³Def
 
	$USBD_LL_SOF
(
USBD_HªdËTy³Def
 *
pdev
)

493 if(
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
)

495 if(
pdev
->
pCÏss
->
SOF
 !ð
NULL
)

497 
pdev
->
pCÏss
->
	`SOF
(pdev);

500  
USBD_OK
;

501 
	}
}

509 
USBD_StusTy³Def
 
	$USBD_LL_IsoINIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
)

511  
USBD_OK
;

512 
	}
}

520 
USBD_StusTy³Def
 
	$USBD_LL_IsoOUTIncom¶‘e
(
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•num
)

522  
USBD_OK
;

523 
	}
}

531 
USBD_StusTy³Def
 
	$USBD_LL_DevCÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
)

533  
USBD_OK
;

534 
	}
}

542 
USBD_StusTy³Def
 
	$USBD_LL_DevDiscÚÃùed
(
USBD_HªdËTy³Def
 *
pdev
)

545 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

546 
pdev
->
pCÏss
->
	`DeIn™
Õdev,…dev->
dev_cÚfig
);

548  
USBD_OK
;

549 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ctlreq.c

29 
	~"usbd_ùÌeq.h
"

30 
	~"usbd_iÜeq.h
"

79 
USBD_G‘DesütÜ
(
USBD_HªdËTy³Def
 *
pdev
 ,

80 
USBD_S‘upReqTy³def
 *
»q
);

82 
USBD_S‘Add»ss
(
USBD_HªdËTy³Def
 *
pdev
 ,

83 
USBD_S‘upReqTy³def
 *
»q
);

85 
USBD_S‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

86 
USBD_S‘upReqTy³def
 *
»q
);

88 
USBD_G‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

89 
USBD_S‘upReqTy³def
 *
»q
);

91 
USBD_G‘Stus
(
USBD_HªdËTy³Def
 *
pdev
 ,

92 
USBD_S‘upReqTy³def
 *
»q
);

94 
USBD_S‘F—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

95 
USBD_S‘upReqTy³def
 *
»q
);

97 
USBD_CÌF—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

98 
USBD_S‘upReqTy³def
 *
»q
);

100 
ušt8_t
 
USBD_G‘L’
(ušt8_ˆ*
buf
);

119 
USBD_StusTy³Def
 
	$USBD_StdDevReq
 (
USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
)

121 
USBD_StusTy³Def
 
»t
 = 
USBD_OK
;

123 
»q
->
bReque¡
)

125 
USB_REQ_GET_DESCRIPTOR
:

127 
	`USBD_G‘DesütÜ
 (
pdev
, 
»q
) ;

130 
USB_REQ_SET_ADDRESS
:

131 
	`USBD_S‘Add»ss
(
pdev
, 
»q
);

134 
USB_REQ_SET_CONFIGURATION
:

135 
	`USBD_S‘CÚfig
 (
pdev
 , 
»q
);

138 
USB_REQ_GET_CONFIGURATION
:

139 
	`USBD_G‘CÚfig
 (
pdev
 , 
»q
);

142 
USB_REQ_GET_STATUS
:

143 
	`USBD_G‘Stus
 (
pdev
 , 
»q
);

147 
USB_REQ_SET_FEATURE
:

148 
	`USBD_S‘F—tu»
 (
pdev
 , 
»q
);

151 
USB_REQ_CLEAR_FEATURE
:

152 
	`USBD_CÌF—tu»
 (
pdev
 , 
»q
);

156 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

160  
»t
;

161 
	}
}

170 
USBD_StusTy³Def
 
	$USBD_StdItfReq
 (
USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
)

172 
USBD_StusTy³Def
 
»t
 = 
USBD_OK
;

174 
pdev
->
dev_¡©e
)

176 
USBD_STATE_CONFIGURED
:

178 ià(
	`LOBYTE
(
»q
->
wIndex
è<ð
USBD_MAX_NUM_INTERFACES
)

180 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

182 if((
»q
->
wL’gth
 =ð0)&& (
»t
 =ð
USBD_OK
))

184 
	`USBD_CŽS’dStus
(
pdev
);

189 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

194 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

197  
USBD_OK
;

198 
	}
}

207 
USBD_StusTy³Def
 
	$USBD_StdEPReq
 (
USBD_HªdËTy³Def
 *
pdev
 , 
USBD_S‘upReqTy³def
 *
»q
)

210 
ušt8_t
 
•_addr
;

211 
USBD_StusTy³Def
 
»t
 = 
USBD_OK
;

212 
USBD_EndpoštTy³Def
 *
³p
;

213 
•_addr
 = 
	`LOBYTE
(
»q
->
wIndex
);

216 ià((
»q
->
bmReque¡
 & 0x60) == 0x20)

218 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

220  
USBD_OK
;

223 
»q
->
bReque¡
)

226 
USB_REQ_SET_FEATURE
 :

228 
pdev
->
dev_¡©e
)

230 
USBD_STATE_ADDRESSED
:

231 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

233 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

237 
USBD_STATE_CONFIGURED
:

238 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_EP_HALT
)

240 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

242 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

246 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

247 
	`USBD_CŽS’dStus
(
pdev
);

252 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

257 
USB_REQ_CLEAR_FEATURE
 :

259 
pdev
->
dev_¡©e
)

261 
USBD_STATE_ADDRESSED
:

262 ià((
•_addr
 != 0x00) && (ep_addr != 0x80))

264 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

268 
USBD_STATE_CONFIGURED
:

269 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_EP_HALT
)

271 ià((
•_addr
 & 0x7F) != 0x00)

273 
	`USBD_LL_CË¬SÎEP
(
pdev
 , 
•_addr
);

274 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

276 
	`USBD_CŽS’dStus
(
pdev
);

281 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

286 
USB_REQ_GET_STATUS
:

287 
pdev
->
dev_¡©e
)

289 
USBD_STATE_ADDRESSED
:

290 ià((
•_addr
 & 0x7F) != 0x00)

292 
	`USBD_LL_SÎEP
(
pdev
 , 
•_addr
);

296 
USBD_STATE_CONFIGURED
:

297 
³p
 = ((
•_addr
 & 0x80è=ð0x80è? &
pdev
->
•_š
[ep_addr & 0x7F]:\

298 &
pdev
->
•_out
[
•_addr
 & 0x7F];

299 if(
	`USBD_LL_IsSÎEP
(
pdev
, 
•_addr
))

301 
³p
->
¡©us
 = 0x0001;

305 
³p
->
¡©us
 = 0x0000;

308 
	`USBD_CŽS’dD©a
 (
pdev
,

309 (
ušt8_t
 *)&
³p
->
¡©us
,

314 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

322  
»t
;

323 
	}
}

331 
	$USBD_G‘DesütÜ
(
USBD_HªdËTy³Def
 *
pdev
 ,

332 
USBD_S‘upReqTy³def
 *
»q
)

334 
ušt16_t
 
Ën
;

335 
ušt8_t
 *
pbuf
;

338 
»q
->
wV®ue
 >> 8)

340 #ià(
USBD_LPM_ENABLED
 == 1)

341 
USB_DESC_TYPE_BOS
:

342 
pbuf
 = 
pdev
->
pDesc
->
	`G‘BOSDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

345 
USB_DESC_TYPE_DEVICE
:

346 
pbuf
 = 
pdev
->
pDesc
->
	`G‘DeviûDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

349 
USB_DESC_TYPE_CONFIGURATION
:

350 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

352 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘HSCÚfigDesütÜ
(&
Ën
);

353 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

357 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘FSCÚfigDesütÜ
(&
Ën
);

358 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

362 
USB_DESC_TYPE_STRING
:

363 (
ušt8_t
)(
»q
->
wV®ue
))

365 
USBD_IDX_LANGID_STR
:

366 
pbuf
 = 
pdev
->
pDesc
->
	`G‘LªgIDSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

369 
USBD_IDX_MFC_STR
:

370 
pbuf
 = 
pdev
->
pDesc
->
	`G‘Mªuçùu»rSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

373 
USBD_IDX_PRODUCT_STR
:

374 
pbuf
 = 
pdev
->
pDesc
->
	`G‘ProduùSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

377 
USBD_IDX_SERIAL_STR
:

378 
pbuf
 = 
pdev
->
pDesc
->
	`G‘S”ŸlSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

381 
USBD_IDX_CONFIG_STR
:

382 
pbuf
 = 
pdev
->
pDesc
->
	`G‘CÚfigu¿tiÚSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

385 
USBD_IDX_INTERFACE_STR
:

386 
pbuf
 = 
pdev
->
pDesc
->
	`G‘IÁ”çûSŒDesütÜ
Õdev->
dev_¥“d
, &
Ën
);

390 #ià(
USBD_SUPPORT_USER_STRING
 == 1)

391 
pbuf
 = 
pdev
->
pCÏss
->
	`G‘U¤SŒDesütÜ
Õdev, (
»q
->
wV®ue
è, &
Ën
);

394 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

399 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

401 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

403 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘DeviûQu®if›rDesütÜ
(&
Ën
);

408 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

412 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

413 if(
pdev
->
dev_¥“d
 =ð
USBD_SPEED_HIGH
 )

415 
pbuf
 = (
ušt8_t
 *)
pdev
->
pCÏss
->
	`G‘Oth”S³edCÚfigDesütÜ
(&
Ën
);

416 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

421 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

426 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

430 if((
Ën
 !ð0)&& (
»q
->
wL’gth
 != 0))

433 
Ën
 = 
	`MIN
Ö’ , 
»q
->
wL’gth
);

435 
	`USBD_CŽS’dD©a
 (
pdev
,

436 
pbuf
,

437 
Ën
);

440 
	}
}

449 
	$USBD_S‘Add»ss
(
USBD_HªdËTy³Def
 *
pdev
 ,

450 
USBD_S‘upReqTy³def
 *
»q
)

452 
ušt8_t
 
dev_addr
;

454 ià((
»q
->
wIndex
 =ð0è&& (»q->
wL’gth
 == 0))

456 
dev_addr
 = (
ušt8_t
)(
»q
->
wV®ue
) & 0x7F;

458 ià(
pdev
->
dev_¡©e
 =ð
USBD_STATE_CONFIGURED
)

460 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

464 
pdev
->
dev_add»ss
 = 
dev_addr
;

465 
	`USBD_LL_S‘USBAdd»ss
(
pdev
, 
dev_addr
);

466 
	`USBD_CŽS’dStus
(
pdev
);

468 ià(
dev_addr
 != 0)

470 
pdev
->
dev_¡©e
 = 
USBD_STATE_ADDRESSED
;

474 
pdev
->
dev_¡©e
 = 
USBD_STATE_DEFAULT
;

480 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

482 
	}
}

491 
	$USBD_S‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

492 
USBD_S‘upReqTy³def
 *
»q
)

495 
ušt8_t
 
cfgidx
;

497 
cfgidx
 = (
ušt8_t
)(
»q
->
wV®ue
);

499 ià(
cfgidx
 > 
USBD_MAX_NUM_CONFIGURATION
 )

501 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

505 
pdev
->
dev_¡©e
)

507 
USBD_STATE_ADDRESSED
:

508 ià(
cfgidx
)

510 
pdev
->
dev_cÚfig
 = 
cfgidx
;

511 
pdev
->
dev_¡©e
 = 
USBD_STATE_CONFIGURED
;

512 if(
	`USBD_S‘CÏssCÚfig
(
pdev
 , 
cfgidx
è=ð
USBD_FAIL
)

514 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

517 
	`USBD_CŽS’dStus
(
pdev
);

521 
	`USBD_CŽS’dStus
(
pdev
);

525 
USBD_STATE_CONFIGURED
:

526 ià(
cfgidx
 == 0)

528 
pdev
->
dev_¡©e
 = 
USBD_STATE_ADDRESSED
;

529 
pdev
->
dev_cÚfig
 = 
cfgidx
;

530 
	`USBD_CÌCÏssCÚfig
(
pdev
 , 
cfgidx
);

531 
	`USBD_CŽS’dStus
(
pdev
);

534 ià(
cfgidx
 !ð
pdev
->
dev_cÚfig
)

537 
	`USBD_CÌCÏssCÚfig
(
pdev
 ,…dev->
dev_cÚfig
);

540 
pdev
->
dev_cÚfig
 = 
cfgidx
;

541 if(
	`USBD_S‘CÏssCÚfig
(
pdev
 , 
cfgidx
è=ð
USBD_FAIL
)

543 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

546 
	`USBD_CŽS’dStus
(
pdev
);

550 
	`USBD_CŽS’dStus
(
pdev
);

555 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

559 
	}
}

568 
	$USBD_G‘CÚfig
(
USBD_HªdËTy³Def
 *
pdev
 ,

569 
USBD_S‘upReqTy³def
 *
»q
)

572 ià(
»q
->
wL’gth
 != 1)

574 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

578 
pdev
->
dev_¡©e
 )

580 
USBD_STATE_ADDRESSED
:

581 
pdev
->
dev_deçuÉ_cÚfig
 = 0;

582 
	`USBD_CŽS’dD©a
 (
pdev
,

583 (
ušt8_t
 *)&
pdev
->
dev_deçuÉ_cÚfig
,

587 
USBD_STATE_CONFIGURED
:

589 
	`USBD_CŽS’dD©a
 (
pdev
,

590 (
ušt8_t
 *)&
pdev
->
dev_cÚfig
,

595 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

599 
	}
}

608 
	$USBD_G‘Stus
(
USBD_HªdËTy³Def
 *
pdev
 ,

609 
USBD_S‘upReqTy³def
 *
»q
)

613 
pdev
->
dev_¡©e
)

615 
USBD_STATE_ADDRESSED
:

616 
USBD_STATE_CONFIGURED
:

618 #iàÐ
USBD_SELF_POWERED
 == 1)

619 
pdev
->
dev_cÚfig_¡©us
 = 
USB_CONFIG_SELF_POWERED
;

621 
pdev
->
dev_cÚfig_¡©us
 = 0;

624 ià(
pdev
->
dev_»mÙe_wakeup
)

626 
pdev
->
dev_cÚfig_¡©us
 |ð
USB_CONFIG_REMOTE_WAKEUP
;

629 
	`USBD_CŽS’dD©a
 (
pdev
,

630 (
ušt8_t
 *)& 
pdev
->
dev_cÚfig_¡©us
,

635 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

638 
	}
}

648 
	$USBD_S‘F—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

649 
USBD_S‘upReqTy³def
 *
»q
)

652 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_REMOTE_WAKEUP
)

654 
pdev
->
dev_»mÙe_wakeup
 = 1;

655 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

656 
	`USBD_CŽS’dStus
(
pdev
);

659 
	}
}

669 
	$USBD_CÌF—tu»
(
USBD_HªdËTy³Def
 *
pdev
 ,

670 
USBD_S‘upReqTy³def
 *
»q
)

672 
pdev
->
dev_¡©e
)

674 
USBD_STATE_ADDRESSED
:

675 
USBD_STATE_CONFIGURED
:

676 ià(
»q
->
wV®ue
 =ð
USB_FEATURE_REMOTE_WAKEUP
)

678 
pdev
->
dev_»mÙe_wakeup
 = 0;

679 
pdev
->
pCÏss
->
	`S‘up
 (pdev, 
»q
);

680 
	`USBD_CŽS’dStus
(
pdev
);

685 
	`USBD_CŽE¼Ü
(
pdev
 , 
»q
);

688 
	}
}

698 
	$USBD_P¬£S‘upReque¡
(
USBD_S‘upReqTy³def
 *
»q
, 
ušt8_t
 *
pd©a
)

700 
»q
->
bmReque¡
 = *(
ušt8_t
 *è(
pd©a
);

701 
»q
->
bReque¡
 = *(
ušt8_t
 *è(
pd©a
 + 1);

702 
»q
->
wV®ue
 = 
	`SWAPBYTE
 (
pd©a
 + 2);

703 
»q
->
wIndex
 = 
	`SWAPBYTE
 (
pd©a
 + 4);

704 
»q
->
wL’gth
 = 
	`SWAPBYTE
 (
pd©a
 + 6);

706 
	}
}

716 
	$USBD_CŽE¼Ü
Ð
USBD_HªdËTy³Def
 *
pdev
 ,

717 
USBD_S‘upReqTy³def
 *
»q
)

719 
	`USBD_LL_SÎEP
(
pdev
 , 0x80);

720 
	`USBD_LL_SÎEP
(
pdev
 , 0);

721 
	}
}

732 
	$USBD_G‘SŒšg
(
ušt8_t
 *
desc
, ušt8_ˆ*
unicode
, 
ušt16_t
 *
Ën
)

734 
ušt8_t
 
idx
 = 0;

736 ià(
desc
 !ð
NULL
)

738 *
Ën
 = 
	`USBD_G‘L’
(
desc
) * 2 + 2;

739 
unicode
[
idx
++] = *
Ën
;

740 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

742 *
desc
 != '\0')

744 
unicode
[
idx
++] = *
desc
++;

745 
unicode
[
idx
++] = 0x00;

748 
	}
}

756 
ušt8_t
 
	$USBD_G‘L’
(
ušt8_t
 *
buf
)

758 
ušt8_t
 
Ën
 = 0;

760 *
buf
 != '\0')

762 
Ën
++;

763 
buf
++;

766  
Ën
;

767 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ioreq.c

29 
	~"usbd_iÜeq.h
"

95 
USBD_StusTy³Def
 
	$USBD_CŽS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

96 
ušt8_t
 *
pbuf
,

97 
ušt16_t
 
Ën
)

100 
pdev
->
•0_¡©e
 = 
USBD_EP0_DATA_IN
;

101 
pdev
->
•_š
[0].
tÙ®_Ëngth
 = 
Ën
;

102 
pdev
->
•_š
[0].
»m_Ëngth
 = 
Ën
;

104 
	`USBD_LL_T¿nsm™
 (
pdev
, 0x00, 
pbuf
, 
Ën
);

106  
USBD_OK
;

107 
	}
}

117 
USBD_StusTy³Def
 
	$USBD_CŽCÚtšueS’dD©a
 (
USBD_HªdËTy³Def
 *
pdev
,

118 
ušt8_t
 *
pbuf
,

119 
ušt16_t
 
Ën
)

122 
	`USBD_LL_T¿nsm™
 (
pdev
, 0x00, 
pbuf
, 
Ën
);

124  
USBD_OK
;

125 
	}
}

135 
USBD_StusTy³Def
 
	$USBD_CŽP»·»Rx
 (
USBD_HªdËTy³Def
 *
pdev
,

136 
ušt8_t
 *
pbuf
,

137 
ušt16_t
 
Ën
)

140 
pdev
->
•0_¡©e
 = 
USBD_EP0_DATA_OUT
;

141 
pdev
->
•_out
[0].
tÙ®_Ëngth
 = 
Ën
;

142 
pdev
->
•_out
[0].
»m_Ëngth
 = 
Ën
;

144 
	`USBD_LL_P»·»Reûive
 (
pdev
,

146 
pbuf
,

147 
Ën
);

149  
USBD_OK
;

150 
	}
}

160 
USBD_StusTy³Def
 
	$USBD_CŽCÚtšueRx
 (
USBD_HªdËTy³Def
 *
pdev
,

161 
ušt8_t
 *
pbuf
,

162 
ušt16_t
 
Ën
)

165 
	`USBD_LL_P»·»Reûive
 (
pdev
,

167 
pbuf
,

168 
Ën
);

169  
USBD_OK
;

170 
	}
}

177 
USBD_StusTy³Def
 
	$USBD_CŽS’dStus
 (
USBD_HªdËTy³Def
 *
pdev
)

181 
pdev
->
•0_¡©e
 = 
USBD_EP0_STATUS_IN
;

184 
	`USBD_LL_T¿nsm™
 (
pdev
, 0x00, 
NULL
, 0);

186  
USBD_OK
;

187 
	}
}

195 
USBD_StusTy³Def
 
	$USBD_CŽReûiveStus
 (
USBD_HªdËTy³Def
 *
pdev
)

198 
pdev
->
•0_¡©e
 = 
USBD_EP0_STATUS_OUT
;

201 
	`USBD_LL_P»·»Reûive
 ( 
pdev
,

203 
NULL
,

206  
USBD_OK
;

207 
	}
}

217 
ušt16_t
 
	$USBD_G‘RxCouÁ
 (
USBD_HªdËTy³Def
 *
pdev
 , 
ušt8_t
 
•_addr
)

219  
	`USBD_LL_G‘RxD©aSize
(
pdev
, 
•_addr
);

220 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\main.c

49 
	~"maš.h
"

50 
	~"¡m32f1xx_h®.h
"

51 
	~"usb_deviû.h
"

65 
Sy¡emClock_CÚfig
();

66 
MX_GPIO_In™
();

77 
	$maš
()

87 
	`HAL_In™
();

94 
	`Sy¡emClock_CÚfig
();

101 
	`MX_GPIO_In™
();

102 
	`MX_USB_DEVICE_In™
();

118 
	}
}

122 
	$Sy¡emClock_CÚfig
()

125 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

126 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

127 
RCC_P”hCLKIn™Ty³Def
 
P”hClkIn™
;

131 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
;

132 
RCC_OscIn™SŒuù
.
HSES‹
 = 
RCC_HSE_ON
;

133 
RCC_OscIn™SŒuù
.
HSEP»divV®ue
 = 
RCC_HSE_PREDIV_DIV1
;

134 
RCC_OscIn™SŒuù
.
HSIS‹
 = 
RCC_HSI_ON
;

135 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

136 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSE
;

137 
RCC_OscIn™SŒuù
.
PLL
.
PLLMUL
 = 
RCC_PLL_MUL6
;

138 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

140 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

145 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


146 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

147 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

148 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

149 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV2
;

150 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV1
;

152 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_1
è!ð
HAL_OK
)

154 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

157 
P”hClkIn™
.
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_USB
;

158 
P”hClkIn™
.
UsbClockS–eùiÚ
 = 
RCC_USBCLKSOURCE_PLL
;

159 ià(
	`HAL_RCCEx_P”hCLKCÚfig
(&
P”hClkIn™
è!ð
HAL_OK
)

161 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

166 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

170 
	`HAL_SYSTICK_CLKSourûCÚfig
(
SYSTICK_CLKSOURCE_HCLK
);

173 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

174 
	}
}

183 
	$MX_GPIO_In™
()

187 
	`__HAL_RCC_GPIOD_CLK_ENABLE
();

188 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

190 
	}
}

201 
	$_E¼Ü_HªdËr
(* 
fže
, 
lše
)

209 
	}
}

211 #ifdeà
USE_FULL_ASSERT


220 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

227 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\stm32f1xx_hal_msp.c

50 
	~"¡m32f1xx_h®.h
"

52 
_E¼Ü_HªdËr
(*, );

59 
	$HAL_M¥In™
()

65 
	`__HAL_RCC_AFIO_CLK_ENABLE
();

67 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

71 
	`HAL_NVIC_S‘PriÜ™y
(
MemÜyMªagem’t_IRQn
, 0, 0);

73 
	`HAL_NVIC_S‘PriÜ™y
(
BusFauÉ_IRQn
, 0, 0);

75 
	`HAL_NVIC_S‘PriÜ™y
(
U§geFauÉ_IRQn
, 0, 0);

77 
	`HAL_NVIC_S‘PriÜ™y
(
SVC®l_IRQn
, 0, 0);

79 
	`HAL_NVIC_S‘PriÜ™y
(
DebugMÚ™Ü_IRQn
, 0, 0);

81 
	`HAL_NVIC_S‘PriÜ™y
(
P’dSV_IRQn
, 0, 0);

83 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

87 
	`__HAL_AFIO_REMAP_SWJ_DISABLE
();

92 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\stm32f1xx_it.c

34 
	~"¡m32f1xx_h®.h
"

35 
	~"¡m32f1xx.h
"

36 
	~"¡m32f1xx_™.h
"

43 
PCD_HªdËTy³Def
 
hpcd_USB_FS
;

52 
	$NMI_HªdËr
()

60 
	}
}

65 
	$H¬dFauÉ_HªdËr
()

76 
	}
}

81 
	$MemMªage_HªdËr
()

92 
	}
}

97 
	$BusFauÉ_HªdËr
()

108 
	}
}

113 
	$U§geFauÉ_HªdËr
()

124 
	}
}

129 
	$SVC_HªdËr
()

137 
	}
}

142 
	$DebugMÚ_HªdËr
()

150 
	}
}

155 
	$P’dSV_HªdËr
()

163 
	}
}

168 
	$SysTick_HªdËr
()

173 
	`HAL_IncTick
();

174 
	`HAL_SYSTICK_IRQHªdËr
();

178 
	}
}

190 
	$USB_LP_CAN1_RX0_IRQHªdËr
()

195 
	`HAL_PCD_IRQHªdËr
(&
hpcd_USB_FS
);

199 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\system_stm32f1xx.c

77 
	~"¡m32f1xx.h
"

95 #ià!
defšed
 (
HSE_VALUE
)

96 
	#HSE_VALUE
 8000000U

	)

100 #ià!
defšed
 (
HSI_VALUE
)

101 
	#HSI_VALUE
 8000000U

	)

106 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

113 
	#VECT_TAB_OFFSET
 0x00000000U

	)

136 #ià
defšed
(
STM32F100xB
è||defšed(
STM32F100xE
)

137 
ušt32_t
 
	gSy¡emCÜeClock
 = 24000000U;

139 
ušt32_t
 
	gSy¡emCÜeClock
 = 72000000U;

142 cÚ¡ 
ušt8_t
 
	gAHBP»scTabË
[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

143 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8U] = {0, 0, 0, 0, 1, 2, 3, 4};

153 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

154 #ifdeà
DATA_IN_ExtSRAM


155 
Sy¡emIn™_ExtMemCŽ
();

175 
	$Sy¡emIn™
 ()

179 
RCC
->
CR
 |= 0x00000001U;

182 #ià!
	`defšed
(
STM32F105xC
è&& !defšed(
STM32F107xC
)

183 
RCC
->
CFGR
 &= 0xF8FF0000U;

185 
RCC
->
CFGR
 &= 0xF0FF0000U;

189 
RCC
->
CR
 &= 0xFEF6FFFFU;

192 
RCC
->
CR
 &= 0xFFFBFFFFU;

195 
RCC
->
CFGR
 &= 0xFF80FFFFU;

197 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

199 
RCC
->
CR
 &= 0xEBFFFFFFU;

202 
RCC
->
CIR
 = 0x00FF0000U;

205 
RCC
->
CFGR2
 = 0x00000000U;

206 #–ià
	`defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

208 
RCC
->
CIR
 = 0x009F0000U;

211 
RCC
->
CFGR2
 = 0x00000000U;

214 
RCC
->
CIR
 = 0x009F0000U;

217 #ià
	`defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

218 #ifdeà
DATA_IN_ExtSRAM


219 
	`Sy¡emIn™_ExtMemCŽ
();

223 #ifdeà
VECT_TAB_SRAM


224 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

226 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

228 
	}
}

265 
	$Sy¡emCÜeClockUpd©e
 ()

267 
ušt32_t
 
tmp
 = 0U, 
¶lmuÎ
 = 0U, 
¶lsourû
 = 0U;

269 #ià
	`defšed
(
STM32F105xC
è|| defšed(
STM32F107xC
)

270 
ušt32_t
 
´ediv1sourû
 = 0U, 
´ediv1çùÜ
 = 0U, 
´ediv2çùÜ
 = 0U, 
¶l2muÎ
 = 0U;

273 #ià
	`defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

274 
ušt32_t
 
´ediv1çùÜ
 = 0U;

278 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

280 
tmp
)

283 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

286 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

291 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

292 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

294 #ià!
	`defšed
(
STM32F105xC
è&& !defšed(
STM32F107xC
)

295 
¶lmuÎ
 = (…llmull >> 18U) + 2U;

297 ià(
¶lsourû
 == 0x00U)

300 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1Uè* 
¶lmuÎ
;

304 #ià
	`defšed
(
STM32F100xB
è|| defšed(
STM32F100xE
)

305 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1U;

307 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

310 ià((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è!ð(
ušt32_t
)
RESET
)

312 
Sy¡emCÜeClock
 = (
HSE_VALUE
 >> 1Uè* 
¶lmuÎ
;

316 
Sy¡emCÜeClock
 = 
HSE_VALUE
 * 
¶lmuÎ
;

321 
¶lmuÎ
 =…llmull >> 18U;

323 ià(
¶lmuÎ
 != 0x0DU)

325 
¶lmuÎ
 += 2U;

329 
¶lmuÎ
 = 13U / 2U;

332 ià(
¶lsourû
 == 0x00U)

335 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1Uè* 
¶lmuÎ
;

341 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

342 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1U;

344 ià(
´ediv1sourû
 == 0U)

347 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

353 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4U) + 1U;

354 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8U) + 2U;

355 
Sy¡emCÜeClock
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

362 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

368 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4U)];

370 
Sy¡emCÜeClock
 >>ð
tmp
;

371 
	}
}

373 #ià
defšed
(
STM32F100xE
è|| defšed(
STM32F101xE
è|| defšed(
STM32F101xG
è|| defšed(
STM32F103xE
è|| defšed(
STM32F103xG
)

380 #ifdeà
DATA_IN_ExtSRAM


390 
	$Sy¡emIn™_ExtMemCŽ
()

392 
__IO
 
ušt32_t
 
tm´eg
;

397 
RCC
->
AHBENR
 = 0x00000114U;

400 
tm´eg
 = 
	`READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FSMCEN
);

403 
RCC
->
APB2ENR
 = 0x000001E0U;

406 
tm´eg
 = 
	`READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_IOPDEN
);

408 ()(
tm´eg
);

416 
GPIOD
->
CRL
 = 0x44BB44BBU;

417 
GPIOD
->
CRH
 = 0xBBBBBBBBU;

419 
GPIOE
->
CRL
 = 0xB44444BBU;

420 
GPIOE
->
CRH
 = 0xBBBBBBBBU;

422 
GPIOF
->
CRL
 = 0x44BBBBBBU;

423 
GPIOF
->
CRH
 = 0xBBBB4444U;

425 
GPIOG
->
CRL
 = 0x44BBBBBBU;

426 
GPIOG
->
CRH
 = 0x444B4B44U;

431 
FSMC_Bªk1
->
BTCR
[4U] = 0x00001091U;

432 
FSMC_Bªk1
->
BTCR
[5U] = 0x00110212U;

433 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\usb_device.c

52 
	~"usb_deviû.h
"

53 
	~"usbd_cÜe.h
"

54 
	~"usbd_desc.h
"

55 
	~"usbd_cu¡omhid.h
"

56 
	~"usbd_cu¡om_hid_if.h
"

59 
USBD_HªdËTy³Def
 
	ghUsbDeviûFS
;

62 
	$MX_USB_DEVICE_In™
()

69 
	`USBD_In™
(&
hUsbDeviûFS
, &
FS_Desc
, 
DEVICE_FS
);

71 
	`USBD_Regi¡”CÏss
(&
hUsbDeviûFS
, &
USBD_CUSTOM_HID
);

73 
	`USBD_CUSTOM_HID_Regi¡”IÁ”çû
(&
hUsbDeviûFS
, &
USBD_Cu¡omHID_fÝs_FS
);

75 
	`USBD_S¹
(&
hUsbDeviûFS
);

80 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\usbd_conf.c

50 
	~"¡m32f1xx.h
"

51 
	~"¡m32f1xx_h®.h
"

52 
	~"usbd_def.h
"

53 
	~"usbd_cÜe.h
"

54 
	~"usbd_cu¡omhid.h
"

59 
PCD_HªdËTy³Def
 
	ghpcd_USB_FS
;

60 
_E¼Ü_HªdËr
(* 
fže
, 
lše
);

69 
HAL_PCDEx_S‘CÚÃùiÚS‹
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
¡©e
);

76 
	$HAL_PCD_M¥In™
(
PCD_HªdËTy³Def
* 
pcdHªdË
)

78 if(
pcdHªdË
->
In¡ªû
==
USB
)

84 
	`__HAL_RCC_USB_CLK_ENABLE
();

87 
	`HAL_NVIC_S‘PriÜ™y
(
USB_LP_CAN1_RX0_IRQn
, 0, 0);

88 
	`HAL_NVIC_EÇbËIRQ
(
USB_LP_CAN1_RX0_IRQn
);

93 
	}
}

95 
	$HAL_PCD_M¥DeIn™
(
PCD_HªdËTy³Def
* 
pcdHªdË
)

97 if(
pcdHªdË
->
In¡ªû
==
USB
)

103 
	`__HAL_RCC_USB_CLK_DISABLE
();

106 
	`HAL_NVIC_Di§bËIRQ
(
USB_LP_CAN1_RX0_IRQn
);

112 
	}
}

119 
	$HAL_PCD_S‘upSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

121 
	`USBD_LL_S‘upSge
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
, (
ušt8_t
 *)hpcd->
S‘up
);

122 
	}
}

130 
	$HAL_PCD_D©aOutSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

132 
	`USBD_LL_D©aOutSge
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
, 
•num
, hpcd->
OUT_•
[•num].
xãr_buff
);

133 
	}
}

141 
	$HAL_PCD_D©aInSgeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

143 
	`USBD_LL_D©aInSge
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
, 
•num
, hpcd->
IN_•
[•num].
xãr_buff
);

144 
	}
}

151 
	$HAL_PCD_SOFC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

153 
	`USBD_LL_SOF
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
);

154 
	}
}

161 
	$HAL_PCD_Re£tC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

163 
USBD_S³edTy³Def
 
¥“d
 = 
USBD_SPEED_FULL
;

166 
hpcd
->
In™
.
¥“d
)

168 
PCD_SPEED_FULL
:

169 
¥“d
 = 
USBD_SPEED_FULL
;

173 
¥“d
 = 
USBD_SPEED_FULL
;

176 
	`USBD_LL_S‘S³ed
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
, 
¥“d
);

179 
	`USBD_LL_Re£t
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
);

180 
	}
}

188 
	$HAL_PCD_Su¥’dC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

191 
	`USBD_LL_Su¥’d
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
);

194 ià(
hpcd
->
In™
.
low_pow”_’abË
)

197 
SCB
->
SCR
 |ð(
ušt32_t
)((ušt32_t)(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
));

200 
	}
}

208 
	$HAL_PCD_ResumeC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

212 
	`USBD_LL_Resume
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
);

214 
	}
}

222 
	$HAL_PCD_ISOOUTIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

224 
	`USBD_LL_IsoOUTIncom¶‘e
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
, 
•num
);

225 
	}
}

233 
	$HAL_PCD_ISOINIncom¶‘eC®lback
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
•num
)

235 
	`USBD_LL_IsoINIncom¶‘e
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
, 
•num
);

236 
	}
}

243 
	$HAL_PCD_CÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

245 
	`USBD_LL_DevCÚÃùed
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
);

246 
	}
}

253 
	$HAL_PCD_DiscÚÃùC®lback
(
PCD_HªdËTy³Def
 *
hpcd
)

255 
	`USBD_LL_DevDiscÚÃùed
((
USBD_HªdËTy³Def
*)
hpcd
->
pD©a
);

256 
	}
}

266 
USBD_StusTy³Def
 
	$USBD_LL_In™
 (
USBD_HªdËTy³Def
 *
pdev
)

270 
hpcd_USB_FS
.
pD©a
 = 
pdev
;

271 
pdev
->
pD©a
 = &
hpcd_USB_FS
;

273 
hpcd_USB_FS
.
In¡ªû
 = 
USB
;

274 
hpcd_USB_FS
.
In™
.
dev_’dpošts
 = 8;

275 
hpcd_USB_FS
.
In™
.
¥“d
 = 
PCD_SPEED_FULL
;

276 
hpcd_USB_FS
.
In™
.
•0_mps
 = 
DEP0CTL_MPS_8
;

277 
hpcd_USB_FS
.
In™
.
low_pow”_’abË
 = 
DISABLE
;

278 
hpcd_USB_FS
.
In™
.
Ím_’abË
 = 
DISABLE
;

279 
hpcd_USB_FS
.
In™
.
b©‹ry_ch¬gšg_’abË
 = 
DISABLE
;

280 ià(
	`HAL_PCD_In™
(&
hpcd_USB_FS
è!ð
HAL_OK
)

282 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

285 
	`HAL_PCDEx_PMACÚfig
((
PCD_HªdËTy³Def
*)
pdev
->
pD©a
 , 0x00 , 
PCD_SNG_BUF
, 0x18);

286 
	`HAL_PCDEx_PMACÚfig
((
PCD_HªdËTy³Def
*)
pdev
->
pD©a
 , 0x80 , 
PCD_SNG_BUF
, 0x58);

287 
	`HAL_PCDEx_PMACÚfig
((
PCD_HªdËTy³Def
*)
pdev
->
pD©a
 , 
CUSTOM_HID_EPIN_ADDR
 , 
PCD_SNG_BUF
, 0x98);

288 
	`HAL_PCDEx_PMACÚfig
((
PCD_HªdËTy³Def
*)
pdev
->
pD©a
 , 
CUSTOM_HID_EPOUT_ADDR
 , 
PCD_SNG_BUF
, 0xD8);

289  
USBD_OK
;

290 
	}
}

297 
USBD_StusTy³Def
 
	$USBD_LL_DeIn™
 (
USBD_HªdËTy³Def
 *
pdev
)

299 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

300 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

302 
h®_¡©us
 = 
	`HAL_PCD_DeIn™
(
pdev
->
pD©a
);

304 
h®_¡©us
) {

305 
HAL_OK
 :

306 
usb_¡©us
 = 
USBD_OK
;

308 
HAL_ERROR
 :

309 
usb_¡©us
 = 
USBD_FAIL
;

311 
HAL_BUSY
 :

312 
usb_¡©us
 = 
USBD_BUSY
;

314 
HAL_TIMEOUT
 :

315 
usb_¡©us
 = 
USBD_FAIL
;

318 
usb_¡©us
 = 
USBD_FAIL
;

321  
usb_¡©us
;

322 
	}
}

329 
USBD_StusTy³Def
 
	$USBD_LL_S¹
(
USBD_HªdËTy³Def
 *
pdev
)

331 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

332 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

334 
h®_¡©us
 = 
	`HAL_PCD_S¹
(
pdev
->
pD©a
);

336 
h®_¡©us
) {

337 
HAL_OK
 :

338 
usb_¡©us
 = 
USBD_OK
;

340 
HAL_ERROR
 :

341 
usb_¡©us
 = 
USBD_FAIL
;

343 
HAL_BUSY
 :

344 
usb_¡©us
 = 
USBD_BUSY
;

346 
HAL_TIMEOUT
 :

347 
usb_¡©us
 = 
USBD_FAIL
;

350 
usb_¡©us
 = 
USBD_FAIL
;

353  
usb_¡©us
;

354 
	}
}

361 
USBD_StusTy³Def
 
	$USBD_LL_StÝ
 (
USBD_HªdËTy³Def
 *
pdev
)

363 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

364 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

366 
h®_¡©us
 = 
	`HAL_PCD_StÝ
(
pdev
->
pD©a
);

368 
h®_¡©us
) {

369 
HAL_OK
 :

370 
usb_¡©us
 = 
USBD_OK
;

372 
HAL_ERROR
 :

373 
usb_¡©us
 = 
USBD_FAIL
;

375 
HAL_BUSY
 :

376 
usb_¡©us
 = 
USBD_BUSY
;

378 
HAL_TIMEOUT
 :

379 
usb_¡©us
 = 
USBD_FAIL
;

382 
usb_¡©us
 = 
USBD_FAIL
;

385  
usb_¡©us
;

386 
	}
}

396 
USBD_StusTy³Def
 
	$USBD_LL_O³nEP
 (
USBD_HªdËTy³Def
 *
pdev
,

397 
ušt8_t
 
•_addr
,

398 
ušt8_t
 
•_ty³
,

399 
ušt16_t
 
•_mps
)

401 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

402 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

404 
h®_¡©us
 = 
	`HAL_PCD_EP_O³n
(
pdev
->
pD©a
,

405 
•_addr
,

406 
•_mps
,

407 
•_ty³
);

410 
h®_¡©us
) {

411 
HAL_OK
 :

412 
usb_¡©us
 = 
USBD_OK
;

414 
HAL_ERROR
 :

415 
usb_¡©us
 = 
USBD_FAIL
;

417 
HAL_BUSY
 :

418 
usb_¡©us
 = 
USBD_BUSY
;

420 
HAL_TIMEOUT
 :

421 
usb_¡©us
 = 
USBD_FAIL
;

424 
usb_¡©us
 = 
USBD_FAIL
;

427  
usb_¡©us
;

428 
	}
}

436 
USBD_StusTy³Def
 
	$USBD_LL_Clo£EP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

438 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

439 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

441 
h®_¡©us
 = 
	`HAL_PCD_EP_Clo£
(
pdev
->
pD©a
, 
•_addr
);

443 
h®_¡©us
) {

444 
HAL_OK
 :

445 
usb_¡©us
 = 
USBD_OK
;

447 
HAL_ERROR
 :

448 
usb_¡©us
 = 
USBD_FAIL
;

450 
HAL_BUSY
 :

451 
usb_¡©us
 = 
USBD_BUSY
;

453 
HAL_TIMEOUT
 :

454 
usb_¡©us
 = 
USBD_FAIL
;

457 
usb_¡©us
 = 
USBD_FAIL
;

460  
usb_¡©us
;

461 
	}
}

469 
USBD_StusTy³Def
 
	$USBD_LL_FlushEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

471 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

472 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

474 
h®_¡©us
 = 
	`HAL_PCD_EP_Flush
(
pdev
->
pD©a
, 
•_addr
);

476 
h®_¡©us
) {

477 
HAL_OK
 :

478 
usb_¡©us
 = 
USBD_OK
;

480 
HAL_ERROR
 :

481 
usb_¡©us
 = 
USBD_FAIL
;

483 
HAL_BUSY
 :

484 
usb_¡©us
 = 
USBD_BUSY
;

486 
HAL_TIMEOUT
 :

487 
usb_¡©us
 = 
USBD_FAIL
;

490 
usb_¡©us
 = 
USBD_FAIL
;

493  
usb_¡©us
;

494 
	}
}

502 
USBD_StusTy³Def
 
	$USBD_LL_SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

504 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

505 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

507 
h®_¡©us
 = 
	`HAL_PCD_EP_S‘SÎ
(
pdev
->
pD©a
, 
•_addr
);

509 
h®_¡©us
) {

510 
HAL_OK
 :

511 
usb_¡©us
 = 
USBD_OK
;

513 
HAL_ERROR
 :

514 
usb_¡©us
 = 
USBD_FAIL
;

516 
HAL_BUSY
 :

517 
usb_¡©us
 = 
USBD_BUSY
;

519 
HAL_TIMEOUT
 :

520 
usb_¡©us
 = 
USBD_FAIL
;

523 
usb_¡©us
 = 
USBD_FAIL
;

526  
usb_¡©us
;

527 
	}
}

535 
USBD_StusTy³Def
 
	$USBD_LL_CË¬SÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

537 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

538 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

540 
h®_¡©us
 = 
	`HAL_PCD_EP_CÌSÎ
(
pdev
->
pD©a
, 
•_addr
);

542 
h®_¡©us
) {

543 
HAL_OK
 :

544 
usb_¡©us
 = 
USBD_OK
;

546 
HAL_ERROR
 :

547 
usb_¡©us
 = 
USBD_FAIL
;

549 
HAL_BUSY
 :

550 
usb_¡©us
 = 
USBD_BUSY
;

552 
HAL_TIMEOUT
 :

553 
usb_¡©us
 = 
USBD_FAIL
;

556 
usb_¡©us
 = 
USBD_FAIL
;

559  
usb_¡©us
;

560 
	}
}

568 
ušt8_t
 
	$USBD_LL_IsSÎEP
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

570 
PCD_HªdËTy³Def
 *
hpcd
 = (PCD_HªdËTy³Def*è
pdev
->
pD©a
;

572 if((
•_addr
 & 0x80) == 0x80)

574  
hpcd
->
IN_•
[
•_addr
 & 0x7F].
is_¡®l
;

578  
hpcd
->
OUT_•
[
•_addr
 & 0x7F].
is_¡®l
;

580 
	}
}

587 
USBD_StusTy³Def
 
	$USBD_LL_S‘USBAdd»ss
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
dev_addr
)

589 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

590 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

592 
h®_¡©us
 = 
	`HAL_PCD_S‘Add»ss
(
pdev
->
pD©a
, 
dev_addr
);

594 
h®_¡©us
) {

595 
HAL_OK
 :

596 
usb_¡©us
 = 
USBD_OK
;

598 
HAL_ERROR
 :

599 
usb_¡©us
 = 
USBD_FAIL
;

601 
HAL_BUSY
 :

602 
usb_¡©us
 = 
USBD_BUSY
;

604 
HAL_TIMEOUT
 :

605 
usb_¡©us
 = 
USBD_FAIL
;

608 
usb_¡©us
 = 
USBD_FAIL
;

611  
usb_¡©us
;

612 
	}
}

622 
USBD_StusTy³Def
 
	$USBD_LL_T¿nsm™
 (
USBD_HªdËTy³Def
 *
pdev
,

623 
ušt8_t
 
•_addr
,

624 
ušt8_t
 *
pbuf
,

625 
ušt16_t
 
size
)

627 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

628 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

630 
h®_¡©us
 = 
	`HAL_PCD_EP_T¿nsm™
(
pdev
->
pD©a
, 
•_addr
, 
pbuf
, 
size
);

632 
h®_¡©us
) {

633 
HAL_OK
 :

634 
usb_¡©us
 = 
USBD_OK
;

636 
HAL_ERROR
 :

637 
usb_¡©us
 = 
USBD_FAIL
;

639 
HAL_BUSY
 :

640 
usb_¡©us
 = 
USBD_BUSY
;

642 
HAL_TIMEOUT
 :

643 
usb_¡©us
 = 
USBD_FAIL
;

646 
usb_¡©us
 = 
USBD_FAIL
;

649  
usb_¡©us
;

650 
	}
}

660 
USBD_StusTy³Def
 
	$USBD_LL_P»·»Reûive
(
USBD_HªdËTy³Def
 *
pdev
,

661 
ušt8_t
 
•_addr
,

662 
ušt8_t
 *
pbuf
,

663 
ušt16_t
 
size
)

665 
HAL_StusTy³Def
 
h®_¡©us
 = 
HAL_OK
;

666 
USBD_StusTy³Def
 
usb_¡©us
 = 
USBD_OK
;

668 
h®_¡©us
 = 
	`HAL_PCD_EP_Reûive
(
pdev
->
pD©a
, 
•_addr
, 
pbuf
, 
size
);

670 
h®_¡©us
) {

671 
HAL_OK
 :

672 
usb_¡©us
 = 
USBD_OK
;

674 
HAL_ERROR
 :

675 
usb_¡©us
 = 
USBD_FAIL
;

677 
HAL_BUSY
 :

678 
usb_¡©us
 = 
USBD_BUSY
;

680 
HAL_TIMEOUT
 :

681 
usb_¡©us
 = 
USBD_FAIL
;

684 
usb_¡©us
 = 
USBD_FAIL
;

687  
usb_¡©us
;

688 
	}
}

696 
ušt32_t
 
	$USBD_LL_G‘RxD©aSize
 (
USBD_HªdËTy³Def
 *
pdev
, 
ušt8_t
 
•_addr
)

698  
	`HAL_PCD_EP_G‘RxCouÁ
((
PCD_HªdËTy³Def
*è
pdev
->
pD©a
, 
•_addr
);

699 
	}
}

706 
	$USBD_LL_D–ay
 (
ušt32_t
 
D–ay
)

708 
	`HAL_D–ay
(
D–ay
);

709 
	}
}

716 *
	$USBD_¡©ic_m®loc
(
ušt32_t
 
size
)

718 
ušt32_t
 
mem
[((
USBD_CUSTOM_HID_HªdËTy³Def
)/4+1)];

719  
mem
;

720 
	}
}

727 
	$USBD_¡©ic_ä“
(*
p
)

730 
	}
}

738 
	$HAL_PCDEx_S‘CÚÃùiÚS‹
(
PCD_HªdËTy³Def
 *
hpcd
, 
ušt8_t
 
¡©e
)

741 ià(
¡©e
 == 1)

752 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\usbd_custom_hid_if.c

50 
	~"usbd_cu¡om_hid_if.h
"

94 
__ALIGN_BEGIN
 
ušt8_t
 
	gCUSTOM_HID_R•ÜtDesc_FS
[
USBD_CUSTOM_HID_REPORT_DESC_SIZE
] 
	g__ALIGN_END
 =

168 
USBD_HªdËTy³Def
 
hUsbDeviûFS
;

179 
št8_t
 
CUSTOM_HID_In™_FS
 ();

180 
št8_t
 
CUSTOM_HID_DeIn™_FS
 ();

181 
št8_t
 
CUSTOM_HID_OutEv’t_FS
 (
ušt8_t
 
ev’t_idx
, ušt8_ˆ
¡©e
);

184 
USBD_CUSTOM_HID_ItfTy³Def
 
	gUSBD_Cu¡omHID_fÝs_FS
 =

186 
CUSTOM_HID_R•ÜtDesc_FS
,

187 
CUSTOM_HID_In™_FS
,

188 
CUSTOM_HID_DeIn™_FS
,

189 
CUSTOM_HID_OutEv’t_FS
,

199 
št8_t
 
	$CUSTOM_HID_In™_FS
()

204 
	}
}

212 
št8_t
 
	$CUSTOM_HID_DeIn™_FS
()

217 
	}
}

226 
št8_t
 
	$CUSTOM_HID_OutEv’t_FS
 (
ušt8_t
 
ev’t_idx
, ušt8_ˆ
¡©e
)

231 
	}
}

	@D:\STM32\MXtest\123text\mxtest\Src\usbd_desc.c

51 
	~"usbd_cÜe.h
"

52 
	~"usbd_desc.h
"

53 
	~"usbd_cÚf.h
"

74 
	#USBD_VID
 1155

	)

75 
	#USBD_LANGID_STRING
 1033

	)

76 
	#USBD_MANUFACTURER_STRING
 "STMiüÛËùrÚics"

	)

77 
	#USBD_PID_FS
 22352

	)

78 
	#USBD_PRODUCT_STRING_FS
 "STM32 Cu¡om Humª iÁ”çû"

	)

79 
	#USBD_SERIALNUMBER_STRING_FS
 "00000000001A"

	)

80 
	#USBD_CONFIGURATION_STRING_FS
 "Cu¡om HID CÚfig"

	)

81 
	#USBD_INTERFACE_STRING_FS
 "Cu¡om HID IÁ”çû"

	)

100 
ušt8_t
 * 
USBD_FS_DeviûDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

101 
ušt8_t
 * 
USBD_FS_LªgIDSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

102 
ušt8_t
 * 
USBD_FS_Mªuçùu»rSŒDesütÜ
 ( 
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

103 
ušt8_t
 * 
USBD_FS_ProduùSŒDesütÜ
 ( 
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

104 
ušt8_t
 * 
USBD_FS_S”ŸlSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

105 
ušt8_t
 * 
USBD_FS_CÚfigSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

106 
ušt8_t
 * 
USBD_FS_IÁ”çûSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
);

108 #ifdeà
USB_SUPPORT_USER_STRING_DESC


109 
ušt8_t
 * 
USBD_FS_USRSŒšgDesc
 (
USBD_S³edTy³Def
 
¥“d
, ušt8_ˆ
idx
 , 
ušt16_t
 *
Ëngth
);

112 
USBD_DesütÜsTy³Def
 
	gFS_Desc
 =

114 
USBD_FS_DeviûDesütÜ
,

115 
USBD_FS_LªgIDSŒDesütÜ
,

116 
USBD_FS_Mªuçùu»rSŒDesütÜ
,

117 
USBD_FS_ProduùSŒDesütÜ
,

118 
USBD_FS_S”ŸlSŒDesütÜ
,

119 
USBD_FS_CÚfigSŒDesütÜ
,

120 
USBD_FS_IÁ”çûSŒDesütÜ
,

123 #ià
defšed
 ( 
__ICCARM__
 )

124 #´agm¨
d©a_®ignm’t
=4

127 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_FS_DeviûDesc
[
USB_LEN_DEV_DESC
] 
	g__ALIGN_END
 =

130 
USB_DESC_TYPE_DEVICE
,

136 
USB_MAX_EP0_SIZE
,

137 
LOBYTE
(
USBD_VID
),

138 
HIBYTE
(
USBD_VID
),

139 
LOBYTE
(
USBD_PID_FS
),

140 
HIBYTE
(
USBD_PID_FS
),

143 
USBD_IDX_MFC_STR
,

144 
USBD_IDX_PRODUCT_STR
,

145 
USBD_IDX_SERIAL_STR
,

146 
USBD_MAX_NUM_CONFIGURATION


150 #ià
defšed
 ( 
__ICCARM__
 )

151 #´agm¨
d©a_®ignm’t
=4

155 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_LªgIDDesc
[
USB_LEN_LANGID_STR_DESC
] 
	g__ALIGN_END
 =

157 
USB_LEN_LANGID_STR_DESC
,

158 
USB_DESC_TYPE_STRING
,

159 
LOBYTE
(
USBD_LANGID_STRING
),

160 
HIBYTE
(
USBD_LANGID_STRING
),

163 #ià
defšed
 ( 
__ICCARM__
 )

164 #´agm¨
d©a_®ignm’t
=4

166 
__ALIGN_BEGIN
 
ušt8_t
 
	gUSBD_SŒDesc
[
USBD_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
;

189 
ušt8_t
 * 
	$USBD_FS_DeviûDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

191 *
Ëngth
 = (
USBD_FS_DeviûDesc
);

192  
USBD_FS_DeviûDesc
;

193 
	}
}

202 
ušt8_t
 * 
	$USBD_FS_LªgIDSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

204 *
Ëngth
 = (
USBD_LªgIDDesc
);

205  
USBD_LªgIDDesc
;

206 
	}
}

215 
ušt8_t
 * 
	$USBD_FS_ProduùSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

217 if(
¥“d
 == 0)

219 
	`USBD_G‘SŒšg
 (
USBD_PRODUCT_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

223 
	`USBD_G‘SŒšg
 (
USBD_PRODUCT_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

225  
USBD_SŒDesc
;

226 
	}
}

235 
ušt8_t
 * 
	$USBD_FS_Mªuçùu»rSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

237 
	`USBD_G‘SŒšg
 (
USBD_MANUFACTURER_STRING
, 
USBD_SŒDesc
, 
Ëngth
);

238  
USBD_SŒDesc
;

239 
	}
}

248 
ušt8_t
 * 
	$USBD_FS_S”ŸlSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

250 if(
¥“d
 =ð
USBD_SPEED_HIGH
)

252 
	`USBD_G‘SŒšg
 (
USBD_SERIALNUMBER_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

256 
	`USBD_G‘SŒšg
 (
USBD_SERIALNUMBER_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

258  
USBD_SŒDesc
;

259 
	}
}

268 
ušt8_t
 * 
	$USBD_FS_CÚfigSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

270 if(
¥“d
 =ð
USBD_SPEED_HIGH
)

272 
	`USBD_G‘SŒšg
 (
USBD_CONFIGURATION_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

276 
	`USBD_G‘SŒšg
 (
USBD_CONFIGURATION_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

278  
USBD_SŒDesc
;

279 
	}
}

288 
ušt8_t
 * 
	$USBD_FS_IÁ”çûSŒDesütÜ
Ð
USBD_S³edTy³Def
 
¥“d
 , 
ušt16_t
 *
Ëngth
)

290 if(
¥“d
 == 0)

292 
	`USBD_G‘SŒšg
 (
USBD_INTERFACE_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

296 
	`USBD_G‘SŒšg
 (
USBD_INTERFACE_STRING_FS
, 
USBD_SŒDesc
, 
Ëngth
);

298  
USBD_SŒDesc
;

299 
	}
}

	@D:\STM32\MXtest\123text\mxtest\startup\startup_stm32f103x6.s

46 .
syÁax
 
	gunif›d


47 .
ýu
 
	gcÜ‹x
-
	gm3


48 .
åu
 
	gsoávå


49 .
	gthumb


51 .
glob®
 
	gg_pâVeùÜs


52 .
glob®
 
	gDeçuÉ_HªdËr


56 .
wÜd
 
	g_sid©a


58 .
wÜd
 
	g_sd©a


60 .
wÜd
 
	g_ed©a


62 .
wÜd
 
	g_sbss


64 .
wÜd
 
	g_ebss


66 .
equ
 
	gBoÙRAM
, 0xF108F85F

76 .
	g£ùiÚ
 .
	g‹xt
.
	gRe£t_HªdËr


77 .
w—k
 
	gRe£t_HªdËr


78 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


79 
	gRe£t_HªdËr
:

82 
movs
 
r1
, #0

83 
b
 
LoÝCÝyD©aIn™


85 
	gCÝyD©aIn™
:

86 
ldr
 
r3
, =
_sid©a


87 
ldr
 
r3
, [r3, 
r1
]

88 
¡r
 
	gr3
, [
r0
, 
r1
]

89 
adds
 
	gr1
,„1, #4

91 
	gLoÝCÝyD©aIn™
:

92 
ldr
 
r0
, =
_sd©a


93 
ldr
 
r3
, =
_ed©a


94 
adds
 
r2
, 
	gr0
, 
r1


95 
cmp
 
	gr2
, 
r3


96 
bcc
 
CÝyD©aIn™


97 
ldr
 
	gr2
, =
_sbss


98 
b
 
LoÝFžlZ”obss


100 
FžlZ”obss
:

101 
movs
 
r3
, #0

102 
¡r
 
	gr3
, [
r2
], #4

104 
	gLoÝFžlZ”obss
:

105 
ldr
 
r3
, = 
_ebss


106 
cmp
 
r2
, 
r3


107 
bcc
 
FžlZ”obss


110 
bl
 
Sy¡emIn™


112 
bl
 
__libc_š™_¬¿y


114 
bl
 
maš


115 
bx
 
	gÌ


116 .
size
 
	gRe£t_HªdËr
, .-Reset_Handler

126 .
	g£ùiÚ
 .
	g‹xt
.
	gDeçuÉ_HªdËr
,"ax",%
´ogb™s


127 
	gDeçuÉ_HªdËr
:

128 
Infš™e_LoÝ
:

129 
b
 
Infš™e_LoÝ


130 .
size
 
DeçuÉ_HªdËr
, .-
	gDeçuÉ_HªdËr


138 .
	g£ùiÚ
 .
	gi¤_veùÜ
,"a",%
	g´ogb™s


139 .
ty³
 
	gg_pâVeùÜs
, %
	gobjeù


140 .
size
 
	gg_pâVeùÜs
, .-
g_pâVeùÜs


143 
	gg_pâVeùÜs
:

145 .
wÜd
 
_e¡ack


146 .
wÜd
 
Re£t_HªdËr


147 .
wÜd
 
NMI_HªdËr


148 .
wÜd
 
H¬dFauÉ_HªdËr


149 .
wÜd
 
MemMªage_HªdËr


150 .
wÜd
 
BusFauÉ_HªdËr


151 .
wÜd
 
U§geFauÉ_HªdËr


152 .
wÜd
 0

153 .
wÜd
 0

154 .
wÜd
 0

155 .
wÜd
 0

156 .
wÜd
 
SVC_HªdËr


157 .
wÜd
 
DebugMÚ_HªdËr


158 .
wÜd
 0

159 .
wÜd
 
P’dSV_HªdËr


160 .
wÜd
 
SysTick_HªdËr


161 .
wÜd
 
WWDG_IRQHªdËr


162 .
wÜd
 
PVD_IRQHªdËr


163 .
wÜd
 
TAMPER_IRQHªdËr


164 .
wÜd
 
RTC_IRQHªdËr


165 .
wÜd
 
FLASH_IRQHªdËr


166 .
wÜd
 
RCC_IRQHªdËr


167 .
wÜd
 
EXTI0_IRQHªdËr


168 .
wÜd
 
EXTI1_IRQHªdËr


169 .
wÜd
 
EXTI2_IRQHªdËr


170 .
wÜd
 
EXTI3_IRQHªdËr


171 .
wÜd
 
EXTI4_IRQHªdËr


172 .
wÜd
 
DMA1_ChªÃl1_IRQHªdËr


173 .
wÜd
 
DMA1_ChªÃl2_IRQHªdËr


174 .
wÜd
 
DMA1_ChªÃl3_IRQHªdËr


175 .
wÜd
 
DMA1_ChªÃl4_IRQHªdËr


176 .
wÜd
 
DMA1_ChªÃl5_IRQHªdËr


177 .
wÜd
 
DMA1_ChªÃl6_IRQHªdËr


178 .
wÜd
 
DMA1_ChªÃl7_IRQHªdËr


179 .
wÜd
 
ADC1_2_IRQHªdËr


180 .
wÜd
 
USB_HP_CAN1_TX_IRQHªdËr


181 .
wÜd
 
USB_LP_CAN1_RX0_IRQHªdËr


182 .
wÜd
 
CAN1_RX1_IRQHªdËr


183 .
wÜd
 
CAN1_SCE_IRQHªdËr


184 .
wÜd
 
EXTI9_5_IRQHªdËr


185 .
wÜd
 
TIM1_BRK_IRQHªdËr


186 .
wÜd
 
TIM1_UP_IRQHªdËr


187 .
wÜd
 
TIM1_TRG_COM_IRQHªdËr


188 .
wÜd
 
TIM1_CC_IRQHªdËr


189 .
wÜd
 
TIM2_IRQHªdËr


190 .
wÜd
 
TIM3_IRQHªdËr


191 .
wÜd
 0

192 .
wÜd
 
I2C1_EV_IRQHªdËr


193 .
wÜd
 
I2C1_ER_IRQHªdËr


194 .
wÜd
 0

195 .
wÜd
 0

196 .
wÜd
 
SPI1_IRQHªdËr


197 .
wÜd
 0

198 .
wÜd
 
USART1_IRQHªdËr


199 .
wÜd
 
USART2_IRQHªdËr


200 .
wÜd
 0

201 .
wÜd
 
EXTI15_10_IRQHªdËr


202 .
wÜd
 
RTC_AÏrm_IRQHªdËr


203 .
wÜd
 
USBWakeUp_IRQHªdËr


204 .
wÜd
 0

205 .
wÜd
 0

206 .
wÜd
 0

207 .
wÜd
 0

208 .
wÜd
 0

209 .
wÜd
 0

210 .
wÜd
 0

211 .
wÜd
 
BoÙRAM


222 .
w—k
 
NMI_HªdËr


223 .
thumb_£t
 
NMI_HªdËr
,
	gDeçuÉ_HªdËr


225 .
w—k
 
	gH¬dFauÉ_HªdËr


226 .
thumb_£t
 
	gH¬dFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


228 .
w—k
 
	gMemMªage_HªdËr


229 .
thumb_£t
 
	gMemMªage_HªdËr
,
	gDeçuÉ_HªdËr


231 .
w—k
 
	gBusFauÉ_HªdËr


232 .
thumb_£t
 
	gBusFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


234 .
w—k
 
	gU§geFauÉ_HªdËr


235 .
thumb_£t
 
	gU§geFauÉ_HªdËr
,
	gDeçuÉ_HªdËr


237 .
w—k
 
	gSVC_HªdËr


238 .
thumb_£t
 
	gSVC_HªdËr
,
	gDeçuÉ_HªdËr


240 .
w—k
 
	gDebugMÚ_HªdËr


241 .
thumb_£t
 
	gDebugMÚ_HªdËr
,
	gDeçuÉ_HªdËr


243 .
w—k
 
	gP’dSV_HªdËr


244 .
thumb_£t
 
	gP’dSV_HªdËr
,
	gDeçuÉ_HªdËr


246 .
w—k
 
	gSysTick_HªdËr


247 .
thumb_£t
 
	gSysTick_HªdËr
,
	gDeçuÉ_HªdËr


249 .
w—k
 
	gWWDG_IRQHªdËr


250 .
thumb_£t
 
	gWWDG_IRQHªdËr
,
	gDeçuÉ_HªdËr


252 .
w—k
 
	gPVD_IRQHªdËr


253 .
thumb_£t
 
	gPVD_IRQHªdËr
,
	gDeçuÉ_HªdËr


255 .
w—k
 
	gTAMPER_IRQHªdËr


256 .
thumb_£t
 
	gTAMPER_IRQHªdËr
,
	gDeçuÉ_HªdËr


258 .
w—k
 
	gRTC_IRQHªdËr


259 .
thumb_£t
 
	gRTC_IRQHªdËr
,
	gDeçuÉ_HªdËr


261 .
w—k
 
	gFLASH_IRQHªdËr


262 .
thumb_£t
 
	gFLASH_IRQHªdËr
,
	gDeçuÉ_HªdËr


264 .
w—k
 
	gRCC_IRQHªdËr


265 .
thumb_£t
 
	gRCC_IRQHªdËr
,
	gDeçuÉ_HªdËr


267 .
w—k
 
	gEXTI0_IRQHªdËr


268 .
thumb_£t
 
	gEXTI0_IRQHªdËr
,
	gDeçuÉ_HªdËr


270 .
w—k
 
	gEXTI1_IRQHªdËr


271 .
thumb_£t
 
	gEXTI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


273 .
w—k
 
	gEXTI2_IRQHªdËr


274 .
thumb_£t
 
	gEXTI2_IRQHªdËr
,
	gDeçuÉ_HªdËr


276 .
w—k
 
	gEXTI3_IRQHªdËr


277 .
thumb_£t
 
	gEXTI3_IRQHªdËr
,
	gDeçuÉ_HªdËr


279 .
w—k
 
	gEXTI4_IRQHªdËr


280 .
thumb_£t
 
	gEXTI4_IRQHªdËr
,
	gDeçuÉ_HªdËr


282 .
w—k
 
	gDMA1_ChªÃl1_IRQHªdËr


283 .
thumb_£t
 
	gDMA1_ChªÃl1_IRQHªdËr
,
	gDeçuÉ_HªdËr


285 .
w—k
 
	gDMA1_ChªÃl2_IRQHªdËr


286 .
thumb_£t
 
	gDMA1_ChªÃl2_IRQHªdËr
,
	gDeçuÉ_HªdËr


288 .
w—k
 
	gDMA1_ChªÃl3_IRQHªdËr


289 .
thumb_£t
 
	gDMA1_ChªÃl3_IRQHªdËr
,
	gDeçuÉ_HªdËr


291 .
w—k
 
	gDMA1_ChªÃl4_IRQHªdËr


292 .
thumb_£t
 
	gDMA1_ChªÃl4_IRQHªdËr
,
	gDeçuÉ_HªdËr


294 .
w—k
 
	gDMA1_ChªÃl5_IRQHªdËr


295 .
thumb_£t
 
	gDMA1_ChªÃl5_IRQHªdËr
,
	gDeçuÉ_HªdËr


297 .
w—k
 
	gDMA1_ChªÃl6_IRQHªdËr


298 .
thumb_£t
 
	gDMA1_ChªÃl6_IRQHªdËr
,
	gDeçuÉ_HªdËr


300 .
w—k
 
	gDMA1_ChªÃl7_IRQHªdËr


301 .
thumb_£t
 
	gDMA1_ChªÃl7_IRQHªdËr
,
	gDeçuÉ_HªdËr


303 .
w—k
 
	gADC1_2_IRQHªdËr


304 .
thumb_£t
 
	gADC1_2_IRQHªdËr
,
	gDeçuÉ_HªdËr


306 .
w—k
 
	gUSB_HP_CAN1_TX_IRQHªdËr


307 .
thumb_£t
 
	gUSB_HP_CAN1_TX_IRQHªdËr
,
	gDeçuÉ_HªdËr


309 .
w—k
 
	gUSB_LP_CAN1_RX0_IRQHªdËr


310 .
thumb_£t
 
	gUSB_LP_CAN1_RX0_IRQHªdËr
,
	gDeçuÉ_HªdËr


312 .
w—k
 
	gCAN1_RX1_IRQHªdËr


313 .
thumb_£t
 
	gCAN1_RX1_IRQHªdËr
,
	gDeçuÉ_HªdËr


315 .
w—k
 
	gCAN1_SCE_IRQHªdËr


316 .
thumb_£t
 
	gCAN1_SCE_IRQHªdËr
,
	gDeçuÉ_HªdËr


318 .
w—k
 
	gEXTI9_5_IRQHªdËr


319 .
thumb_£t
 
	gEXTI9_5_IRQHªdËr
,
	gDeçuÉ_HªdËr


321 .
w—k
 
	gTIM1_BRK_IRQHªdËr


322 .
thumb_£t
 
	gTIM1_BRK_IRQHªdËr
,
	gDeçuÉ_HªdËr


324 .
w—k
 
	gTIM1_UP_IRQHªdËr


325 .
thumb_£t
 
	gTIM1_UP_IRQHªdËr
,
	gDeçuÉ_HªdËr


327 .
w—k
 
	gTIM1_TRG_COM_IRQHªdËr


328 .
thumb_£t
 
	gTIM1_TRG_COM_IRQHªdËr
,
	gDeçuÉ_HªdËr


330 .
w—k
 
	gTIM1_CC_IRQHªdËr


331 .
thumb_£t
 
	gTIM1_CC_IRQHªdËr
,
	gDeçuÉ_HªdËr


333 .
w—k
 
	gTIM2_IRQHªdËr


334 .
thumb_£t
 
	gTIM2_IRQHªdËr
,
	gDeçuÉ_HªdËr


336 .
w—k
 
	gTIM3_IRQHªdËr


337 .
thumb_£t
 
	gTIM3_IRQHªdËr
,
	gDeçuÉ_HªdËr


339 .
w—k
 
	gI2C1_EV_IRQHªdËr


340 .
thumb_£t
 
	gI2C1_EV_IRQHªdËr
,
	gDeçuÉ_HªdËr


342 .
w—k
 
	gI2C1_ER_IRQHªdËr


343 .
thumb_£t
 
	gI2C1_ER_IRQHªdËr
,
	gDeçuÉ_HªdËr


345 .
w—k
 
	gSPI1_IRQHªdËr


346 .
thumb_£t
 
	gSPI1_IRQHªdËr
,
	gDeçuÉ_HªdËr


348 .
w—k
 
	gUSART1_IRQHªdËr


349 .
thumb_£t
 
	gUSART1_IRQHªdËr
,
	gDeçuÉ_HªdËr


351 .
w—k
 
	gUSART2_IRQHªdËr


352 .
thumb_£t
 
	gUSART2_IRQHªdËr
,
	gDeçuÉ_HªdËr


354 .
w—k
 
	gEXTI15_10_IRQHªdËr


355 .
thumb_£t
 
	gEXTI15_10_IRQHªdËr
,
	gDeçuÉ_HªdËr


357 .
w—k
 
	gRTC_AÏrm_IRQHªdËr


358 .
thumb_£t
 
	gRTC_AÏrm_IRQHªdËr
,
	gDeçuÉ_HªdËr


360 .
w—k
 
	gUSBWakeUp_IRQHªdËr


361 .
thumb_£t
 
	gUSBWakeUp_IRQHªdËr
,
	gDeçuÉ_HªdËr


	@
1
.
0
77
5824
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f103x6.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Device\ST\STM32F1xx\Include\stm32f1xx.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Device\ST\STM32F1xx\Include\system_stm32f1xx.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\arm_common_tables.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\arm_const_structs.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\arm_math.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\cmsis_armcc.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\cmsis_armcc_V6.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\cmsis_gcc.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm0.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm0plus.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm3.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm4.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cm7.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cmFunc.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cmInstr.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_cmSimd.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_sc000.h
D:\STM32\MXtest\123text\mxtest\Drivers\CMSIS\Include\core_sc300.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_cortex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_def.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_dma_ex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_flash_ex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_gpio_ex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pcd.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pcd_ex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_pwr.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_rcc_ex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_hal_tim_ex.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Inc\stm32f1xx_ll_usb.h
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_cortex.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_dma.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_flash.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_flash_ex.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_gpio.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_gpio_ex.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_pcd.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_pcd_ex.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_pwr.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_rcc_ex.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_tim.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_hal_tim_ex.c
D:\STM32\MXtest\123text\mxtest\Drivers\STM32F1xx_HAL_Driver\Src\stm32f1xx_ll_usb.c
D:\STM32\MXtest\123text\mxtest\Inc\main.h
D:\STM32\MXtest\123text\mxtest\Inc\stm32f1xx_hal_conf.h
D:\STM32\MXtest\123text\mxtest\Inc\stm32f1xx_it.h
D:\STM32\MXtest\123text\mxtest\Inc\usb_device.h
D:\STM32\MXtest\123text\mxtest\Inc\usbd_conf.h
D:\STM32\MXtest\123text\mxtest\Inc\usbd_custom_hid_if.h
D:\STM32\MXtest\123text\mxtest\Inc\usbd_desc.h
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Class\CustomHID\Inc\usbd_customhid.h
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Class\CustomHID\Src\usbd_customhid.c
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_core.h
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ctlreq.h
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_def.h
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Inc\usbd_ioreq.h
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_core.c
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ctlreq.c
D:\STM32\MXtest\123text\mxtest\Middlewares\ST\STM32_USB_Device_Library\Core\Src\usbd_ioreq.c
D:\STM32\MXtest\123text\mxtest\Src\main.c
D:\STM32\MXtest\123text\mxtest\Src\stm32f1xx_hal_msp.c
D:\STM32\MXtest\123text\mxtest\Src\stm32f1xx_it.c
D:\STM32\MXtest\123text\mxtest\Src\system_stm32f1xx.c
D:\STM32\MXtest\123text\mxtest\Src\usb_device.c
D:\STM32\MXtest\123text\mxtest\Src\usbd_conf.c
D:\STM32\MXtest\123text\mxtest\Src\usbd_custom_hid_if.c
D:\STM32\MXtest\123text\mxtest\Src\usbd_desc.c
D:\STM32\MXtest\123text\mxtest\startup\startup_stm32f103x6.s
