ARM GAS  /tmp/ccGo3QYR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"main.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  25              	NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "../../Drivers/CMSIS/Include/core_cm4.h"
   1:../../Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../../Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../../Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/core_cm4.h **** 
   9:../../Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/core_cm4.h ****    *
  21:../../Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/ccGo3QYR.s 			page 2


  32:../../Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/core_cm4.h **** 
  34:../../Drivers/CMSIS/Include/core_cm4.h **** 
  35:../../Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:../../Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../../Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
  40:../../Drivers/CMSIS/Include/core_cm4.h **** 
  41:../../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:../../Drivers/CMSIS/Include/core_cm4.h **** 
  44:../../Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:../../Drivers/CMSIS/Include/core_cm4.h **** 
  46:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:../../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
  49:../../Drivers/CMSIS/Include/core_cm4.h **** 
  50:../../Drivers/CMSIS/Include/core_cm4.h **** /**
  51:../../Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../../Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../../Drivers/CMSIS/Include/core_cm4.h **** 
  54:../../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../../Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../../Drivers/CMSIS/Include/core_cm4.h **** 
  57:../../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../../Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:../../Drivers/CMSIS/Include/core_cm4.h **** 
  60:../../Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../../Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:../../Drivers/CMSIS/Include/core_cm4.h ****  */
  63:../../Drivers/CMSIS/Include/core_cm4.h **** 
  64:../../Drivers/CMSIS/Include/core_cm4.h **** 
  65:../../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:../../Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:../../Drivers/CMSIS/Include/core_cm4.h **** /**
  69:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
  71:../../Drivers/CMSIS/Include/core_cm4.h ****  */
  72:../../Drivers/CMSIS/Include/core_cm4.h **** 
  73:../../Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:../../Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../../Drivers/CMSIS/Include/core_cm4.h **** 
  79:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:../../Drivers/CMSIS/Include/core_cm4.h **** 
  81:../../Drivers/CMSIS/Include/core_cm4.h **** 
  82:../../Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:../../Drivers/CMSIS/Include/core_cm4.h **** 
  87:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  /tmp/ccGo3QYR.s 			page 3


  89:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:../../Drivers/CMSIS/Include/core_cm4.h **** 
  92:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:../../Drivers/CMSIS/Include/core_cm4.h **** 
  97:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:../../Drivers/CMSIS/Include/core_cm4.h **** 
 102:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:../../Drivers/CMSIS/Include/core_cm4.h **** 
 106:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:../../Drivers/CMSIS/Include/core_cm4.h **** 
 111:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 113:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:../../Drivers/CMSIS/Include/core_cm4.h **** 
 117:../../Drivers/CMSIS/Include/core_cm4.h **** #else
 118:../../Drivers/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 120:../../Drivers/CMSIS/Include/core_cm4.h **** 
 121:../../Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../../Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:../../Drivers/CMSIS/Include/core_cm4.h **** */
 124:../../Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:../../Drivers/CMSIS/Include/core_cm4.h **** 
 136:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:../../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/ccGo3QYR.s 			page 4


 146:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:../../Drivers/CMSIS/Include/core_cm4.h **** 
 148:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:../../Drivers/CMSIS/Include/core_cm4.h **** 
 160:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 165:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 168:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 169:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 171:../../Drivers/CMSIS/Include/core_cm4.h **** 
 172:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 177:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 180:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 181:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 183:../../Drivers/CMSIS/Include/core_cm4.h **** 
 184:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:../../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 189:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 192:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 193:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 195:../../Drivers/CMSIS/Include/core_cm4.h **** 
 196:../../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:../../Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:../../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:../../Drivers/CMSIS/Include/core_cm4.h ****     #else
 201:../../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:../../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccGo3QYR.s 			page 5


 203:../../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 204:../../Drivers/CMSIS/Include/core_cm4.h ****   #else
 205:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 207:../../Drivers/CMSIS/Include/core_cm4.h **** 
 208:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 209:../../Drivers/CMSIS/Include/core_cm4.h **** 
 210:../../Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:../../Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:../../Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:../../Drivers/CMSIS/Include/core_cm4.h **** 
 214:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:../../Drivers/CMSIS/Include/core_cm4.h **** }
 216:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 217:../../Drivers/CMSIS/Include/core_cm4.h **** 
 218:../../Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:../../Drivers/CMSIS/Include/core_cm4.h **** 
 220:../../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:../../Drivers/CMSIS/Include/core_cm4.h **** 
 222:../../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:../../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:../../Drivers/CMSIS/Include/core_cm4.h **** 
 225:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:../../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 228:../../Drivers/CMSIS/Include/core_cm4.h **** 
 229:../../Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:../../Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 235:../../Drivers/CMSIS/Include/core_cm4.h **** 
 236:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 240:../../Drivers/CMSIS/Include/core_cm4.h **** 
 241:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 245:../../Drivers/CMSIS/Include/core_cm4.h **** 
 246:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 250:../../Drivers/CMSIS/Include/core_cm4.h **** 
 251:../../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:../../Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:../../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:../../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 255:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 256:../../Drivers/CMSIS/Include/core_cm4.h **** 
 257:../../Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 259:../../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
ARM GAS  /tmp/ccGo3QYR.s 			page 6


 260:../../Drivers/CMSIS/Include/core_cm4.h **** 
 261:../../Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:../../Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:../../Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:../../Drivers/CMSIS/Include/core_cm4.h **** */
 265:../../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:../../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:../../Drivers/CMSIS/Include/core_cm4.h **** #else
 268:../../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
 270:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:../../Drivers/CMSIS/Include/core_cm4.h **** 
 273:../../Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:../../Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:../../Drivers/CMSIS/Include/core_cm4.h **** 
 278:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:../../Drivers/CMSIS/Include/core_cm4.h **** 
 280:../../Drivers/CMSIS/Include/core_cm4.h **** 
 281:../../Drivers/CMSIS/Include/core_cm4.h **** 
 282:../../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:../../Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:../../Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 286:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 294:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:../../Drivers/CMSIS/Include/core_cm4.h **** */
 297:../../Drivers/CMSIS/Include/core_cm4.h **** 
 298:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 299:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 303:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 304:../../Drivers/CMSIS/Include/core_cm4.h **** 
 305:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 306:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 308:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 309:../../Drivers/CMSIS/Include/core_cm4.h **** {
 310:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 311:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 312:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  /tmp/ccGo3QYR.s 			page 7


 317:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:../../Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:../../Drivers/CMSIS/Include/core_cm4.h **** 
 324:../../Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:../../Drivers/CMSIS/Include/core_cm4.h **** 
 328:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:../../Drivers/CMSIS/Include/core_cm4.h **** 
 331:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:../../Drivers/CMSIS/Include/core_cm4.h **** 
 334:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:../../Drivers/CMSIS/Include/core_cm4.h **** 
 337:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:../../Drivers/CMSIS/Include/core_cm4.h **** 
 340:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:../../Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:../../Drivers/CMSIS/Include/core_cm4.h **** 
 343:../../Drivers/CMSIS/Include/core_cm4.h **** 
 344:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 345:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 347:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 348:../../Drivers/CMSIS/Include/core_cm4.h **** {
 349:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 350:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 351:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:../../Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:../../Drivers/CMSIS/Include/core_cm4.h **** 
 357:../../Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:../../Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:../../Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:../../Drivers/CMSIS/Include/core_cm4.h **** 
 361:../../Drivers/CMSIS/Include/core_cm4.h **** 
 362:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 363:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 365:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 366:../../Drivers/CMSIS/Include/core_cm4.h **** {
 367:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 368:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 369:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
ARM GAS  /tmp/ccGo3QYR.s 			page 8


 374:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:../../Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:../../Drivers/CMSIS/Include/core_cm4.h **** 
 384:../../Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:../../Drivers/CMSIS/Include/core_cm4.h **** 
 388:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:../../Drivers/CMSIS/Include/core_cm4.h **** 
 391:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:../../Drivers/CMSIS/Include/core_cm4.h **** 
 394:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:../../Drivers/CMSIS/Include/core_cm4.h **** 
 397:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:../../Drivers/CMSIS/Include/core_cm4.h **** 
 400:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:../../Drivers/CMSIS/Include/core_cm4.h **** 
 403:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:../../Drivers/CMSIS/Include/core_cm4.h **** 
 406:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:../../Drivers/CMSIS/Include/core_cm4.h **** 
 409:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:../../Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:../../Drivers/CMSIS/Include/core_cm4.h **** 
 412:../../Drivers/CMSIS/Include/core_cm4.h **** 
 413:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 414:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 416:../../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 417:../../Drivers/CMSIS/Include/core_cm4.h **** {
 418:../../Drivers/CMSIS/Include/core_cm4.h ****   struct
 419:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 420:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:../../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:../../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:../../Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:../../Drivers/CMSIS/Include/core_cm4.h **** 
 428:../../Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
ARM GAS  /tmp/ccGo3QYR.s 			page 9


 431:../../Drivers/CMSIS/Include/core_cm4.h **** 
 432:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:../../Drivers/CMSIS/Include/core_cm4.h **** 
 435:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:../../Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:../../Drivers/CMSIS/Include/core_cm4.h **** 
 438:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:../../Drivers/CMSIS/Include/core_cm4.h **** 
 440:../../Drivers/CMSIS/Include/core_cm4.h **** 
 441:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 442:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 446:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 447:../../Drivers/CMSIS/Include/core_cm4.h **** 
 448:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 449:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 451:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 452:../../Drivers/CMSIS/Include/core_cm4.h **** {
 453:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:../../Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:../../Drivers/CMSIS/Include/core_cm4.h **** 
 468:../../Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:../../Drivers/CMSIS/Include/core_cm4.h **** 
 472:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:../../Drivers/CMSIS/Include/core_cm4.h **** 
 474:../../Drivers/CMSIS/Include/core_cm4.h **** 
 475:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 476:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 480:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 481:../../Drivers/CMSIS/Include/core_cm4.h **** 
 482:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 483:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 485:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 486:../../Drivers/CMSIS/Include/core_cm4.h **** {
 487:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
ARM GAS  /tmp/ccGo3QYR.s 			page 10


 488:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:../../Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:../../Drivers/CMSIS/Include/core_cm4.h **** 
 510:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:../../Drivers/CMSIS/Include/core_cm4.h **** 
 514:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:../../Drivers/CMSIS/Include/core_cm4.h **** 
 517:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:../../Drivers/CMSIS/Include/core_cm4.h **** 
 520:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:../../Drivers/CMSIS/Include/core_cm4.h **** 
 523:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:../../Drivers/CMSIS/Include/core_cm4.h **** 
 526:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:../../Drivers/CMSIS/Include/core_cm4.h **** 
 530:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:../../Drivers/CMSIS/Include/core_cm4.h **** 
 533:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:../../Drivers/CMSIS/Include/core_cm4.h **** 
 536:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:../../Drivers/CMSIS/Include/core_cm4.h **** 
 539:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:../../Drivers/CMSIS/Include/core_cm4.h **** 
 542:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 11


 545:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:../../Drivers/CMSIS/Include/core_cm4.h **** 
 548:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:../../Drivers/CMSIS/Include/core_cm4.h **** 
 551:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:../../Drivers/CMSIS/Include/core_cm4.h **** 
 554:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:../../Drivers/CMSIS/Include/core_cm4.h **** 
 557:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:../../Drivers/CMSIS/Include/core_cm4.h **** 
 561:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:../../Drivers/CMSIS/Include/core_cm4.h **** 
 565:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:../../Drivers/CMSIS/Include/core_cm4.h **** 
 568:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:../../Drivers/CMSIS/Include/core_cm4.h **** 
 571:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:../../Drivers/CMSIS/Include/core_cm4.h **** 
 574:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:../../Drivers/CMSIS/Include/core_cm4.h **** 
 577:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:../../Drivers/CMSIS/Include/core_cm4.h **** 
 580:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:../../Drivers/CMSIS/Include/core_cm4.h **** 
 583:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:../../Drivers/CMSIS/Include/core_cm4.h **** 
 587:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:../../Drivers/CMSIS/Include/core_cm4.h **** 
 590:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:../../Drivers/CMSIS/Include/core_cm4.h **** 
 593:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:../../Drivers/CMSIS/Include/core_cm4.h **** 
 597:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:../../Drivers/CMSIS/Include/core_cm4.h **** 
 600:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccGo3QYR.s 			page 12


 602:../../Drivers/CMSIS/Include/core_cm4.h **** 
 603:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:../../Drivers/CMSIS/Include/core_cm4.h **** 
 606:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:../../Drivers/CMSIS/Include/core_cm4.h **** 
 609:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:../../Drivers/CMSIS/Include/core_cm4.h **** 
 612:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:../../Drivers/CMSIS/Include/core_cm4.h **** 
 616:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:../../Drivers/CMSIS/Include/core_cm4.h **** 
 619:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:../../Drivers/CMSIS/Include/core_cm4.h **** 
 622:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:../../Drivers/CMSIS/Include/core_cm4.h **** 
 625:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:../../Drivers/CMSIS/Include/core_cm4.h **** 
 628:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:../../Drivers/CMSIS/Include/core_cm4.h **** 
 631:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:../../Drivers/CMSIS/Include/core_cm4.h **** 
 634:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:../../Drivers/CMSIS/Include/core_cm4.h **** 
 637:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:../../Drivers/CMSIS/Include/core_cm4.h **** 
 640:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:../../Drivers/CMSIS/Include/core_cm4.h **** 
 643:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:../../Drivers/CMSIS/Include/core_cm4.h **** 
 646:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:../../Drivers/CMSIS/Include/core_cm4.h **** 
 649:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:../../Drivers/CMSIS/Include/core_cm4.h **** 
 652:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:../../Drivers/CMSIS/Include/core_cm4.h **** 
 655:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 13


 659:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:../../Drivers/CMSIS/Include/core_cm4.h **** 
 662:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:../../Drivers/CMSIS/Include/core_cm4.h **** 
 665:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:../../Drivers/CMSIS/Include/core_cm4.h **** 
 669:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:../../Drivers/CMSIS/Include/core_cm4.h **** 
 672:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:../../Drivers/CMSIS/Include/core_cm4.h **** 
 675:../../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:../../Drivers/CMSIS/Include/core_cm4.h **** 
 679:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:../../Drivers/CMSIS/Include/core_cm4.h **** 
 682:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:../../Drivers/CMSIS/Include/core_cm4.h **** 
 685:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:../../Drivers/CMSIS/Include/core_cm4.h **** 
 688:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:../../Drivers/CMSIS/Include/core_cm4.h **** 
 691:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:../../Drivers/CMSIS/Include/core_cm4.h **** 
 693:../../Drivers/CMSIS/Include/core_cm4.h **** 
 694:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 695:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 700:../../Drivers/CMSIS/Include/core_cm4.h **** 
 701:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 702:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 704:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 705:../../Drivers/CMSIS/Include/core_cm4.h **** {
 706:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:../../Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:../../Drivers/CMSIS/Include/core_cm4.h **** 
 711:../../Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:../../Drivers/CMSIS/Include/core_cm4.h **** 
 715:../../Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
ARM GAS  /tmp/ccGo3QYR.s 			page 14


 716:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:../../Drivers/CMSIS/Include/core_cm4.h **** 
 719:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:../../Drivers/CMSIS/Include/core_cm4.h **** 
 722:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:../../Drivers/CMSIS/Include/core_cm4.h **** 
 725:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:../../Drivers/CMSIS/Include/core_cm4.h **** 
 728:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:../../Drivers/CMSIS/Include/core_cm4.h **** 
 731:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:../../Drivers/CMSIS/Include/core_cm4.h **** 
 733:../../Drivers/CMSIS/Include/core_cm4.h **** 
 734:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 735:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 739:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 740:../../Drivers/CMSIS/Include/core_cm4.h **** 
 741:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 742:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 744:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 745:../../Drivers/CMSIS/Include/core_cm4.h **** {
 746:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:../../Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:../../Drivers/CMSIS/Include/core_cm4.h **** 
 752:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:../../Drivers/CMSIS/Include/core_cm4.h **** 
 756:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:../../Drivers/CMSIS/Include/core_cm4.h **** 
 759:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:../../Drivers/CMSIS/Include/core_cm4.h **** 
 762:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:../../Drivers/CMSIS/Include/core_cm4.h **** 
 765:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:../../Drivers/CMSIS/Include/core_cm4.h **** 
 769:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 15


 773:../../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:../../Drivers/CMSIS/Include/core_cm4.h **** 
 777:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:../../Drivers/CMSIS/Include/core_cm4.h **** 
 780:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:../../Drivers/CMSIS/Include/core_cm4.h **** 
 783:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:../../Drivers/CMSIS/Include/core_cm4.h **** 
 785:../../Drivers/CMSIS/Include/core_cm4.h **** 
 786:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 787:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 791:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 792:../../Drivers/CMSIS/Include/core_cm4.h **** 
 793:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 794:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 796:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 797:../../Drivers/CMSIS/Include/core_cm4.h **** {
 798:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 799:../../Drivers/CMSIS/Include/core_cm4.h ****   {
 800:../../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:../../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:../../Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:../../Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
ARM GAS  /tmp/ccGo3QYR.s 			page 16


 830:../../Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:../../Drivers/CMSIS/Include/core_cm4.h **** 
 832:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:../../Drivers/CMSIS/Include/core_cm4.h **** 
 836:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:../../Drivers/CMSIS/Include/core_cm4.h **** 
 840:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:../../Drivers/CMSIS/Include/core_cm4.h **** 
 843:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:../../Drivers/CMSIS/Include/core_cm4.h **** 
 846:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:../../Drivers/CMSIS/Include/core_cm4.h **** 
 849:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:../../Drivers/CMSIS/Include/core_cm4.h **** 
 852:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:../../Drivers/CMSIS/Include/core_cm4.h **** 
 855:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:../../Drivers/CMSIS/Include/core_cm4.h **** 
 858:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:../../Drivers/CMSIS/Include/core_cm4.h **** 
 861:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:../../Drivers/CMSIS/Include/core_cm4.h **** 
 864:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:../../Drivers/CMSIS/Include/core_cm4.h **** 
 868:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:../../Drivers/CMSIS/Include/core_cm4.h **** 
 872:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:../../Drivers/CMSIS/Include/core_cm4.h **** 
 876:../../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../../Drivers/CMSIS/Include/core_cm4.h **** 
 880:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../../Drivers/CMSIS/Include/core_cm4.h **** 
 883:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../../Drivers/CMSIS/Include/core_cm4.h **** 
 886:../../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
ARM GAS  /tmp/ccGo3QYR.s 			page 17


 887:../../Drivers/CMSIS/Include/core_cm4.h **** 
 888:../../Drivers/CMSIS/Include/core_cm4.h **** 
 889:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 890:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 895:../../Drivers/CMSIS/Include/core_cm4.h **** 
 896:../../Drivers/CMSIS/Include/core_cm4.h **** /**
 897:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../../Drivers/CMSIS/Include/core_cm4.h ****  */
 899:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:../../Drivers/CMSIS/Include/core_cm4.h **** {
 901:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../../Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:../../Drivers/CMSIS/Include/core_cm4.h **** 
 926:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../../Drivers/CMSIS/Include/core_cm4.h **** 
 930:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../../Drivers/CMSIS/Include/core_cm4.h **** 
 933:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../../Drivers/CMSIS/Include/core_cm4.h **** 
 936:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../../Drivers/CMSIS/Include/core_cm4.h **** 
 939:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../../Drivers/CMSIS/Include/core_cm4.h **** 
 942:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  /tmp/ccGo3QYR.s 			page 18


 944:../../Drivers/CMSIS/Include/core_cm4.h **** 
 945:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../../Drivers/CMSIS/Include/core_cm4.h **** 
 948:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../../Drivers/CMSIS/Include/core_cm4.h **** 
 951:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../../Drivers/CMSIS/Include/core_cm4.h **** 
 954:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../../Drivers/CMSIS/Include/core_cm4.h **** 
 957:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../../Drivers/CMSIS/Include/core_cm4.h **** 
 960:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../../Drivers/CMSIS/Include/core_cm4.h **** 
 963:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../../Drivers/CMSIS/Include/core_cm4.h **** 
 966:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../../Drivers/CMSIS/Include/core_cm4.h **** 
 969:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../../Drivers/CMSIS/Include/core_cm4.h **** 
 972:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../../Drivers/CMSIS/Include/core_cm4.h **** 
 975:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../../Drivers/CMSIS/Include/core_cm4.h **** 
 978:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../../Drivers/CMSIS/Include/core_cm4.h **** 
 981:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../../Drivers/CMSIS/Include/core_cm4.h **** 
 985:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../../Drivers/CMSIS/Include/core_cm4.h **** 
 989:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../../Drivers/CMSIS/Include/core_cm4.h **** 
 993:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../../Drivers/CMSIS/Include/core_cm4.h **** 
 997:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 19


1001:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../../Drivers/CMSIS/Include/core_cm4.h **** 
1005:../../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../../Drivers/CMSIS/Include/core_cm4.h **** 
1009:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../../Drivers/CMSIS/Include/core_cm4.h **** 
1012:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../../Drivers/CMSIS/Include/core_cm4.h **** 
1015:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../../Drivers/CMSIS/Include/core_cm4.h **** 
1018:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../../Drivers/CMSIS/Include/core_cm4.h **** 
1021:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../../Drivers/CMSIS/Include/core_cm4.h **** 
1024:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../../Drivers/CMSIS/Include/core_cm4.h **** 
1027:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../../Drivers/CMSIS/Include/core_cm4.h **** 
1030:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../../Drivers/CMSIS/Include/core_cm4.h **** 
1033:../../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../../Drivers/CMSIS/Include/core_cm4.h **** 
1035:../../Drivers/CMSIS/Include/core_cm4.h **** 
1036:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1037:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1042:../../Drivers/CMSIS/Include/core_cm4.h **** 
1043:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1044:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1046:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:../../Drivers/CMSIS/Include/core_cm4.h **** {
1048:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
ARM GAS  /tmp/ccGo3QYR.s 			page 20


1058:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../../Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:../../Drivers/CMSIS/Include/core_cm4.h **** 
1074:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../../Drivers/CMSIS/Include/core_cm4.h **** 
1078:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../../Drivers/CMSIS/Include/core_cm4.h **** 
1082:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../../Drivers/CMSIS/Include/core_cm4.h **** 
1086:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../../Drivers/CMSIS/Include/core_cm4.h **** 
1089:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../../Drivers/CMSIS/Include/core_cm4.h **** 
1092:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../../Drivers/CMSIS/Include/core_cm4.h **** 
1095:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../../Drivers/CMSIS/Include/core_cm4.h **** 
1099:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../../Drivers/CMSIS/Include/core_cm4.h **** 
1102:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../../Drivers/CMSIS/Include/core_cm4.h **** 
1106:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../../Drivers/CMSIS/Include/core_cm4.h **** 
1110:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../../Drivers/CMSIS/Include/core_cm4.h **** 
1113:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  /tmp/ccGo3QYR.s 			page 21


1115:../../Drivers/CMSIS/Include/core_cm4.h **** 
1116:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../../Drivers/CMSIS/Include/core_cm4.h **** 
1119:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../../Drivers/CMSIS/Include/core_cm4.h **** 
1122:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../../Drivers/CMSIS/Include/core_cm4.h **** 
1125:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../../Drivers/CMSIS/Include/core_cm4.h **** 
1128:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:../../Drivers/CMSIS/Include/core_cm4.h **** 
1132:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:../../Drivers/CMSIS/Include/core_cm4.h **** 
1136:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:../../Drivers/CMSIS/Include/core_cm4.h **** 
1139:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:../../Drivers/CMSIS/Include/core_cm4.h **** 
1142:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:../../Drivers/CMSIS/Include/core_cm4.h **** 
1145:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:../../Drivers/CMSIS/Include/core_cm4.h **** 
1148:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:../../Drivers/CMSIS/Include/core_cm4.h **** 
1151:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:../../Drivers/CMSIS/Include/core_cm4.h **** 
1154:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:../../Drivers/CMSIS/Include/core_cm4.h **** 
1158:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:../../Drivers/CMSIS/Include/core_cm4.h **** 
1162:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:../../Drivers/CMSIS/Include/core_cm4.h **** 
1166:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:../../Drivers/CMSIS/Include/core_cm4.h **** 
1169:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 22


1172:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:../../Drivers/CMSIS/Include/core_cm4.h **** 
1175:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:../../Drivers/CMSIS/Include/core_cm4.h **** 
1178:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:../../Drivers/CMSIS/Include/core_cm4.h **** 
1181:../../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:../../Drivers/CMSIS/Include/core_cm4.h **** 
1185:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:../../Drivers/CMSIS/Include/core_cm4.h **** 
1188:../../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:../../Drivers/CMSIS/Include/core_cm4.h **** 
1190:../../Drivers/CMSIS/Include/core_cm4.h **** 
1191:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1193:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1197:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1198:../../Drivers/CMSIS/Include/core_cm4.h **** 
1199:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1200:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1202:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1203:../../Drivers/CMSIS/Include/core_cm4.h **** {
1204:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:../../Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:../../Drivers/CMSIS/Include/core_cm4.h **** 
1217:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:../../Drivers/CMSIS/Include/core_cm4.h **** 
1221:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:../../Drivers/CMSIS/Include/core_cm4.h **** 
1224:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:../../Drivers/CMSIS/Include/core_cm4.h **** 
1227:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
ARM GAS  /tmp/ccGo3QYR.s 			page 23


1229:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:../../Drivers/CMSIS/Include/core_cm4.h **** 
1231:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:../../Drivers/CMSIS/Include/core_cm4.h **** 
1234:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:../../Drivers/CMSIS/Include/core_cm4.h **** 
1237:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:../../Drivers/CMSIS/Include/core_cm4.h **** 
1241:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:../../Drivers/CMSIS/Include/core_cm4.h **** 
1245:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:../../Drivers/CMSIS/Include/core_cm4.h **** 
1248:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:../../Drivers/CMSIS/Include/core_cm4.h **** 
1251:../../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:../../Drivers/CMSIS/Include/core_cm4.h **** 
1255:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:../../Drivers/CMSIS/Include/core_cm4.h **** 
1258:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:../../Drivers/CMSIS/Include/core_cm4.h **** 
1261:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:../../Drivers/CMSIS/Include/core_cm4.h **** 
1264:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:../../Drivers/CMSIS/Include/core_cm4.h **** 
1267:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:../../Drivers/CMSIS/Include/core_cm4.h **** 
1270:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:../../Drivers/CMSIS/Include/core_cm4.h **** 
1273:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:../../Drivers/CMSIS/Include/core_cm4.h **** 
1276:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:../../Drivers/CMSIS/Include/core_cm4.h **** 
1279:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:../../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:../../Drivers/CMSIS/Include/core_cm4.h **** 
1282:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1284:../../Drivers/CMSIS/Include/core_cm4.h **** 
1285:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 24


1286:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1288:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1292:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1293:../../Drivers/CMSIS/Include/core_cm4.h **** 
1294:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1295:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1297:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1298:../../Drivers/CMSIS/Include/core_cm4.h **** {
1299:../../Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:../../Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:../../Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:../../Drivers/CMSIS/Include/core_cm4.h **** 
1307:../../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:../../Drivers/CMSIS/Include/core_cm4.h **** 
1311:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:../../Drivers/CMSIS/Include/core_cm4.h **** 
1314:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:../../Drivers/CMSIS/Include/core_cm4.h **** 
1317:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:../../Drivers/CMSIS/Include/core_cm4.h **** 
1320:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:../../Drivers/CMSIS/Include/core_cm4.h **** 
1323:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:../../Drivers/CMSIS/Include/core_cm4.h **** 
1326:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:../../Drivers/CMSIS/Include/core_cm4.h **** 
1329:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:../../Drivers/CMSIS/Include/core_cm4.h **** 
1332:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:../../Drivers/CMSIS/Include/core_cm4.h **** 
1335:../../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:../../Drivers/CMSIS/Include/core_cm4.h **** 
1339:../../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 25


1343:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:../../Drivers/CMSIS/Include/core_cm4.h **** 
1346:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:../../Drivers/CMSIS/Include/core_cm4.h **** 
1349:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:../../Drivers/CMSIS/Include/core_cm4.h **** 
1352:../../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:../../Drivers/CMSIS/Include/core_cm4.h **** 
1356:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:../../Drivers/CMSIS/Include/core_cm4.h **** 
1359:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:../../Drivers/CMSIS/Include/core_cm4.h **** 
1362:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:../../Drivers/CMSIS/Include/core_cm4.h **** 
1365:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:../../Drivers/CMSIS/Include/core_cm4.h **** 
1368:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:../../Drivers/CMSIS/Include/core_cm4.h **** 
1371:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:../../Drivers/CMSIS/Include/core_cm4.h **** 
1374:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:../../Drivers/CMSIS/Include/core_cm4.h **** 
1377:../../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:../../Drivers/CMSIS/Include/core_cm4.h **** 
1381:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:../../Drivers/CMSIS/Include/core_cm4.h **** 
1384:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:../../Drivers/CMSIS/Include/core_cm4.h **** 
1387:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:../../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:../../Drivers/CMSIS/Include/core_cm4.h **** 
1390:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1392:../../Drivers/CMSIS/Include/core_cm4.h **** 
1393:../../Drivers/CMSIS/Include/core_cm4.h **** 
1394:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1395:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1399:../../Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccGo3QYR.s 			page 26


1400:../../Drivers/CMSIS/Include/core_cm4.h **** 
1401:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1402:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1404:../../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1405:../../Drivers/CMSIS/Include/core_cm4.h **** {
1406:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:../../Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:../../Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:../../Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:../../Drivers/CMSIS/Include/core_cm4.h **** 
1412:../../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:../../Drivers/CMSIS/Include/core_cm4.h **** 
1416:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:../../Drivers/CMSIS/Include/core_cm4.h **** 
1419:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:../../Drivers/CMSIS/Include/core_cm4.h **** 
1422:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:../../Drivers/CMSIS/Include/core_cm4.h **** 
1425:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:../../Drivers/CMSIS/Include/core_cm4.h **** 
1428:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:../../Drivers/CMSIS/Include/core_cm4.h **** 
1431:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:../../Drivers/CMSIS/Include/core_cm4.h **** 
1434:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:../../Drivers/CMSIS/Include/core_cm4.h **** 
1437:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:../../Drivers/CMSIS/Include/core_cm4.h **** 
1440:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:../../Drivers/CMSIS/Include/core_cm4.h **** 
1443:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:../../Drivers/CMSIS/Include/core_cm4.h **** 
1446:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:../../Drivers/CMSIS/Include/core_cm4.h **** 
1449:../../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:../../Drivers/CMSIS/Include/core_cm4.h **** 
1453:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:../../Drivers/CMSIS/Include/core_cm4.h **** 
1456:../../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
ARM GAS  /tmp/ccGo3QYR.s 			page 27


1457:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:../../Drivers/CMSIS/Include/core_cm4.h **** 
1460:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:../../Drivers/CMSIS/Include/core_cm4.h **** 
1463:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:../../Drivers/CMSIS/Include/core_cm4.h **** 
1466:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:../../Drivers/CMSIS/Include/core_cm4.h **** 
1469:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:../../Drivers/CMSIS/Include/core_cm4.h **** 
1472:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:../../Drivers/CMSIS/Include/core_cm4.h **** 
1475:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:../../Drivers/CMSIS/Include/core_cm4.h **** 
1478:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:../../Drivers/CMSIS/Include/core_cm4.h **** 
1481:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:../../Drivers/CMSIS/Include/core_cm4.h **** 
1484:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:../../Drivers/CMSIS/Include/core_cm4.h **** 
1487:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:../../Drivers/CMSIS/Include/core_cm4.h **** 
1490:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:../../Drivers/CMSIS/Include/core_cm4.h **** 
1493:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:../../Drivers/CMSIS/Include/core_cm4.h **** 
1496:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:../../Drivers/CMSIS/Include/core_cm4.h **** 
1498:../../Drivers/CMSIS/Include/core_cm4.h **** 
1499:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1500:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1504:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1505:../../Drivers/CMSIS/Include/core_cm4.h **** 
1506:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1507:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:../../Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:../../Drivers/CMSIS/Include/core_cm4.h **** */
1512:../../Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:../../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 28


1514:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1515:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:../../Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:../../Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:../../Drivers/CMSIS/Include/core_cm4.h **** */
1520:../../Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:../../Drivers/CMSIS/Include/core_cm4.h **** 
1522:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:../../Drivers/CMSIS/Include/core_cm4.h **** 
1524:../../Drivers/CMSIS/Include/core_cm4.h **** 
1525:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1526:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1530:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1531:../../Drivers/CMSIS/Include/core_cm4.h **** 
1532:../../Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:../../Drivers/CMSIS/Include/core_cm4.h **** 
1542:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:../../Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:../../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:../../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:../../Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:../../Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:../../Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:../../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:../../Drivers/CMSIS/Include/core_cm4.h **** 
1551:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:../../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:../../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1555:../../Drivers/CMSIS/Include/core_cm4.h **** 
1556:../../Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:../../Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:../../Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:../../Drivers/CMSIS/Include/core_cm4.h **** #endif
1560:../../Drivers/CMSIS/Include/core_cm4.h **** 
1561:../../Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1562:../../Drivers/CMSIS/Include/core_cm4.h **** 
1563:../../Drivers/CMSIS/Include/core_cm4.h **** 
1564:../../Drivers/CMSIS/Include/core_cm4.h **** 
1565:../../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:../../Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:../../Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
ARM GAS  /tmp/ccGo3QYR.s 			page 29


1571:../../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:../../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1574:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:../../Drivers/CMSIS/Include/core_cm4.h **** */
1576:../../Drivers/CMSIS/Include/core_cm4.h **** 
1577:../../Drivers/CMSIS/Include/core_cm4.h **** 
1578:../../Drivers/CMSIS/Include/core_cm4.h **** 
1579:../../Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1581:../../Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:../../Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:../../Drivers/CMSIS/Include/core_cm4.h ****   @{
1585:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1586:../../Drivers/CMSIS/Include/core_cm4.h **** 
1587:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1588:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:../../Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:../../Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:../../Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:../../Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1596:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:../../Drivers/CMSIS/Include/core_cm4.h **** {
1598:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1599:../../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:../../Drivers/CMSIS/Include/core_cm4.h **** 
1601:../../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:../../Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:../../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:../../Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:../../Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:../../Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:../../Drivers/CMSIS/Include/core_cm4.h **** }
1608:../../Drivers/CMSIS/Include/core_cm4.h **** 
1609:../../Drivers/CMSIS/Include/core_cm4.h **** 
1610:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1611:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:../../Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1615:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:../../Drivers/CMSIS/Include/core_cm4.h **** {
1617:../../Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:../../Drivers/CMSIS/Include/core_cm4.h **** }
1619:../../Drivers/CMSIS/Include/core_cm4.h **** 
1620:../../Drivers/CMSIS/Include/core_cm4.h **** 
1621:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1622:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
1623:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1626:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:../../Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 30


  28              		.loc 1 1627 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 0346     		mov	r3, r0
  44 0008 FB71     		strb	r3, [r7, #7]
1628:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  45              		.loc 1 1628 0
  46 000a 0849     		ldr	r1, .L2
  47 000c 97F90730 		ldrsb	r3, [r7, #7]
  48 0010 5B09     		lsrs	r3, r3, #5
  49 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  50 0014 02F01F02 		and	r2, r2, #31
  51 0018 0120     		movs	r0, #1
  52 001a 00FA02F2 		lsl	r2, r0, r2
  53 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:../../Drivers/CMSIS/Include/core_cm4.h **** }
  54              		.loc 1 1629 0
  55 0022 0C37     		adds	r7, r7, #12
  56              	.LCFI3:
  57              		.cfi_def_cfa_offset 4
  58 0024 BD46     		mov	sp, r7
  59              	.LCFI4:
  60              		.cfi_def_cfa_register 13
  61              		@ sp needed
  62 0026 5DF8047B 		ldr	r7, [sp], #4
  63              	.LCFI5:
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 002a 7047     		bx	lr
  67              	.L3:
  68              		.align	2
  69              	.L2:
  70 002c 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE108:
  74              		.section	.text.NVIC_DisableIRQ,"ax",%progbits
  75              		.align	2
  76              		.thumb
  77              		.thumb_func
  79              	NVIC_DisableIRQ:
  80              	.LFB109:
1630:../../Drivers/CMSIS/Include/core_cm4.h **** 
1631:../../Drivers/CMSIS/Include/core_cm4.h **** 
1632:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1633:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
ARM GAS  /tmp/ccGo3QYR.s 			page 31


1634:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1637:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:../../Drivers/CMSIS/Include/core_cm4.h **** {
  81              		.loc 1 1638 0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 8
  84              		@ frame_needed = 1, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86 0000 80B4     		push	{r7}
  87              	.LCFI6:
  88              		.cfi_def_cfa_offset 4
  89              		.cfi_offset 7, -4
  90 0002 83B0     		sub	sp, sp, #12
  91              	.LCFI7:
  92              		.cfi_def_cfa_offset 16
  93 0004 00AF     		add	r7, sp, #0
  94              	.LCFI8:
  95              		.cfi_def_cfa_register 7
  96 0006 0346     		mov	r3, r0
  97 0008 FB71     		strb	r3, [r7, #7]
1639:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  98              		.loc 1 1639 0
  99 000a 0949     		ldr	r1, .L5
 100 000c 97F90730 		ldrsb	r3, [r7, #7]
 101 0010 5B09     		lsrs	r3, r3, #5
 102 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 103 0014 02F01F02 		and	r2, r2, #31
 104 0018 0120     		movs	r0, #1
 105 001a 00FA02F2 		lsl	r2, r0, r2
 106 001e 2033     		adds	r3, r3, #32
 107 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1640:../../Drivers/CMSIS/Include/core_cm4.h **** }
 108              		.loc 1 1640 0
 109 0024 0C37     		adds	r7, r7, #12
 110              	.LCFI9:
 111              		.cfi_def_cfa_offset 4
 112 0026 BD46     		mov	sp, r7
 113              	.LCFI10:
 114              		.cfi_def_cfa_register 13
 115              		@ sp needed
 116 0028 5DF8047B 		ldr	r7, [sp], #4
 117              	.LCFI11:
 118              		.cfi_restore 7
 119              		.cfi_def_cfa_offset 0
 120 002c 7047     		bx	lr
 121              	.L6:
 122 002e 00BF     		.align	2
 123              	.L5:
 124 0030 00E100E0 		.word	-536813312
 125              		.cfi_endproc
 126              	.LFE109:
 128              		.section	.text.NVIC_SetPriority,"ax",%progbits
 129              		.align	2
 130              		.thumb
 131              		.thumb_func
ARM GAS  /tmp/ccGo3QYR.s 			page 32


 133              	NVIC_SetPriority:
 134              	.LFB114:
1641:../../Drivers/CMSIS/Include/core_cm4.h **** 
1642:../../Drivers/CMSIS/Include/core_cm4.h **** 
1643:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1644:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1650:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:../../Drivers/CMSIS/Include/core_cm4.h **** {
1652:../../Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:../../Drivers/CMSIS/Include/core_cm4.h **** }
1654:../../Drivers/CMSIS/Include/core_cm4.h **** 
1655:../../Drivers/CMSIS/Include/core_cm4.h **** 
1656:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1657:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1661:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:../../Drivers/CMSIS/Include/core_cm4.h **** {
1663:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:../../Drivers/CMSIS/Include/core_cm4.h **** }
1665:../../Drivers/CMSIS/Include/core_cm4.h **** 
1666:../../Drivers/CMSIS/Include/core_cm4.h **** 
1667:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1668:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1672:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:../../Drivers/CMSIS/Include/core_cm4.h **** {
1674:../../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:../../Drivers/CMSIS/Include/core_cm4.h **** }
1676:../../Drivers/CMSIS/Include/core_cm4.h **** 
1677:../../Drivers/CMSIS/Include/core_cm4.h **** 
1678:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1679:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1680:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:../../Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1685:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:../../Drivers/CMSIS/Include/core_cm4.h **** {
1687:../../Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:../../Drivers/CMSIS/Include/core_cm4.h **** }
1689:../../Drivers/CMSIS/Include/core_cm4.h **** 
1690:../../Drivers/CMSIS/Include/core_cm4.h **** 
1691:../../Drivers/CMSIS/Include/core_cm4.h **** /**
1692:../../Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:../../Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:../../Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
ARM GAS  /tmp/ccGo3QYR.s 			page 33


1696:../../Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:../../Drivers/CMSIS/Include/core_cm4.h ****  */
1698:../../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:../../Drivers/CMSIS/Include/core_cm4.h **** {
 135              		.loc 1 1699 0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 8
 138              		@ frame_needed = 1, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 140 0000 80B4     		push	{r7}
 141              	.LCFI12:
 142              		.cfi_def_cfa_offset 4
 143              		.cfi_offset 7, -4
 144 0002 83B0     		sub	sp, sp, #12
 145              	.LCFI13:
 146              		.cfi_def_cfa_offset 16
 147 0004 00AF     		add	r7, sp, #0
 148              	.LCFI14:
 149              		.cfi_def_cfa_register 7
 150 0006 0346     		mov	r3, r0
 151 0008 3960     		str	r1, [r7]
 152 000a FB71     		strb	r3, [r7, #7]
1700:../../Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
 153              		.loc 1 1700 0
 154 000c 97F90730 		ldrsb	r3, [r7, #7]
 155 0010 002B     		cmp	r3, #0
 156 0012 0BDA     		bge	.L8
1701:../../Drivers/CMSIS/Include/core_cm4.h ****   {
1702:../../Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 157              		.loc 1 1702 0
 158 0014 0D49     		ldr	r1, .L10
 159 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 160 0018 03F00F03 		and	r3, r3, #15
 161 001c 043B     		subs	r3, r3, #4
 162 001e 3A68     		ldr	r2, [r7]
 163 0020 D2B2     		uxtb	r2, r2
 164 0022 1201     		lsls	r2, r2, #4
 165 0024 D2B2     		uxtb	r2, r2
 166 0026 0B44     		add	r3, r3, r1
 167 0028 1A76     		strb	r2, [r3, #24]
 168 002a 09E0     		b	.L7
 169              	.L8:
1703:../../Drivers/CMSIS/Include/core_cm4.h ****   }
1704:../../Drivers/CMSIS/Include/core_cm4.h ****   else
1705:../../Drivers/CMSIS/Include/core_cm4.h ****   {
1706:../../Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 170              		.loc 1 1706 0
 171 002c 0849     		ldr	r1, .L10+4
 172 002e 97F90730 		ldrsb	r3, [r7, #7]
 173 0032 3A68     		ldr	r2, [r7]
 174 0034 D2B2     		uxtb	r2, r2
 175 0036 1201     		lsls	r2, r2, #4
 176 0038 D2B2     		uxtb	r2, r2
 177 003a 0B44     		add	r3, r3, r1
 178 003c 83F80023 		strb	r2, [r3, #768]
 179              	.L7:
1707:../../Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  /tmp/ccGo3QYR.s 			page 34


1708:../../Drivers/CMSIS/Include/core_cm4.h **** }
 180              		.loc 1 1708 0
 181 0040 0C37     		adds	r7, r7, #12
 182              	.LCFI15:
 183              		.cfi_def_cfa_offset 4
 184 0042 BD46     		mov	sp, r7
 185              	.LCFI16:
 186              		.cfi_def_cfa_register 13
 187              		@ sp needed
 188 0044 5DF8047B 		ldr	r7, [sp], #4
 189              	.LCFI17:
 190              		.cfi_restore 7
 191              		.cfi_def_cfa_offset 0
 192 0048 7047     		bx	lr
 193              	.L11:
 194 004a 00BF     		.align	2
 195              	.L10:
 196 004c 00ED00E0 		.word	-536810240
 197 0050 00E100E0 		.word	-536813312
 198              		.cfi_endproc
 199              	.LFE114:
 201              		.section	.text.LL_AHB1_GRP1_EnableClock,"ax",%progbits
 202              		.align	2
 203              		.thumb
 204              		.thumb_func
 206              	LL_AHB1_GRP1_EnableClock:
 207              	.LFB123:
 208              		.file 2 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @file    stm32f3xx_ll_bus.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @verbatim                
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ==============================================================================
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write 
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       from/to registers.
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       Workarounds:
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @endverbatim
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @attention
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * Redistribution and use in source and binary forms, with or without modification,
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * are permitted provided that the following conditions are met:
ARM GAS  /tmp/ccGo3QYR.s 			page 35


  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      this list of conditions and the following disclaimer.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      this list of conditions and the following disclaimer in the documentation
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      and/or other materials provided with the distribution.
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      may be used to endorse or promote products derived from this software
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      without specific prior written permission.
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifndef __STM32F3xx_LL_BUS_H
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define __STM32F3xx_LL_BUS_H
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifdef __cplusplus
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** extern "C" {
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #include "stm32f3xx.h"
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @addtogroup STM32F3xx_LL_Driver
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC)
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 36


  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DMA2)
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DMA2*/
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBENR_SRAMEN
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(FMC_Bank1)
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMC            RCC_AHBENR_FMCEN
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*FMC_Bank1*/
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOH)
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOE)
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOE*/
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOG)
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_AHBENR_ADC1EN)
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC1           RCC_AHBENR_ADC1EN
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_AHBENR_ADC1EN*/
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC1_2_COMMON)
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC12          RCC_AHBENR_ADC12EN
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC1_2_COMMON*/
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC3_4_COMMON)
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC34          RCC_AHBENR_ADC34EN
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC3_4_COMMON*/
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM3)
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM3*/
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM4)
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM4*/
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM5)
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM5*/
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
ARM GAS  /tmp/ccGo3QYR.s 			page 37


 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM7)
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM7*/
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM12)
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM12*/
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM13)
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM13*/
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM14)
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM14*/
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM18)
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM18          RCC_APB1ENR_TIM18EN
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM18*/
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI2)
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI2*/
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI3)
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI3*/
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART4)
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART4*/
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART5)
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART5*/
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C2)
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C2*/
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(USB)
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*USB*/
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CAN)
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN            RCC_APB1ENR_CANEN
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CAN*/
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DAC2)
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC2           RCC_APB1ENR_DAC2EN
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DAC2*/
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DAC1EN
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CEC)
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CEC*/
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C3)
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C3*/
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
ARM GAS  /tmp/ccGo3QYR.s 			page 38


 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_APB2ENR_ADC1EN)
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_APB2ENR_ADC1EN*/
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM1)
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM1*/
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI1)
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI1*/
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM8)
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM8*/
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI4)
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI4*/
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM19)
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM19          RCC_APB2ENR_TIM19EN
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM19*/
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM20)
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM20*/
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(HRTIM1)
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*HRTIM1*/
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC1)
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC1         RCC_APB2ENR_SDADC1EN
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC1*/
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC2)
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC2         RCC_APB2ENR_SDADC2EN
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC2*/
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC3)
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC3         RCC_APB2ENR_SDADC3EN
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC3*/
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
ARM GAS  /tmp/ccGo3QYR.s 			page 39


 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_EnableClock\n
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_EnableClock\n
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_EnableClock\n
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_EnableClock\n
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_EnableClock\n
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_EnableClock
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 209              		.loc 2 304 0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 16
 212              		@ frame_needed = 1, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 214 0000 80B4     		push	{r7}
 215              	.LCFI18:
 216              		.cfi_def_cfa_offset 4
 217              		.cfi_offset 7, -4
 218 0002 85B0     		sub	sp, sp, #20
ARM GAS  /tmp/ccGo3QYR.s 			page 40


 219              	.LCFI19:
 220              		.cfi_def_cfa_offset 24
 221 0004 00AF     		add	r7, sp, #0
 222              	.LCFI20:
 223              		.cfi_def_cfa_register 7
 224 0006 7860     		str	r0, [r7, #4]
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 225              		.loc 2 306 0
 226 0008 0849     		ldr	r1, .L13
 227 000a 084B     		ldr	r3, .L13
 228 000c 5A69     		ldr	r2, [r3, #20]
 229 000e 7B68     		ldr	r3, [r7, #4]
 230 0010 1343     		orrs	r3, r3, r2
 231 0012 4B61     		str	r3, [r1, #20]
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 232              		.loc 2 308 0
 233 0014 054B     		ldr	r3, .L13
 234 0016 5A69     		ldr	r2, [r3, #20]
 235 0018 7B68     		ldr	r3, [r7, #4]
 236 001a 1340     		ands	r3, r3, r2
 237 001c FB60     		str	r3, [r7, #12]
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 238              		.loc 2 309 0
 239 001e FB68     		ldr	r3, [r7, #12]
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 240              		.loc 2 310 0
 241 0020 1437     		adds	r7, r7, #20
 242              	.LCFI21:
 243              		.cfi_def_cfa_offset 4
 244 0022 BD46     		mov	sp, r7
 245              	.LCFI22:
 246              		.cfi_def_cfa_register 13
 247              		@ sp needed
 248 0024 5DF8047B 		ldr	r7, [sp], #4
 249              	.LCFI23:
 250              		.cfi_restore 7
 251              		.cfi_def_cfa_offset 0
 252 0028 7047     		bx	lr
 253              	.L14:
 254 002a 00BF     		.align	2
 255              	.L13:
 256 002c 00100240 		.word	1073876992
 257              		.cfi_endproc
 258              	.LFE123:
 260              		.section	.text.LL_APB2_GRP1_EnableClock,"ax",%progbits
 261              		.align	2
 262              		.thumb
 263              		.thumb_func
 265              	LL_APB2_GRP1_EnableClock:
 266              	.LFB133:
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  /tmp/ccGo3QYR.s 			page 41


 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_IsEnabledClock\n
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_IsEnabledClock\n
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_IsEnabledClock\n
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_IsEnabledClock\n
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_IsEnabledClock
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->AHBENR, Periphs) == Periphs);
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_DisableClock\n
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_DisableClock\n
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
ARM GAS  /tmp/ccGo3QYR.s 			page 42


 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_DisableClock\n
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_DisableClock\n
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_DisableClock\n
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_DisableClock
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ForceReset\n
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ForceReset\n
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ForceReset\n
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ForceReset
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
ARM GAS  /tmp/ccGo3QYR.s 			page 43


 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ReleaseReset\n
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ReleaseReset\n
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ReleaseReset\n
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ReleaseReset
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 44


 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_EnableClock\n
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_EnableClock\n
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_EnableClock\n
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_EnableClock\n
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_EnableClock\n
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_EnableClock\n
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_EnableClock\n
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_EnableClock\n
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_EnableClock
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
ARM GAS  /tmp/ccGo3QYR.s 			page 45


 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_IsEnabledClock\n
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_IsEnabledClock\n
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_IsEnabledClock\n
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_IsEnabledClock\n
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_IsEnabledClock
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
ARM GAS  /tmp/ccGo3QYR.s 			page 46


 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_DisableClock\n
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_DisableClock\n
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_DisableClock\n
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_DisableClock\n
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock\n
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_DisableClock\n
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_DisableClock\n
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_DisableClock\n
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_DisableClock\n
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_DisableClock
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
ARM GAS  /tmp/ccGo3QYR.s 			page 47


 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ForceReset\n
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ForceReset\n
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ForceReset\n
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ForceReset\n
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset\n
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ForceReset\n
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ForceReset\n
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccGo3QYR.s 			page 48


 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ForceReset\n
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ForceReset\n
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ForceReset
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ReleaseReset\n
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ReleaseReset\n
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ReleaseReset\n
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ReleaseReset\n
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccGo3QYR.s 			page 49


 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ReleaseReset\n
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ReleaseReset\n
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ReleaseReset\n
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ReleaseReset\n
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ReleaseReset
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 50


 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM19EN       LL_APB2_GRP1_EnableClock\n
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock\n
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC1EN      LL_APB2_GRP1_EnableClock\n
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC2EN      LL_APB2_GRP1_EnableClock\n
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC3EN      LL_APB2_GRP1_EnableClock
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1 (*)
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1 (*)
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1 (*)
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM19 (*)
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC1 (*)
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC2 (*)
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC3 (*)
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 267              		.loc 2 868 0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 16
 270              		@ frame_needed = 1, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 272 0000 80B4     		push	{r7}
 273              	.LCFI24:
 274              		.cfi_def_cfa_offset 4
 275              		.cfi_offset 7, -4
 276 0002 85B0     		sub	sp, sp, #20
 277              	.LCFI25:
 278              		.cfi_def_cfa_offset 24
 279 0004 00AF     		add	r7, sp, #0
 280              	.LCFI26:
 281              		.cfi_def_cfa_register 7
 282 0006 7860     		str	r0, [r7, #4]
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
ARM GAS  /tmp/ccGo3QYR.s 			page 51


 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 283              		.loc 2 870 0
 284 0008 0849     		ldr	r1, .L16
 285 000a 084B     		ldr	r3, .L16
 286 000c 9A69     		ldr	r2, [r3, #24]
 287 000e 7B68     		ldr	r3, [r7, #4]
 288 0010 1343     		orrs	r3, r3, r2
 289 0012 8B61     		str	r3, [r1, #24]
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 290              		.loc 2 872 0
 291 0014 054B     		ldr	r3, .L16
 292 0016 9A69     		ldr	r2, [r3, #24]
 293 0018 7B68     		ldr	r3, [r7, #4]
 294 001a 1340     		ands	r3, r3, r2
 295 001c FB60     		str	r3, [r7, #12]
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 296              		.loc 2 873 0
 297 001e FB68     		ldr	r3, [r7, #12]
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 298              		.loc 2 874 0
 299 0020 1437     		adds	r7, r7, #20
 300              	.LCFI27:
 301              		.cfi_def_cfa_offset 4
 302 0022 BD46     		mov	sp, r7
 303              	.LCFI28:
 304              		.cfi_def_cfa_register 13
 305              		@ sp needed
 306 0024 5DF8047B 		ldr	r7, [sp], #4
 307              	.LCFI29:
 308              		.cfi_restore 7
 309              		.cfi_def_cfa_offset 0
 310 0028 7047     		bx	lr
 311              	.L17:
 312 002a 00BF     		.align	2
 313              	.L16:
 314 002c 00100240 		.word	1073876992
 315              		.cfi_endproc
 316              	.LFE133:
 318              		.section	.text.LL_RCC_HSI_Enable,"ax",%progbits
 319              		.align	2
 320              		.thumb
 321              		.thumb_func
 323              	LL_RCC_HSI_Enable:
 324              	.LFB145:
 325              		.file 3 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @file    stm32f3xx_ll_rcc.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @attention
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * Redistribution and use in source and binary forms, with or without modification,
ARM GAS  /tmp/ccGo3QYR.s 			page 52


  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifndef __STM32F3xx_LL_RCC_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __STM32F3xx_LL_RCC_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC)
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HPRE       (uint32_t)POSITION_VAL(RCC_CFGR_HPRE)     /*!< field position in re
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE1      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE1)    /*!< field position in re
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE2      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE2)    /*!< field position in re
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSICAL     (uint32_t)POSITION_VAL(RCC_CR_HSICAL)     /*!< field position in re
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM    (uint32_t)POSITION_VAL(RCC_CR_HSITRIM)    /*!< field position in re
ARM GAS  /tmp/ccGo3QYR.s 			page 53


  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL     (uint32_t)POSITION_VAL(RCC_CFGR_PLLMUL)   /*!< field position in re
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART1SW   (uint32_t)0U                              /*!< field position in re
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART2SW   (uint32_t)16U                             /*!< field position in re
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART3SW   (uint32_t)18U                             /*!< field position in re
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM1SW     (uint32_t)8U                              /*!< field position in re
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM8SW     (uint32_t)9U                              /*!< field position in re
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM15SW    (uint32_t)10U                             /*!< field position in re
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM16SW    (uint32_t)11U                             /*!< field position in re
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM17SW    (uint32_t)13U                             /*!< field position in re
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM20SW    (uint32_t)15U                             /*!< field position in re
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM2SW     (uint32_t)24U                             /*!< field position in re
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM34SW    (uint32_t)25U                             /*!< field position in re
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** typedef struct
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
ARM GAS  /tmp/ccGo3QYR.s 			page 54


 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *           HW set-up.
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSE_VALUE */
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSI_VALUE    8000000U  /*!< Value of the HSI oscillator in Hz */
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSI_VALUE */
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSE_VALUE */
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSI_VALUE    32000U    /*!< Value of the LSI oscillator in Hz */
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSI_VALUE */
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CFGR_MCOF                  RCC_CFGR_MCOF     /*!< MCO flag */
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       /*!< Clock Security System Interrupt f
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
ARM GAS  /tmp/ccGo3QYR.s 			page 55


 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF)
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF             RCC_CSR_V18PWRRSTF      /*!< Reset flag of the 1.8 V doma
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV   /*!< Xtal mode higher driving capabili
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccGo3QYR.s 			page 56


 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     /*!< PLL clock divided by 2
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL 
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccGo3QYR.s 			page 57


 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2   /*!< MCO Clock divided by 2 */
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4   /*!< MCO Clock divided by 4 */
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8   /*!< MCO Clock divided by 8 */
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16  /*!< MCO Clock divided by 16 */
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32                 RCC_CFGR_MCOPRE_DIV32  /*!< MCO Clock divided by 32 */
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64                 RCC_CFGR_MCOPRE_DIV64  /*!< MCO Clock divided by 64 */
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128                RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART1SW_PCLK1)
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_USART1SW_PCLK1*/
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART4_CLKSOURCE Peripheral UART clock source selection
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 58


 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_P
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_S
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_L
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_H
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_P
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_S
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_L
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_H
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_HS
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_SY
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_HS
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_SY
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_HS
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_SY
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE Peripheral I2S clock source selection
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK      RCC_CFGR_I2SSRC_SYSCLK /*!< System clock selected as I2S c
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN         RCC_CFGR_I2SSRC_EXT    /*!< External clock selected as I2S
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM1_CLKSOURCE Peripheral TIM clock source selection
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
ARM GAS  /tmp/ccGo3QYR.s 			page 59


 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PCLK1      (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PCLK1     (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1_CLKSOURCE Peripheral HRTIM1 clock source selection
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PCLK2    RCC_CFGR3_HRTIM1SW_PCLK2 /*!< PCLK2 used as  HRTIM1 clock 
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PLL      RCC_CFGR3_HRTIM1SW_PLL   /*!< PLL clock used as  HRTIM1 cl
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244  RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 s
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE         RCC_CFGR3_CECSW_LSE        /*!< LSE clock selected as HDMI
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL         RCC_CFGR_USBPRE_DIV1    /*!< USB prescaler is PLL clock di
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 RCC_CFGR_USBPRE_DIV1_5  /*!< USB prescaler is PLL clock di
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 60


 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2      /*!< ADC prescaler PCLK divided 
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4      /*!< ADC prescaler PCLK divided 
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6      /*!< ADC prescaler PCLK divided 
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8      /*!< ADC prescaler PCLK divided 
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC1_CLKSOURCE Peripheral ADC clock source selection
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_HCLK          RCC_CFGR2_ADC1PRES_NO     /*!< ADC1 clock disabled, ADC1 c
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_1     RCC_CFGR2_ADC1PRES_DIV1   /*!< ADC1 PLL clock divided by 1
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_2     RCC_CFGR2_ADC1PRES_DIV2   /*!< ADC1 PLL clock divided by 2
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_4     RCC_CFGR2_ADC1PRES_DIV4   /*!< ADC1 PLL clock divided by 4
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_6     RCC_CFGR2_ADC1PRES_DIV6   /*!< ADC1 PLL clock divided by 6
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_8     RCC_CFGR2_ADC1PRES_DIV8   /*!< ADC1 PLL clock divided by 8
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_10    RCC_CFGR2_ADC1PRES_DIV10  /*!< ADC1 PLL clock divided by 1
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_12    RCC_CFGR2_ADC1PRES_DIV12  /*!< ADC1 PLL clock divided by 1
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_16    RCC_CFGR2_ADC1PRES_DIV16  /*!< ADC1 PLL clock divided by 1
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_32    RCC_CFGR2_ADC1PRES_DIV32  /*!< ADC1 PLL clock divided by 3
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_64    RCC_CFGR2_ADC1PRES_DIV64  /*!< ADC1 PLL clock divided by 6
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_128   RCC_CFGR2_ADC1PRES_DIV128 /*!< ADC1 PLL clock divided by 1
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_256   RCC_CFGR2_ADC1PRES_DIV256 /*!< ADC1 PLL clock divided by 2
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE12) && defined(RCC_CFGR2_ADCPRE34)
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC12 clock source selection
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 61


 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC34_CLKSOURCE Peripheral ADC34 clock source selection
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC clock source selection
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         RCC_CFGR2_ADCPRE12_NO     /*!< ADC12 clock disabled, ADC12
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    RCC_CFGR2_ADCPRE12_DIV1   /*!< ADC12 PLL clock divided by 
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    RCC_CFGR2_ADCPRE12_DIV2   /*!< ADC12 PLL clock divided by 
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    RCC_CFGR2_ADCPRE12_DIV4   /*!< ADC12 PLL clock divided by 
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    RCC_CFGR2_ADCPRE12_DIV6   /*!< ADC12 PLL clock divided by 
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    RCC_CFGR2_ADCPRE12_DIV8   /*!< ADC12 PLL clock divided by 
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   RCC_CFGR2_ADCPRE12_DIV10  /*!< ADC12 PLL clock divided by 
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   RCC_CFGR2_ADCPRE12_DIV12  /*!< ADC12 PLL clock divided by 
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   RCC_CFGR2_ADCPRE12_DIV16  /*!< ADC12 PLL clock divided by 
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   RCC_CFGR2_ADCPRE12_DIV32  /*!< ADC12 PLL clock divided by 
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   RCC_CFGR2_ADCPRE12_DIV64  /*!< ADC12 PLL clock divided by 
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  RCC_CFGR2_ADCPRE12_DIV128 /*!< ADC12 PLL clock divided by 
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  RCC_CFGR2_ADCPRE12_DIV256 /*!< ADC12 PLL clock divided by 
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE12 && RCC_CFGR2_ADCPRE34 */
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC_CLKSOURCE_SYSCLK Peripheral SDADC clock source selection
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_1    RCC_CFGR_SDPRE_DIV1   /*!< SDADC CLK not divided */
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_2    RCC_CFGR_SDPRE_DIV2   /*!< SDADC CLK divided by 2 */
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_4    RCC_CFGR_SDPRE_DIV4   /*!< SDADC CLK divided by 4 */
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_6    RCC_CFGR_SDPRE_DIV6   /*!< SDADC CLK divided by 6 */
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_8    RCC_CFGR_SDPRE_DIV8   /*!< SDADC CLK divided by 8 */
ARM GAS  /tmp/ccGo3QYR.s 			page 62


 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_10   RCC_CFGR_SDPRE_DIV10  /*!< SDADC CLK divided by 10 */
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_12   RCC_CFGR_SDPRE_DIV12  /*!< SDADC CLK divided by 12 */
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_14   RCC_CFGR_SDPRE_DIV14  /*!< SDADC CLK divided by 14 */
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_16   RCC_CFGR_SDPRE_DIV16  /*!< SDADC CLK divided by 16 */
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_20   RCC_CFGR_SDPRE_DIV20  /*!< SDADC CLK divided by 20 */
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_24   RCC_CFGR_SDPRE_DIV24  /*!< SDADC CLK divided by 24 */
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_28   RCC_CFGR_SDPRE_DIV28  /*!< SDADC CLK divided by 28 */
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_32   RCC_CFGR_SDPRE_DIV32  /*!< SDADC CLK divided by 32 */
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_36   RCC_CFGR_SDPRE_DIV36  /*!< SDADC CLK divided by 36 */
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_40   RCC_CFGR_SDPRE_DIV40  /*!< SDADC CLK divided by 40 */
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_44   RCC_CFGR_SDPRE_DIV44  /*!< SDADC CLK divided by 44 */
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_48   RCC_CFGR_SDPRE_DIV48  /*!< SDADC CLK divided by 48 */
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART Peripheral USART get clock source
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE          RCC_POSITION_USART1SW /*!< USART1 Clock source selection *
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE          RCC_POSITION_USART2SW /*!< USART2 Clock source selection *
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE          RCC_POSITION_USART3SW /*!< USART3 Clock source selection *
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART Peripheral UART get clock source
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE           RCC_CFGR3_UART4SW /*!< UART4 Clock source selection */
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE           RCC_CFGR3_UART5SW /*!< UART5 Clock source selection */
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C Peripheral I2C get clock source
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE            RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE            RCC_CFGR3_I2C2SW /*!< I2C2 Clock source selection */
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE            RCC_CFGR3_I2C3SW /*!< I2C3 Clock source selection */
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 63


 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S Peripheral I2S get clock source
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE             RCC_CFGR_I2SSRC       /*!< I2S Clock source selection */
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM TIMx Peripheral TIM get clock source
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE            (RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW)  /*!< TIM1 Clo
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE            (RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW)  /*!< TIM2 Clo
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE            (RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW)  /*!< TIM8 Clo
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE           (RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) /*!< TIM15 Cl
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE           (RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) /*!< TIM16 Cl
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE           (RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) /*!< TIM17 Cl
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE           (RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) /*!< TIM20 Cl
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE           (RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) /*!< TIM3/4 C
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1 Peripheral HRTIM1 get clock source
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE          RCC_CFGR3_HRTIM1SW /*!< HRTIM1 Clock source selection */
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
ARM GAS  /tmp/ccGo3QYR.s 			page 64


 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE             RCC_CFGR3_CECSW /*!< CEC Clock source selection */
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE             RCC_CFGR_USBPRE /*!< USB Clock source selection */
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE             RCC_CFGR_ADCPRE /*!< ADC Clock source selection */
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADCXX Peripheral ADC get clock source
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES)
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSOURCE            RCC_CFGR2_ADC1PRES /*!< ADC1 Clock source selection */
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE           RCC_CFGR2_ADCPRE12 /*!< ADC12 Clock source selection */
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSOURCE           RCC_CFGR2_ADCPRE34 /*!< ADC34 Clock source selection */
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADC1PRES*/
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC Peripheral SDADC get clock source
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSOURCE           RCC_CFGR_SDPRE  /*!< SDADC Clock source selection */
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 65


 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMUL2  /*!< PLL input clock*2 */
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock*3 */
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock*4 */
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMUL5  /*!< PLL input clock*5 */
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock*6 */
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMUL7  /*!< PLL input clock*7 */
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock*8 */
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMUL9  /*!< PLL input clock*9 */
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMUL10  /*!< PLL input clock*10 */
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMUL11  /*!< PLL input clock*11 */
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12  /*!< PLL input clock*12 */
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMUL13  /*!< PLL input clock*13 */
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMUL14  /*!< PLL input clock*14 */
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMUL15  /*!< PLL input clock*15 */
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16  /*!< PLL input clock*16 */
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE_PREDIV                    /*!< HSE/P
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI_PREDIV                    /*!< HSI/P
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2         RCC_CFGR_PLLSRC_HSI_DIV2                      /*!< HSI c
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1)    
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2)    
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3)    
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4)    
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5)    
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6)    
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7)    
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8)    
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9)    
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10)   
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11)   
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12)   
ARM GAS  /tmp/ccGo3QYR.s 			page 66


 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13)   
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14)   
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15)   
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16)   
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV_DIV1   /*!< PREDIV input clock not divi
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV_DIV2   /*!< PREDIV input clock divided 
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV_DIV3   /*!< PREDIV input clock divided 
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV_DIV4   /*!< PREDIV input clock divided 
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV_DIV5   /*!< PREDIV input clock divided 
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV_DIV6   /*!< PREDIV input clock divided 
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV_DIV7   /*!< PREDIV input clock divided 
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV_DIV8   /*!< PREDIV input clock divided 
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV_DIV9   /*!< PREDIV input clock divided 
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV_DIV10  /*!< PREDIV input clock divided 
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV_DIV11  /*!< PREDIV input clock divided 
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV_DIV12  /*!< PREDIV input clock divided 
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV_DIV13  /*!< PREDIV input clock divided 
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV_DIV14  /*!< PREDIV input clock divided 
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV_DIV15  /*!< PREDIV input clock divided 
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV_DIV16  /*!< PREDIV input clock divided 
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Register value
ARM GAS  /tmp/ccGo3QYR.s 			page 67


 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator()
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *             , @ref LL_RCC_PLL_GetPrediv());
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLPREDIV__ This parameter can be one of the following values:
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
ARM GAS  /tmp/ccGo3QYR.s 			page 68


 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2)
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U))
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 69


 981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable the Clock Security System.
1025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled in HSE is ready (only by hardware)
1026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_DisableCSS
1027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)
1030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
1032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
1036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
1037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/ccGo3QYR.s 			page 70


1038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
1040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
1042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
1046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
1047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
1050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
1052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
1082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
ARM GAS  /tmp/ccGo3QYR.s 			page 71


1095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 326              		.loc 3 1098 0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 1, uses_anonymous_args = 0
 330              		@ link register save eliminated.
 331 0000 80B4     		push	{r7}
 332              	.LCFI30:
 333              		.cfi_def_cfa_offset 4
 334              		.cfi_offset 7, -4
 335 0002 00AF     		add	r7, sp, #0
 336              	.LCFI31:
 337              		.cfi_def_cfa_register 7
1099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 338              		.loc 3 1099 0
 339 0004 044A     		ldr	r2, .L19
 340 0006 044B     		ldr	r3, .L19
 341 0008 1B68     		ldr	r3, [r3]
 342 000a 43F00103 		orr	r3, r3, #1
 343 000e 1360     		str	r3, [r2]
1100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 344              		.loc 3 1100 0
 345 0010 BD46     		mov	sp, r7
 346              	.LCFI32:
 347              		.cfi_def_cfa_register 13
 348              		@ sp needed
 349 0012 5DF8047B 		ldr	r7, [sp], #4
 350              	.LCFI33:
 351              		.cfi_restore 7
 352              		.cfi_def_cfa_offset 0
 353 0016 7047     		bx	lr
 354              	.L20:
 355              		.align	2
 356              	.L19:
 357 0018 00100240 		.word	1073876992
 358              		.cfi_endproc
 359              	.LFE145:
 361              		.section	.text.LL_RCC_HSI_IsReady,"ax",%progbits
 362              		.align	2
 363              		.thumb
 364              		.thumb_func
 366              	LL_RCC_HSI_IsReady:
 367              	.LFB147:
1101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 72


1112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 368              		.loc 3 1118 0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 1, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373 0000 80B4     		push	{r7}
 374              	.LCFI34:
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0002 00AF     		add	r7, sp, #0
 378              	.LCFI35:
 379              		.cfi_def_cfa_register 7
1119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 380              		.loc 3 1119 0
 381 0004 064B     		ldr	r3, .L23
 382 0006 1B68     		ldr	r3, [r3]
 383 0008 03F00203 		and	r3, r3, #2
 384 000c 002B     		cmp	r3, #0
 385 000e 14BF     		ite	ne
 386 0010 0123     		movne	r3, #1
 387 0012 0023     		moveq	r3, #0
 388 0014 DBB2     		uxtb	r3, r3
1120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 389              		.loc 3 1120 0
 390 0016 1846     		mov	r0, r3
 391 0018 BD46     		mov	sp, r7
 392              	.LCFI36:
 393              		.cfi_def_cfa_register 13
 394              		@ sp needed
 395 001a 5DF8047B 		ldr	r7, [sp], #4
 396              	.LCFI37:
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 001e 7047     		bx	lr
 400              	.L24:
 401              		.align	2
 402              	.L23:
 403 0020 00100240 		.word	1073876992
 404              		.cfi_endproc
 405              	.LFE147:
 407              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 408              		.align	2
 409              		.thumb
 410              		.thumb_func
 412              	LL_RCC_SetSysClkSource:
 413              	.LFB161:
1121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
ARM GAS  /tmp/ccGo3QYR.s 			page 73


1125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
1127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
1132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
1141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
1146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
1152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
1156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
ARM GAS  /tmp/ccGo3QYR.s 			page 74


1182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
ARM GAS  /tmp/ccGo3QYR.s 			page 75


1239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
1244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
1282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure the system clock source
1294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
ARM GAS  /tmp/ccGo3QYR.s 			page 76


1296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 414              		.loc 3 1302 0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 8
 417              		@ frame_needed = 1, uses_anonymous_args = 0
 418              		@ link register save eliminated.
 419 0000 80B4     		push	{r7}
 420              	.LCFI38:
 421              		.cfi_def_cfa_offset 4
 422              		.cfi_offset 7, -4
 423 0002 83B0     		sub	sp, sp, #12
 424              	.LCFI39:
 425              		.cfi_def_cfa_offset 16
 426 0004 00AF     		add	r7, sp, #0
 427              	.LCFI40:
 428              		.cfi_def_cfa_register 7
 429 0006 7860     		str	r0, [r7, #4]
1303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 430              		.loc 3 1303 0
 431 0008 0649     		ldr	r1, .L26
 432 000a 064B     		ldr	r3, .L26
 433 000c 5B68     		ldr	r3, [r3, #4]
 434 000e 23F00302 		bic	r2, r3, #3
 435 0012 7B68     		ldr	r3, [r7, #4]
 436 0014 1343     		orrs	r3, r3, r2
 437 0016 4B60     		str	r3, [r1, #4]
1304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 438              		.loc 3 1304 0
 439 0018 0C37     		adds	r7, r7, #12
 440              	.LCFI41:
 441              		.cfi_def_cfa_offset 4
 442 001a BD46     		mov	sp, r7
 443              	.LCFI42:
 444              		.cfi_def_cfa_register 13
 445              		@ sp needed
 446 001c 5DF8047B 		ldr	r7, [sp], #4
 447              	.LCFI43:
 448              		.cfi_restore 7
 449              		.cfi_def_cfa_offset 0
 450 0020 7047     		bx	lr
 451              	.L27:
 452 0022 00BF     		.align	2
 453              	.L26:
 454 0024 00100240 		.word	1073876992
 455              		.cfi_endproc
 456              	.LFE161:
 458              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 459              		.align	2
 460              		.thumb
 461              		.thumb_func
 463              	LL_RCC_GetSysClkSource:
ARM GAS  /tmp/ccGo3QYR.s 			page 77


 464              	.LFB162:
1305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get the system clock source
1308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 465              		.loc 3 1315 0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 1, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 470 0000 80B4     		push	{r7}
 471              	.LCFI44:
 472              		.cfi_def_cfa_offset 4
 473              		.cfi_offset 7, -4
 474 0002 00AF     		add	r7, sp, #0
 475              	.LCFI45:
 476              		.cfi_def_cfa_register 7
1316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 477              		.loc 3 1316 0
 478 0004 044B     		ldr	r3, .L30
 479 0006 5B68     		ldr	r3, [r3, #4]
 480 0008 03F00C03 		and	r3, r3, #12
1317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 481              		.loc 3 1317 0
 482 000c 1846     		mov	r0, r3
 483 000e BD46     		mov	sp, r7
 484              	.LCFI46:
 485              		.cfi_def_cfa_register 13
 486              		@ sp needed
 487 0010 5DF8047B 		ldr	r7, [sp], #4
 488              	.LCFI47:
 489              		.cfi_restore 7
 490              		.cfi_def_cfa_offset 0
 491 0014 7047     		bx	lr
 492              	.L31:
 493 0016 00BF     		.align	2
 494              	.L30:
 495 0018 00100240 		.word	1073876992
 496              		.cfi_endproc
 497              	.LFE162:
 499              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 500              		.align	2
 501              		.thumb
 502              		.thumb_func
 504              	LL_RCC_SetAHBPrescaler:
 505              	.LFB163:
1318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
ARM GAS  /tmp/ccGo3QYR.s 			page 78


1322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 506              		.loc 3 1335 0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 8
 509              		@ frame_needed = 1, uses_anonymous_args = 0
 510              		@ link register save eliminated.
 511 0000 80B4     		push	{r7}
 512              	.LCFI48:
 513              		.cfi_def_cfa_offset 4
 514              		.cfi_offset 7, -4
 515 0002 83B0     		sub	sp, sp, #12
 516              	.LCFI49:
 517              		.cfi_def_cfa_offset 16
 518 0004 00AF     		add	r7, sp, #0
 519              	.LCFI50:
 520              		.cfi_def_cfa_register 7
 521 0006 7860     		str	r0, [r7, #4]
1336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 522              		.loc 3 1336 0
 523 0008 0649     		ldr	r1, .L33
 524 000a 064B     		ldr	r3, .L33
 525 000c 5B68     		ldr	r3, [r3, #4]
 526 000e 23F0F002 		bic	r2, r3, #240
 527 0012 7B68     		ldr	r3, [r7, #4]
 528 0014 1343     		orrs	r3, r3, r2
 529 0016 4B60     		str	r3, [r1, #4]
1337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 530              		.loc 3 1337 0
 531 0018 0C37     		adds	r7, r7, #12
 532              	.LCFI51:
 533              		.cfi_def_cfa_offset 4
 534 001a BD46     		mov	sp, r7
 535              	.LCFI52:
 536              		.cfi_def_cfa_register 13
 537              		@ sp needed
 538 001c 5DF8047B 		ldr	r7, [sp], #4
 539              	.LCFI53:
 540              		.cfi_restore 7
 541              		.cfi_def_cfa_offset 0
 542 0020 7047     		bx	lr
 543              	.L34:
 544 0022 00BF     		.align	2
 545              	.L33:
 546 0024 00100240 		.word	1073876992
ARM GAS  /tmp/ccGo3QYR.s 			page 79


 547              		.cfi_endproc
 548              	.LFE163:
 550              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 551              		.align	2
 552              		.thumb
 553              		.thumb_func
 555              	LL_RCC_SetAPB1Prescaler:
 556              	.LFB164:
1338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 557              		.loc 3 1351 0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 8
 560              		@ frame_needed = 1, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 562 0000 80B4     		push	{r7}
 563              	.LCFI54:
 564              		.cfi_def_cfa_offset 4
 565              		.cfi_offset 7, -4
 566 0002 83B0     		sub	sp, sp, #12
 567              	.LCFI55:
 568              		.cfi_def_cfa_offset 16
 569 0004 00AF     		add	r7, sp, #0
 570              	.LCFI56:
 571              		.cfi_def_cfa_register 7
 572 0006 7860     		str	r0, [r7, #4]
1352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 573              		.loc 3 1352 0
 574 0008 0649     		ldr	r1, .L36
 575 000a 064B     		ldr	r3, .L36
 576 000c 5B68     		ldr	r3, [r3, #4]
 577 000e 23F4E062 		bic	r2, r3, #1792
 578 0012 7B68     		ldr	r3, [r7, #4]
 579 0014 1343     		orrs	r3, r3, r2
 580 0016 4B60     		str	r3, [r1, #4]
1353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 581              		.loc 3 1353 0
 582 0018 0C37     		adds	r7, r7, #12
 583              	.LCFI57:
 584              		.cfi_def_cfa_offset 4
 585 001a BD46     		mov	sp, r7
 586              	.LCFI58:
 587              		.cfi_def_cfa_register 13
 588              		@ sp needed
 589 001c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccGo3QYR.s 			page 80


 590              	.LCFI59:
 591              		.cfi_restore 7
 592              		.cfi_def_cfa_offset 0
 593 0020 7047     		bx	lr
 594              	.L37:
 595 0022 00BF     		.align	2
 596              	.L36:
 597 0024 00100240 		.word	1073876992
 598              		.cfi_endproc
 599              	.LFE164:
 601              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 602              		.align	2
 603              		.thumb
 604              		.thumb_func
 606              	LL_RCC_SetAPB2Prescaler:
 607              	.LFB165:
1354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 608              		.loc 3 1367 0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 8
 611              		@ frame_needed = 1, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 613 0000 80B4     		push	{r7}
 614              	.LCFI60:
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 7, -4
 617 0002 83B0     		sub	sp, sp, #12
 618              	.LCFI61:
 619              		.cfi_def_cfa_offset 16
 620 0004 00AF     		add	r7, sp, #0
 621              	.LCFI62:
 622              		.cfi_def_cfa_register 7
 623 0006 7860     		str	r0, [r7, #4]
1368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 624              		.loc 3 1368 0
 625 0008 0649     		ldr	r1, .L39
 626 000a 064B     		ldr	r3, .L39
 627 000c 5B68     		ldr	r3, [r3, #4]
 628 000e 23F46052 		bic	r2, r3, #14336
 629 0012 7B68     		ldr	r3, [r7, #4]
 630 0014 1343     		orrs	r3, r3, r2
 631 0016 4B60     		str	r3, [r1, #4]
1369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 632              		.loc 3 1369 0
ARM GAS  /tmp/ccGo3QYR.s 			page 81


 633 0018 0C37     		adds	r7, r7, #12
 634              	.LCFI63:
 635              		.cfi_def_cfa_offset 4
 636 001a BD46     		mov	sp, r7
 637              	.LCFI64:
 638              		.cfi_def_cfa_register 13
 639              		@ sp needed
 640 001c 5DF8047B 		ldr	r7, [sp], #4
 641              	.LCFI65:
 642              		.cfi_restore 7
 643              		.cfi_def_cfa_offset 0
 644 0020 7047     		bx	lr
 645              	.L40:
 646 0022 00BF     		.align	2
 647              	.L39:
 648 0024 00100240 		.word	1073876992
 649              		.cfi_endproc
 650              	.LFE165:
 652              		.section	.text.LL_RCC_SetUSARTClockSource,"ax",%progbits
 653              		.align	2
 654              		.thumb
 655              		.thumb_func
 657              	LL_RCC_SetUSARTClockSource:
 658              	.LFB170:
1370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
ARM GAS  /tmp/ccGo3QYR.s 			page 82


1403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure MCOx
1430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         MCO           LL_RCC_ConfigMCO\n
1431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO\n
1432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLNODIV      LL_RCC_ConfigMCO
1433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*)
1441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2
1442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2 (*)
1447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4 (*)
1448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8 (*)
1449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16 (*)
1450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_32 (*)
1451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_64 (*)
1452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_128 (*)
1453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
ARM GAS  /tmp/ccGo3QYR.s 			page 83


1460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
1461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPre
1462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
1465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
1467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
1468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_SetUSARTClockSource\n
1481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_SetUSARTClockSource\n
1482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_SetUSARTClockSource
1483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 659              		.loc 3 1502 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 8
 662              		@ frame_needed = 1, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664 0000 80B4     		push	{r7}
 665              	.LCFI66:
 666              		.cfi_def_cfa_offset 4
 667              		.cfi_offset 7, -4
 668 0002 83B0     		sub	sp, sp, #12
 669              	.LCFI67:
 670              		.cfi_def_cfa_offset 16
 671 0004 00AF     		add	r7, sp, #0
 672              	.LCFI68:
ARM GAS  /tmp/ccGo3QYR.s 			page 84


 673              		.cfi_def_cfa_register 7
 674 0006 7860     		str	r0, [r7, #4]
1503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSou
 675              		.loc 3 1503 0
 676 0008 0949     		ldr	r1, .L42
 677 000a 094B     		ldr	r3, .L42
 678 000c 1A6B     		ldr	r2, [r3, #48]
 679 000e 7B68     		ldr	r3, [r7, #4]
 680 0010 1B0E     		lsrs	r3, r3, #24
 681 0012 1846     		mov	r0, r3
 682 0014 0323     		movs	r3, #3
 683 0016 8340     		lsls	r3, r3, r0
 684 0018 DB43     		mvns	r3, r3
 685 001a 1A40     		ands	r2, r2, r3
 686 001c 7B68     		ldr	r3, [r7, #4]
 687 001e 23F07F43 		bic	r3, r3, #-16777216
 688 0022 1343     		orrs	r3, r3, r2
 689 0024 0B63     		str	r3, [r1, #48]
1504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 690              		.loc 3 1504 0
 691 0026 0C37     		adds	r7, r7, #12
 692              	.LCFI69:
 693              		.cfi_def_cfa_offset 4
 694 0028 BD46     		mov	sp, r7
 695              	.LCFI70:
 696              		.cfi_def_cfa_register 13
 697              		@ sp needed
 698 002a 5DF8047B 		ldr	r7, [sp], #4
 699              	.LCFI71:
 700              		.cfi_restore 7
 701              		.cfi_def_cfa_offset 0
 702 002e 7047     		bx	lr
 703              	.L43:
 704              		.align	2
 705              	.L42:
 706 0030 00100240 		.word	1073876992
 707              		.cfi_endproc
 708              	.LFE170:
 710              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 711              		.align	2
 712              		.thumb
 713              		.thumb_func
 715              	LL_RCC_PLL_Enable:
 716              	.LFB189:
1505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_SetUARTClockSource\n
1510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_SetUARTClockSource
1511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
ARM GAS  /tmp/ccGo3QYR.s 			page 85


1518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((UARTxSource  & 0x0000FFFFU) << 8U), (UARTxSource & (RCC_CFGR3_UART4SW | 
1525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_SetI2CClockSource\n
1531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_SetI2CClockSource\n
1532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_SetI2CClockSource
1533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
1547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
1552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource
1553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, I2SxSource);
1561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure TIMx clock source
1567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_SetTIMClockSource\n
1568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_SetTIMClockSource\n
1569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_SetTIMClockSource\n
1570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_SetTIMClockSource\n
1571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_SetTIMClockSource\n
1572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_SetTIMClockSource\n
1573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_SetTIMClockSource\n
1574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_SetTIMClockSource
ARM GAS  /tmp/ccGo3QYR.s 			page 86


1575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMxSource This parameter can be one of the following values:
1576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)
1597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_TIM1SW << (TIMxSource >> 27U)), (TIMxSource & 0x03FFFFFFU));
1599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure HRTIMx clock source
1605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_SetHRTIMClockSource
1606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMxSource This parameter can be one of the following values:
1607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetHRTIMClockSource(uint32_t HRTIMxSource)
1612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_HRTIMSW, HRTIMxSource);
1614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure CEC clock source
1620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_SetCECClockSource
1621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECxSource This parameter can be one of the following values:
1622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)
1627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource);
1629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 87


1632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USB clock source
1635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_SetUSBClockSource
1636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
1644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_SetADCClockSource
1651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
1661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_SetADCClockSource
1667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADC1PRES, ADCxSource);
1686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
ARM GAS  /tmp/ccGo3QYR.s 			page 88


1689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_SetADCClockSource\n
1692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_SetADCClockSource
1693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
1695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
1696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
1697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
1698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
1699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
1700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
1701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
1702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
1703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
1704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
1705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
1706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
1707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
1708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
1709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
1710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
1711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
1712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
1713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
1714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
1715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
1716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
1717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
1718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
1719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
1720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
1727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
1728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
1730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE34 */
1731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
1733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
1735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure SDADCx clock source
1737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_SetSDADCClockSource
1738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCxSource This parameter can be one of the following values:
1739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
1740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
1741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
1742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
1743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
1744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
1745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
ARM GAS  /tmp/ccGo3QYR.s 			page 89


1746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
1747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
1748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
1749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
1750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
1751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
1752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
1753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
1754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
1755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
1756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDADCClockSource(uint32_t SDADCxSource)
1759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SDPRE, SDADCxSource);
1761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
1763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_GetUSARTClockSource\n
1767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_GetUSARTClockSource\n
1768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_GetUSARTClockSource
1769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE (*)
1772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE (*)
1773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
1795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_GetUARTClockSource\n
1801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_GetUARTClockSource
1802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
ARM GAS  /tmp/ccGo3QYR.s 			page 90


1803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE
1804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE
1805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, UARTx) | (UARTx >> 8U));
1818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_GetI2CClockSource\n
1824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_GetI2CClockSource\n
1825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_GetI2CClockSource
1826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE (*)
1829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE (*)
1830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx) | (I2Cx << 24U));
1845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource
1851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
ARM GAS  /tmp/ccGo3QYR.s 			page 91


1860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get TIMx clock source
1866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_GetTIMClockSource\n
1867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_GetTIMClockSource\n
1868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_GetTIMClockSource\n
1869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_GetTIMClockSource\n
1870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_GetTIMClockSource\n
1871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_GetTIMClockSource\n
1872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_GetTIMClockSource\n
1873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_GetTIMClockSource
1874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMx This parameter can be one of the following values:
1875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE
1876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE (*)
1877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE (*)
1878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE (*)
1879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE (*)
1880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE (*)
1881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE (*)
1882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE (*)
1883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)
1906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_TIM1SW << TIMx)) | (TIMx << 27U));
1908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HRTIMx clock source
1914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_GetHRTIMClockSource
1915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMx This parameter can be one of the following values:
1916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE
ARM GAS  /tmp/ccGo3QYR.s 			page 92


1917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetHRTIMClockSource(uint32_t HRTIMx)
1922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, HRTIMx));
1924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get CEC clock source
1930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_GetCECClockSource
1931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
1932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
1933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
1938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, CECx));
1940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USBx clock source
1946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_GetUSBClockSource
1947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, USBx));
1956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_GetADCClockSource
1963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, ADCx));
ARM GAS  /tmp/ccGo3QYR.s 			page 93


1974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_GetADCClockSource
1980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSOURCE
1982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
2003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
2005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_GetADCClockSource\n
2006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_GetADCClockSource
2007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
2009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSOURCE (*)
2010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
2014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
2015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
2016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
2017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
2018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
2019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
2020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
2021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
2022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
2023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
2024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
2025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
2026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
2027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
2028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
2029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
2030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
ARM GAS  /tmp/ccGo3QYR.s 			page 94


2031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
2032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
2033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
2034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
2035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
2036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
2037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
2038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
2039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
2045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx) | (ADCx << 16U));
2046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
2049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
2051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
2053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get SDADCx clock source
2055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_GetSDADCClockSource
2056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCx This parameter can be one of the following values:
2057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSOURCE
2058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
2060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
2061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
2062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
2063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
2064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
2065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
2066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
2067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
2068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
2069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
2070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
2071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
2072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
2073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
2074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
2075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
2076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDADCClockSource(uint32_t SDADCx)
2078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, SDADCx));
2080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
2082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
ARM GAS  /tmp/ccGo3QYR.s 			page 95


2088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
2094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       the Backup domain is reset. The BDRST bit can be used to reset them.
2095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable RTC
2124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable RTC
2134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
ARM GAS  /tmp/ccGo3QYR.s 			page 96


2145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
2150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable PLL
2182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 717              		.loc 3 2186 0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 722 0000 80B4     		push	{r7}
 723              	.LCFI72:
 724              		.cfi_def_cfa_offset 4
 725              		.cfi_offset 7, -4
 726 0002 00AF     		add	r7, sp, #0
 727              	.LCFI73:
 728              		.cfi_def_cfa_register 7
2187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 729              		.loc 3 2187 0
 730 0004 044A     		ldr	r2, .L45
ARM GAS  /tmp/ccGo3QYR.s 			page 97


 731 0006 044B     		ldr	r3, .L45
 732 0008 1B68     		ldr	r3, [r3]
 733 000a 43F08073 		orr	r3, r3, #16777216
 734 000e 1360     		str	r3, [r2]
2188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 735              		.loc 3 2188 0
 736 0010 BD46     		mov	sp, r7
 737              	.LCFI74:
 738              		.cfi_def_cfa_register 13
 739              		@ sp needed
 740 0012 5DF8047B 		ldr	r7, [sp], #4
 741              	.LCFI75:
 742              		.cfi_restore 7
 743              		.cfi_def_cfa_offset 0
 744 0016 7047     		bx	lr
 745              	.L46:
 746              		.align	2
 747              	.L45:
 748 0018 00100240 		.word	1073876992
 749              		.cfi_endproc
 750              	.LFE189:
 752              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 753              		.align	2
 754              		.thumb
 755              		.thumb_func
 757              	LL_RCC_PLL_IsReady:
 758              	.LFB191:
2189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable PLL
2192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 759              		.loc 3 2207 0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 1, uses_anonymous_args = 0
 763              		@ link register save eliminated.
 764 0000 80B4     		push	{r7}
 765              	.LCFI76:
 766              		.cfi_def_cfa_offset 4
 767              		.cfi_offset 7, -4
 768 0002 00AF     		add	r7, sp, #0
 769              	.LCFI77:
ARM GAS  /tmp/ccGo3QYR.s 			page 98


 770              		.cfi_def_cfa_register 7
2208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 771              		.loc 3 2208 0
 772 0004 064B     		ldr	r3, .L49
 773 0006 1B68     		ldr	r3, [r3]
 774 0008 03F00073 		and	r3, r3, #33554432
 775 000c 002B     		cmp	r3, #0
 776 000e 14BF     		ite	ne
 777 0010 0123     		movne	r3, #1
 778 0012 0023     		moveq	r3, #0
 779 0014 DBB2     		uxtb	r3, r3
2209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 780              		.loc 3 2209 0
 781 0016 1846     		mov	r0, r3
 782 0018 BD46     		mov	sp, r7
 783              	.LCFI78:
 784              		.cfi_def_cfa_register 13
 785              		@ sp needed
 786 001a 5DF8047B 		ldr	r7, [sp], #4
 787              	.LCFI79:
 788              		.cfi_restore 7
 789              		.cfi_def_cfa_offset 0
 790 001e 7047     		bx	lr
 791              	.L50:
 792              		.align	2
 793              	.L49:
 794 0020 00100240 		.word	1073876992
 795              		.cfi_endproc
 796              	.LFE191:
 798              		.section	.text.LL_RCC_PLL_ConfigDomain_SYS,"ax",%progbits
 799              		.align	2
 800              		.thumb
 801              		.thumb_func
 803              	LL_RCC_PLL_ConfigDomain_SYS:
 804              	.LFB192:
2210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
2212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
ARM GAS  /tmp/ccGo3QYR.s 			page 99


2232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
2237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
2238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
2239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
2240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
2241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
2242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
2243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
2244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
2245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
2246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
2247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
2248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
2249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
2250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
2251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
2252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
2253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
2256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
2258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
2259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2
2270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1
2271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2
2272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3
2273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4
2274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5
2275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6
2276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7
2277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8
2278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9
2279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10
2280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11
2281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12
2282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13
2283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14
2284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15
2285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16
2286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
ARM GAS  /tmp/ccGo3QYR.s 			page 100


2289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
2305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 805              		.loc 3 2305 0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 8
 808              		@ frame_needed = 1, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 810 0000 80B4     		push	{r7}
 811              	.LCFI80:
 812              		.cfi_def_cfa_offset 4
 813              		.cfi_offset 7, -4
 814 0002 83B0     		sub	sp, sp, #12
 815              	.LCFI81:
 816              		.cfi_def_cfa_offset 16
 817 0004 00AF     		add	r7, sp, #0
 818              	.LCFI82:
 819              		.cfi_def_cfa_register 7
 820 0006 7860     		str	r0, [r7, #4]
 821 0008 3960     		str	r1, [r7]
2306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 822              		.loc 3 2306 0
 823 000a 0D48     		ldr	r0, .L52
 824 000c 0C4B     		ldr	r3, .L52
 825 000e 5B68     		ldr	r3, [r3, #4]
 826 0010 23F47412 		bic	r2, r3, #3997696
 827 0014 7B68     		ldr	r3, [r7, #4]
 828 0016 03F48031 		and	r1, r3, #65536
 829 001a 3B68     		ldr	r3, [r7]
 830 001c 0B43     		orrs	r3, r3, r1
 831 001e 1343     		orrs	r3, r3, r2
 832 0020 4360     		str	r3, [r0, #4]
2307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 833              		.loc 3 2307 0
 834 0022 0749     		ldr	r1, .L52
 835 0024 064B     		ldr	r3, .L52
 836 0026 DB6A     		ldr	r3, [r3, #44]
 837 0028 23F00F02 		bic	r2, r3, #15
 838 002c 7B68     		ldr	r3, [r7, #4]
 839 002e 03F00F03 		and	r3, r3, #15
 840 0032 1343     		orrs	r3, r3, r2
 841 0034 CB62     		str	r3, [r1, #44]
2308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 101


 842              		.loc 3 2308 0
 843 0036 0C37     		adds	r7, r7, #12
 844              	.LCFI83:
 845              		.cfi_def_cfa_offset 4
 846 0038 BD46     		mov	sp, r7
 847              	.LCFI84:
 848              		.cfi_def_cfa_register 13
 849              		@ sp needed
 850 003a 5DF8047B 		ldr	r7, [sp], #4
 851              	.LCFI85:
 852              		.cfi_restore 7
 853              		.cfi_def_cfa_offset 0
 854 003e 7047     		bx	lr
 855              	.L53:
 856              		.align	2
 857              	.L52:
 858 0040 00100240 		.word	1073876992
 859              		.cfi_endproc
 860              	.LFE192:
 862              		.section	.text.LL_SYSCFG_SetEXTISource,"ax",%progbits
 863              		.align	2
 864              		.thumb
 865              		.thumb_func
 867              	LL_SYSCFG_SetEXTISource:
 868              	.LFB260:
 869              		.file 4 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @file    stm32f3xx_ll_system.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @verbatim
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****                      ##### How to use this driver #####
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     [..]
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     used by user:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @endverbatim
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @attention
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * Redistribution and use in source and binary forms, with or without modification,
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * are permitted provided that the following conditions are met:
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      this list of conditions and the following disclaimer.
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      this list of conditions and the following disclaimer in the documentation
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      and/or other materials provided with the distribution.
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      may be used to endorse or promote products derived from this software
ARM GAS  /tmp/ccGo3QYR.s 			page 102


  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      without specific prior written permission.
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifndef __STM32F3xx_LL_SYSTEM_H
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define __STM32F3xx_LL_SYSTEM_H
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifdef __cplusplus
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** extern "C" {
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #include "stm32f3xx.h"
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @addtogroup STM32F3xx_LL_Driver
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Offset used to access to SYSCFG_CFGR1 and SYSCFG_CFGR3 registers */
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR1    0x00000000U
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR3    0x00000050U
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Mask used for TIM breaks functions */
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CF
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif defined(SYSCFG_CFGR2_PVD_LOCK) && !defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK)
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif !defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #else
ARM GAS  /tmp/ccGo3QYR.s 			page 103


  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK)
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_PVD_LOCK && SYSCFG_CFGR2_SRAM_PARITY_LOCK */
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                /* M
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                             /* S
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /* E
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(FMC_BANK1)
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_CFGR1_MEM_MODE_2                             /*<!
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* FMC_BANK1 */
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SPI1_DMA_RMP_RX SYSCFG SPI1 RX/TX DMA1 request REMAP
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH2    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH4    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH6    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH3    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH5    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH7    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C1_DMA_RMP_RX SYSCFG I2C1 RX/TX DMA1 request REMAP
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH7    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH3    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH5    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH6    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH2    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH4    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 104


 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC24_DMA_REMAP SYSCFG ADC DMA request REMAP
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR1_ADC24_DMA_RMP) 
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH12    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH34    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_ADC24_DMA_RMP*/
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR3_ADC2_DMA_RMP) 
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH2      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH4      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA2          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR3_ADC2_DMA_RMP*/
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_DMA2_REMAP SYSCFG DAC1/2 DMA1/2 request REMAP
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC2Ch1_DMA_RMP)
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_NO           ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | (uint32_t)0x000
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5     ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFGR1_DA
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_DAC2Ch1_DMA_RMP*/
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM16_DMA1_REMAP SYSCFG TIM DMA request REMAP
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | (uint32_t)0x00000
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH6        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | (uint32_t)0x00000
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH7        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA2_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA1_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA2_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA1_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
ARM GAS  /tmp/ccGo3QYR.s 			page 105


 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA2_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA1_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM1_ITR3_RMP_TIM4 SYSCFG TIM REMAP
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP)
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO      ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | (uint32_t)0x00
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC       ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | SYSCFG_CFGR1_T
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP */
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE)
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION ((SYSCFG_CFGR1_ENCODER_MODE << 8U) | (uint32_t)0x0
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM2          ((SYSCFG_CFGR1_ENCODER_MODE_0 << 8U) | SYSCFG_CFGR
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM3)
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM3          ((SYSCFG_CFGR1_ENCODER_MODE_TIM3 << 8U) | SYSCFG_C
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM3 */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM4)
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM4          ((SYSCFG_CFGR1_ENCODER_MODE_TIM4 << 8U) | SYSCFG_C
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM4 */
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE */
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC12_EXT2_RMP_TIM1 SYSCFG ADC Trigger REMAP
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3      ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | (uint32_t)0x
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | SYSCFG_CFGR4
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2      ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | (uint32_t)0x
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | SYSCFG_CFGR4
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4      ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | (uint32_t)0x
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1     ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | SYSCFG_CFGR4
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | (uint32_t)0
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | SYSCFG_CFGR
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4     ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | (uint32_t)0
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3    ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | SYSCFG_CFGR
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | (uint32_t)0
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | SYSCFG_CFGR
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15 ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | (uint32_t)0
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2  ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | SYSCFG_CFGR
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1    ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | (uint32_t)
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4   ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | SYSCFG_CFG
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2   ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | (uint32_t)0x
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | SYSCFG_CFGR4
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1      ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | (uint32_t)0x
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | SYSCFG_CFGR4
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | (uint32_t)0
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1    ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | SYSCFG_CFGR
ARM GAS  /tmp/ccGo3QYR.s 			page 106


 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3     ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | (uint32_t)0
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | SYSCFG_CFGR
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3    ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | (uint32_t)
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2 ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | SYSCFG_CFG
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | (uint32_t)
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | SYSCFG_CFG
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_TRIG1_REMAP SYSCFG DAC1 Trigger REMAP
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP)
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP */
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG3_RMP)
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO        (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG3_RMP */
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG5_RMP)
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_NO                (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG5_RMP */
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< I2C PB6 Fast mode plus */
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< I2C PB7 Fast mode plus */
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< I2C PB8 Fast mode plus */
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< I2C PB9 Fast mode plus */
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< I2C1 Fast mode plus    */
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C2_FMP)
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< I2C2 Fast mode plus    */
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C2_FMP*/
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C3_FMP)
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< I2C3 Fast mode plus    */
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C3_FMP*/
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0U /*!< EXTI PORT A  */
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1U /*!< EXTI PORT B  */
ARM GAS  /tmp/ccGo3QYR.s 			page 107


 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2U /*!< EXTI PORT C  */
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3U /*!< EXTI PORT D  */
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOE)
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4U /*!< EXTI PORT E  */
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOE */
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               (uint32_t)5U /*!< EXTI PORT F  */
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOG)
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               (uint32_t)6U /*!< EXTI PORT G  */
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOG */
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOH)
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)7U /*!< EXTI PORT H  */
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOH */
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* EXTI_POSITION_0  | E
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* EXTI_POSITION_4  | E
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* EXTI_POSITION_8  | E
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* EXTI_POSITION_12 | E
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* EXTI_POSITION_0  | E
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* EXTI_POSITION_4  | E
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* EXTI_POSITION_8  | E
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* EXTI_POSITION_12 | E
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* EXTI_POSITION_0  | E
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* EXTI_POSITION_4  | E
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* EXTI_POSITION_8  | E
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* EXTI_POSITION_12 | E
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* EXTI_POSITION_0  | E
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* EXTI_POSITION_4  | E
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* EXTI_POSITION_8  | E
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* EXTI_POSITION_12 | E
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK)
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK           /*!< Enables and locks t
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SRAM_PARITY_LOCK   /*!< Enables and locks t
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PARITY_LOCK */
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK        /*!< Enables and locks t
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCM SRAM WRP
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 108


 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_RCR_PAGE0  /*!< ICODE SRAM Write protection page 
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_RCR_PAGE1  /*!< ICODE SRAM Write protection page 
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_RCR_PAGE2  /*!< ICODE SRAM Write protection page 
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_RCR_PAGE3  /*!< ICODE SRAM Write protection page 
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE4)
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_RCR_PAGE4  /*!< ICODE SRAM Write protection page 
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_RCR_PAGE5  /*!< ICODE SRAM Write protection page 
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_RCR_PAGE6  /*!< ICODE SRAM Write protection page 
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_RCR_PAGE7  /*!< ICODE SRAM Write protection page 
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE8)
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_RCR_PAGE8  /*!< ICODE SRAM Write protection page 
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_RCR_PAGE9  /*!< ICODE SRAM Write protection page 
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_RCR_PAGE10 /*!< ICODE SRAM Write protection page 
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_RCR_PAGE11 /*!< ICODE SRAM Write protection page 
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_RCR_PAGE12 /*!< ICODE SRAM Write protection page 
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_RCR_PAGE13 /*!< ICODE SRAM Write protection page 
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_RCR_PAGE14 /*!< ICODE SRAM Write protection page 
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_RCR_PAGE15 /*!< ICODE SRAM Write protection page 
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter 
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter 
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM3_STOP*/
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter 
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM4_STOP*/
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM5_STOP)
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter 
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM5_STOP*/
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter 
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter 
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter
ARM GAS  /tmp/ccGo3QYR.s 			page 109


 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM12_STOP*/
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM13_STOP*/
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM14_STOP*/
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM18_STOP)
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM18_STOP     DBGMCU_APB1_FZ_DBG_TIM18_STOP         /*!< TIM18 counter
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM18_STOP*/
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter s
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window 
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Indepen
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS ti
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT*/
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS ti
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT*/
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP)
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1_FZ_DBG_CAN_STOP            /*!< CAN debug st
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM1_STOP)
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM1_STOP*/
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM8_STOP*/
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2_FZ_DBG_TIM15_STOP  /*!< TIM15 counter stoppe
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2_FZ_DBG_TIM16_STOP  /*!< TIM16 counter stoppe
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2_FZ_DBG_TIM17_STOP  /*!< TIM17 counter stoppe
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM19_STOP)
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM19_STOP     DBGMCU_APB2_FZ_DBG_TIM19_STOP  /*!< TIM19 counter stoppe
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM19_STOP*/
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM20_STOP)
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2_FZ_DBG_TIM20_STOP  /*!< TIM20 counter stoppe
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM20_STOP*/
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_HRTIM1_STOP)
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP    DBGMCU_APB2_FZ_DBG_HRTIM1_STOP /*!< HRTIM1 counter stopp
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_HRTIM1_STOP*/
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
ARM GAS  /tmp/ccGo3QYR.s 			page 110


 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two Latency cycles */
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for SPI
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SPI1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI\n
ARM GAS  /tmp/ccGo3QYR.s 			page 111


 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 SPI1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH2
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH4
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH6
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH3
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH5
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH7
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for I2C
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 I2C1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C\n
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 I2C1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH7
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH3
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH5
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH6
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH2
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH4
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for ADC
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 ADC24_DMA_RMP  LL_SYSCFG_SetRemapDMA_ADC\n
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 ADC2_DMA_RMP   LL_SYSCFG_SetRemapDMA_ADC
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH12 (*)
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH34 (*)
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH2 (*)
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH4 (*)
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA2 (*)
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1 (*)
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FFFFU));
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 112


 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for DAC
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_DAC\n
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 DAC2Ch1_DMA_RMP      LL_SYSCFG_SetRemapDMA_DAC
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4 (*)
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4 (*)
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5 (*)
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5 (*)
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_NO (*)
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5 (*)
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_DAC(uint32_t Remap)
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for TIM
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM17_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM7DAC1Ch2_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM18DAC2Ch1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be a combination of the following values:
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 or @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 or @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM6_RMP_DMA2_CH3 or @ref LL_SYSCFG_TIM6_RMP_DMA1_CH3
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM7_RMP_DMA2_CH4 or @ref LL_SYSCFG_TIM7_RMP_DMA1_CH4 (*)
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM18_RMP_DMA2_CH5 or @ref LL_SYSCFG_TIM18_RMP_DMA1_CH5 (*)
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Timer input remap
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM1_ITR3_RMP  LL_SYSCFG_SetRemapInput_TIM\n
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 ENCODER_MODE   LL_SYSCFG_SetRemapInput_TIM
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO (*)
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC (*)
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION (*)
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM2 (*)
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM3 (*)
ARM GAS  /tmp/ccGo3QYR.s 			page 113


 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM4 (*)
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapInput_TIM(uint32_t Remap)
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****    MODIFY_REG(SYSCFG->CFGR1, (Remap & 0xFF00FF00U) >> 8U, (Remap & 0x00FF00FFU));
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set ADC Trigger remap
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR4 ADC12_EXT2_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT3_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT13_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT3_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT6_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT13_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT6_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT5_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT11_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT14_RMP  LL_SYSCFG_SetRemapTrigger_ADC
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2
ARM GAS  /tmp/ccGo3QYR.s 			page 114


 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_ADC(uint32_t Remap)
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR4, (Remap & 0xFFFF0000U) >> 16U, (Remap & 0x0000FFFFU));
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DAC Trigger remap
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 DAC1_TRIG1_RMP  LL_SYSCFG_SetRemapTrigger_DAC\n
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG3_RMP   LL_SYSCFG_SetRemapTrigger_DAC\n
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG5_RMP   LL_SYSCFG_SetRemapTrigger_DAC
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO (*)
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO (*)
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO (*)
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (*)
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_NO (*)
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (*)
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_DAC(uint32_t Remap)
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00F00F00U) >> 4U, (Remap & 0x000F00F0U));
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USB_IT_RMP)
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable USB interrupt remap
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note  Remap the USB interrupts (USB_HP, USB_LP and USB_WKUP) on interrupt lines 74, 75 and 76
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * respectively
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_EnableRemapIT_USB
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableRemapIT_USB(void)
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable USB interrupt remap
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_DisableRemapIT_USB
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableRemapIT_USB(void)
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USB_IT_RMP */
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_VBAT)
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 115


 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable VBAT monitoring (to enable the power switch to deliver VBAT voltage on ADC chann
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_EnableVBATMonitoring
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableVBATMonitoring(void)
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable VBAT monitoring
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_DisableVBATMonitoring
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableVBATMonitoring(void)
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_VBAT */
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_EnableFastModePlus\n
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_EnableFastModePlus\n
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_EnableFastModePlus\n
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_EnableFastModePlus\n
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_EnableFastModePlus\n
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_EnableFastModePlus\n
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_EnableFastModePlus
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_DisableFastModePlus\n
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_DisableFastModePlus\n
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_DisableFastModePlus\n
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_DisableFastModePlus\n
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_DisableFastModePlus\n
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_DisableFastModePlus\n
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_DisableFastModePlus
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
ARM GAS  /tmp/ccGo3QYR.s 			page 116


 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
ARM GAS  /tmp/ccGo3QYR.s 			page 117


 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 118


 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0));
 973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1));
 983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2));
 993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
ARM GAS  /tmp/ccGo3QYR.s 			page 119


1001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3));
1003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
1007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
1008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
1011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4));
1013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
1017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
1018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
1021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5));
1023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
1027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
1028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
1029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
1030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
1031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_SetEXTISource\n
1032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_SetEXTISource\n
1033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_SetEXTISource\n
1034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_SetEXTISource\n
1035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_SetEXTISource\n
1036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_SetEXTISource\n
1037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_SetEXTISource\n
1038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_SetEXTISource\n
1039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_SetEXTISource\n
1040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_SetEXTISource\n
1041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_SetEXTISource\n
1042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_SetEXTISource\n
1043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_SetEXTISource\n
1044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_SetEXTISource\n
1045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_SetEXTISource\n
1046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_SetEXTISource\n
1047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
1048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
1049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
1050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
1051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_SetEXTISource\n
1052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_SetEXTISource\n
1053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_SetEXTISource\n
1054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_SetEXTISource\n
1055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_SetEXTISource\n
1056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_SetEXTISource\n
1057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_SetEXTISource\n
ARM GAS  /tmp/ccGo3QYR.s 			page 120


1058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_SetEXTISource\n
1059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_SetEXTISource\n
1060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_SetEXTISource\n
1061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_SetEXTISource\n
1062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_SetEXTISource\n
1063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_SetEXTISource\n
1064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_SetEXTISource\n
1065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_SetEXTISource\n
1066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_SetEXTISource\n
1067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
1068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
1069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
1070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
1071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_SetEXTISource\n
1072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_SetEXTISource\n
1073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_SetEXTISource\n
1074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_SetEXTISource\n
1075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_SetEXTISource\n
1076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_SetEXTISource\n
1077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_SetEXTISource\n
1078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_SetEXTISource\n
1079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_SetEXTISource\n
1080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_SetEXTISource\n
1081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_SetEXTISource\n
1082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_SetEXTISource\n
1083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_SetEXTISource\n
1084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_SetEXTISource\n
1085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_SetEXTISource\n
1086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_SetEXTISource\n
1087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
1088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
1089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
1090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
1091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
ARM GAS  /tmp/ccGo3QYR.s 			page 121


1115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
1122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 870              		.loc 4 1122 0
 871              		.cfi_startproc
 872              		@ args = 0, pretend = 0, frame = 16
 873              		@ frame_needed = 1, uses_anonymous_args = 0
 874              		@ link register save eliminated.
 875 0000 90B4     		push	{r4, r7}
 876              	.LCFI86:
 877              		.cfi_def_cfa_offset 8
 878              		.cfi_offset 4, -8
 879              		.cfi_offset 7, -4
 880 0002 84B0     		sub	sp, sp, #16
 881              	.LCFI87:
 882              		.cfi_def_cfa_offset 24
 883 0004 00AF     		add	r7, sp, #0
 884              	.LCFI88:
 885              		.cfi_def_cfa_register 7
 886 0006 7860     		str	r0, [r7, #4]
 887 0008 3960     		str	r1, [r7]
1123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 888              		.loc 4 1123 0
 889 000a 114C     		ldr	r4, .L56
 890 000c 3B68     		ldr	r3, [r7]
 891 000e DBB2     		uxtb	r3, r3
 892 0010 0F49     		ldr	r1, .L56
 893 0012 3A68     		ldr	r2, [r7]
 894 0014 D2B2     		uxtb	r2, r2
 895 0016 0232     		adds	r2, r2, #2
 896 0018 51F82210 		ldr	r1, [r1, r2, lsl #2]
 897 001c 3A68     		ldr	r2, [r7]
 898 001e 120C     		lsrs	r2, r2, #16
 899 0020 D243     		mvns	r2, r2
 900 0022 1140     		ands	r1, r1, r2
 901 0024 3A68     		ldr	r2, [r7]
 902 0026 120C     		lsrs	r2, r2, #16
 903 0028 FA60     		str	r2, [r7, #12]
 904              	.LBB20:
 905              	.LBB21:
 906              		.file 5 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
ARM GAS  /tmp/ccGo3QYR.s 			page 122


  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccGo3QYR.s 			page 123


  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 124


 126:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 125


 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
ARM GAS  /tmp/ccGo3QYR.s 			page 126


 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
ARM GAS  /tmp/ccGo3QYR.s 			page 127


 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
ARM GAS  /tmp/ccGo3QYR.s 			page 128


 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 129


 411:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /tmp/ccGo3QYR.s 			page 130


 468:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:../../Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /tmp/ccGo3QYR.s 			page 131


 525:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 907              		.loc 5 531 0
 908 002a FA68     		ldr	r2, [r7, #12]
 909              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 910 002c 92FAA2F2 		rbit r2, r2
 911              	@ 0 "" 2
 912              		.thumb
 913 0030 BA60     		str	r2, [r7, #8]
 532:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 914              		.loc 5 544 0
 915 0032 BA68     		ldr	r2, [r7, #8]
 916              	.LBE21:
 917              	.LBE20:
 918              		.loc 4 1123 0
 919 0034 B2FA82F2 		clz	r2, r2
 920 0038 7868     		ldr	r0, [r7, #4]
 921 003a 00FA02F2 		lsl	r2, r0, r2
 922 003e 0A43     		orrs	r2, r2, r1
 923 0040 0233     		adds	r3, r3, #2
 924 0042 44F82320 		str	r2, [r4, r3, lsl #2]
1124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 925              		.loc 4 1124 0
 926 0046 1037     		adds	r7, r7, #16
 927              	.LCFI89:
 928              		.cfi_def_cfa_offset 8
 929 0048 BD46     		mov	sp, r7
 930              	.LCFI90:
 931              		.cfi_def_cfa_register 13
 932              		@ sp needed
 933 004a 90BC     		pop	{r4, r7}
 934              	.LCFI91:
 935              		.cfi_restore 7
 936              		.cfi_restore 4
 937              		.cfi_def_cfa_offset 0
 938 004c 7047     		bx	lr
 939              	.L57:
 940 004e 00BF     		.align	2
 941              	.L56:
 942 0050 00000140 		.word	1073807360
ARM GAS  /tmp/ccGo3QYR.s 			page 132


 943              		.cfi_endproc
 944              	.LFE260:
 946              		.section	.text.LL_FLASH_SetLatency,"ax",%progbits
 947              		.align	2
 948              		.thumb
 949              		.thumb_func
 951              	LL_FLASH_SetLatency:
 952              	.LFB278:
1125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
1128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_GetEXTISource\n
1129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_GetEXTISource\n
1130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_GetEXTISource\n
1131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_GetEXTISource\n
1132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_GetEXTISource\n
1133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_GetEXTISource\n
1134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_GetEXTISource\n
1135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_GetEXTISource\n
1136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_GetEXTISource\n
1137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_GetEXTISource\n
1138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_GetEXTISource\n
1139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_GetEXTISource\n
1140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_GetEXTISource\n
1141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_GetEXTISource\n
1142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_GetEXTISource\n
1143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_GetEXTISource\n
1144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_GetEXTISource\n
1145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_GetEXTISource\n
1146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_GetEXTISource\n
1147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_GetEXTISource\n
1148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_GetEXTISource\n
1149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_GetEXTISource\n
1150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_GetEXTISource\n
1151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_GetEXTISource\n
1152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_GetEXTISource\n
1153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_GetEXTISource\n
1154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_GetEXTISource\n
1155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_GetEXTISource\n
1156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_GetEXTISource\n
1157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_GetEXTISource\n
1158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_GetEXTISource\n
1159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_GetEXTISource\n
1160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_GetEXTISource\n
1161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_GetEXTISource\n
1162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_GetEXTISource\n
1163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_GetEXTISource\n
1164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_GetEXTISource\n
1165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_GetEXTISource\n
1166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_GetEXTISource\n
1167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_GetEXTISource\n
1168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_GetEXTISource\n
1169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_GetEXTISource\n
1170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_GetEXTISource\n
1171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_GetEXTISource\n
1172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_GetEXTISource\n
1173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_GetEXTISource\n
ARM GAS  /tmp/ccGo3QYR.s 			page 133


1174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_GetEXTISource\n
1175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_GetEXTISource\n
1176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_GetEXTISource\n
1177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_GetEXTISource\n
1178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_GetEXTISource\n
1179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_GetEXTISource\n
1180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_GetEXTISource\n
1181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_GetEXTISource\n
1182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_GetEXTISource\n
1183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_GetEXTISource\n
1184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_GetEXTISource\n
1185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_GetEXTISource\n
1186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_GetEXTISource\n
1187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_GetEXTISource\n
1188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_GetEXTISource\n
1189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_GetEXTISource\n
1190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_GetEXTISource\n
1191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_GetEXTISource
1192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
1222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U)) >> POSITION_VAL(Line >> 16
1224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set connections to TIMx Break inputs
1228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_SetTIMBreakInputs\n
1229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_SetTIMBreakInputs\n
1230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_SetTIMBreakInputs
ARM GAS  /tmp/ccGo3QYR.s 			page 134


1231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
1232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
1240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK, Break);
1242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get connections to TIMx Break inputs
1246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_GetTIMBreakInputs\n
1247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_GetTIMBreakInputs\n
1248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_GetTIMBreakInputs
1249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
1250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
1257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK));
1259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_BYP_ADDR_PAR)
1262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable RAM Parity Check Disable
1264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 BYP_ADDR_PAR  LL_SYSCFG_DisableSRAMParityCheck
1265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMParityCheck(void)
1268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_BYP_ADDR_PAR);
1270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_BYP_ADDR_PAR */
1272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PE)
1274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
1276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_IsActiveFlag_SP
1277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
1280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE) == (SYSCFG_CFGR2_SRAM_PE));
1282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
1286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_ClearFlag_SP
1287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccGo3QYR.s 			page 135


1288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
1290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE);
1292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PE */
1294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
1296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable CCM SRAM page write protection
1298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note   Write protection is cleared only by a system reset
1299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_RCR   PAGE0         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE1         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE2         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE3         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE4         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE5         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE6         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE7         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE8         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE9         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE10        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE11        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE12        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE13        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE14        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE15        LL_SYSCFG_EnableCCM_SRAMPageWRP
1315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PageWRP This parameter can be a combination of the following values:
1316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
1317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
1318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
1319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
1320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4 (*)
1321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5 (*)
1322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6 (*)
1323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7 (*)
1324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8 (*)
1325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9 (*)
1326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
1327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
1328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
1329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
1330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
1331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
1332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCM_SRAMPageWRP(uint32_t PageWRP)
1337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->RCR, PageWRP);
1339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
1341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 136


1345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device identifier
1352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xC, STM32F358xx and STM32F302xC devices, the device ID is 0x422
1353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F373xx and STM32F378xx devices, the device ID is 0x432
1354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303x8, STM32F334xx and STM32F328xx devices, the device ID is 0x438.
1355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F302x8, STM32F301x8 and STM32F318xx devices, the device ID is 0x439
1356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xE, STM32F398xx and STM32F302xE devices, the device ID is 0x446
1357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
1359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device revision identifier
1367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note This field indicates the revision of the device.
1368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
ARM GAS  /tmp/ccGo3QYR.s 			page 137


1402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
ARM GAS  /tmp/ccGo3QYR.s 			page 138


1459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
1513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 139


1516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
1559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
ARM GAS  /tmp/ccGo3QYR.s 			page 140


1573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set FLASH Latency
1627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
ARM GAS  /tmp/ccGo3QYR.s 			page 141


1630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 953              		.loc 4 1635 0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 8
 956              		@ frame_needed = 1, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 958 0000 80B4     		push	{r7}
 959              	.LCFI92:
 960              		.cfi_def_cfa_offset 4
 961              		.cfi_offset 7, -4
 962 0002 83B0     		sub	sp, sp, #12
 963              	.LCFI93:
 964              		.cfi_def_cfa_offset 16
 965 0004 00AF     		add	r7, sp, #0
 966              	.LCFI94:
 967              		.cfi_def_cfa_register 7
 968 0006 7860     		str	r0, [r7, #4]
1636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 969              		.loc 4 1636 0
 970 0008 0649     		ldr	r1, .L59
 971 000a 064B     		ldr	r3, .L59
 972 000c 1B68     		ldr	r3, [r3]
 973 000e 23F00702 		bic	r2, r3, #7
 974 0012 7B68     		ldr	r3, [r7, #4]
 975 0014 1343     		orrs	r3, r3, r2
 976 0016 0B60     		str	r3, [r1]
1637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 977              		.loc 4 1637 0
 978 0018 0C37     		adds	r7, r7, #12
 979              	.LCFI95:
 980              		.cfi_def_cfa_offset 4
 981 001a BD46     		mov	sp, r7
 982              	.LCFI96:
 983              		.cfi_def_cfa_register 13
 984              		@ sp needed
 985 001c 5DF8047B 		ldr	r7, [sp], #4
 986              	.LCFI97:
 987              		.cfi_restore 7
 988              		.cfi_def_cfa_offset 0
 989 0020 7047     		bx	lr
 990              	.L60:
 991 0022 00BF     		.align	2
 992              	.L59:
 993 0024 00200240 		.word	1073881088
 994              		.cfi_endproc
 995              	.LFE278:
 997              		.section	.text.LL_GPIO_SetPinMode,"ax",%progbits
 998              		.align	2
 999              		.thumb
 1000              		.thumb_func
 1002              	LL_GPIO_SetPinMode:
 1003              	.LFB291:
ARM GAS  /tmp/ccGo3QYR.s 			page 142


 1004              		.file 6 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @file    stm32f3xx_ll_gpio.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @attention
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #ifndef __STM32F3xx_LL_GPIO_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define __STM32F3xx_LL_GPIO_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 143


  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** typedef struct
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 144


 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
ARM GAS  /tmp/ccGo3QYR.s 			page 145


 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output s
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output spe
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
ARM GAS  /tmp/ccGo3QYR.s 			page 146


 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Register value
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
ARM GAS  /tmp/ccGo3QYR.s 			page 147


 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1005              		.loc 6 290 0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 32
 1008              		@ frame_needed = 1, uses_anonymous_args = 0
 1009              		@ link register save eliminated.
 1010 0000 80B4     		push	{r7}
 1011              	.LCFI98:
 1012              		.cfi_def_cfa_offset 4
 1013              		.cfi_offset 7, -4
 1014 0002 89B0     		sub	sp, sp, #36
 1015              	.LCFI99:
 1016              		.cfi_def_cfa_offset 40
 1017 0004 00AF     		add	r7, sp, #0
 1018              	.LCFI100:
 1019              		.cfi_def_cfa_register 7
 1020 0006 F860     		str	r0, [r7, #12]
 1021 0008 B960     		str	r1, [r7, #8]
 1022 000a 7A60     		str	r2, [r7, #4]
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(
 1023              		.loc 6 291 0
 1024 000c FB68     		ldr	r3, [r7, #12]
 1025 000e 1A68     		ldr	r2, [r3]
 1026 0010 BB68     		ldr	r3, [r7, #8]
 1027 0012 FB61     		str	r3, [r7, #28]
 1028              	.LBB22:
 1029              	.LBB23:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1030              		.loc 5 531 0
 1031 0014 FB69     		ldr	r3, [r7, #28]
 1032              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1033 0016 93FAA3F3 		rbit r3, r3
 1034              	@ 0 "" 2
 1035              		.thumb
 1036 001a BB61     		str	r3, [r7, #24]
 1037              		.loc 5 544 0
 1038 001c BB69     		ldr	r3, [r7, #24]
 1039              	.LBE23:
 1040              	.LBE22:
 1041              		.loc 6 291 0
 1042 001e B3FA83F3 		clz	r3, r3
 1043 0022 5B00     		lsls	r3, r3, #1
 1044 0024 1946     		mov	r1, r3
 1045 0026 0323     		movs	r3, #3
 1046 0028 8B40     		lsls	r3, r3, r1
 1047 002a DB43     		mvns	r3, r3
 1048 002c 1A40     		ands	r2, r2, r3
 1049 002e BB68     		ldr	r3, [r7, #8]
 1050 0030 7B61     		str	r3, [r7, #20]
 1051              	.LBB24:
 1052              	.LBB25:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccGo3QYR.s 			page 148


 1053              		.loc 5 531 0
 1054 0032 7B69     		ldr	r3, [r7, #20]
 1055              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1056 0034 93FAA3F3 		rbit r3, r3
 1057              	@ 0 "" 2
 1058              		.thumb
 1059 0038 3B61     		str	r3, [r7, #16]
 1060              		.loc 5 544 0
 1061 003a 3B69     		ldr	r3, [r7, #16]
 1062              	.LBE25:
 1063              	.LBE24:
 1064              		.loc 6 291 0
 1065 003c B3FA83F3 		clz	r3, r3
 1066 0040 5B00     		lsls	r3, r3, #1
 1067 0042 1946     		mov	r1, r3
 1068 0044 7B68     		ldr	r3, [r7, #4]
 1069 0046 8B40     		lsls	r3, r3, r1
 1070 0048 1A43     		orrs	r2, r2, r3
 1071 004a FB68     		ldr	r3, [r7, #12]
 1072 004c 1A60     		str	r2, [r3]
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1073              		.loc 6 292 0
 1074 004e 2437     		adds	r7, r7, #36
 1075              	.LCFI101:
 1076              		.cfi_def_cfa_offset 4
 1077 0050 BD46     		mov	sp, r7
 1078              	.LCFI102:
 1079              		.cfi_def_cfa_register 13
 1080              		@ sp needed
 1081 0052 5DF8047B 		ldr	r7, [sp], #4
 1082              	.LCFI103:
 1083              		.cfi_restore 7
 1084              		.cfi_def_cfa_offset 0
 1085 0056 7047     		bx	lr
 1086              		.cfi_endproc
 1087              	.LFE291:
 1089              		.section	.text.LL_GPIO_SetPinOutputType,"ax",%progbits
 1090              		.align	2
 1091              		.thumb
 1092              		.thumb_func
 1094              	LL_GPIO_SetPinOutputType:
 1095              	.LFB293:
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
ARM GAS  /tmp/ccGo3QYR.s 			page 149


 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1096              		.loc 6 359 0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 16
 1099              		@ frame_needed = 1, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
ARM GAS  /tmp/ccGo3QYR.s 			page 150


 1101 0000 80B4     		push	{r7}
 1102              	.LCFI104:
 1103              		.cfi_def_cfa_offset 4
 1104              		.cfi_offset 7, -4
 1105 0002 85B0     		sub	sp, sp, #20
 1106              	.LCFI105:
 1107              		.cfi_def_cfa_offset 24
 1108 0004 00AF     		add	r7, sp, #0
 1109              	.LCFI106:
 1110              		.cfi_def_cfa_register 7
 1111 0006 F860     		str	r0, [r7, #12]
 1112 0008 B960     		str	r1, [r7, #8]
 1113 000a 7A60     		str	r2, [r7, #4]
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 1114              		.loc 6 360 0
 1115 000c FB68     		ldr	r3, [r7, #12]
 1116 000e 5A68     		ldr	r2, [r3, #4]
 1117 0010 BB68     		ldr	r3, [r7, #8]
 1118 0012 DB43     		mvns	r3, r3
 1119 0014 1A40     		ands	r2, r2, r3
 1120 0016 BB68     		ldr	r3, [r7, #8]
 1121 0018 7968     		ldr	r1, [r7, #4]
 1122 001a 01FB03F3 		mul	r3, r1, r3
 1123 001e 1A43     		orrs	r2, r2, r3
 1124 0020 FB68     		ldr	r3, [r7, #12]
 1125 0022 5A60     		str	r2, [r3, #4]
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1126              		.loc 6 361 0
 1127 0024 1437     		adds	r7, r7, #20
 1128              	.LCFI107:
 1129              		.cfi_def_cfa_offset 4
 1130 0026 BD46     		mov	sp, r7
 1131              	.LCFI108:
 1132              		.cfi_def_cfa_register 13
 1133              		@ sp needed
 1134 0028 5DF8047B 		ldr	r7, [sp], #4
 1135              	.LCFI109:
 1136              		.cfi_restore 7
 1137              		.cfi_def_cfa_offset 0
 1138 002c 7047     		bx	lr
 1139              		.cfi_endproc
 1140              	.LFE293:
 1142 002e 00BF     		.section	.text.LL_GPIO_SetPinSpeed,"ax",%progbits
 1143              		.align	2
 1144              		.thumb
 1145              		.thumb_func
 1147              	LL_GPIO_SetPinSpeed:
 1148              	.LFB295:
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
ARM GAS  /tmp/ccGo3QYR.s 			page 151


 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 152


 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1149              		.loc 6 429 0
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 32
 1152              		@ frame_needed = 1, uses_anonymous_args = 0
 1153              		@ link register save eliminated.
 1154 0000 80B4     		push	{r7}
 1155              	.LCFI110:
 1156              		.cfi_def_cfa_offset 4
 1157              		.cfi_offset 7, -4
 1158 0002 89B0     		sub	sp, sp, #36
 1159              	.LCFI111:
 1160              		.cfi_def_cfa_offset 40
 1161 0004 00AF     		add	r7, sp, #0
 1162              	.LCFI112:
 1163              		.cfi_def_cfa_register 7
 1164 0006 F860     		str	r0, [r7, #12]
 1165 0008 B960     		str	r1, [r7, #8]
 1166 000a 7A60     		str	r2, [r7, #4]
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 1167              		.loc 6 430 0
 1168 000c FB68     		ldr	r3, [r7, #12]
 1169 000e 9A68     		ldr	r2, [r3, #8]
 1170 0010 BB68     		ldr	r3, [r7, #8]
 1171 0012 FB61     		str	r3, [r7, #28]
 1172              	.LBB26:
 1173              	.LBB27:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1174              		.loc 5 531 0
 1175 0014 FB69     		ldr	r3, [r7, #28]
 1176              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1177 0016 93FAA3F3 		rbit r3, r3
 1178              	@ 0 "" 2
 1179              		.thumb
 1180 001a BB61     		str	r3, [r7, #24]
 1181              		.loc 5 544 0
 1182 001c BB69     		ldr	r3, [r7, #24]
 1183              	.LBE27:
 1184              	.LBE26:
 1185              		.loc 6 430 0
 1186 001e B3FA83F3 		clz	r3, r3
 1187 0022 5B00     		lsls	r3, r3, #1
 1188 0024 1946     		mov	r1, r3
 1189 0026 0323     		movs	r3, #3
 1190 0028 8B40     		lsls	r3, r3, r1
 1191 002a DB43     		mvns	r3, r3
 1192 002c 1A40     		ands	r2, r2, r3
 1193 002e BB68     		ldr	r3, [r7, #8]
 1194 0030 7B61     		str	r3, [r7, #20]
 1195              	.LBB28:
 1196              	.LBB29:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1197              		.loc 5 531 0
 1198 0032 7B69     		ldr	r3, [r7, #20]
 1199              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1200 0034 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccGo3QYR.s 			page 153


 1201              	@ 0 "" 2
 1202              		.thumb
 1203 0038 3B61     		str	r3, [r7, #16]
 1204              		.loc 5 544 0
 1205 003a 3B69     		ldr	r3, [r7, #16]
 1206              	.LBE29:
 1207              	.LBE28:
 1208              		.loc 6 430 0
 1209 003c B3FA83F3 		clz	r3, r3
 1210 0040 5B00     		lsls	r3, r3, #1
 1211 0042 1946     		mov	r1, r3
 1212 0044 7B68     		ldr	r3, [r7, #4]
 1213 0046 8B40     		lsls	r3, r3, r1
 1214 0048 1A43     		orrs	r2, r2, r3
 1215 004a FB68     		ldr	r3, [r7, #12]
 1216 004c 9A60     		str	r2, [r3, #8]
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1217              		.loc 6 432 0
 1218 004e 2437     		adds	r7, r7, #36
 1219              	.LCFI113:
 1220              		.cfi_def_cfa_offset 4
 1221 0050 BD46     		mov	sp, r7
 1222              	.LCFI114:
 1223              		.cfi_def_cfa_register 13
 1224              		@ sp needed
 1225 0052 5DF8047B 		ldr	r7, [sp], #4
 1226              	.LCFI115:
 1227              		.cfi_restore 7
 1228              		.cfi_def_cfa_offset 0
 1229 0056 7047     		bx	lr
 1230              		.cfi_endproc
 1231              	.LFE295:
 1233              		.section	.text.LL_GPIO_SetPinPull,"ax",%progbits
 1234              		.align	2
 1235              		.thumb
 1236              		.thumb_func
 1238              	LL_GPIO_SetPinPull:
 1239              	.LFB297:
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  /tmp/ccGo3QYR.s 			page 154


 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1240              		.loc 6 499 0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 32
 1243              		@ frame_needed = 1, uses_anonymous_args = 0
 1244              		@ link register save eliminated.
 1245 0000 80B4     		push	{r7}
 1246              	.LCFI116:
 1247              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccGo3QYR.s 			page 155


 1248              		.cfi_offset 7, -4
 1249 0002 89B0     		sub	sp, sp, #36
 1250              	.LCFI117:
 1251              		.cfi_def_cfa_offset 40
 1252 0004 00AF     		add	r7, sp, #0
 1253              	.LCFI118:
 1254              		.cfi_def_cfa_register 7
 1255 0006 F860     		str	r0, [r7, #12]
 1256 0008 B960     		str	r1, [r7, #8]
 1257 000a 7A60     		str	r2, [r7, #4]
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(
 1258              		.loc 6 500 0
 1259 000c FB68     		ldr	r3, [r7, #12]
 1260 000e DA68     		ldr	r2, [r3, #12]
 1261 0010 BB68     		ldr	r3, [r7, #8]
 1262 0012 FB61     		str	r3, [r7, #28]
 1263              	.LBB30:
 1264              	.LBB31:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1265              		.loc 5 531 0
 1266 0014 FB69     		ldr	r3, [r7, #28]
 1267              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1268 0016 93FAA3F3 		rbit r3, r3
 1269              	@ 0 "" 2
 1270              		.thumb
 1271 001a BB61     		str	r3, [r7, #24]
 1272              		.loc 5 544 0
 1273 001c BB69     		ldr	r3, [r7, #24]
 1274              	.LBE31:
 1275              	.LBE30:
 1276              		.loc 6 500 0
 1277 001e B3FA83F3 		clz	r3, r3
 1278 0022 5B00     		lsls	r3, r3, #1
 1279 0024 1946     		mov	r1, r3
 1280 0026 0323     		movs	r3, #3
 1281 0028 8B40     		lsls	r3, r3, r1
 1282 002a DB43     		mvns	r3, r3
 1283 002c 1A40     		ands	r2, r2, r3
 1284 002e BB68     		ldr	r3, [r7, #8]
 1285 0030 7B61     		str	r3, [r7, #20]
 1286              	.LBB32:
 1287              	.LBB33:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1288              		.loc 5 531 0
 1289 0032 7B69     		ldr	r3, [r7, #20]
 1290              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1291 0034 93FAA3F3 		rbit r3, r3
 1292              	@ 0 "" 2
 1293              		.thumb
 1294 0038 3B61     		str	r3, [r7, #16]
 1295              		.loc 5 544 0
 1296 003a 3B69     		ldr	r3, [r7, #16]
 1297              	.LBE33:
 1298              	.LBE32:
 1299              		.loc 6 500 0
 1300 003c B3FA83F3 		clz	r3, r3
 1301 0040 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/ccGo3QYR.s 			page 156


 1302 0042 1946     		mov	r1, r3
 1303 0044 7B68     		ldr	r3, [r7, #4]
 1304 0046 8B40     		lsls	r3, r3, r1
 1305 0048 1A43     		orrs	r2, r2, r3
 1306 004a FB68     		ldr	r3, [r7, #12]
 1307 004c DA60     		str	r2, [r3, #12]
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1308              		.loc 6 501 0
 1309 004e 2437     		adds	r7, r7, #36
 1310              	.LCFI119:
 1311              		.cfi_def_cfa_offset 4
 1312 0050 BD46     		mov	sp, r7
 1313              	.LCFI120:
 1314              		.cfi_def_cfa_register 13
 1315              		@ sp needed
 1316 0052 5DF8047B 		ldr	r7, [sp], #4
 1317              	.LCFI121:
 1318              		.cfi_restore 7
 1319              		.cfi_def_cfa_offset 0
 1320 0056 7047     		bx	lr
 1321              		.cfi_endproc
 1322              	.LFE297:
 1324              		.section	.text.LL_GPIO_SetAFPin_0_7,"ax",%progbits
 1325              		.align	2
 1326              		.thumb
 1327              		.thumb_func
 1329              	LL_GPIO_SetAFPin_0_7:
 1330              	.LFB299:
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
ARM GAS  /tmp/ccGo3QYR.s 			page 157


 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1331              		.loc 6 571 0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 32
 1334              		@ frame_needed = 1, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 1336 0000 80B4     		push	{r7}
 1337              	.LCFI122:
 1338              		.cfi_def_cfa_offset 4
 1339              		.cfi_offset 7, -4
 1340 0002 89B0     		sub	sp, sp, #36
 1341              	.LCFI123:
 1342              		.cfi_def_cfa_offset 40
 1343 0004 00AF     		add	r7, sp, #0
 1344              	.LCFI124:
 1345              		.cfi_def_cfa_register 7
 1346 0006 F860     		str	r0, [r7, #12]
ARM GAS  /tmp/ccGo3QYR.s 			page 158


 1347 0008 B960     		str	r1, [r7, #8]
 1348 000a 7A60     		str	r2, [r7, #4]
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 1349              		.loc 6 572 0
 1350 000c FB68     		ldr	r3, [r7, #12]
 1351 000e 1A6A     		ldr	r2, [r3, #32]
 1352 0010 BB68     		ldr	r3, [r7, #8]
 1353 0012 FB61     		str	r3, [r7, #28]
 1354              	.LBB34:
 1355              	.LBB35:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1356              		.loc 5 531 0
 1357 0014 FB69     		ldr	r3, [r7, #28]
 1358              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1359 0016 93FAA3F3 		rbit r3, r3
 1360              	@ 0 "" 2
 1361              		.thumb
 1362 001a BB61     		str	r3, [r7, #24]
 1363              		.loc 5 544 0
 1364 001c BB69     		ldr	r3, [r7, #24]
 1365              	.LBE35:
 1366              	.LBE34:
 1367              		.loc 6 572 0
 1368 001e B3FA83F3 		clz	r3, r3
 1369 0022 9B00     		lsls	r3, r3, #2
 1370 0024 1946     		mov	r1, r3
 1371 0026 0F23     		movs	r3, #15
 1372 0028 8B40     		lsls	r3, r3, r1
 1373 002a DB43     		mvns	r3, r3
 1374 002c 1A40     		ands	r2, r2, r3
 1375 002e BB68     		ldr	r3, [r7, #8]
 1376 0030 7B61     		str	r3, [r7, #20]
 1377              	.LBB36:
 1378              	.LBB37:
 531:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1379              		.loc 5 531 0
 1380 0032 7B69     		ldr	r3, [r7, #20]
 1381              	@ 531 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1382 0034 93FAA3F3 		rbit r3, r3
 1383              	@ 0 "" 2
 1384              		.thumb
 1385 0038 3B61     		str	r3, [r7, #16]
 1386              		.loc 5 544 0
 1387 003a 3B69     		ldr	r3, [r7, #16]
 1388              	.LBE37:
 1389              	.LBE36:
 1390              		.loc 6 572 0
 1391 003c B3FA83F3 		clz	r3, r3
 1392 0040 9B00     		lsls	r3, r3, #2
 1393 0042 1946     		mov	r1, r3
 1394 0044 7B68     		ldr	r3, [r7, #4]
 1395 0046 8B40     		lsls	r3, r3, r1
 1396 0048 1A43     		orrs	r2, r2, r3
 1397 004a FB68     		ldr	r3, [r7, #12]
 1398 004c 1A62     		str	r2, [r3, #32]
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 159


 1399              		.loc 6 574 0
 1400 004e 2437     		adds	r7, r7, #36
 1401              	.LCFI125:
 1402              		.cfi_def_cfa_offset 4
 1403 0050 BD46     		mov	sp, r7
 1404              	.LCFI126:
 1405              		.cfi_def_cfa_register 13
 1406              		@ sp needed
 1407 0052 5DF8047B 		ldr	r7, [sp], #4
 1408              	.LCFI127:
 1409              		.cfi_restore 7
 1410              		.cfi_def_cfa_offset 0
 1411 0056 7047     		bx	lr
 1412              		.cfi_endproc
 1413              	.LFE299:
 1415              		.section	.text.LL_GPIO_SetOutputPin,"ax",%progbits
 1416              		.align	2
 1417              		.thumb
 1418              		.thumb_func
 1420              	LL_GPIO_SetOutputPin:
 1421              	.LFB311:
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) *
ARM GAS  /tmp/ccGo3QYR.s 			page 160


 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /tmp/ccGo3QYR.s 			page 161


 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****                              (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         next reset.
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         (control and alternate function registers).
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   __IO uint32_t temp;
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
ARM GAS  /tmp/ccGo3QYR.s 			page 162


 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   (void) temp;
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @}
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @{
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
ARM GAS  /tmp/ccGo3QYR.s 			page 163


 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Input data register value of port
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval Output data register value of port
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 164


 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
ARM GAS  /tmp/ccGo3QYR.s 			page 165


 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1422              		.loc 6 896 0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 8
 1425              		@ frame_needed = 1, uses_anonymous_args = 0
 1426              		@ link register save eliminated.
 1427 0000 80B4     		push	{r7}
 1428              	.LCFI128:
 1429              		.cfi_def_cfa_offset 4
 1430              		.cfi_offset 7, -4
 1431 0002 83B0     		sub	sp, sp, #12
 1432              	.LCFI129:
 1433              		.cfi_def_cfa_offset 16
 1434 0004 00AF     		add	r7, sp, #0
 1435              	.LCFI130:
 1436              		.cfi_def_cfa_register 7
 1437 0006 7860     		str	r0, [r7, #4]
 1438 0008 3960     		str	r1, [r7]
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 1439              		.loc 6 897 0
 1440 000a 7B68     		ldr	r3, [r7, #4]
 1441 000c 3A68     		ldr	r2, [r7]
 1442 000e 9A61     		str	r2, [r3, #24]
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1443              		.loc 6 898 0
 1444 0010 0C37     		adds	r7, r7, #12
 1445              	.LCFI131:
 1446              		.cfi_def_cfa_offset 4
 1447 0012 BD46     		mov	sp, r7
 1448              	.LCFI132:
 1449              		.cfi_def_cfa_register 13
 1450              		@ sp needed
 1451 0014 5DF8047B 		ldr	r7, [sp], #4
 1452              	.LCFI133:
 1453              		.cfi_restore 7
 1454              		.cfi_def_cfa_offset 0
 1455 0018 7047     		bx	lr
 1456              		.cfi_endproc
 1457              	.LFE311:
 1459 001a 00BF     		.section	.text.LL_GPIO_ResetOutputPin,"ax",%progbits
 1460              		.align	2
 1461              		.thumb
 1462              		.thumb_func
 1464              	LL_GPIO_ResetOutputPin:
 1465              	.LFB312:
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
ARM GAS  /tmp/ccGo3QYR.s 			page 166


 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1466              		.loc 6 925 0
 1467              		.cfi_startproc
 1468              		@ args = 0, pretend = 0, frame = 8
 1469              		@ frame_needed = 1, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 1471 0000 80B4     		push	{r7}
 1472              	.LCFI134:
 1473              		.cfi_def_cfa_offset 4
 1474              		.cfi_offset 7, -4
 1475 0002 83B0     		sub	sp, sp, #12
 1476              	.LCFI135:
 1477              		.cfi_def_cfa_offset 16
 1478 0004 00AF     		add	r7, sp, #0
 1479              	.LCFI136:
 1480              		.cfi_def_cfa_register 7
 1481 0006 7860     		str	r0, [r7, #4]
 1482 0008 3960     		str	r1, [r7]
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 1483              		.loc 6 926 0
 1484 000a 7B68     		ldr	r3, [r7, #4]
 1485 000c 3A68     		ldr	r2, [r7]
 1486 000e 9A62     		str	r2, [r3, #40]
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1487              		.loc 6 927 0
 1488 0010 0C37     		adds	r7, r7, #12
 1489              	.LCFI137:
 1490              		.cfi_def_cfa_offset 4
 1491 0012 BD46     		mov	sp, r7
 1492              	.LCFI138:
 1493              		.cfi_def_cfa_register 13
 1494              		@ sp needed
 1495 0014 5DF8047B 		ldr	r7, [sp], #4
 1496              	.LCFI139:
 1497              		.cfi_restore 7
 1498              		.cfi_def_cfa_offset 0
 1499 0018 7047     		bx	lr
 1500              		.cfi_endproc
 1501              	.LFE312:
 1503 001a 00BF     		.section	.text.LL_GPIO_TogglePin,"ax",%progbits
 1504              		.align	2
 1505              		.thumb
 1506              		.thumb_func
ARM GAS  /tmp/ccGo3QYR.s 			page 167


 1508              	LL_GPIO_TogglePin:
 1509              	.LFB313:
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** 
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** /**
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @brief  Toggle data value for several pin of dedicated port.
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_TogglePin
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   * @retval None
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   */
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** {
 1510              		.loc 6 954 0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 8
 1513              		@ frame_needed = 1, uses_anonymous_args = 0
 1514              		@ link register save eliminated.
 1515 0000 80B4     		push	{r7}
 1516              	.LCFI140:
 1517              		.cfi_def_cfa_offset 4
 1518              		.cfi_offset 7, -4
 1519 0002 83B0     		sub	sp, sp, #12
 1520              	.LCFI141:
 1521              		.cfi_def_cfa_offset 16
 1522 0004 00AF     		add	r7, sp, #0
 1523              	.LCFI142:
 1524              		.cfi_def_cfa_register 7
 1525 0006 7860     		str	r0, [r7, #4]
 1526 0008 3960     		str	r1, [r7]
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 1527              		.loc 6 955 0
 1528 000a 7B68     		ldr	r3, [r7, #4]
 1529 000c 5A69     		ldr	r2, [r3, #20]
 1530 000e 3B68     		ldr	r3, [r7]
 1531 0010 5A40     		eors	r2, r2, r3
 1532 0012 7B68     		ldr	r3, [r7, #4]
 1533 0014 5A61     		str	r2, [r3, #20]
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h **** }
 1534              		.loc 6 956 0
 1535 0016 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccGo3QYR.s 			page 168


 1536              	.LCFI143:
 1537              		.cfi_def_cfa_offset 4
 1538 0018 BD46     		mov	sp, r7
 1539              	.LCFI144:
 1540              		.cfi_def_cfa_register 13
 1541              		@ sp needed
 1542 001a 5DF8047B 		ldr	r7, [sp], #4
 1543              	.LCFI145:
 1544              		.cfi_restore 7
 1545              		.cfi_def_cfa_offset 0
 1546 001e 7047     		bx	lr
 1547              		.cfi_endproc
 1548              	.LFE313:
 1550              		.section	.text.LL_EXTI_EnableIT_0_31,"ax",%progbits
 1551              		.align	2
 1552              		.thumb
 1553              		.thumb_func
 1555              	LL_EXTI_EnableIT_0_31:
 1556              	.LFB314:
 1557              		.file 7 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @file    stm32f3xx_ll_exti.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @attention
   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #ifndef __STM32F3xx_LL_EXTI_H
ARM GAS  /tmp/ccGo3QYR.s 			page 169


  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define __STM32F3xx_LL_EXTI_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined (EXTI)
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** typedef struct
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 170


  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR_IM0           /*!< Extended line 0 */
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR_IM1           /*!< Extended line 1 */
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR_IM2           /*!< Extended line 2 */
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR_IM3           /*!< Extended line 3 */
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR_IM4           /*!< Extended line 4 */
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR_IM5           /*!< Extended line 5 */
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR_IM6           /*!< Extended line 6 */
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR_IM7           /*!< Extended line 7 */
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR_IM8           /*!< Extended line 8 */
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR_IM9           /*!< Extended line 9 */
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR_IM10          /*!< Extended line 10 */
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR_IM11          /*!< Extended line 11 */
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR_IM12          /*!< Extended line 12 */
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR_IM13          /*!< Extended line 13 */
 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR_IM14          /*!< Extended line 14 */
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR_IM15          /*!< Extended line 15 */
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM16)
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR_IM16          /*!< Extended line 16 */
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR_IM17          /*!< Extended line 17 */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM18)
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR_IM18          /*!< Extended line 18 */
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR_IM19          /*!< Extended line 19 */
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM20)
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR_IM20          /*!< Extended line 20 */
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM21)
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR_IM21          /*!< Extended line 21 */
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM22)
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR_IM22          /*!< Extended line 22 */
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR_IM23          /*!< Extended line 23 */
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM24)
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR_IM24          /*!< Extended line 24 */
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM25)
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR_IM25          /*!< Extended line 25 */
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM26)
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_26                EXTI_IMR_IM26          /*!< Extended line 26 */
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM27)
ARM GAS  /tmp/ccGo3QYR.s 			page 171


 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_27                EXTI_IMR_IM27          /*!< Extended line 27 */
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM28)
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR_IM28          /*!< Extended line 28 */
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM29)
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR_IM29          /*!< Extended line 29 */
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM30)
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR_IM30          /*!< Extended line 30 */
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR_IM31)
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR_IM31          /*!< Extended line 31 */
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          EXTI_IMR_IM            /*!< All Extended line not reserved*/
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_32                EXTI_IMR2_IM32          /*!< Extended line 32 */
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM33)
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM34)
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_34                EXTI_IMR2_IM34          /*!< Extended line 34 */
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM35)
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_35                EXTI_IMR2_IM35          /*!< Extended line 35 */
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM36)
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM37)
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM38)
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_38                EXTI_IMR2_IM38          /*!< Extended line 38 */
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM39)
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_39                EXTI_IMR2_IM39          /*!< Extended line 39 */
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_IMR2_IM40)
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_40                EXTI_IMR2_IM40          /*!< Extended line 40 */
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         EXTI_IMR2_IM            /*!< All Extended line not reserved*
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 172


 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Write a value in EXTI register
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  __REG__ Register to be written
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Read a value in EXTI register
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  __REG__ Register to be read
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval Register value
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 173


 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****  * @{
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****  */
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_EnableIT_0_31
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
ARM GAS  /tmp/ccGo3QYR.s 			page 174


 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 1558              		.loc 7 325 0
 1559              		.cfi_startproc
 1560              		@ args = 0, pretend = 0, frame = 8
 1561              		@ frame_needed = 1, uses_anonymous_args = 0
 1562              		@ link register save eliminated.
 1563 0000 80B4     		push	{r7}
 1564              	.LCFI146:
 1565              		.cfi_def_cfa_offset 4
 1566              		.cfi_offset 7, -4
 1567 0002 83B0     		sub	sp, sp, #12
 1568              	.LCFI147:
 1569              		.cfi_def_cfa_offset 16
 1570 0004 00AF     		add	r7, sp, #0
 1571              	.LCFI148:
 1572              		.cfi_def_cfa_register 7
 1573 0006 7860     		str	r0, [r7, #4]
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->IMR, ExtiLine);
 1574              		.loc 7 326 0
 1575 0008 0549     		ldr	r1, .L78
 1576 000a 054B     		ldr	r3, .L78
 1577 000c 1A68     		ldr	r2, [r3]
 1578 000e 7B68     		ldr	r3, [r7, #4]
 1579 0010 1343     		orrs	r3, r3, r2
 1580 0012 0B60     		str	r3, [r1]
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 1581              		.loc 7 327 0
 1582 0014 0C37     		adds	r7, r7, #12
 1583              	.LCFI149:
 1584              		.cfi_def_cfa_offset 4
 1585 0016 BD46     		mov	sp, r7
 1586              	.LCFI150:
 1587              		.cfi_def_cfa_register 13
 1588              		@ sp needed
 1589 0018 5DF8047B 		ldr	r7, [sp], #4
 1590              	.LCFI151:
 1591              		.cfi_restore 7
 1592              		.cfi_def_cfa_offset 0
 1593 001c 7047     		bx	lr
 1594              	.L79:
 1595 001e 00BF     		.align	2
 1596              	.L78:
 1597 0020 00040140 		.word	1073808384
 1598              		.cfi_endproc
 1599              	.LFE314:
 1601              		.section	.text.LL_EXTI_EnableFallingTrig_0_31,"ax",%progbits
 1602              		.align	2
 1603              		.thumb
 1604              		.thumb_func
 1606              	LL_EXTI_EnableFallingTrig_0_31:
 1607              	.LFB332:
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
ARM GAS  /tmp/ccGo3QYR.s 			page 175


 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_DisableIT_0_31
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
ARM GAS  /tmp/ccGo3QYR.s 			page 176


 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR, ExtiLine);
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR2, ExtiLine);
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_IsEnabledIT_0_31
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
ARM GAS  /tmp/ccGo3QYR.s 			page 177


 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The reset value for the direct lines (lines from 32 to 34, line
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       39) is set to 1 in order to enable the interrupt by default.
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine));
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 178


 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_EnableEvent_0_31
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->EMR, ExtiLine);
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
ARM GAS  /tmp/ccGo3QYR.s 			page 179


 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->EMR2, ExtiLine);
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_DisableEvent_0_31
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 180


 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR, ExtiLine);
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR2, ExtiLine);
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR         EMx           LL_EXTI_IsEnabledEvent_0_31
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_26
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_27
ARM GAS  /tmp/ccGo3QYR.s 			page 181


 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_32
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_34
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine));
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_EnableRisingTrig_0_31
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
ARM GAS  /tmp/ccGo3QYR.s 			page 182


 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->RTSR, ExtiLine);
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.Rising and falling edge triggers can be set for
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR2        RTx           LL_EXTI_EnableRisingTrig_32_63
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->RTSR2, ExtiLine);
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
ARM GAS  /tmp/ccGo3QYR.s 			page 183


 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_DisableRisingTrig_0_31
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->RTSR, ExtiLine);
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR2        RTx           LL_EXTI_DisableRisingTrig_32_63
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
ARM GAS  /tmp/ccGo3QYR.s 			page 184


 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Check if rising edge trigger is enabled for Lines in range 0 to 31
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR        RTx           LL_EXTI_IsEnabledRisingTrig_0_31
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #if defined(EXTI_32_63_SUPPORT)
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Check if rising edge trigger is enabled for Lines in range 32 to 63
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll RTSR2        RTx           LL_EXTI_IsEnabledRisingTrig_32_63
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_35
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/ccGo3QYR.s 			page 185


 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine)
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   return (READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine));
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** #endif
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @}
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @{
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** 
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** /**
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       generated on these lines. If a falling edge on a configurable interrupt
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_FTSR register, the
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       pending bit is not set.
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *       condition.
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @rmtoll FTSR        FTx           LL_EXTI_EnableFallingTrig_0_31
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   * @retval None
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   */
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** {
 1608              		.loc 7 957 0
ARM GAS  /tmp/ccGo3QYR.s 			page 186


 1609              		.cfi_startproc
 1610              		@ args = 0, pretend = 0, frame = 8
 1611              		@ frame_needed = 1, uses_anonymous_args = 0
 1612              		@ link register save eliminated.
 1613 0000 80B4     		push	{r7}
 1614              	.LCFI152:
 1615              		.cfi_def_cfa_offset 4
 1616              		.cfi_offset 7, -4
 1617 0002 83B0     		sub	sp, sp, #12
 1618              	.LCFI153:
 1619              		.cfi_def_cfa_offset 16
 1620 0004 00AF     		add	r7, sp, #0
 1621              	.LCFI154:
 1622              		.cfi_def_cfa_register 7
 1623 0006 7860     		str	r0, [r7, #4]
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h ****   SET_BIT(EXTI->FTSR, ExtiLine);
 1624              		.loc 7 958 0
 1625 0008 0549     		ldr	r1, .L81
 1626 000a 054B     		ldr	r3, .L81
 1627 000c DA68     		ldr	r2, [r3, #12]
 1628 000e 7B68     		ldr	r3, [r7, #4]
 1629 0010 1343     		orrs	r3, r3, r2
 1630 0012 CB60     		str	r3, [r1, #12]
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_exti.h **** }
 1631              		.loc 7 959 0
 1632 0014 0C37     		adds	r7, r7, #12
 1633              	.LCFI155:
 1634              		.cfi_def_cfa_offset 4
 1635 0016 BD46     		mov	sp, r7
 1636              	.LCFI156:
 1637              		.cfi_def_cfa_register 13
 1638              		@ sp needed
 1639 0018 5DF8047B 		ldr	r7, [sp], #4
 1640              	.LCFI157:
 1641              		.cfi_restore 7
 1642              		.cfi_def_cfa_offset 0
 1643 001c 7047     		bx	lr
 1644              	.L82:
 1645 001e 00BF     		.align	2
 1646              	.L81:
 1647 0020 00040140 		.word	1073808384
 1648              		.cfi_endproc
 1649              	.LFE332:
 1651              		.section	.text.LL_USART_Enable,"ax",%progbits
 1652              		.align	2
 1653              		.thumb
 1654              		.thumb_func
 1656              	LL_USART_Enable:
 1657              	.LFB346:
 1658              		.file 8 "../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h"
   1:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
   2:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   3:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @file    stm32f3xx_ll_usart.h
   4:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief   Header file of USART LL module.
   6:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   7:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @attention
ARM GAS  /tmp/ccGo3QYR.s 			page 187


   8:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
   9:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  11:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * are permitted provided that the following conditions are met:
  13:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      this list of conditions and the following disclaimer.
  15:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      and/or other materials provided with the distribution.
  18:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      may be used to endorse or promote products derived from this software
  20:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      without specific prior written permission.
  21:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  22:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  33:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
  34:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  35:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  36:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifndef __STM32F3xx_LL_USART_H
  38:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __STM32F3xx_LL_USART_H
  39:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  40:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifdef __cplusplus
  41:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** extern "C" {
  42:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
  43:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  44:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Includes ------------------------------------------------------------------*/
  45:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #include "stm32f3xx.h"
  46:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  47:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  49:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  50:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  51:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined (USART1) || defined (USART2) || defined (USART3) || defined (UART4) || defined (UART5)
  52:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  53:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL USART
  54:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  55:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  56:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  57:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private types -------------------------------------------------------------*/
  58:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private variables ---------------------------------------------------------*/
  59:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  60:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private constants ---------------------------------------------------------*/
  61:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Constants USART Private Constants
  62:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  63:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  64:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 188


  65:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  66:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  67:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  68:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private macros ------------------------------------------------------------*/
  69:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  70:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Macros USART Private Macros
  71:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  72:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  73:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  74:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  75:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  76:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
  77:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  78:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported types ------------------------------------------------------------*/
  79:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  80:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_ES_INIT USART Exported Init structures
  81:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  82:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  83:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  84:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  85:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Init Structure definition
  86:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  87:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
  88:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
  89:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t BaudRate;                  /*!< This field defines expected Usart communication baud rat
  90:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  91:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
  92:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  93:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or receive
  94:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DATAWI
  95:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  96:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
  97:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  98:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
  99:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_STOPBI
 100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t Parity;                    /*!< Specifies the parity mode.
 104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PARITY
 105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is en
 109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DIRECT
 110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enab
 114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_HWCONT
 115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t OverSampling;              /*!< Specifies whether USART oversampling mode is 16 or 8.
 119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_OVERSA
 120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
ARM GAS  /tmp/ccGo3QYR.s 			page 189


 122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_InitTypeDef;
 124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Clock Init Structure definition
 127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
 129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockOutput;               /*!< Specifies whether the USART clock is enabled or disabled
 131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_CLOCK.
 132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_Disabl
 135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPolarity;             /*!< Specifies the steady state of the serial clock.
 138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_POLARI
 139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPhase;                /*!< Specifies the clock transition on which the bit capture 
 144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PHASE.
 145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t LastBitClockPulse;         /*!< Specifies whether the clock pulse corresponding to the l
 150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            data bit (MSB) has to be output on the SCLK pin in synch
 151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_LASTCL
 152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_ClockInitTypeDef;
 157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /* USE_FULL_LL_DRIVER */
 162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported constants --------------------------------------------------------*/
 164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Constants USART Exported Constants
 165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines
 169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_WriteReg function
 170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_PECF                       USART_ICR_PECF                /*!< Parity error fla
 173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_FECF                       USART_ICR_FECF                /*!< Framing error fl
 174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_NCF                        USART_ICR_NCF                 /*!< Noise detected f
 175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_ORECF                      USART_ICR_ORECF               /*!< Overrun error fl
 176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_IDLECF                     USART_ICR_IDLECF              /*!< Idle line detect
 177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_TCCF                       USART_ICR_TCCF                /*!< Transmission com
 178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_LBDCF                      USART_ICR_LBDCF               /*!< LIN break detect
ARM GAS  /tmp/ccGo3QYR.s 			page 190


 179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CTSCF                      USART_ICR_CTSCF               /*!< CTS flag */
 180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_RTOCF                      USART_ICR_RTOCF               /*!< Receiver timeout
 181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_EOBCF                      USART_ICR_EOBCF               /*!< End of block fla
 182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CMCF                       USART_ICR_CMCF                /*!< Character match 
 183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_WUCF                       USART_ICR_WUCF                /*!< Wakeup from Stop
 184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines
 189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_ReadReg function
 190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_PE                         USART_ISR_PE                  /*!< Parity error fla
 193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_FE                         USART_ISR_FE                  /*!< Framing error fl
 194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_NE                         USART_ISR_NE                  /*!< Noise detected f
 195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ORE                        USART_ISR_ORE                 /*!< Overrun error fl
 196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_IDLE                       USART_ISR_IDLE                /*!< Idle line detect
 197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RXNE                       USART_ISR_RXNE                /*!< Read data regist
 198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TC                         USART_ISR_TC                  /*!< Transmission com
 199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TXE                        USART_ISR_TXE                 /*!< Transmit data re
 200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_LBDF                       USART_ISR_LBDF                /*!< LIN break detect
 201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTSIF                      USART_ISR_CTSIF               /*!< CTS interrupt fl
 202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTS                        USART_ISR_CTS                 /*!< CTS flag */
 203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RTOF                       USART_ISR_RTOF                /*!< Receiver timeout
 204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_EOBF                       USART_ISR_EOBF                /*!< End of block fla
 205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRE                       USART_ISR_ABRE                /*!< Auto baud rate e
 206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRF                       USART_ISR_ABRF                /*!< Auto baud rate f
 207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_BUSY                       USART_ISR_BUSY                /*!< Busy flag */
 208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CMF                        USART_ISR_CMF                 /*!< Character match 
 209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_SBKF                       USART_ISR_SBKF                /*!< Send break flag 
 210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RWU                        USART_ISR_RWU                 /*!< Receiver wakeup 
 211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_WUF                        USART_ISR_WUF                 /*!< Wakeup from Stop
 212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TEACK                      USART_ISR_TEACK               /*!< Transmit enable 
 213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_REACK                      USART_ISR_REACK               /*!< Receive enable a
 214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IT IT Defines
 219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    IT defines which can be used with LL_USART_ReadReg and  LL_USART_WriteReg functions
 220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              /*!< IDLE interrupt e
 223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RXNEIE                     USART_CR1_RXNEIE              /*!< Read data regist
 224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TCIE                       USART_CR1_TCIE                /*!< Transmission com
 225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TXEIE                      USART_CR1_TXEIE               /*!< Transmit data re
 226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_PEIE                       USART_CR1_PEIE                /*!< Parity error */
 227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_CMIE                       USART_CR1_CMIE                /*!< Character match 
 228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RTOIE                      USART_CR1_RTOIE               /*!< Receiver timeout
 229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_EOBIE                      USART_CR1_EOBIE               /*!< End of Block int
 230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               /*!< LIN break detect
 231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_EIE                        USART_CR3_EIE                 /*!< Error interrupt 
 232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               /*!< CTS interrupt en
 233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_WUFIE                      USART_CR3_WUFIE               /*!< Wakeup from Stop
 234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
ARM GAS  /tmp/ccGo3QYR.s 			page 191


 236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DIRECTION Communication Direction
 239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_NONE                 0x00000000U                        /*!< Transmitter
 242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_RX                   USART_CR1_RE                       /*!< Transmitter
 243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX                   USART_CR1_TE                       /*!< Transmitter
 244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter
 245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PARITY Parity Control
 250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_NONE                    0x00000000U                          /*!< Parity co
 253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        /*!< Parity co
 254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       /*!< Parity co
 255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP Wakeup
 260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_IDLELINE                0x00000000U           /*!<  USART wake up from Mute
 263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        /*!<  USART wake up from Mute
 264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DATAWIDTH Datawidth
 269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USART_7BITS_SUPPORT)
 272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_7B                   USART_CR1_M1            /*!< 7 bits word length : S
 273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M0            /*!< 9 bits word length : S
 275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #else
 276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M             /*!< 9 bits word length : S
 278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
 279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_OVERSAMPLING Oversampling
 284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_16                0x00000000U            /*!< Oversampling by 16 */
 287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        /*!< Oversampling by 8 */
 288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
ARM GAS  /tmp/ccGo3QYR.s 			page 192


 293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLOCK Clock Signal
 294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_DISABLE                  0x00000000U            /*!< Clock signal not provid
 298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        /*!< Clock signal provided *
 299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
 303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse
 305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           /*!< The clock pulse of the l
 308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        /*!< The clock pulse of the l
 309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PHASE Clock Phase
 314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_1EDGE                    0x00000000U           /*!< The first clock transiti
 317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        /*!< The second clock transit
 318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_POLARITY Clock Polarity
 323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_LOW                   0x00000000U           /*!< Steady low value on SCLK
 326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        /*!< Steady high value on SCL
 327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_STOPBITS Stop Bits
 332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           /*!< 0.5
 335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1                     0x00000000U                                /*!< 1 s
 336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      /*!< 1.5
 337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           /*!< 2 s
 338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXRX TX RX Pins Swap
 343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_STANDARD                  0x00000000U           /*!< TX/RX pins are used as d
 346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_SWAPPED                   (USART_CR2_SWAP)      /*!< TX and RX pins functions
 347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 193


 350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
 352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_STANDARD           0x00000000U           /*!< RX pin signal works usin
 355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_INVERTED           (USART_CR2_RXINV)     /*!< RX pin signal values are
 356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
 361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_STANDARD           0x00000000U           /*!< TX pin signal works usin
 364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_INVERTED           (USART_CR2_TXINV)     /*!< TX pin signal values are
 365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion
 370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_POSITIVE          0x00000000U           /*!< Logical data from the da
 373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_NEGATIVE          USART_CR2_DATAINV     /*!< Logical data from the da
 374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BITORDER Bit Order
 379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_LSBFIRST              0x00000000U           /*!< data is transmitted/rece
 382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_MSBFIRST              USART_CR2_MSBFIRST    /*!< data is transmitted/rece
 383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection
 388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT    0x00000000U                                 /*!< Me
 391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0                         /*!< Fa
 392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME    USART_CR2_ABRMODE_1                         /*!< 0x
 393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME    (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x
 394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection
 399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_4B              0x00000000U           /*!< 4-bit address detection 
 402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_7B              USART_CR2_ADDM7       /*!< 7-bit address detection 
 403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 194


 407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_HWCONTROL Hardware Control
 408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_NONE                 0x00000000U                          /*!< CTS and R
 411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       /*!< RTS outpu
 412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       /*!< CTS mode 
 413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< CTS and R
 414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation
 419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_ADDRESS              0x00000000U                             /*!< Wake u
 422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_STARTBIT             USART_CR3_WUS_1                         /*!< Wake u
 423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_RXNE                 (USART_CR3_WUS_0 | USART_CR3_WUS_1)     /*!< Wake u
 424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IRDA_POWER IrDA Power
 429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_NORMAL              0x00000000U           /*!< IrDA normal power mode *
 432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        /*!< IrDA low power mode */
 433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length
 438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_10B            0x00000000U           /*!< 10-bit break detection m
 441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        /*!< 11-bit break detection m
 442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity
 447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_HIGH               0x00000000U           /*!< DE signal is active high
 450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_LOW                USART_CR3_DEP         /*!< DE signal is active low 
 451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data
 456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_TRANSMIT          0x00000000U          /*!< Get address of data regis
 459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_RECEIVE           0x00000001U          /*!< Get address of data regis
 460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 195


 464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported macro ------------------------------------------------------------*/
 469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Macros USART Exported Macros
 470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros
 474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write a value in USART register
 479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
 480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be written
 481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __VALUE__ Value to be written in the register
 482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VAL
 485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read a value in USART register
 488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
 489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be read
 490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Register value
 491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper
 498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)
 504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case
 507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __BAUDRATE__) ((((__PERIPHCLK__)*2) + ((__BAUDRATE_
 509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)
 513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case
 516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __BAUDRATE__) (((__PERIPHCLK__) + ((__BAUDRATE__)/
 518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
ARM GAS  /tmp/ccGo3QYR.s 			page 196


 521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported functions --------------------------------------------------------*/
 528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Functions USART Exported Functions
 530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration Configuration functions
 534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Enable
 539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Enable
 540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
 544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1659              		.loc 8 544 0
 1660              		.cfi_startproc
 1661              		@ args = 0, pretend = 0, frame = 8
 1662              		@ frame_needed = 1, uses_anonymous_args = 0
 1663              		@ link register save eliminated.
 1664 0000 80B4     		push	{r7}
 1665              	.LCFI158:
 1666              		.cfi_def_cfa_offset 4
 1667              		.cfi_offset 7, -4
 1668 0002 83B0     		sub	sp, sp, #12
 1669              	.LCFI159:
 1670              		.cfi_def_cfa_offset 16
 1671 0004 00AF     		add	r7, sp, #0
 1672              	.LCFI160:
 1673              		.cfi_def_cfa_register 7
 1674 0006 7860     		str	r0, [r7, #4]
 545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UE);
 1675              		.loc 8 545 0
 1676 0008 7B68     		ldr	r3, [r7, #4]
 1677 000a 1B68     		ldr	r3, [r3]
 1678 000c 43F00102 		orr	r2, r3, #1
 1679 0010 7B68     		ldr	r3, [r7, #4]
 1680 0012 1A60     		str	r2, [r3]
 546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1681              		.loc 8 546 0
 1682 0014 0C37     		adds	r7, r7, #12
 1683              	.LCFI161:
 1684              		.cfi_def_cfa_offset 4
 1685 0016 BD46     		mov	sp, r7
 1686              	.LCFI162:
 1687              		.cfi_def_cfa_register 13
 1688              		@ sp needed
 1689 0018 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccGo3QYR.s 			page 197


 1690              	.LCFI163:
 1691              		.cfi_restore 7
 1692              		.cfi_def_cfa_offset 0
 1693 001c 7047     		bx	lr
 1694              		.cfi_endproc
 1695              	.LFE346:
 1697 001e 00BF     		.section	.text.LL_USART_SetTransferDirection,"ax",%progbits
 1698              		.align	2
 1699              		.thumb
 1700              		.thumb_func
 1702              	LL_USART_SetTransferDirection:
 1703              	.LFB356:
 547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Disable (all USART prescalers and outputs are disabled)
 550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When USART is disabled, USART prescalers and outputs are stopped immediately,
 551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         and current operations are discarded. The configuration of the USART is kept, but all t
 552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         flags, in the USARTx_ISR are set to their default values.
 553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Disable
 554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
 558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled
 564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_IsEnabled
 565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
 569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART enabled in STOP Mode.
 575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is enabled, USART is able to wake up the MCU from Stop mode, provide
 576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         USART clock selection is HSI or LSE in RCC.
 577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_EnableInStopMode
 580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)
 584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UESM);
 586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART disabled in STOP Mode.
 590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is disabled, USART is not able to wake up the MCU from Stop mode
 591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  /tmp/ccGo3QYR.s 			page 198


 592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_DisableInStopMode
 594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)
 598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UESM);
 600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not)
 604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_IsEnabledInStopMode
 607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)
 611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM));
 613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
 617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_EnableDirectionRx
 618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)
 622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RE);
 624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Disable
 628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_DisableDirectionRx
 629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)
 633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
 635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Enable
 639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_EnableDirectionTx
 640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)
 644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TE);
 646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 199


 649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Disable
 650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_DisableDirectionTx
 651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)
 655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TE);
 657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure simultaneously enabled/disabled states
 661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         of Transmitter and Receiver
 662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_SetTransferDirection\n
 663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_SetTransferDirection
 664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  TransferDirection This parameter can be one of the following values:
 666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirectio
 673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1704              		.loc 8 673 0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 8
 1707              		@ frame_needed = 1, uses_anonymous_args = 0
 1708              		@ link register save eliminated.
 1709 0000 80B4     		push	{r7}
 1710              	.LCFI164:
 1711              		.cfi_def_cfa_offset 4
 1712              		.cfi_offset 7, -4
 1713 0002 83B0     		sub	sp, sp, #12
 1714              	.LCFI165:
 1715              		.cfi_def_cfa_offset 16
 1716 0004 00AF     		add	r7, sp, #0
 1717              	.LCFI166:
 1718              		.cfi_def_cfa_register 7
 1719 0006 7860     		str	r0, [r7, #4]
 1720 0008 3960     		str	r1, [r7]
 674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 1721              		.loc 8 674 0
 1722 000a 7B68     		ldr	r3, [r7, #4]
 1723 000c 1B68     		ldr	r3, [r3]
 1724 000e 23F00C02 		bic	r2, r3, #12
 1725 0012 3B68     		ldr	r3, [r7]
 1726 0014 1A43     		orrs	r2, r2, r3
 1727 0016 7B68     		ldr	r3, [r7, #4]
 1728 0018 1A60     		str	r2, [r3]
 675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1729              		.loc 8 675 0
 1730 001a 0C37     		adds	r7, r7, #12
 1731              	.LCFI167:
 1732              		.cfi_def_cfa_offset 4
 1733 001c BD46     		mov	sp, r7
ARM GAS  /tmp/ccGo3QYR.s 			page 200


 1734              	.LCFI168:
 1735              		.cfi_def_cfa_register 13
 1736              		@ sp needed
 1737 001e 5DF8047B 		ldr	r7, [sp], #4
 1738              	.LCFI169:
 1739              		.cfi_restore 7
 1740              		.cfi_def_cfa_offset 0
 1741 0022 7047     		bx	lr
 1742              		.cfi_endproc
 1743              	.LFE356:
 1745              		.section	.text.LL_USART_ConfigCharacter,"ax",%progbits
 1746              		.align	2
 1747              		.thumb
 1748              		.thumb_func
 1750              	LL_USART_ConfigCharacter:
 1751              	.LFB381:
 676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return enabled/disabled states of Transmitter and Receiver
 679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_GetTransferDirection\n
 680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_GetTransferDirection
 681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)
 689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE));
 691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Parity (enabled/disabled and parity mode if enabled).
 695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This function selects if hardware parity control (generation and detection) is enabled 
 696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at th
 697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (9th or 8th bit depending on data width) and parity is checked on the received data.
 698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_SetParity\n
 699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_SetParity
 700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
 702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)
 708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
 714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_GetParity\n
 715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_GetParity
 716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /tmp/ccGo3QYR.s 			page 201


 717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
 723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Wake Up method from Mute mode.
 729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_SetWakeUpMethod
 730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Method This parameter can be one of the following values:
 732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)
 737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method);
 739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Receiver Wake Up method from Mute mode
 743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_GetWakeUpMethod
 744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)
 750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE));
 752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Word length (i.e. nb of data bits, excluding start and stop bits)
 756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_SetDataWidth\n
 757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_SetDataWidth
 758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
 760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)
 768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
ARM GAS  /tmp/ccGo3QYR.s 			page 202


 774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_GetDataWidth\n
 775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_GetDataWidth
 776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)
 785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Allow switch between Mute Mode and Active mode
 791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_EnableMuteMode
 792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)
 796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_MME);
 798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
 802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_DisableMuteMode
 803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)
 807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_MME);
 809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if switch between Mute Mode and Active mode is allowed
 813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_IsEnabledMuteMode
 814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)
 818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME));
 820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Oversampling to 8-bit or 16-bit mode
 824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_SetOverSampling
 825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
 827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 203


 831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
 832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Oversampling mode
 838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_GetOverSampling
 839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)
 845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8));
 847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure if Clock pulse of the last data bit is output to the SCLK pin or not
 851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_SetLastClkPulseOutput
 854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LastBitClockPulse This parameter can be one of the following values:
 856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPul
 861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse);
 863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Clock pulse of the last data bit output configuration
 867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Last bit Clock pulse output to the SCLK pin or not)
 868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_GetLastClkPulseOutput
 871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)
 877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL));
 879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the phase of the clock output on the SCLK pin in synchronous mode
 883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_SetClockPhase
 886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPhase This parameter can be one of the following values:
ARM GAS  /tmp/ccGo3QYR.s 			page 204


 888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)
 893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase);
 895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return phase of the clock output on the SCLK pin in synchronous mode
 899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_GetClockPhase
 902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)
 908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA));
 910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the polarity of the clock output on the SCLK pin in synchronous mode
 914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_SetClockPolarity
 917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)
 924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity);
 926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return polarity of the clock output on the SCLK pin in synchronous mode
 930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_GetClockPolarity
 933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)
 939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL));
 941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Clock signal format (Phase Polarity and choice about output of last bit clock
ARM GAS  /tmp/ccGo3QYR.s 			page 205


 945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
 948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Phase configuration using @ref LL_USART_SetClockPhase() function
 949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function
 950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutpu
 951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_ConfigClock\n
 952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CPOL          LL_USART_ConfigClock\n
 953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LBCL          LL_USART_ConfigClock
 954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Phase This parameter can be one of the following values:
 956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
 959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LBCPOutput This parameter can be one of the following values:
 962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity,
 967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCP
 969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Clock output on SCLK pin
 973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_EnableSCLKOutput
 976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)
 980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
 982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Clock output on SCLK pin
 986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_DisableSCLKOutput
 989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)
 993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Clock output on SCLK pin is enabled
 999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
1000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
1001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_IsEnabledSCLKOutput
ARM GAS  /tmp/ccGo3QYR.s 			page 206


1002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)
1006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN));
1008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set the length of the stop bits
1012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_SetStopBitsLength
1013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
1022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve the length of the stop bits
1028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_GetStopBitsLength
1029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
1037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
1039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
1043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
1044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Data Width configuration using @ref LL_USART_SetDataWidth() function
1045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Parity Control and mode configuration using @ref LL_USART_SetParity() function
1046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function
1047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_ConfigCharacter\n
1048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_ConfigCharacter\n
1049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M0            LL_USART_ConfigCharacter\n
1050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_ConfigCharacter\n
1051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigCharacter
1052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
1054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
1055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
1056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
1057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
1058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
ARM GAS  /tmp/ccGo3QYR.s 			page 207


1059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
1060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
1061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
1067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
1068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t P
1071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                               uint32_t StopBits)
1072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1752              		.loc 8 1072 0
 1753              		.cfi_startproc
 1754              		@ args = 0, pretend = 0, frame = 16
 1755              		@ frame_needed = 1, uses_anonymous_args = 0
 1756              		@ link register save eliminated.
 1757 0000 80B4     		push	{r7}
 1758              	.LCFI170:
 1759              		.cfi_def_cfa_offset 4
 1760              		.cfi_offset 7, -4
 1761 0002 85B0     		sub	sp, sp, #20
 1762              	.LCFI171:
 1763              		.cfi_def_cfa_offset 24
 1764 0004 00AF     		add	r7, sp, #0
 1765              	.LCFI172:
 1766              		.cfi_def_cfa_register 7
 1767 0006 F860     		str	r0, [r7, #12]
 1768 0008 B960     		str	r1, [r7, #8]
 1769 000a 7A60     		str	r2, [r7, #4]
 1770 000c 3B60     		str	r3, [r7]
1073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 1771              		.loc 8 1073 0
 1772 000e FB68     		ldr	r3, [r7, #12]
 1773 0010 1B68     		ldr	r3, [r3]
 1774 0012 23F08053 		bic	r3, r3, #268435456
 1775 0016 23F4B053 		bic	r3, r3, #5632
 1776 001a 7968     		ldr	r1, [r7, #4]
 1777 001c BA68     		ldr	r2, [r7, #8]
 1778 001e 0A43     		orrs	r2, r2, r1
 1779 0020 1A43     		orrs	r2, r2, r3
 1780 0022 FB68     		ldr	r3, [r7, #12]
 1781 0024 1A60     		str	r2, [r3]
1074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 1782              		.loc 8 1074 0
 1783 0026 FB68     		ldr	r3, [r7, #12]
 1784 0028 5B68     		ldr	r3, [r3, #4]
 1785 002a 23F44052 		bic	r2, r3, #12288
 1786 002e 3B68     		ldr	r3, [r7]
 1787 0030 1A43     		orrs	r2, r2, r3
 1788 0032 FB68     		ldr	r3, [r7, #12]
 1789 0034 5A60     		str	r2, [r3, #4]
1075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1790              		.loc 8 1075 0
 1791 0036 1437     		adds	r7, r7, #20
ARM GAS  /tmp/ccGo3QYR.s 			page 208


 1792              	.LCFI173:
 1793              		.cfi_def_cfa_offset 4
 1794 0038 BD46     		mov	sp, r7
 1795              	.LCFI174:
 1796              		.cfi_def_cfa_register 13
 1797              		@ sp needed
 1798 003a 5DF8047B 		ldr	r7, [sp], #4
 1799              	.LCFI175:
 1800              		.cfi_restore 7
 1801              		.cfi_def_cfa_offset 0
 1802 003e 7047     		bx	lr
 1803              		.cfi_endproc
 1804              	.LFE381:
 1806              		.section	.text.LL_USART_SetBaudRate,"ax",%progbits
 1807              		.align	2
 1808              		.thumb
 1809              		.thumb_func
 1811              	LL_USART_SetBaudRate:
 1812              	.LFB417:
1076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX/RX pins swapping setting.
1079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_SetTXRXSwap
1080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  SwapConfig This parameter can be one of the following values:
1082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)
1087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
1089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX/RX pins swapping configuration.
1093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_GetTXRXSwap
1094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)
1100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP));
1102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure RX pin active level logic
1106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_SetRXPinLevel
1107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
ARM GAS  /tmp/ccGo3QYR.s 			page 209


1114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod);
1116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve RX pin active level logic configuration
1120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_GetRXPinLevel
1121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)
1127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV));
1129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX pin active level logic
1133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_SetTXPinLevel
1134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod);
1143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX pin active level logic configuration
1147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_GetTXPinLevel
1148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)
1154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV));
1156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Binary data logic.
1160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Allow to define how Logical data from the data register are send/received :
1161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
1162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_SetBinaryDataLogic
1163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataLogic This parameter can be one of the following values:
1165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)
1170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 210


1171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic);
1172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Binary data configuration
1176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_GetBinaryDataLogic
1177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)
1183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV));
1185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
1189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_SetTransferBitOrder
1192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BitOrder This parameter can be one of the following values:
1194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)
1199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
1201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return transfer bit order (either Less or Most Significant Bit First)
1205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_GetTransferBitOrder
1208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)
1214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST));
1216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Auto Baud-Rate Detection
1220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_EnableAutoBaudRate
1223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)
1227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 211


1228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_ABREN);
1229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Auto Baud-Rate Detection
1233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_DisableAutoBaudRate
1236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)
1240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN);
1242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Auto Baud-Rate Detection mechanism is enabled
1246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_IsEnabledAutoBaud
1249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)
1253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN));
1255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Auto Baud-Rate mode bits
1259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_SetAutoBaudRateMode
1262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoBaudRateMode This parameter can be one of the following values:
1264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)
1271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode);
1273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Auto Baud-Rate mode
1277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_GetAutoBaudRateMode
1280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
ARM GAS  /tmp/ccGo3QYR.s 			page 212


1285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)
1288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE));
1290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout
1294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_EnableRxTimeout
1295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)
1299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_RTOEN);
1301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout
1305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_DisableRxTimeout
1306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)
1310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN);
1312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Receiver Timeout feature is enabled
1316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_IsEnabledRxTimeout
1317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)
1321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN));
1323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Address of the USART node.
1327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
1328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with address mark detection.
1329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
1330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (b7-b4 should be set to 0)
1331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
1332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (This is used in multiprocessor communication during Mute mode or Stop mode,
1333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with 7-bit address mark detection.
1334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         The MSB of the character sent by the transmitter should be equal to 1.
1335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         It may also be used for character detection during normal reception,
1336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Mute mode inactive (for example, end of block detection in ModBus protocol).
1337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
1338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         value and CMF flag is set on match)
1339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_ConfigNodeAddress\n
1340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          ADDM7         LL_USART_ConfigNodeAddress
1341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  /tmp/ccGo3QYR.s 			page 213


1342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AddressLen This parameter can be one of the following values:
1343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  NodeAddress 4 or 7 bit Address of the USART node.
1346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_
1349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
1351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****              (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
1352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return 8 bit Address of the USART node as set in ADD field of CR2.
1356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   If 4-bit Address Detection is selected in ADDM7,
1357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
1358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         If 7-bit Address Detection is selected in ADDM7,
1359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
1360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_GetNodeAddress
1361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255)
1363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)
1365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
1367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
1371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADDM7         LL_USART_GetNodeAddressLen
1372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)
1378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7));
1380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RTS HW Flow Control
1384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_EnableRTSHWFlowCtrl
1387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_RTSE);
1393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RTS HW Flow Control
1397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
ARM GAS  /tmp/ccGo3QYR.s 			page 214


1399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_DisableRTSHWFlowCtrl
1400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE);
1406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS HW Flow Control
1410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_EnableCTSHWFlowCtrl
1413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSE);
1419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS HW Flow Control
1423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_DisableCTSHWFlowCtrl
1426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE);
1432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure HW Flow Control mode (both CTS and RTS)
1436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_SetHWFlowCtrl\n
1439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_SetHWFlowCtrl
1440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  HardwareFlowControl This parameter can be one of the following values:
1442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
1449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
1451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return HW Flow Control configuration (both CTS and RTS)
1455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  /tmp/ccGo3QYR.s 			page 215


1456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_GetHWFlowCtrl\n
1458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_GetHWFlowCtrl
1459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
1467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
1469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable One bit sampling method
1473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_EnableOneBitSamp
1474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)
1478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable One bit sampling method
1484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_DisableOneBitSamp
1485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)
1489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if One bit sampling method is enabled
1495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_IsEnabledOneBitSamp
1496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)
1500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT));
1502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Overrun detection
1506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_EnableOverrunDetect
1507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)
1511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS);
ARM GAS  /tmp/ccGo3QYR.s 			page 216


1513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Overrun detection
1517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
1518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
1522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Overrun detection is enabled
1528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_IsEnabledOverrunDetect
1529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)
1533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS);
1535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_SetWKUPType
1542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Type This parameter can be one of the following values:
1544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)
1550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type);
1552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_GetWKUPType
1559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)
1566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS));
1568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 217


1570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure USART BRR register for achieving expected Baud Rate value.
1572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Compute and set USARTDIV value in BRR Register (full BRR content)
1573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values
1574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Peripheral clock and Baud rate values provided as function parameters should be valid
1575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Baud rate value != 0)
1576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_SetBaudRate
1578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BaudRate Baud Rate
1584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverS
1587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                           uint32_t BaudRate)
1588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1813              		.loc 8 1588 0
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 16
 1816              		@ frame_needed = 1, uses_anonymous_args = 0
 1817              		@ link register save eliminated.
 1818 0000 B0B4     		push	{r4, r5, r7}
 1819              	.LCFI176:
 1820              		.cfi_def_cfa_offset 12
 1821              		.cfi_offset 4, -12
 1822              		.cfi_offset 5, -8
 1823              		.cfi_offset 7, -4
 1824 0002 85B0     		sub	sp, sp, #20
 1825              	.LCFI177:
 1826              		.cfi_def_cfa_offset 32
 1827 0004 00AF     		add	r7, sp, #0
 1828              	.LCFI178:
 1829              		.cfi_def_cfa_register 7
 1830 0006 F860     		str	r0, [r7, #12]
 1831 0008 B960     		str	r1, [r7, #8]
 1832 000a 7A60     		str	r2, [r7, #4]
 1833 000c 3B60     		str	r3, [r7]
1589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t usartdiv = 0x0U;
 1834              		.loc 8 1589 0
 1835 000e 0025     		movs	r5, #0
1590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t brrtemp = 0x0U;
 1836              		.loc 8 1590 0
 1837 0010 0024     		movs	r4, #0
1591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
 1838              		.loc 8 1592 0
 1839 0012 7B68     		ldr	r3, [r7, #4]
 1840 0014 B3F5004F 		cmp	r3, #32768
 1841 0018 14D1     		bne	.L87
1593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 1842              		.loc 8 1594 0
 1843 001a BB68     		ldr	r3, [r7, #8]
 1844 001c 5A00     		lsls	r2, r3, #1
ARM GAS  /tmp/ccGo3QYR.s 			page 218


 1845 001e 3B68     		ldr	r3, [r7]
 1846 0020 5B08     		lsrs	r3, r3, #1
 1847 0022 1A44     		add	r2, r2, r3
 1848 0024 3B68     		ldr	r3, [r7]
 1849 0026 B2FBF3F3 		udiv	r3, r2, r3
 1850 002a 9BB2     		uxth	r3, r3
 1851 002c 1D46     		mov	r5, r3
1595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp = usartdiv & 0xFFF0U;
 1852              		.loc 8 1595 0
 1853 002e 4FF6F074 		movw	r4, #65520
 1854 0032 2C40     		ands	r4, r4, r5
1596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 1855              		.loc 8 1596 0
 1856 0034 05F00F03 		and	r3, r5, #15
 1857 0038 5B08     		lsrs	r3, r3, #1
 1858 003a 9BB2     		uxth	r3, r3
 1859 003c 1C43     		orrs	r4, r4, r3
1597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = brrtemp;
 1860              		.loc 8 1597 0
 1861 003e FB68     		ldr	r3, [r7, #12]
 1862 0040 DC60     		str	r4, [r3, #12]
 1863 0042 0AE0     		b	.L86
 1864              	.L87:
1598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 1865              		.loc 8 1601 0
 1866 0044 3B68     		ldr	r3, [r7]
 1867 0046 5A08     		lsrs	r2, r3, #1
 1868 0048 BB68     		ldr	r3, [r7, #8]
 1869 004a 1A44     		add	r2, r2, r3
 1870 004c 3B68     		ldr	r3, [r7]
 1871 004e B2FBF3F3 		udiv	r3, r2, r3
 1872 0052 9BB2     		uxth	r3, r3
 1873 0054 1A46     		mov	r2, r3
 1874 0056 FB68     		ldr	r3, [r7, #12]
 1875 0058 DA60     		str	r2, [r3, #12]
 1876              	.L86:
1602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1877              		.loc 8 1603 0
 1878 005a 1437     		adds	r7, r7, #20
 1879              	.LCFI179:
 1880              		.cfi_def_cfa_offset 12
 1881 005c BD46     		mov	sp, r7
 1882              	.LCFI180:
 1883              		.cfi_def_cfa_register 13
 1884              		@ sp needed
 1885 005e B0BC     		pop	{r4, r5, r7}
 1886              	.LCFI181:
 1887              		.cfi_restore 7
 1888              		.cfi_restore 5
 1889              		.cfi_restore 4
 1890              		.cfi_def_cfa_offset 0
 1891 0060 7047     		bx	lr
 1892              		.cfi_endproc
ARM GAS  /tmp/ccGo3QYR.s 			page 219


 1893              	.LFE417:
 1895 0062 00BF     		.section	.text.LL_USART_IsActiveFlag_TEACK,"ax",%progbits
 1896              		.align	2
 1897              		.thumb
 1898              		.thumb_func
 1900              	LL_USART_IsActiveFlag_TEACK:
 1901              	.LFB486:
1604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return current Baud Rate value, according to USARTDIV present in BRR register
1607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (full BRR content), and to used Peripheral Clock and Oversampling mode values
1608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be ret
1609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_GetBaudRate
1611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Baud Rate
1617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t O
1619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t usartdiv = 0x0U;
1621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t brrresult = 0x0U;
1622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   usartdiv = USARTx->BRR;
1624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
1626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFF7U) != 0U)
1628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;
1630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = (PeriphClk * 2U) / usartdiv;
1631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFFFU) != 0U)
1636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = PeriphClk / usartdiv;
1638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (brrresult);
1641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Time Out Value (expressed in nb of bits duration)
1645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_SetRxTimeout
1646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)
1651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout);
1653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 220


1654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Receiver Time Out Value (expressed in nb of bits duration)
1657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_GetRxTimeout
1658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)
1662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO));
1664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Block Length value in reception
1668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_SetBlockLength
1669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BlockLength Value between Min_Data=0x00 and Max_Data=0xFF
1671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)
1674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos);
1676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Block Length value in reception
1680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_GetBlockLength
1681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
1683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)
1685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos);
1687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature
1694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IrDA mode
1699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_EnableIrda
1702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)
1706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
1708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 221


1711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IrDA mode
1712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_DisableIrda
1715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)
1719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_IREN);
1721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if IrDA mode is enabled
1725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_IsEnabledIrda
1728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)
1732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN));
1734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure IrDA Power Mode (Normal or Low Power)
1738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_SetIrdaPowerMode
1741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PowerMode This parameter can be one of the following values:
1743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_LOW
1745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)
1748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode);
1750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve IrDA Power Mode configuration (Normal or Low Power)
1754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_GetIrdaPowerMode
1757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
1761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)
1763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP));
1765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 222


1768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Irda prescaler value, used for dividing the USART clock source
1769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetIrdaPrescaler
1773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF
1775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
1780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Irda prescaler value, used for dividing the USART clock source
1784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetIrdaPrescaler
1788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF)
1790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)
1792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feat
1801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard NACK transmission
1806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_EnableSmartcardNACK
1809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)
1813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_NACK);
1815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard NACK transmission
1819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_DisableSmartcardNACK
1822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 223


1825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)
1826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_NACK);
1828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard NACK transmission is enabled
1832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_IsEnabledSmartcardNACK
1835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)
1839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK));
1841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard mode
1845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_EnableSmartcard
1848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)
1852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
1854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard mode
1858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_DisableSmartcard
1861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)
1865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN);
1867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard mode is enabled
1871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_IsEnabledSmartcard
1874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)
1878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN));
1880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 224


1882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This bit-field specifies the number of retries in transmit and receive, in Smartcard mo
1887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In transmission mode, it specifies the number of automatic retransmission retries, befo
1888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         generating a transmission error (FE bit set).
1889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In reception mode, it specifies the number or erroneous reception trials, before genera
1890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         reception error (RXNE and PE bits set)
1891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_SetSmartcardAutoRetryCount
1892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoRetryCount Value between Min_Data=0 and Max_Data=7
1894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryC
1897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos);
1899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_GetSmartcardAutoRetryCount
1906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7)
1908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)
1910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos);
1912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard prescaler value, used for dividing the USART clock
1916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetSmartcardPrescaler
1920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0 and Max_Data=31
1922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
1927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard prescaler value, used for dividing the USART clock
1931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetSmartcardPrescaler
1935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31)
1937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)
ARM GAS  /tmp/ccGo3QYR.s 			page 225


1939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Guard time value, expressed in nb of baud clocks periods
1945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_SetSmartcardGuardTime
1949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  GuardTime Value between Min_Data=0x00 and Max_Data=0xFF
1951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)
1954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_GT, GuardTime << USART_GTPR_GT_Pos);
1956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Guard time value, expressed in nb of baud clocks periods
1960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_GetSmartcardGuardTime
1964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF)
1966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)
1968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos);
1970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex f
1977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Single Wire Half-Duplex mode
1982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_EnableHalfDuplex
1985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
1989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
1991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Single Wire Half-Duplex mode
1995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  /tmp/ccGo3QYR.s 			page 226


1996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_DisableHalfDuplex
1998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)
2002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
2004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Single Wire Half-Duplex mode is enabled
2008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_IsEnabledHalfDuplex
2011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)
2015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL));
2017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature
2024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set LIN Break Detection Length
2029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_SetLINBrkDetectionLen
2032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LINBDLength This parameter can be one of the following values:
2034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)
2039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength);
2041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return LIN Break Detection Length
2045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_GetLINBrkDetectionLen
2048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 227


2053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)
2054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL));
2056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN mode
2060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_EnableLIN
2063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)
2067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN mode
2073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_DisableLIN
2076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)
2080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN);
2082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if LIN mode is enabled
2086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_IsEnabledLIN
2089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)
2093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN));
2095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature
2102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits)
2107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_SetDEDeassertionTime
ARM GAS  /tmp/ccGo3QYR.s 			page 228


2110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)
2115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
2117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEDT (Driver Enable De-Assertion Time)
2121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_GetDEDeassertionTime
2124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)
2128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos);
2130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).
2134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_SetDEAssertionTime
2137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)
2142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
2144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEAT (Driver Enable Assertion Time)
2148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_GetDEAssertionTime
2151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)
2155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos);
2157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Driver Enable (DE) Mode
2161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_EnableDEMode
2164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 229


2167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)
2168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DEM);
2170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Driver Enable (DE) Mode
2174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_DisableDEMode
2177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)
2181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DEM);
2183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Driver Enable (DE) Mode is enabled
2187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_IsEnabledDEMode
2190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)
2194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM));
2196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select Driver Enable Polarity
2200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_SetDESignalPolarity
2203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
2205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)
2210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity);
2212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Driver Enable Polarity
2216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_GetDESignalPolarity
2219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 230


2224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)
2225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP));
2227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services
2234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)
2239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In UART mode, the following bits must be kept cleared:
2240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Asynchronous Mode
2252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigAsyncMode\n
2255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigAsyncMode\n
2256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigAsyncMode\n
2257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigAsyncMode\n
2258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigAsyncMode
2259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
2263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Asynchronous mode, the following bits must be kept cleared:
2265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, CLKEN bits in the USART_CR2 register,
2266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
2267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Synchronous Mode
2273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Synchronous mode, the following bits must be kept cleared:
2274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the USART in Synchronous mode.
2279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
2280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
ARM GAS  /tmp/ccGo3QYR.s 			page 231


2281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Synchronous Mode
2288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using
2289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSyncMode\n
2291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSyncMode\n
2292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSyncMode\n
2293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigSyncMode\n
2294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSyncMode
2295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)
2299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Synchronous mode, the following bits must be kept cleared:
2301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
2303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Synchronous mode */
2306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
2307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in LIN Mode
2311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In LIN mode, the following bits must be kept cleared:
2312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also set the UART/USART in LIN mode.
2317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function
2326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to LIN Mode
2327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using
2328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_ConfigLINMode\n
2330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigLINMode\n
2331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LINEN         LL_USART_ConfigLINMode\n
2332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigLINMode\n
2333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigLINMode\n
2334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigLINMode
2335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 232


2338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)
2339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In LIN mode, the following bits must be kept cleared:
2341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - STOP and CLKEN bits in the USART_CR2 register,
2342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
2343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP));
2344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL));
2345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Set the UART/USART in LIN mode */
2346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Half Duplex Mode
2351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Half Duplex mode, the following bits must be kept cleared:
2352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in Half Duplex mode.
2357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function
2365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Half Duplex Mode
2366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigHalfDuplexMode\n
2369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigHalfDuplexMode\n
2370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigHalfDuplexMode\n
2371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigHalfDuplexMode\n
2372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigHalfDuplexMode
2373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)
2377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Half Duplex mode, the following bits must be kept cleared:
2379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and IREN bits in the USART_CR3 register.*/
2381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
2383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Half Duplex mode */
2384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
2385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Smartcard Mode
2389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Smartcard mode, the following bits must be kept cleared:
2390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also configures Stop bits to 1.5 bits and
2394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         sets the USART in Smartcard mode (SCEN bit).
ARM GAS  /tmp/ccGo3QYR.s 			page 233


2395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Clock Output is also enabled (CLKEN).
2396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function
2405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Smartcard Mode
2406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSmartcardMode\n
2409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigSmartcardMode\n
2410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSmartcardMode\n
2411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSmartcardMode\n
2412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSmartcardMode
2413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)
2417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Smartcard mode, the following bits must be kept cleared:
2419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN and HDSEL bits in the USART_CR3 register.*/
2421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
2423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Configure Stop bits to 1.5 bits */
2424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Synchronous mode is activated by default */
2425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN));
2426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Smartcard mode */
2427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
2428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Irda Mode
2432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In IRDA mode, the following bits must be kept cleared:
2433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in IRDA mode (IREN bit).
2438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
2439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
2440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set IREN in CR3 using @ref LL_USART_EnableIrda() function
2447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Irda Mode
2448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Power mode, ...) should be set using
2449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigIrdaMode\n
2451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigIrdaMode\n
ARM GAS  /tmp/ccGo3QYR.s 			page 234


2452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigIrdaMode\n
2453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigIrdaMode\n
2454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigIrdaMode\n
2455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigIrdaMode
2456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)
2460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In IRDA mode, the following bits must be kept cleared:
2462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, STOP and CLKEN bits in the USART_CR2 register,
2463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and HDSEL bits in the USART_CR3 register.*/
2464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
2465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
2466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in IRDA mode */
2467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
2468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Multi processor Mode
2472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (several USARTs connected in a network, one of the USARTs can be the master,
2473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         its TX output connected to the RX inputs of the other slaves USARTs).
2474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In MultiProcessor mode, the following bits must be kept cleared:
2475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Multi processor Mode
2487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Wake Up Method, Node address, ...) should be set using
2488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigMultiProcessMode\n
2490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigMultiProcessMode\n
2491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigMultiProcessMode\n
2492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigMultiProcessMode\n
2493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigMultiProcessMode
2494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)
2498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Multi Processor mode, the following bits must be kept cleared:
2500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
2502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
2504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 235


2509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_FLAG_Management FLAG_Management
2511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Flag is set or not
2516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          PE            LL_USART_IsActiveFlag_PE
2517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)
2521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE));
2523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Framing Error Flag is set or not
2527:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
2528:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2529:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2530:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2531:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)
2532:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2533:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE));
2534:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2535:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2536:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2537:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Noise error detected Flag is set or not
2538:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          NF            LL_USART_IsActiveFlag_NE
2539:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2540:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2541:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2542:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)
2543:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2544:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE));
2545:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2546:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2547:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2548:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART OverRun Error Flag is set or not
2549:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
2550:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2551:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2552:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2553:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)
2554:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2555:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE));
2556:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2557:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2558:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2559:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE line detected Flag is set or not
2560:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
2561:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2562:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2563:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2564:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
2565:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 236


2566:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
2567:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2568:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2569:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2570:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Read Data Register Not Empty Flag is set or not
2571:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
2572:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2573:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2574:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2575:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
2576:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2577:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
2578:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2579:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2580:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2581:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Flag is set or not
2582:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
2583:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2584:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2585:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2586:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
2587:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2588:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
2589:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2590:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2591:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2592:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Data Register Empty Flag is set or not
2593:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
2594:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2595:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2596:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2597:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
2598:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2599:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
2600:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2601:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2602:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2603:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Flag is set or not
2604:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2605:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2606:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          LBDF          LL_USART_IsActiveFlag_LBD
2607:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2608:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2609:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2610:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)
2611:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2612:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF));
2613:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2614:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2615:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2616:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS interrupt Flag is set or not
2617:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2618:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2619:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTSIF         LL_USART_IsActiveFlag_nCTS
2620:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2621:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2622:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  /tmp/ccGo3QYR.s 			page 237


2623:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)
2624:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2625:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF));
2626:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2627:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2628:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2629:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Flag is set or not
2630:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2631:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2632:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTS           LL_USART_IsActiveFlag_CTS
2633:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2634:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2635:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2636:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)
2637:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2638:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS));
2639:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2640:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2641:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2642:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Time Out Flag is set or not
2643:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RTOF          LL_USART_IsActiveFlag_RTO
2644:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2645:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2646:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2647:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)
2648:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2649:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF));
2650:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2651:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2652:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2653:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Flag is set or not
2654:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2655:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2656:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          EOBF          LL_USART_IsActiveFlag_EOB
2657:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2658:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2659:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2660:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)
2661:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2662:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF));
2663:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2664:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2665:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2666:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Error Flag is set or not
2667:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
2668:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2669:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRE          LL_USART_IsActiveFlag_ABRE
2670:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2671:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2672:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2673:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)
2674:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2675:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE));
2676:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2677:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2678:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2679:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Flag is set or not
ARM GAS  /tmp/ccGo3QYR.s 			page 238


2680:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
2681:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2682:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRF          LL_USART_IsActiveFlag_ABR
2683:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2684:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2685:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2686:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)
2687:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2688:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF));
2689:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2690:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2691:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2692:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Busy Flag is set or not
2693:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          BUSY          LL_USART_IsActiveFlag_BUSY
2694:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2695:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2696:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2697:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)
2698:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2699:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY));
2700:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2701:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2702:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2703:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Flag is set or not
2704:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CMF           LL_USART_IsActiveFlag_CM
2705:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2706:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2707:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2708:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)
2709:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2710:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF));
2711:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2712:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2713:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2714:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Send Break Flag is set or not
2715:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          SBKF          LL_USART_IsActiveFlag_SBK
2716:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2717:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2718:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2719:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)
2720:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2721:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF));
2722:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2723:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2724:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2725:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Wake Up from mute mode Flag is set or not
2726:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RWU           LL_USART_IsActiveFlag_RWU
2727:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2728:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2729:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2730:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)
2731:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2732:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU));
2733:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2734:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2735:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2736:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from stop mode Flag is set or not
ARM GAS  /tmp/ccGo3QYR.s 			page 239


2737:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2738:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2739:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          WUF           LL_USART_IsActiveFlag_WKUP
2740:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2741:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2742:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2743:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)
2744:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2745:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF));
2746:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2747:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2748:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2749:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Enable Acknowledge Flag is set or not
2750:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
2751:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2752:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2753:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2754:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
2755:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1902              		.loc 8 2755 0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 8
 1905              		@ frame_needed = 1, uses_anonymous_args = 0
 1906              		@ link register save eliminated.
 1907 0000 80B4     		push	{r7}
 1908              	.LCFI182:
 1909              		.cfi_def_cfa_offset 4
 1910              		.cfi_offset 7, -4
 1911 0002 83B0     		sub	sp, sp, #12
 1912              	.LCFI183:
 1913              		.cfi_def_cfa_offset 16
 1914 0004 00AF     		add	r7, sp, #0
 1915              	.LCFI184:
 1916              		.cfi_def_cfa_register 7
 1917 0006 7860     		str	r0, [r7, #4]
2756:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK));
 1918              		.loc 8 2756 0
 1919 0008 7B68     		ldr	r3, [r7, #4]
 1920 000a DB69     		ldr	r3, [r3, #28]
 1921 000c 03F40013 		and	r3, r3, #2097152
 1922 0010 002B     		cmp	r3, #0
 1923 0012 14BF     		ite	ne
 1924 0014 0123     		movne	r3, #1
 1925 0016 0023     		moveq	r3, #0
 1926 0018 DBB2     		uxtb	r3, r3
2757:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1927              		.loc 8 2757 0
 1928 001a 1846     		mov	r0, r3
 1929 001c 0C37     		adds	r7, r7, #12
 1930              	.LCFI185:
 1931              		.cfi_def_cfa_offset 4
 1932 001e BD46     		mov	sp, r7
 1933              	.LCFI186:
 1934              		.cfi_def_cfa_register 13
 1935              		@ sp needed
 1936 0020 5DF8047B 		ldr	r7, [sp], #4
 1937              	.LCFI187:
ARM GAS  /tmp/ccGo3QYR.s 			page 240


 1938              		.cfi_restore 7
 1939              		.cfi_def_cfa_offset 0
 1940 0024 7047     		bx	lr
 1941              		.cfi_endproc
 1942              	.LFE486:
 1944 0026 00BF     		.section	.text.LL_USART_IsActiveFlag_REACK,"ax",%progbits
 1945              		.align	2
 1946              		.thumb
 1947              		.thumb_func
 1949              	LL_USART_IsActiveFlag_REACK:
 1950              	.LFB487:
2758:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2759:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2760:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Enable Acknowledge Flag is set or not
2761:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
2762:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2763:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2764:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2765:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
2766:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1951              		.loc 8 2766 0
 1952              		.cfi_startproc
 1953              		@ args = 0, pretend = 0, frame = 8
 1954              		@ frame_needed = 1, uses_anonymous_args = 0
 1955              		@ link register save eliminated.
 1956 0000 80B4     		push	{r7}
 1957              	.LCFI188:
 1958              		.cfi_def_cfa_offset 4
 1959              		.cfi_offset 7, -4
 1960 0002 83B0     		sub	sp, sp, #12
 1961              	.LCFI189:
 1962              		.cfi_def_cfa_offset 16
 1963 0004 00AF     		add	r7, sp, #0
 1964              	.LCFI190:
 1965              		.cfi_def_cfa_register 7
 1966 0006 7860     		str	r0, [r7, #4]
2767:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK));
 1967              		.loc 8 2767 0
 1968 0008 7B68     		ldr	r3, [r7, #4]
 1969 000a DB69     		ldr	r3, [r3, #28]
 1970 000c 03F48003 		and	r3, r3, #4194304
 1971 0010 002B     		cmp	r3, #0
 1972 0012 14BF     		ite	ne
 1973 0014 0123     		movne	r3, #1
 1974 0016 0023     		moveq	r3, #0
 1975 0018 DBB2     		uxtb	r3, r3
2768:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1976              		.loc 8 2768 0
 1977 001a 1846     		mov	r0, r3
 1978 001c 0C37     		adds	r7, r7, #12
 1979              	.LCFI191:
 1980              		.cfi_def_cfa_offset 4
 1981 001e BD46     		mov	sp, r7
 1982              	.LCFI192:
 1983              		.cfi_def_cfa_register 13
 1984              		@ sp needed
 1985 0020 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  /tmp/ccGo3QYR.s 			page 241


 1986              	.LCFI193:
 1987              		.cfi_restore 7
 1988              		.cfi_def_cfa_offset 0
 1989 0024 7047     		bx	lr
 1990              		.cfi_endproc
 1991              	.LFE487:
 1993 0026 00BF     		.section	.text.LL_USART_EnableIT_RXNE,"ax",%progbits
 1994              		.align	2
 1995              		.thumb
 1996              		.thumb_func
 1998              	LL_USART_EnableIT_RXNE:
 1999              	.LFB501:
2769:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2770:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2771:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2772:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Parity Error Flag
2773:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          PECF          LL_USART_ClearFlag_PE
2774:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2775:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2776:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2777:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
2778:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2779:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_PECF);
2780:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2781:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2782:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2783:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Framing Error Flag
2784:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
2785:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2786:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2787:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2788:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
2789:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2790:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_FECF);
2791:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2792:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2793:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2794:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Noise detected Flag
2795:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          NCF           LL_USART_ClearFlag_NE
2796:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2797:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2798:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2799:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
2800:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2801:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_NCF);
2802:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2803:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2804:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2805:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear OverRun Error Flag
2806:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
2807:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2808:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2809:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2810:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
2811:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2812:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
2813:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  /tmp/ccGo3QYR.s 			page 242


2814:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2815:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2816:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear IDLE line detected Flag
2817:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
2818:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2819:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2820:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2821:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
2822:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2823:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
2824:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2825:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2826:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2827:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Transmission Complete Flag
2828:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
2829:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2830:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2831:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2832:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
2833:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2834:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
2835:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2836:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2837:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2838:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2839:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear LIN Break Detection Flag
2840:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2841:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2842:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          LBDCF         LL_USART_ClearFlag_LBD
2843:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2844:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2845:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2846:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
2847:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2848:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
2849:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2850:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2851:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2852:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear CTS Interrupt Flag
2853:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2854:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2855:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CTSCF         LL_USART_ClearFlag_nCTS
2856:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2857:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2858:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2859:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)
2860:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2861:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CTSCF);
2862:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2863:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2864:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2865:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Receiver Time Out Flag
2866:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          RTOCF         LL_USART_ClearFlag_RTO
2867:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2868:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2869:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2870:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)
ARM GAS  /tmp/ccGo3QYR.s 			page 243


2871:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2872:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_RTOCF);
2873:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2874:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2875:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2876:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear End Of Block Flag
2877:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2878:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2879:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          EOBCF         LL_USART_ClearFlag_EOB
2880:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2881:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2882:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2883:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)
2884:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2885:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_EOBCF);
2886:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2887:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2888:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2889:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Character Match Flag
2890:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CMCF          LL_USART_ClearFlag_CM
2891:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2892:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2893:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2894:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)
2895:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2896:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CMCF);
2897:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2898:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2899:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2900:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Wake Up from stop mode Flag
2901:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2902:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2903:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          WUCF          LL_USART_ClearFlag_WKUP
2904:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2905:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2906:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2907:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)
2908:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2909:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_WUCF);
2910:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2911:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2912:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2913:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2914:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2915:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2916:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_IT_Management IT_Management
2917:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2918:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2919:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2920:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2921:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IDLE Interrupt
2922:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
2923:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2924:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2925:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2926:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
2927:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  /tmp/ccGo3QYR.s 			page 244


2928:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
2929:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2930:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2931:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2932:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RX Not Empty Interrupt
2933:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
2934:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2935:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2936:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2937:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
2938:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 2000              		.loc 8 2938 0
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 8
 2003              		@ frame_needed = 1, uses_anonymous_args = 0
 2004              		@ link register save eliminated.
 2005 0000 80B4     		push	{r7}
 2006              	.LCFI194:
 2007              		.cfi_def_cfa_offset 4
 2008              		.cfi_offset 7, -4
 2009 0002 83B0     		sub	sp, sp, #12
 2010              	.LCFI195:
 2011              		.cfi_def_cfa_offset 16
 2012 0004 00AF     		add	r7, sp, #0
 2013              	.LCFI196:
 2014              		.cfi_def_cfa_register 7
 2015 0006 7860     		str	r0, [r7, #4]
2939:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 2016              		.loc 8 2939 0
 2017 0008 7B68     		ldr	r3, [r7, #4]
 2018 000a 1B68     		ldr	r3, [r3]
 2019 000c 43F02002 		orr	r2, r3, #32
 2020 0010 7B68     		ldr	r3, [r7, #4]
 2021 0012 1A60     		str	r2, [r3]
2940:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 2022              		.loc 8 2940 0
 2023 0014 0C37     		adds	r7, r7, #12
 2024              	.LCFI197:
 2025              		.cfi_def_cfa_offset 4
 2026 0016 BD46     		mov	sp, r7
 2027              	.LCFI198:
 2028              		.cfi_def_cfa_register 13
 2029              		@ sp needed
 2030 0018 5DF8047B 		ldr	r7, [sp], #4
 2031              	.LCFI199:
 2032              		.cfi_restore 7
 2033              		.cfi_def_cfa_offset 0
 2034 001c 7047     		bx	lr
 2035              		.cfi_endproc
 2036              	.LFE501:
 2038 001e 00BF     		.section	.text.LL_USART_EnableIT_ERROR,"ax",%progbits
 2039              		.align	2
 2040              		.thumb
 2041              		.thumb_func
 2043              	LL_USART_EnableIT_ERROR:
 2044              	.LFB509:
2941:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 245


2942:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2943:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Transmission Complete Interrupt
2944:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
2945:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2946:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2947:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2948:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
2949:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2950:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TCIE);
2951:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2952:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2953:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2954:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable TX Empty Interrupt
2955:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
2956:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2957:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2958:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2959:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
2960:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2961:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
2962:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2963:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2964:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2965:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Parity Error Interrupt
2966:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
2967:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2968:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2969:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2970:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
2971:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2972:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_PEIE);
2973:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2974:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2975:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2976:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Character Match Interrupt
2977:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_EnableIT_CM
2978:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2979:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2980:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2981:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)
2982:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2983:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_CMIE);
2984:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2985:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2986:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2987:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout Interrupt
2988:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_EnableIT_RTO
2989:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2990:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2991:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2992:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)
2993:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2994:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RTOIE);
2995:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2996:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2997:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2998:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable End Of Block Interrupt
ARM GAS  /tmp/ccGo3QYR.s 			page 246


2999:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3000:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3001:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_EnableIT_EOB
3002:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3003:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3004:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3005:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)
3006:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3007:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_EOBIE);
3008:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3009:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3010:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3011:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN Break Detection Interrupt
3012:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3013:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3014:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_EnableIT_LBD
3015:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3016:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3017:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3018:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)
3019:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3020:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
3021:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3022:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3023:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3024:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Error Interrupt
3025:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3026:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3027:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3028:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3029:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
3030:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3031:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3032:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3033:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
3034:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 2045              		.loc 8 3034 0
 2046              		.cfi_startproc
 2047              		@ args = 0, pretend = 0, frame = 8
 2048              		@ frame_needed = 1, uses_anonymous_args = 0
 2049              		@ link register save eliminated.
 2050 0000 80B4     		push	{r7}
 2051              	.LCFI200:
 2052              		.cfi_def_cfa_offset 4
 2053              		.cfi_offset 7, -4
 2054 0002 83B0     		sub	sp, sp, #12
 2055              	.LCFI201:
 2056              		.cfi_def_cfa_offset 16
 2057 0004 00AF     		add	r7, sp, #0
 2058              	.LCFI202:
 2059              		.cfi_def_cfa_register 7
 2060 0006 7860     		str	r0, [r7, #4]
3035:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_EIE);
 2061              		.loc 8 3035 0
 2062 0008 7B68     		ldr	r3, [r7, #4]
 2063 000a 9B68     		ldr	r3, [r3, #8]
 2064 000c 43F00102 		orr	r2, r3, #1
ARM GAS  /tmp/ccGo3QYR.s 			page 247


 2065 0010 7B68     		ldr	r3, [r7, #4]
 2066 0012 9A60     		str	r2, [r3, #8]
3036:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 2067              		.loc 8 3036 0
 2068 0014 0C37     		adds	r7, r7, #12
 2069              	.LCFI203:
 2070              		.cfi_def_cfa_offset 4
 2071 0016 BD46     		mov	sp, r7
 2072              	.LCFI204:
 2073              		.cfi_def_cfa_register 13
 2074              		@ sp needed
 2075 0018 5DF8047B 		ldr	r7, [sp], #4
 2076              	.LCFI205:
 2077              		.cfi_restore 7
 2078              		.cfi_def_cfa_offset 0
 2079 001c 7047     		bx	lr
 2080              		.cfi_endproc
 2081              	.LFE509:
 2083 001e 00BF     		.section	.text.LL_USART_ReceiveData8,"ax",%progbits
 2084              		.align	2
 2085              		.thumb
 2086              		.thumb_func
 2088              	LL_USART_ReceiveData8:
 2089              	.LFB546:
3037:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3038:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3039:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS Interrupt
3040:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3041:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3042:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_EnableIT_CTS
3043:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3044:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3045:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3046:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)
3047:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3048:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSIE);
3049:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3050:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3051:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3052:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Wake Up from Stop Mode Interrupt
3053:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3054:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3055:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_EnableIT_WKUP
3056:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3057:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3058:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3059:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)
3060:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3061:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_WUFIE);
3062:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3063:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3064:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3065:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3066:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IDLE Interrupt
3067:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
3068:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3069:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  /tmp/ccGo3QYR.s 			page 248


3070:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3071:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
3072:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3073:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
3074:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3075:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3076:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3077:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RX Not Empty Interrupt
3078:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
3079:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3080:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3081:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3082:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
3083:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3084:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
3085:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3086:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3087:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3088:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Transmission Complete Interrupt
3089:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
3090:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3091:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3092:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3093:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
3094:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3095:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
3096:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3097:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3098:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3099:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable TX Empty Interrupt
3100:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
3101:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3102:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3103:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3104:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
3105:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3106:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
3107:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3108:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3109:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3110:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Parity Error Interrupt
3111:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_DisableIT_PE
3112:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3113:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3114:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3115:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)
3116:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3117:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
3118:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3119:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3120:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3121:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Character Match Interrupt
3122:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_DisableIT_CM
3123:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3124:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3125:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3126:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)
ARM GAS  /tmp/ccGo3QYR.s 			page 249


3127:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3128:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE);
3129:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3130:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3131:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3132:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout Interrupt
3133:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_DisableIT_RTO
3134:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3135:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3136:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3137:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)
3138:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3139:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE);
3140:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3141:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3142:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3143:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable End Of Block Interrupt
3144:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3145:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3146:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_DisableIT_EOB
3147:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3148:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3149:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3150:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)
3151:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3152:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE);
3153:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3154:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3155:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3156:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN Break Detection Interrupt
3157:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3158:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3159:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_DisableIT_LBD
3160:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3161:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3162:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3163:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)
3164:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3165:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
3166:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3167:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3168:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3169:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Error Interrupt
3170:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3171:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3172:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3173:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3174:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
3175:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3176:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3177:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3178:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
3179:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3180:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
3181:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3182:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3183:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  /tmp/ccGo3QYR.s 			page 250


3184:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS Interrupt
3185:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3186:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3187:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
3188:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3189:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3190:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3191:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
3192:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3193:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
3194:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3195:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3196:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3197:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Wake Up from Stop Mode Interrupt
3198:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3199:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3200:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_DisableIT_WKUP
3201:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3202:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3203:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3204:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx)
3205:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3206:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_WUFIE);
3207:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3208:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3209:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3210:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3211:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE Interrupt  source is enabled or disabled.
3212:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
3213:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3214:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3215:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3216:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)
3217:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3218:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
3219:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3220:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3221:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3222:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART RX Not Empty Interrupt is enabled or disabled.
3223:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
3224:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3225:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3226:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3227:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
3228:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3229:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
3230:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3231:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3232:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3233:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Interrupt is enabled or disabled.
3234:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
3235:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3236:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3237:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3238:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)
3239:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3240:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
ARM GAS  /tmp/ccGo3QYR.s 			page 251


3241:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3242:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3243:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3244:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART TX Empty Interrupt is enabled or disabled.
3245:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
3246:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3247:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3248:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3249:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(USART_TypeDef *USARTx)
3250:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3251:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
3252:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3253:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3254:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3255:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Interrupt is enabled or disabled.
3256:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_IsEnabledIT_PE
3257:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3258:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3259:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3260:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx)
3261:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3262:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE));
3263:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3264:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3265:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3266:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Interrupt is enabled or disabled.
3267:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_IsEnabledIT_CM
3268:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3269:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3270:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3271:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx)
3272:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3273:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE));
3274:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3275:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3276:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3277:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Timeout Interrupt is enabled or disabled.
3278:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_IsEnabledIT_RTO
3279:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3280:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3281:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3282:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx)
3283:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3284:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_RTOIE) == (USART_CR1_RTOIE));
3285:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3286:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3287:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3288:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Interrupt is enabled or disabled.
3289:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3290:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3291:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_IsEnabledIT_EOB
3292:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3293:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3294:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3295:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx)
3296:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3297:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_EOBIE) == (USART_CR1_EOBIE));
ARM GAS  /tmp/ccGo3QYR.s 			page 252


3298:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3299:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3300:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3301:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Interrupt is enabled or disabled.
3302:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3303:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3304:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_IsEnabledIT_LBD
3305:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3306:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3307:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3308:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx)
3309:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3310:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE));
3311:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3312:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3313:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3314:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Error Interrupt is enabled or disabled.
3315:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_IsEnabledIT_ERROR
3316:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3317:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3318:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3319:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
3320:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3321:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE));
3322:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3323:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3324:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3325:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Interrupt is enabled or disabled.
3326:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3327:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3328:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_IsEnabledIT_CTS
3329:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3330:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3331:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3332:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx)
3333:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3334:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE));
3335:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3336:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3337:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3338:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from Stop Mode Interrupt is enabled or disabled.
3339:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3340:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3341:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_IsEnabledIT_WKUP
3342:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3343:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3344:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3345:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx)
3346:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3347:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE));
3348:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3349:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3350:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3351:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3352:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
3353:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3354:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  /tmp/ccGo3QYR.s 			page 253


3355:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_DMA_Management DMA_Management
3356:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
3357:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3358:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3359:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3360:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Mode for reception
3361:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
3362:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3363:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3364:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3365:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
3366:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3367:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DMAR);
3368:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3369:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3370:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3371:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable DMA Mode for reception
3372:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_DisableDMAReq_RX
3373:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3374:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3375:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3376:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
3377:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3378:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
3379:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3380:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3381:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3382:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if DMA Mode is enabled for reception
3383:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_IsEnabledDMAReq_RX
3384:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3385:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3386:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3387:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(USART_TypeDef *USARTx)
3388:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3389:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR));
3390:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3391:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3392:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3393:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Mode for transmission
3394:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
3395:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3396:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3397:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3398:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
3399:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3400:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DMAT);
3401:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3402:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3403:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3404:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable DMA Mode for transmission
3405:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAT          LL_USART_DisableDMAReq_TX
3406:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3407:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3408:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3409:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)
3410:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3411:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
ARM GAS  /tmp/ccGo3QYR.s 			page 254


3412:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3413:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3414:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3415:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if DMA Mode is enabled for transmission
3416:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAT          LL_USART_IsEnabledDMAReq_TX
3417:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3418:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3419:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3420:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(USART_TypeDef *USARTx)
3421:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3422:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT));
3423:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3424:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3425:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3426:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Disabling on Reception Error
3427:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DDRE          LL_USART_EnableDMADeactOnRxErr
3428:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3429:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3430:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3431:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx)
3432:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3433:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DDRE);
3434:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3435:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3436:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3437:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable DMA Disabling on Reception Error
3438:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DDRE          LL_USART_DisableDMADeactOnRxErr
3439:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3440:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3441:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3442:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx)
3443:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3444:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE);
3445:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3446:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3447:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3448:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if DMA Disabling on Reception Error is disabled
3449:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DDRE          LL_USART_IsEnabledDMADeactOnRxErr
3450:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3451:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3452:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3453:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(USART_TypeDef *USARTx)
3454:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3455:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE));
3456:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3457:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3458:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3459:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get the data register address used for DMA transfer
3460:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RDR          RDR           LL_USART_DMA_GetRegAddr\n
3461:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll TDR          TDR           LL_USART_DMA_GetRegAddr
3462:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3463:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Direction This parameter can be one of the following values:
3464:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
3465:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
3466:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Address of data register
3467:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3468:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
ARM GAS  /tmp/ccGo3QYR.s 			page 255


3469:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3470:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t data_reg_addr = 0U;
3471:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3472:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
3473:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
3474:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     /* return address of TDR register */
3475:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     data_reg_addr = (uint32_t) &(USARTx->TDR);
3476:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
3477:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
3478:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
3479:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     /* return address of RDR register */
3480:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     data_reg_addr = (uint32_t) &(USARTx->RDR);
3481:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
3482:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3483:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return data_reg_addr;
3484:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3485:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3486:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3487:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
3488:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3489:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3490:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Data_Management Data_Management
3491:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
3492:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3493:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3494:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3495:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read Receiver Data register (Receive Data value, 8 bits)
3496:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RDR          RDR           LL_USART_ReceiveData8
3497:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3498:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
3499:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3500:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
3501:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 2090              		.loc 8 3501 0
 2091              		.cfi_startproc
 2092              		@ args = 0, pretend = 0, frame = 8
 2093              		@ frame_needed = 1, uses_anonymous_args = 0
 2094              		@ link register save eliminated.
 2095 0000 80B4     		push	{r7}
 2096              	.LCFI206:
 2097              		.cfi_def_cfa_offset 4
 2098              		.cfi_offset 7, -4
 2099 0002 83B0     		sub	sp, sp, #12
 2100              	.LCFI207:
 2101              		.cfi_def_cfa_offset 16
 2102 0004 00AF     		add	r7, sp, #0
 2103              	.LCFI208:
 2104              		.cfi_def_cfa_register 7
 2105 0006 7860     		str	r0, [r7, #4]
3502:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 2106              		.loc 8 3502 0
 2107 0008 7B68     		ldr	r3, [r7, #4]
 2108 000a 9B8C     		ldrh	r3, [r3, #36]	@ movhi
 2109 000c 9BB2     		uxth	r3, r3
 2110 000e DBB2     		uxtb	r3, r3
3503:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 2111              		.loc 8 3503 0
ARM GAS  /tmp/ccGo3QYR.s 			page 256


 2112 0010 1846     		mov	r0, r3
 2113 0012 0C37     		adds	r7, r7, #12
 2114              	.LCFI209:
 2115              		.cfi_def_cfa_offset 4
 2116 0014 BD46     		mov	sp, r7
 2117              	.LCFI210:
 2118              		.cfi_def_cfa_register 13
 2119              		@ sp needed
 2120 0016 5DF8047B 		ldr	r7, [sp], #4
 2121              	.LCFI211:
 2122              		.cfi_restore 7
 2123              		.cfi_def_cfa_offset 0
 2124 001a 7047     		bx	lr
 2125              		.cfi_endproc
 2126              	.LFE546:
 2128              		.section	.text.LL_USART_TransmitData8,"ax",%progbits
 2129              		.align	2
 2130              		.thumb
 2131              		.thumb_func
 2133              	LL_USART_TransmitData8:
 2134              	.LFB548:
3504:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3505:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3506:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read Receiver Data register (Receive Data value, 9 bits)
3507:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RDR          RDR           LL_USART_ReceiveData9
3508:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3509:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
3510:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3511:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
3512:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3513:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
3514:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3515:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3516:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3517:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write in Transmitter Data Register (Transmit Data value, 8 bits)
3518:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll TDR          TDR           LL_USART_TransmitData8
3519:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3520:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Value between Min_Data=0x00 and Max_Data=0xFF
3521:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3522:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3523:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
3524:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 2135              		.loc 8 3524 0
 2136              		.cfi_startproc
 2137              		@ args = 0, pretend = 0, frame = 8
 2138              		@ frame_needed = 1, uses_anonymous_args = 0
 2139              		@ link register save eliminated.
 2140 0000 80B4     		push	{r7}
 2141              	.LCFI212:
 2142              		.cfi_def_cfa_offset 4
 2143              		.cfi_offset 7, -4
 2144 0002 83B0     		sub	sp, sp, #12
 2145              	.LCFI213:
 2146              		.cfi_def_cfa_offset 16
 2147 0004 00AF     		add	r7, sp, #0
 2148              	.LCFI214:
 2149              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccGo3QYR.s 			page 257


 2150 0006 7860     		str	r0, [r7, #4]
 2151 0008 0B46     		mov	r3, r1
 2152 000a FB70     		strb	r3, [r7, #3]
3525:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   USARTx->TDR = Value;
 2153              		.loc 8 3525 0
 2154 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2155 000e 9AB2     		uxth	r2, r3
 2156 0010 7B68     		ldr	r3, [r7, #4]
 2157 0012 1A85     		strh	r2, [r3, #40]	@ movhi
3526:../../Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 2158              		.loc 8 3526 0
 2159 0014 0C37     		adds	r7, r7, #12
 2160              	.LCFI215:
 2161              		.cfi_def_cfa_offset 4
 2162 0016 BD46     		mov	sp, r7
 2163              	.LCFI216:
 2164              		.cfi_def_cfa_register 13
 2165              		@ sp needed
 2166 0018 5DF8047B 		ldr	r7, [sp], #4
 2167              	.LCFI217:
 2168              		.cfi_restore 7
 2169              		.cfi_def_cfa_offset 0
 2170 001c 7047     		bx	lr
 2171              		.cfi_endproc
 2172              	.LFE548:
 2174 001e 00BF     		.section	.text.main,"ax",%progbits
 2175              		.align	2
 2176              		.global	main
 2177              		.thumb
 2178              		.thumb_func
 2180              	main:
 2181              	.LFB579:
 2182              		.file 9 "Src/main.c"
   1:Src/main.c    **** /**
   2:Src/main.c    ****   ******************************************************************************
   3:Src/main.c    ****   * File Name          : main.c
   4:Src/main.c    ****   * Description        : Main program body
   5:Src/main.c    ****   ******************************************************************************
   6:Src/main.c    ****   *
   7:Src/main.c    ****   * COPYRIGHT(c) 2017 STMicroelectronics
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/main.c    ****   * are permitted provided that the following conditions are met:
  11:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  13:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/main.c    ****   *      and/or other materials provided with the distribution.
  16:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  18:Src/main.c    ****   *      without specific prior written permission.
  19:Src/main.c    ****   *
  20:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /tmp/ccGo3QYR.s 			page 258


  25:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/main.c    ****   *
  31:Src/main.c    ****   ******************************************************************************
  32:Src/main.c    ****   */
  33:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  34:Src/main.c    **** #include "main.h"
  35:Src/main.c    **** #include "SEGGER_SYSVIEW.h"
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  38:Src/main.c    **** 
  39:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  40:Src/main.c    **** void     SystemClock_Config(void);
  41:Src/main.c    **** void     Configure_USART(void);
  42:Src/main.c    **** void     LED_Init(void);
  43:Src/main.c    **** void     LED_On(void);
  44:Src/main.c    **** void     LED_Off(void);
  45:Src/main.c    **** void     LED_Blinking(uint32_t Period);
  46:Src/main.c    **** void     UserButton_Init(void);
  47:Src/main.c    **** 
  48:Src/main.c    **** 
  49:Src/main.c    **** /**
  50:Src/main.c    ****   * @brief  Main program
  51:Src/main.c    ****   * @param  None
  52:Src/main.c    ****   * @retval None
  53:Src/main.c    ****   */
  54:Src/main.c    **** int main(void)
  55:Src/main.c    **** {
 2183              		.loc 9 55 0
 2184              		.cfi_startproc
 2185              		@ args = 0, pretend = 0, frame = 0
 2186              		@ frame_needed = 1, uses_anonymous_args = 0
 2187 0000 80B5     		push	{r7, lr}
 2188              	.LCFI218:
 2189              		.cfi_def_cfa_offset 8
 2190              		.cfi_offset 7, -8
 2191              		.cfi_offset 14, -4
 2192 0002 00AF     		add	r7, sp, #0
 2193              	.LCFI219:
 2194              		.cfi_def_cfa_register 7
  56:Src/main.c    ****   /* Configure the system clock to 64 MHz */
  57:Src/main.c    ****   SystemClock_Config();
 2195              		.loc 9 57 0
 2196 0004 FFF7FEFF 		bl	SystemClock_Config
  58:Src/main.c    **** 
  59:Src/main.c    ****   /* Initialize LED2 */
  60:Src/main.c    ****   LED_Init();
 2197              		.loc 9 60 0
 2198 0008 FFF7FEFF 		bl	LED_Init
  61:Src/main.c    **** 
  62:Src/main.c    ****   /* Set LED2 Off */
  63:Src/main.c    ****   LED_Off();
 2199              		.loc 9 63 0
 2200 000c FFF7FEFF 		bl	LED_Off
ARM GAS  /tmp/ccGo3QYR.s 			page 259


  64:Src/main.c    **** 
  65:Src/main.c    ****   /* Initialize button in EXTI mode */
  66:Src/main.c    ****   UserButton_Init();
 2201              		.loc 9 66 0
 2202 0010 FFF7FEFF 		bl	UserButton_Init
  67:Src/main.c    **** 
  68:Src/main.c    ****   /* Configure USARTx (USART IP configuration and related GPIO initialization) */
  69:Src/main.c    ****   Configure_USART();
 2203              		.loc 9 69 0
 2204 0014 FFF7FEFF 		bl	Configure_USART
  70:Src/main.c    **** 
  71:Src/main.c    ****   SEGGER_SYSVIEW_Conf();
 2205              		.loc 9 71 0
 2206 0018 FFF7FEFF 		bl	SEGGER_SYSVIEW_Conf
  72:Src/main.c    ****   SEGGER_SYSVIEW_Start(); // start SystemView
 2207              		.loc 9 72 0
 2208 001c FFF7FEFF 		bl	SEGGER_SYSVIEW_Start
 2209              	.L99:
  73:Src/main.c    **** 
  74:Src/main.c    **** 
  75:Src/main.c    ****   /* Infinite loop */
  76:Src/main.c    ****   while (1)
  77:Src/main.c    ****   {
  78:Src/main.c    ****   }
 2210              		.loc 9 78 0 discriminator 1
 2211 0020 FEE7     		b	.L99
 2212              		.cfi_endproc
 2213              	.LFE579:
 2215 0022 00BF     		.section	.text.Configure_USART,"ax",%progbits
 2216              		.align	2
 2217              		.global	Configure_USART
 2218              		.thumb
 2219              		.thumb_func
 2221              	Configure_USART:
 2222              	.LFB580:
  79:Src/main.c    **** }
  80:Src/main.c    **** 
  81:Src/main.c    **** /**
  82:Src/main.c    ****   * @brief  This function configures USARTx Instance.
  83:Src/main.c    ****   * @note   This function is used to :
  84:Src/main.c    ****   *         -1- Enable GPIO clock and configures the USART pins.
  85:Src/main.c    ****   *         -2- NVIC Configuration for USART interrupts.
  86:Src/main.c    ****   *         -3- Enable the USART peripheral clock and clock source.
  87:Src/main.c    ****   *         -4- Configure USART functional parameters.
  88:Src/main.c    ****   *         -5- Enable USART.
  89:Src/main.c    ****   * @note   Peripheral configuration is minimal configuration from reset values.
  90:Src/main.c    ****   *         Thus, some useless LL unitary functions calls below are provided as
  91:Src/main.c    ****   *         commented examples - setting is default configuration from reset.
  92:Src/main.c    ****   * @param  None
  93:Src/main.c    ****   * @retval None
  94:Src/main.c    ****   */
  95:Src/main.c    **** void Configure_USART(void)
  96:Src/main.c    **** {
 2223              		.loc 9 96 0
 2224              		.cfi_startproc
 2225              		@ args = 0, pretend = 0, frame = 0
 2226              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccGo3QYR.s 			page 260


 2227 0000 80B5     		push	{r7, lr}
 2228              	.LCFI220:
 2229              		.cfi_def_cfa_offset 8
 2230              		.cfi_offset 7, -8
 2231              		.cfi_offset 14, -4
 2232 0002 00AF     		add	r7, sp, #0
 2233              	.LCFI221:
 2234              		.cfi_def_cfa_register 7
  97:Src/main.c    **** 
  98:Src/main.c    ****   /* (1) Enable GPIO clock and configures the USART pins *********************/
  99:Src/main.c    **** 
 100:Src/main.c    ****   /* Enable the peripheral clock of GPIO Port */
 101:Src/main.c    ****   USARTx_GPIO_CLK_ENABLE();
 2235              		.loc 9 101 0
 2236 0004 4FF40020 		mov	r0, #524288
 2237 0008 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClock
 102:Src/main.c    **** 
 103:Src/main.c    ****   /* Configure Tx Pin as : Alternate function, High Speed, Push pull, Pull up */
 104:Src/main.c    ****   LL_GPIO_SetPinMode(USARTx_TX_GPIO_PORT, USARTx_TX_PIN, LL_GPIO_MODE_ALTERNATE);
 2238              		.loc 9 104 0
 2239 000c 3548     		ldr	r0, .L102
 2240 000e 1021     		movs	r1, #16
 2241 0010 0222     		movs	r2, #2
 2242 0012 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 105:Src/main.c    ****   USARTx_SET_TX_GPIO_AF();
 2243              		.loc 9 105 0
 2244 0016 3348     		ldr	r0, .L102
 2245 0018 1021     		movs	r1, #16
 2246 001a 0722     		movs	r2, #7
 2247 001c FFF7FEFF 		bl	LL_GPIO_SetAFPin_0_7
 106:Src/main.c    ****   LL_GPIO_SetPinSpeed(USARTx_TX_GPIO_PORT, USARTx_TX_PIN, LL_GPIO_SPEED_FREQ_HIGH);
 2248              		.loc 9 106 0
 2249 0020 3048     		ldr	r0, .L102
 2250 0022 1021     		movs	r1, #16
 2251 0024 0322     		movs	r2, #3
 2252 0026 FFF7FEFF 		bl	LL_GPIO_SetPinSpeed
 107:Src/main.c    ****   LL_GPIO_SetPinOutputType(USARTx_TX_GPIO_PORT, USARTx_TX_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 2253              		.loc 9 107 0
 2254 002a 2E48     		ldr	r0, .L102
 2255 002c 1021     		movs	r1, #16
 2256 002e 0022     		movs	r2, #0
 2257 0030 FFF7FEFF 		bl	LL_GPIO_SetPinOutputType
 108:Src/main.c    ****   LL_GPIO_SetPinPull(USARTx_TX_GPIO_PORT, USARTx_TX_PIN, LL_GPIO_PULL_UP);
 2258              		.loc 9 108 0
 2259 0034 2B48     		ldr	r0, .L102
 2260 0036 1021     		movs	r1, #16
 2261 0038 0122     		movs	r2, #1
 2262 003a FFF7FEFF 		bl	LL_GPIO_SetPinPull
 109:Src/main.c    **** 
 110:Src/main.c    ****   /* Configure Rx Pin as : Alternate function, High Speed, Push pull, Pull up */
 111:Src/main.c    ****   LL_GPIO_SetPinMode(USARTx_RX_GPIO_PORT, USARTx_RX_PIN, LL_GPIO_MODE_ALTERNATE);
 2263              		.loc 9 111 0
 2264 003e 2948     		ldr	r0, .L102
 2265 0040 2021     		movs	r1, #32
 2266 0042 0222     		movs	r2, #2
 2267 0044 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 112:Src/main.c    ****   USARTx_SET_RX_GPIO_AF();
ARM GAS  /tmp/ccGo3QYR.s 			page 261


 2268              		.loc 9 112 0
 2269 0048 2648     		ldr	r0, .L102
 2270 004a 2021     		movs	r1, #32
 2271 004c 0722     		movs	r2, #7
 2272 004e FFF7FEFF 		bl	LL_GPIO_SetAFPin_0_7
 113:Src/main.c    ****   LL_GPIO_SetPinSpeed(USARTx_RX_GPIO_PORT, USARTx_RX_PIN, LL_GPIO_SPEED_FREQ_HIGH);
 2273              		.loc 9 113 0
 2274 0052 2448     		ldr	r0, .L102
 2275 0054 2021     		movs	r1, #32
 2276 0056 0322     		movs	r2, #3
 2277 0058 FFF7FEFF 		bl	LL_GPIO_SetPinSpeed
 114:Src/main.c    ****   LL_GPIO_SetPinOutputType(USARTx_RX_GPIO_PORT, USARTx_RX_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 2278              		.loc 9 114 0
 2279 005c 2148     		ldr	r0, .L102
 2280 005e 2021     		movs	r1, #32
 2281 0060 0022     		movs	r2, #0
 2282 0062 FFF7FEFF 		bl	LL_GPIO_SetPinOutputType
 115:Src/main.c    ****   LL_GPIO_SetPinPull(USARTx_RX_GPIO_PORT, USARTx_RX_PIN, LL_GPIO_PULL_UP);
 2283              		.loc 9 115 0
 2284 0066 1F48     		ldr	r0, .L102
 2285 0068 2021     		movs	r1, #32
 2286 006a 0122     		movs	r2, #1
 2287 006c FFF7FEFF 		bl	LL_GPIO_SetPinPull
 116:Src/main.c    **** 
 117:Src/main.c    ****   /* (2) NVIC Configuration for USART interrupts */
 118:Src/main.c    ****   /*  - Set priority for USARTx_IRQn */
 119:Src/main.c    ****   /*  - Enable USARTx_IRQn */
 120:Src/main.c    ****   NVIC_SetPriority(USARTx_IRQn, 0);
 2288              		.loc 9 120 0
 2289 0070 2520     		movs	r0, #37
 2290 0072 0021     		movs	r1, #0
 2291 0074 FFF7FEFF 		bl	NVIC_SetPriority
 121:Src/main.c    ****   NVIC_EnableIRQ(USARTx_IRQn);
 2292              		.loc 9 121 0
 2293 0078 2520     		movs	r0, #37
 2294 007a FFF7FEFF 		bl	NVIC_EnableIRQ
 122:Src/main.c    **** 
 123:Src/main.c    ****   /* (3) Enable USART peripheral clock and clock source ***********************/
 124:Src/main.c    ****   USARTx_CLK_ENABLE();
 2295              		.loc 9 124 0
 2296 007e 4FF48040 		mov	r0, #16384
 2297 0082 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClock
 125:Src/main.c    **** 
 126:Src/main.c    **** #if (USE_VCP_CONNECTION == 0)
 127:Src/main.c    ****   /* Set clock source */
 128:Src/main.c    ****   USARTx_CLK_SOURCE();
 2298              		.loc 9 128 0
 2299 0086 0020     		movs	r0, #0
 2300 0088 FFF7FEFF 		bl	LL_RCC_SetUSARTClockSource
 129:Src/main.c    **** #else
 130:Src/main.c    ****   /* No Clk source selection for USART2 on this device : PCLK1 by default */
 131:Src/main.c    **** #endif
 132:Src/main.c    **** 
 133:Src/main.c    ****   /* (4) Configure USART functional parameters ********************************/
 134:Src/main.c    **** 
 135:Src/main.c    ****   /* Disable USART prior modifying configuration registers */
 136:Src/main.c    ****   /* Note: Commented as corresponding to Reset value */
ARM GAS  /tmp/ccGo3QYR.s 			page 262


 137:Src/main.c    ****   // LL_USART_Disable(USARTx_INSTANCE);
 138:Src/main.c    **** 
 139:Src/main.c    ****   /* TX/RX direction */
 140:Src/main.c    ****   LL_USART_SetTransferDirection(USARTx_INSTANCE, LL_USART_DIRECTION_TX_RX);
 2301              		.loc 9 140 0
 2302 008c 1648     		ldr	r0, .L102+4
 2303 008e 0C21     		movs	r1, #12
 2304 0090 FFF7FEFF 		bl	LL_USART_SetTransferDirection
 141:Src/main.c    **** 
 142:Src/main.c    ****   /* 8 data bit, 1 start bit, 1 stop bit, no parity */
 143:Src/main.c    ****   LL_USART_ConfigCharacter(USARTx_INSTANCE, LL_USART_DATAWIDTH_8B, LL_USART_PARITY_NONE, LL_USART_S
 2305              		.loc 9 143 0
 2306 0094 1448     		ldr	r0, .L102+4
 2307 0096 0021     		movs	r1, #0
 2308 0098 0022     		movs	r2, #0
 2309 009a 0023     		movs	r3, #0
 2310 009c FFF7FEFF 		bl	LL_USART_ConfigCharacter
 144:Src/main.c    **** 
 145:Src/main.c    ****   /* No Hardware Flow control */
 146:Src/main.c    ****   /* Reset value is LL_USART_HWCONTROL_NONE */
 147:Src/main.c    ****   // LL_USART_SetHWFlowCtrl(USARTx_INSTANCE, LL_USART_HWCONTROL_NONE);
 148:Src/main.c    **** 
 149:Src/main.c    ****   /* Oversampling by 16 */
 150:Src/main.c    ****   /* Reset value is LL_USART_OVERSAMPLING_16 */
 151:Src/main.c    ****   //LL_USART_SetOverSampling(USARTx_INSTANCE, LL_USART_OVERSAMPLING_16);
 152:Src/main.c    **** 
 153:Src/main.c    ****   /* Set Baudrate to 115200 using APB frequency set to 32000000 Hz */
 154:Src/main.c    ****   /* Frequency available for USART peripheral can also be calculated through LL RCC macro */
 155:Src/main.c    ****   /* Ex :
 156:Src/main.c    ****       Periphclk = LL_RCC_GetUSARTClockFreq(Instance); or LL_RCC_GetUARTClockFreq(Instance); dependi
 157:Src/main.c    **** 
 158:Src/main.c    ****       In this example, Peripheral Clock is expected to be equal to 32000000 Hz => equal to SystemCo
 159:Src/main.c    ****   */
 160:Src/main.c    ****   LL_USART_SetBaudRate(USARTx_INSTANCE, SystemCoreClock/2, LL_USART_OVERSAMPLING_16, 9600);
 2311              		.loc 9 160 0
 2312 00a0 124B     		ldr	r3, .L102+8
 2313 00a2 1B68     		ldr	r3, [r3]
 2314 00a4 5B08     		lsrs	r3, r3, #1
 2315 00a6 1048     		ldr	r0, .L102+4
 2316 00a8 1946     		mov	r1, r3
 2317 00aa 0022     		movs	r2, #0
 2318 00ac 4FF41653 		mov	r3, #9600
 2319 00b0 FFF7FEFF 		bl	LL_USART_SetBaudRate
 161:Src/main.c    **** 
 162:Src/main.c    ****   /* (5) Enable USART *********************************************************/
 163:Src/main.c    ****   LL_USART_Enable(USARTx_INSTANCE);
 2320              		.loc 9 163 0
 2321 00b4 0C48     		ldr	r0, .L102+4
 2322 00b6 FFF7FEFF 		bl	LL_USART_Enable
 164:Src/main.c    **** 
 165:Src/main.c    ****   /* Polling USART initialisation */
 166:Src/main.c    ****   while((!(LL_USART_IsActiveFlag_TEACK(USARTx_INSTANCE))) || (!(LL_USART_IsActiveFlag_REACK(USARTx_
 2323              		.loc 9 166 0
 2324 00ba 00BF     		nop
 2325              	.L101:
 2326              		.loc 9 166 0 is_stmt 0 discriminator 3
 2327 00bc 0A48     		ldr	r0, .L102+4
ARM GAS  /tmp/ccGo3QYR.s 			page 263


 2328 00be FFF7FEFF 		bl	LL_USART_IsActiveFlag_TEACK
 2329 00c2 0346     		mov	r3, r0
 2330 00c4 002B     		cmp	r3, #0
 2331 00c6 F9D0     		beq	.L101
 2332              		.loc 9 166 0 discriminator 2
 2333 00c8 0748     		ldr	r0, .L102+4
 2334 00ca FFF7FEFF 		bl	LL_USART_IsActiveFlag_REACK
 2335 00ce 0346     		mov	r3, r0
 2336 00d0 002B     		cmp	r3, #0
 2337 00d2 F3D0     		beq	.L101
 167:Src/main.c    ****   {
 168:Src/main.c    ****   }
 169:Src/main.c    **** 
 170:Src/main.c    ****   /* Enable RXNE and Error interrupts */
 171:Src/main.c    ****   LL_USART_EnableIT_RXNE(USARTx_INSTANCE);
 2338              		.loc 9 171 0 is_stmt 1
 2339 00d4 0448     		ldr	r0, .L102+4
 2340 00d6 FFF7FEFF 		bl	LL_USART_EnableIT_RXNE
 172:Src/main.c    ****   LL_USART_EnableIT_ERROR(USARTx_INSTANCE);
 2341              		.loc 9 172 0
 2342 00da 0348     		ldr	r0, .L102+4
 2343 00dc FFF7FEFF 		bl	LL_USART_EnableIT_ERROR
 173:Src/main.c    **** }
 2344              		.loc 9 173 0
 2345 00e0 80BD     		pop	{r7, pc}
 2346              	.L103:
 2347 00e2 00BF     		.align	2
 2348              	.L102:
 2349 00e4 00080048 		.word	1207961600
 2350 00e8 00380140 		.word	1073821696
 2351 00ec 00000000 		.word	SystemCoreClock
 2352              		.cfi_endproc
 2353              	.LFE580:
 2355              		.section	.text.LED_Init,"ax",%progbits
 2356              		.align	2
 2357              		.global	LED_Init
 2358              		.thumb
 2359              		.thumb_func
 2361              	LED_Init:
 2362              	.LFB581:
 174:Src/main.c    **** 
 175:Src/main.c    **** /**
 176:Src/main.c    ****   * @brief  Initialize LED2.
 177:Src/main.c    ****   * @param  None
 178:Src/main.c    ****   * @retval None
 179:Src/main.c    ****   */
 180:Src/main.c    **** void LED_Init(void)
 181:Src/main.c    **** {
 2363              		.loc 9 181 0
 2364              		.cfi_startproc
 2365              		@ args = 0, pretend = 0, frame = 0
 2366              		@ frame_needed = 1, uses_anonymous_args = 0
 2367 0000 80B5     		push	{r7, lr}
 2368              	.LCFI222:
 2369              		.cfi_def_cfa_offset 8
 2370              		.cfi_offset 7, -8
 2371              		.cfi_offset 14, -4
ARM GAS  /tmp/ccGo3QYR.s 			page 264


 2372 0002 00AF     		add	r7, sp, #0
 2373              	.LCFI223:
 2374              		.cfi_def_cfa_register 7
 182:Src/main.c    ****   /* Enable the LED2 Clock */
 183:Src/main.c    ****   LED2_GPIO_CLK_ENABLE();
 2375              		.loc 9 183 0
 2376 0004 4FF48020 		mov	r0, #262144
 2377 0008 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClock
 184:Src/main.c    **** 
 185:Src/main.c    ****   /* Configure IO in output push-pull mode to drive external LED2 */
 186:Src/main.c    ****   LL_GPIO_SetPinMode(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_MODE_OUTPUT);
 2378              		.loc 9 186 0
 2379 000c 0348     		ldr	r0, .L105
 2380 000e 4FF40051 		mov	r1, #8192
 2381 0012 0122     		movs	r2, #1
 2382 0014 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 187:Src/main.c    ****   /* Reset value is LL_GPIO_OUTPUT_PUSHPULL */
 188:Src/main.c    ****   //LL_GPIO_SetPinOutputType(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_OUTPUT_PUSHPULL);
 189:Src/main.c    ****   /* Reset value is LL_GPIO_SPEED_FREQ_LOW */
 190:Src/main.c    ****   //LL_GPIO_SetPinSpeed(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_SPEED_FREQ_LOW);
 191:Src/main.c    ****   /* Reset value is LL_GPIO_PULL_NO */
 192:Src/main.c    ****   //LL_GPIO_SetPinPull(LED2_GPIO_PORT, LED2_PIN, LL_GPIO_PULL_NO);
 193:Src/main.c    **** }
 2383              		.loc 9 193 0
 2384 0018 80BD     		pop	{r7, pc}
 2385              	.L106:
 2386 001a 00BF     		.align	2
 2387              	.L105:
 2388 001c 00040048 		.word	1207960576
 2389              		.cfi_endproc
 2390              	.LFE581:
 2392              		.section	.text.LED_On,"ax",%progbits
 2393              		.align	2
 2394              		.global	LED_On
 2395              		.thumb
 2396              		.thumb_func
 2398              	LED_On:
 2399              	.LFB582:
 194:Src/main.c    **** 
 195:Src/main.c    **** /**
 196:Src/main.c    ****   * @brief  Turn-on LED2.
 197:Src/main.c    ****   * @param  None
 198:Src/main.c    ****   * @retval None
 199:Src/main.c    ****   */
 200:Src/main.c    **** void LED_On(void)
 201:Src/main.c    **** {
 2400              		.loc 9 201 0
 2401              		.cfi_startproc
 2402              		@ args = 0, pretend = 0, frame = 0
 2403              		@ frame_needed = 1, uses_anonymous_args = 0
 2404 0000 80B5     		push	{r7, lr}
 2405              	.LCFI224:
 2406              		.cfi_def_cfa_offset 8
 2407              		.cfi_offset 7, -8
 2408              		.cfi_offset 14, -4
 2409 0002 00AF     		add	r7, sp, #0
 2410              	.LCFI225:
ARM GAS  /tmp/ccGo3QYR.s 			page 265


 2411              		.cfi_def_cfa_register 7
 202:Src/main.c    ****   /* Turn LED2 on */
 203:Src/main.c    ****   LL_GPIO_SetOutputPin(LED2_GPIO_PORT, LED2_PIN);
 2412              		.loc 9 203 0
 2413 0004 0248     		ldr	r0, .L108
 2414 0006 4FF40051 		mov	r1, #8192
 2415 000a FFF7FEFF 		bl	LL_GPIO_SetOutputPin
 204:Src/main.c    **** }
 2416              		.loc 9 204 0
 2417 000e 80BD     		pop	{r7, pc}
 2418              	.L109:
 2419              		.align	2
 2420              	.L108:
 2421 0010 00040048 		.word	1207960576
 2422              		.cfi_endproc
 2423              	.LFE582:
 2425              		.section	.text.LED_Off,"ax",%progbits
 2426              		.align	2
 2427              		.global	LED_Off
 2428              		.thumb
 2429              		.thumb_func
 2431              	LED_Off:
 2432              	.LFB583:
 205:Src/main.c    **** 
 206:Src/main.c    **** /**
 207:Src/main.c    ****   * @brief  Turn-off LED2.
 208:Src/main.c    ****   * @param  None
 209:Src/main.c    ****   * @retval None
 210:Src/main.c    ****   */
 211:Src/main.c    **** void LED_Off(void)
 212:Src/main.c    **** {
 2433              		.loc 9 212 0
 2434              		.cfi_startproc
 2435              		@ args = 0, pretend = 0, frame = 0
 2436              		@ frame_needed = 1, uses_anonymous_args = 0
 2437 0000 80B5     		push	{r7, lr}
 2438              	.LCFI226:
 2439              		.cfi_def_cfa_offset 8
 2440              		.cfi_offset 7, -8
 2441              		.cfi_offset 14, -4
 2442 0002 00AF     		add	r7, sp, #0
 2443              	.LCFI227:
 2444              		.cfi_def_cfa_register 7
 213:Src/main.c    ****   /* Turn LED2 off */
 214:Src/main.c    ****   LL_GPIO_ResetOutputPin(LED2_GPIO_PORT, LED2_PIN);
 2445              		.loc 9 214 0
 2446 0004 0248     		ldr	r0, .L111
 2447 0006 4FF40051 		mov	r1, #8192
 2448 000a FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 215:Src/main.c    **** }
 2449              		.loc 9 215 0
 2450 000e 80BD     		pop	{r7, pc}
 2451              	.L112:
 2452              		.align	2
 2453              	.L111:
 2454 0010 00040048 		.word	1207960576
 2455              		.cfi_endproc
ARM GAS  /tmp/ccGo3QYR.s 			page 266


 2456              	.LFE583:
 2458              		.section	.text.LED_Blinking,"ax",%progbits
 2459              		.align	2
 2460              		.global	LED_Blinking
 2461              		.thumb
 2462              		.thumb_func
 2464              	LED_Blinking:
 2465              	.LFB584:
 216:Src/main.c    **** 
 217:Src/main.c    **** /**
 218:Src/main.c    ****   * @brief  Set LED2 to Blinking mode for an infinite loop (toggle period based on value provided a
 219:Src/main.c    ****   * @param  Period : Period of time (in ms) between each toggling of LED
 220:Src/main.c    ****   *   This parameter can be user defined values. Pre-defined values used in that example are :
 221:Src/main.c    ****   *     @arg LED_BLINK_FAST : Fast Blinking
 222:Src/main.c    ****   *     @arg LED_BLINK_SLOW : Slow Blinking
 223:Src/main.c    ****   *     @arg LED_BLINK_ERROR : Error specific Blinking
 224:Src/main.c    ****   * @retval None
 225:Src/main.c    ****   */
 226:Src/main.c    **** void LED_Blinking(uint32_t Period)
 227:Src/main.c    **** {
 2466              		.loc 9 227 0
 2467              		.cfi_startproc
 2468              		@ args = 0, pretend = 0, frame = 8
 2469              		@ frame_needed = 1, uses_anonymous_args = 0
 2470 0000 80B5     		push	{r7, lr}
 2471              	.LCFI228:
 2472              		.cfi_def_cfa_offset 8
 2473              		.cfi_offset 7, -8
 2474              		.cfi_offset 14, -4
 2475 0002 82B0     		sub	sp, sp, #8
 2476              	.LCFI229:
 2477              		.cfi_def_cfa_offset 16
 2478 0004 00AF     		add	r7, sp, #0
 2479              	.LCFI230:
 2480              		.cfi_def_cfa_register 7
 2481 0006 7860     		str	r0, [r7, #4]
 2482              	.L114:
 228:Src/main.c    ****   /* Toggle LED2 in an infinite loop */
 229:Src/main.c    ****   while (1)
 230:Src/main.c    ****   {
 231:Src/main.c    ****     LL_GPIO_TogglePin(LED2_GPIO_PORT, LED2_PIN);
 2483              		.loc 9 231 0 discriminator 1
 2484 0008 0448     		ldr	r0, .L115
 2485 000a 4FF40051 		mov	r1, #8192
 2486 000e FFF7FEFF 		bl	LL_GPIO_TogglePin
 232:Src/main.c    ****     LL_mDelay(Period);
 2487              		.loc 9 232 0 discriminator 1
 2488 0012 7868     		ldr	r0, [r7, #4]
 2489 0014 FFF7FEFF 		bl	LL_mDelay
 233:Src/main.c    ****   }
 2490              		.loc 9 233 0 discriminator 1
 2491 0018 F6E7     		b	.L114
 2492              	.L116:
 2493 001a 00BF     		.align	2
 2494              	.L115:
 2495 001c 00040048 		.word	1207960576
 2496              		.cfi_endproc
ARM GAS  /tmp/ccGo3QYR.s 			page 267


 2497              	.LFE584:
 2499              		.section	.text.UserButton_Init,"ax",%progbits
 2500              		.align	2
 2501              		.global	UserButton_Init
 2502              		.thumb
 2503              		.thumb_func
 2505              	UserButton_Init:
 2506              	.LFB585:
 234:Src/main.c    **** }
 235:Src/main.c    **** 
 236:Src/main.c    **** /**
 237:Src/main.c    ****   * @brief  Configures User push-button in GPIO or EXTI Line Mode.
 238:Src/main.c    ****   * @param  None
 239:Src/main.c    ****   * @retval None
 240:Src/main.c    ****   */
 241:Src/main.c    **** void UserButton_Init(void)
 242:Src/main.c    **** {
 2507              		.loc 9 242 0
 2508              		.cfi_startproc
 2509              		@ args = 0, pretend = 0, frame = 0
 2510              		@ frame_needed = 1, uses_anonymous_args = 0
 2511 0000 80B5     		push	{r7, lr}
 2512              	.LCFI231:
 2513              		.cfi_def_cfa_offset 8
 2514              		.cfi_offset 7, -8
 2515              		.cfi_offset 14, -4
 2516 0002 00AF     		add	r7, sp, #0
 2517              	.LCFI232:
 2518              		.cfi_def_cfa_register 7
 243:Src/main.c    ****   /* Enable the BUTTON Clock */
 244:Src/main.c    ****   USER_BUTTON_GPIO_CLK_ENABLE();
 2519              		.loc 9 244 0
 2520 0004 4FF40020 		mov	r0, #524288
 2521 0008 FFF7FEFF 		bl	LL_AHB1_GRP1_EnableClock
 245:Src/main.c    **** 
 246:Src/main.c    ****   /* Configure GPIO for BUTTON */
 247:Src/main.c    ****   LL_GPIO_SetPinMode(USER_BUTTON_GPIO_PORT, USER_BUTTON_PIN, LL_GPIO_MODE_INPUT);
 2522              		.loc 9 247 0
 2523 000c 1148     		ldr	r0, .L118
 2524 000e 4FF40051 		mov	r1, #8192
 2525 0012 0022     		movs	r2, #0
 2526 0014 FFF7FEFF 		bl	LL_GPIO_SetPinMode
 248:Src/main.c    ****   LL_GPIO_SetPinPull(USER_BUTTON_GPIO_PORT, USER_BUTTON_PIN, LL_GPIO_PULL_NO);
 2527              		.loc 9 248 0
 2528 0018 0E48     		ldr	r0, .L118
 2529 001a 4FF40051 		mov	r1, #8192
 2530 001e 0022     		movs	r2, #0
 2531 0020 FFF7FEFF 		bl	LL_GPIO_SetPinPull
 249:Src/main.c    **** 
 250:Src/main.c    ****   /* Connect External Line to the GPIO*/
 251:Src/main.c    ****   USER_BUTTON_SYSCFG_SET_EXTI();
 2532              		.loc 9 251 0
 2533 0024 0120     		movs	r0, #1
 2534 0026 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClock
 2535 002a 0220     		movs	r0, #2
 2536 002c 0A49     		ldr	r1, .L118+4
 2537 002e FFF7FEFF 		bl	LL_SYSCFG_SetEXTISource
ARM GAS  /tmp/ccGo3QYR.s 			page 268


 252:Src/main.c    **** 
 253:Src/main.c    ****   /* Enable a rising trigger EXTI_Line15_10 Interrupt */
 254:Src/main.c    ****   USER_BUTTON_EXTI_LINE_ENABLE();
 2538              		.loc 9 254 0
 2539 0032 4FF40050 		mov	r0, #8192
 2540 0036 FFF7FEFF 		bl	LL_EXTI_EnableIT_0_31
 255:Src/main.c    ****   USER_BUTTON_EXTI_FALLING_TRIG_ENABLE();
 2541              		.loc 9 255 0
 2542 003a 4FF40050 		mov	r0, #8192
 2543 003e FFF7FEFF 		bl	LL_EXTI_EnableFallingTrig_0_31
 256:Src/main.c    **** 
 257:Src/main.c    ****   /* Configure NVIC for USER_BUTTON_EXTI_IRQn */
 258:Src/main.c    ****   NVIC_SetPriority(USER_BUTTON_EXTI_IRQn, 3);
 2544              		.loc 9 258 0
 2545 0042 2820     		movs	r0, #40
 2546 0044 0321     		movs	r1, #3
 2547 0046 FFF7FEFF 		bl	NVIC_SetPriority
 259:Src/main.c    ****   NVIC_EnableIRQ(USER_BUTTON_EXTI_IRQn);
 2548              		.loc 9 259 0
 2549 004a 2820     		movs	r0, #40
 2550 004c FFF7FEFF 		bl	NVIC_EnableIRQ
 260:Src/main.c    **** }
 2551              		.loc 9 260 0
 2552 0050 80BD     		pop	{r7, pc}
 2553              	.L119:
 2554 0052 00BF     		.align	2
 2555              	.L118:
 2556 0054 00080048 		.word	1207961600
 2557 0058 0300F000 		.word	15728643
 2558              		.cfi_endproc
 2559              	.LFE585:
 2561              		.section	.text.SystemClock_Config,"ax",%progbits
 2562              		.align	2
 2563              		.global	SystemClock_Config
 2564              		.thumb
 2565              		.thumb_func
 2567              	SystemClock_Config:
 2568              	.LFB586:
 261:Src/main.c    **** 
 262:Src/main.c    **** /**
 263:Src/main.c    ****   * @brief  System Clock Configuration
 264:Src/main.c    ****   *         The system Clock is configured as follow :
 265:Src/main.c    ****   *            System Clock source            = PLL (HSI)
 266:Src/main.c    ****   *            SYSCLK(Hz)                     = 64000000
 267:Src/main.c    ****   *            HCLK(Hz)                       = 64000000
 268:Src/main.c    ****   *            AHB Prescaler                  = 1
 269:Src/main.c    ****   *            APB1 Prescaler                 = 2
 270:Src/main.c    ****   *            APB2 Prescaler                 = 1
 271:Src/main.c    ****   *            PLLMUL                         = 16
 272:Src/main.c    ****   *            Flash Latency(WS)              = 2
 273:Src/main.c    ****   * @param  None
 274:Src/main.c    ****   * @retval None
 275:Src/main.c    ****   */
 276:Src/main.c    **** void SystemClock_Config(void)
 277:Src/main.c    **** {
 2569              		.loc 9 277 0
 2570              		.cfi_startproc
ARM GAS  /tmp/ccGo3QYR.s 			page 269


 2571              		@ args = 0, pretend = 0, frame = 0
 2572              		@ frame_needed = 1, uses_anonymous_args = 0
 2573 0000 80B5     		push	{r7, lr}
 2574              	.LCFI233:
 2575              		.cfi_def_cfa_offset 8
 2576              		.cfi_offset 7, -8
 2577              		.cfi_offset 14, -4
 2578 0002 00AF     		add	r7, sp, #0
 2579              	.LCFI234:
 2580              		.cfi_def_cfa_register 7
 278:Src/main.c    ****   /* Set FLASH latency */
 279:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 2581              		.loc 9 279 0
 2582 0004 0220     		movs	r0, #2
 2583 0006 FFF7FEFF 		bl	LL_FLASH_SetLatency
 280:Src/main.c    **** 
 281:Src/main.c    ****   /* Enable HSI if not already activated*/
 282:Src/main.c    ****   if (LL_RCC_HSI_IsReady() == 0)
 2584              		.loc 9 282 0
 2585 000a FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2586 000e 0346     		mov	r3, r0
 2587 0010 002B     		cmp	r3, #0
 2588 0012 07D1     		bne	.L121
 283:Src/main.c    ****   {
 284:Src/main.c    ****     /* Enable HSI and wait for activation*/
 285:Src/main.c    ****     LL_RCC_HSI_Enable();
 2589              		.loc 9 285 0
 2590 0014 FFF7FEFF 		bl	LL_RCC_HSI_Enable
 286:Src/main.c    ****     while(LL_RCC_HSI_IsReady() != 1)
 2591              		.loc 9 286 0
 2592 0018 00BF     		nop
 2593              	.L122:
 2594              		.loc 9 286 0 is_stmt 0 discriminator 1
 2595 001a FFF7FEFF 		bl	LL_RCC_HSI_IsReady
 2596 001e 0346     		mov	r3, r0
 2597 0020 012B     		cmp	r3, #1
 2598 0022 FAD1     		bne	.L122
 2599              	.L121:
 287:Src/main.c    ****     {
 288:Src/main.c    ****     };
 289:Src/main.c    ****   }
 290:Src/main.c    **** 
 291:Src/main.c    ****   /* Main PLL configuration and activation */
 292:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 2600              		.loc 9 292 0 is_stmt 1
 2601 0024 0020     		movs	r0, #0
 2602 0026 4FF46011 		mov	r1, #3670016
 2603 002a FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 293:Src/main.c    **** 
 294:Src/main.c    ****   LL_RCC_PLL_Enable();
 2604              		.loc 9 294 0
 2605 002e FFF7FEFF 		bl	LL_RCC_PLL_Enable
 295:Src/main.c    ****   while(LL_RCC_PLL_IsReady() != 1)
 2606              		.loc 9 295 0
 2607 0032 00BF     		nop
 2608              	.L123:
 2609              		.loc 9 295 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccGo3QYR.s 			page 270


 2610 0034 FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 2611 0038 0346     		mov	r3, r0
 2612 003a 012B     		cmp	r3, #1
 2613 003c FAD1     		bne	.L123
 296:Src/main.c    ****   {
 297:Src/main.c    ****   };
 298:Src/main.c    **** 
 299:Src/main.c    ****   /* Sysclk activation on the main PLL */
 300:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 2614              		.loc 9 300 0 is_stmt 1
 2615 003e 0020     		movs	r0, #0
 2616 0040 FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 301:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 2617              		.loc 9 301 0
 2618 0044 0220     		movs	r0, #2
 2619 0046 FFF7FEFF 		bl	LL_RCC_SetSysClkSource
 302:Src/main.c    ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 2620              		.loc 9 302 0
 2621 004a 00BF     		nop
 2622              	.L124:
 2623              		.loc 9 302 0 is_stmt 0 discriminator 1
 2624 004c FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 2625 0050 0346     		mov	r3, r0
 2626 0052 082B     		cmp	r3, #8
 2627 0054 FAD1     		bne	.L124
 303:Src/main.c    ****   {
 304:Src/main.c    ****   };
 305:Src/main.c    **** 
 306:Src/main.c    ****   /* Set APB1 & APB2 prescaler*/
 307:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 2628              		.loc 9 307 0 is_stmt 1
 2629 0056 4FF48060 		mov	r0, #1024
 2630 005a FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
 308:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 2631              		.loc 9 308 0
 2632 005e 0020     		movs	r0, #0
 2633 0060 FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
 309:Src/main.c    **** 
 310:Src/main.c    ****   /* Set systick to 1ms in using frequency set to 64MHz */
 311:Src/main.c    ****   /* This frequency can be calculated through LL RCC macro */
 312:Src/main.c    ****   /* ex: __LL_RCC_CALC_PLLCLK_FREQ ((HSI_VALUE / 2), LL_RCC_PLL_MUL_16) */
 313:Src/main.c    ****   LL_Init1msTick(64000000);
 2634              		.loc 9 313 0
 2635 0064 0348     		ldr	r0, .L125
 2636 0066 FFF7FEFF 		bl	LL_Init1msTick
 314:Src/main.c    **** 
 315:Src/main.c    ****   /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
 316:Src/main.c    ****   LL_SetSystemCoreClock(64000000);
 2637              		.loc 9 316 0
 2638 006a 0248     		ldr	r0, .L125
 2639 006c FFF7FEFF 		bl	LL_SetSystemCoreClock
 317:Src/main.c    **** }
 2640              		.loc 9 317 0
 2641 0070 80BD     		pop	{r7, pc}
 2642              	.L126:
 2643 0072 00BF     		.align	2
 2644              	.L125:
ARM GAS  /tmp/ccGo3QYR.s 			page 271


 2645 0074 0090D003 		.word	64000000
 2646              		.cfi_endproc
 2647              	.LFE586:
 2649              		.section	.text.UserButton_Callback,"ax",%progbits
 2650              		.align	2
 2651              		.global	UserButton_Callback
 2652              		.thumb
 2653              		.thumb_func
 2655              	UserButton_Callback:
 2656              	.LFB587:
 318:Src/main.c    **** 
 319:Src/main.c    **** /******************************************************************************/
 320:Src/main.c    **** /*   IRQ HANDLER TREATMENT Functions                                          */
 321:Src/main.c    **** /******************************************************************************/
 322:Src/main.c    **** /**
 323:Src/main.c    ****   * @brief  Function to manage Button push
 324:Src/main.c    ****   * @param  None
 325:Src/main.c    ****   * @retval None
 326:Src/main.c    ****   */
 327:Src/main.c    **** void UserButton_Callback(void)
 328:Src/main.c    **** {
 2657              		.loc 9 328 0
 2658              		.cfi_startproc
 2659              		@ args = 0, pretend = 0, frame = 0
 2660              		@ frame_needed = 1, uses_anonymous_args = 0
 2661 0000 80B5     		push	{r7, lr}
 2662              	.LCFI235:
 2663              		.cfi_def_cfa_offset 8
 2664              		.cfi_offset 7, -8
 2665              		.cfi_offset 14, -4
 2666 0002 00AF     		add	r7, sp, #0
 2667              	.LCFI236:
 2668              		.cfi_def_cfa_register 7
 329:Src/main.c    ****   /* Turn LED2 Off on User button press (allow to restart sequence) */
 330:Src/main.c    ****   LED_Off();
 2669              		.loc 9 330 0
 2670 0004 FFF7FEFF 		bl	LED_Off
 331:Src/main.c    **** }
 2671              		.loc 9 331 0
 2672 0008 80BD     		pop	{r7, pc}
 2673              		.cfi_endproc
 2674              	.LFE587:
 2676 000a 00BF     		.section	.rodata
 2677              		.align	2
 2678              	.LC0:
 2679 0000 4C454420 		.ascii	"LED ON\000"
 2679      4F4E00
 2680              		.section	.text.USART_CharReception_Callback,"ax",%progbits
 2681              		.align	2
 2682              		.global	USART_CharReception_Callback
 2683              		.thumb
 2684              		.thumb_func
 2686              	USART_CharReception_Callback:
 2687              	.LFB588:
 332:Src/main.c    **** 
 333:Src/main.c    **** /**
 334:Src/main.c    ****   * @brief  Function called from USART IRQ Handler when RXNE flag is set
ARM GAS  /tmp/ccGo3QYR.s 			page 272


 335:Src/main.c    ****   *         Function is in charge of reading character received on USART RX line.
 336:Src/main.c    ****   * @param  None
 337:Src/main.c    ****   * @retval None
 338:Src/main.c    ****   */
 339:Src/main.c    **** void USART_CharReception_Callback(void)
 340:Src/main.c    **** {
 2688              		.loc 9 340 0
 2689              		.cfi_startproc
 2690              		@ args = 0, pretend = 0, frame = 8
 2691              		@ frame_needed = 1, uses_anonymous_args = 0
 2692 0000 80B5     		push	{r7, lr}
 2693              	.LCFI237:
 2694              		.cfi_def_cfa_offset 8
 2695              		.cfi_offset 7, -8
 2696              		.cfi_offset 14, -4
 2697 0002 82B0     		sub	sp, sp, #8
 2698              	.LCFI238:
 2699              		.cfi_def_cfa_offset 16
 2700 0004 00AF     		add	r7, sp, #0
 2701              	.LCFI239:
 2702              		.cfi_def_cfa_register 7
 341:Src/main.c    **** __IO uint32_t received_char;
 342:Src/main.c    **** 
 343:Src/main.c    ****   /* Read Received character. RXNE flag is cleared by reading of RDR register */
 344:Src/main.c    ****   received_char = LL_USART_ReceiveData8(USARTx_INSTANCE);
 2703              		.loc 9 344 0
 2704 0006 0C48     		ldr	r0, .L131
 2705 0008 FFF7FEFF 		bl	LL_USART_ReceiveData8
 2706 000c 0346     		mov	r3, r0
 2707 000e 7B60     		str	r3, [r7, #4]
 345:Src/main.c    **** 
 346:Src/main.c    ****   /* Check if received value is corresponding to specific one : S or s */
 347:Src/main.c    ****   if ((received_char == 'S') || (received_char == 's'))
 2708              		.loc 9 347 0
 2709 0010 7B68     		ldr	r3, [r7, #4]
 2710 0012 532B     		cmp	r3, #83
 2711 0014 02D0     		beq	.L129
 2712              		.loc 9 347 0 is_stmt 0 discriminator 1
 2713 0016 7B68     		ldr	r3, [r7, #4]
 2714 0018 732B     		cmp	r3, #115
 2715 001a 04D1     		bne	.L130
 2716              	.L129:
 348:Src/main.c    ****   {
 349:Src/main.c    ****     /* Turn LED2 On : Expected character has been received */
 350:Src/main.c    ****     LED_On();
 2717              		.loc 9 350 0 is_stmt 1
 2718 001c FFF7FEFF 		bl	LED_On
 351:Src/main.c    ****     SEGGER_SYSVIEW_Print("LED ON");
 2719              		.loc 9 351 0
 2720 0020 0648     		ldr	r0, .L131+4
 2721 0022 FFF7FEFF 		bl	SEGGER_SYSVIEW_Print
 2722              	.L130:
 352:Src/main.c    **** 
 353:Src/main.c    ****   }
 354:Src/main.c    **** 
 355:Src/main.c    ****   /* Echo received character on TX */
 356:Src/main.c    ****   LL_USART_TransmitData8(USARTx_INSTANCE, received_char);
ARM GAS  /tmp/ccGo3QYR.s 			page 273


 2723              		.loc 9 356 0
 2724 0026 7B68     		ldr	r3, [r7, #4]
 2725 0028 DBB2     		uxtb	r3, r3
 2726 002a 0348     		ldr	r0, .L131
 2727 002c 1946     		mov	r1, r3
 2728 002e FFF7FEFF 		bl	LL_USART_TransmitData8
 357:Src/main.c    **** }
 2729              		.loc 9 357 0
 2730 0032 0837     		adds	r7, r7, #8
 2731              	.LCFI240:
 2732              		.cfi_def_cfa_offset 8
 2733 0034 BD46     		mov	sp, r7
 2734              	.LCFI241:
 2735              		.cfi_def_cfa_register 13
 2736              		@ sp needed
 2737 0036 80BD     		pop	{r7, pc}
 2738              	.L132:
 2739              		.align	2
 2740              	.L131:
 2741 0038 00380140 		.word	1073821696
 2742 003c 00000000 		.word	.LC0
 2743              		.cfi_endproc
 2744              	.LFE588:
 2746              		.section	.text.Error_Callback,"ax",%progbits
 2747              		.align	2
 2748              		.global	Error_Callback
 2749              		.thumb
 2750              		.thumb_func
 2752              	Error_Callback:
 2753              	.LFB589:
 358:Src/main.c    **** 
 359:Src/main.c    **** /**
 360:Src/main.c    ****   * @brief  Function called in case of error detected in USART IT Handler
 361:Src/main.c    ****   * @param  None
 362:Src/main.c    ****   * @retval None
 363:Src/main.c    ****   */
 364:Src/main.c    **** void Error_Callback(void)
 365:Src/main.c    **** {
 2754              		.loc 9 365 0
 2755              		.cfi_startproc
 2756              		@ args = 0, pretend = 0, frame = 8
 2757              		@ frame_needed = 1, uses_anonymous_args = 0
 2758 0000 80B5     		push	{r7, lr}
 2759              	.LCFI242:
 2760              		.cfi_def_cfa_offset 8
 2761              		.cfi_offset 7, -8
 2762              		.cfi_offset 14, -4
 2763 0002 82B0     		sub	sp, sp, #8
 2764              	.LCFI243:
 2765              		.cfi_def_cfa_offset 16
 2766 0004 00AF     		add	r7, sp, #0
 2767              	.LCFI244:
 2768              		.cfi_def_cfa_register 7
 366:Src/main.c    ****   __IO uint32_t isr_reg;
 367:Src/main.c    **** 
 368:Src/main.c    ****   /* Disable USARTx_IRQn */
 369:Src/main.c    ****   NVIC_DisableIRQ(USARTx_IRQn);
ARM GAS  /tmp/ccGo3QYR.s 			page 274


 2769              		.loc 9 369 0
 2770 0006 2520     		movs	r0, #37
 2771 0008 FFF7FEFF 		bl	NVIC_DisableIRQ
 370:Src/main.c    **** 
 371:Src/main.c    ****   /* Error handling example :
 372:Src/main.c    ****     - Read USART ISR register to identify flag that leads to IT raising
 373:Src/main.c    ****     - Perform corresponding error handling treatment according to flag
 374:Src/main.c    ****   */
 375:Src/main.c    ****   isr_reg = LL_USART_ReadReg(USARTx_INSTANCE, ISR);
 2772              		.loc 9 375 0
 2773 000c 094B     		ldr	r3, .L136
 2774 000e DB69     		ldr	r3, [r3, #28]
 2775 0010 7B60     		str	r3, [r7, #4]
 376:Src/main.c    ****   if (isr_reg & LL_USART_ISR_NE)
 2776              		.loc 9 376 0
 2777 0012 7B68     		ldr	r3, [r7, #4]
 2778 0014 03F00403 		and	r3, r3, #4
 2779 0018 002B     		cmp	r3, #0
 2780 001a 03D0     		beq	.L134
 377:Src/main.c    ****   {
 378:Src/main.c    ****     /* case Noise Error flag is raised : ... */
 379:Src/main.c    ****     LED_Blinking(LED_BLINK_FAST);
 2781              		.loc 9 379 0
 2782 001c C820     		movs	r0, #200
 2783 001e FFF7FEFF 		bl	LED_Blinking
 2784 0022 03E0     		b	.L133
 2785              	.L134:
 380:Src/main.c    ****   }
 381:Src/main.c    ****   else
 382:Src/main.c    ****   {
 383:Src/main.c    ****     /* Unexpected IT source : Set LED to Blinking mode to indicate error occurs */
 384:Src/main.c    ****     LED_Blinking(LED_BLINK_ERROR);
 2786              		.loc 9 384 0
 2787 0024 4FF47A70 		mov	r0, #1000
 2788 0028 FFF7FEFF 		bl	LED_Blinking
 2789              	.L133:
 385:Src/main.c    ****   }
 386:Src/main.c    **** }
 2790              		.loc 9 386 0
 2791 002c 0837     		adds	r7, r7, #8
 2792              	.LCFI245:
 2793              		.cfi_def_cfa_offset 8
 2794 002e BD46     		mov	sp, r7
 2795              	.LCFI246:
 2796              		.cfi_def_cfa_register 13
 2797              		@ sp needed
 2798 0030 80BD     		pop	{r7, pc}
 2799              	.L137:
 2800 0032 00BF     		.align	2
 2801              	.L136:
 2802 0034 00380140 		.word	1073821696
 2803              		.cfi_endproc
 2804              	.LFE589:
 2806              		.text
 2807              	.Letext0:
 2808              		.file 10 "../../Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 2809              		.file 11 "/usr/arm-none-eabi/include/machine/_default_types.h"
ARM GAS  /tmp/ccGo3QYR.s 			page 275


 2810              		.file 12 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2811              		.file 13 "../../Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
ARM GAS  /tmp/ccGo3QYR.s 			page 276


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccGo3QYR.s:21     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccGo3QYR.s:25     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccGo3QYR.s:70     .text.NVIC_EnableIRQ:000000000000002c $d
     /tmp/ccGo3QYR.s:75     .text.NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccGo3QYR.s:79     .text.NVIC_DisableIRQ:0000000000000000 NVIC_DisableIRQ
     /tmp/ccGo3QYR.s:124    .text.NVIC_DisableIRQ:0000000000000030 $d
     /tmp/ccGo3QYR.s:129    .text.NVIC_SetPriority:0000000000000000 $t
     /tmp/ccGo3QYR.s:133    .text.NVIC_SetPriority:0000000000000000 NVIC_SetPriority
     /tmp/ccGo3QYR.s:196    .text.NVIC_SetPriority:000000000000004c $d
     /tmp/ccGo3QYR.s:202    .text.LL_AHB1_GRP1_EnableClock:0000000000000000 $t
     /tmp/ccGo3QYR.s:206    .text.LL_AHB1_GRP1_EnableClock:0000000000000000 LL_AHB1_GRP1_EnableClock
     /tmp/ccGo3QYR.s:256    .text.LL_AHB1_GRP1_EnableClock:000000000000002c $d
     /tmp/ccGo3QYR.s:261    .text.LL_APB2_GRP1_EnableClock:0000000000000000 $t
     /tmp/ccGo3QYR.s:265    .text.LL_APB2_GRP1_EnableClock:0000000000000000 LL_APB2_GRP1_EnableClock
     /tmp/ccGo3QYR.s:314    .text.LL_APB2_GRP1_EnableClock:000000000000002c $d
     /tmp/ccGo3QYR.s:319    .text.LL_RCC_HSI_Enable:0000000000000000 $t
     /tmp/ccGo3QYR.s:323    .text.LL_RCC_HSI_Enable:0000000000000000 LL_RCC_HSI_Enable
     /tmp/ccGo3QYR.s:357    .text.LL_RCC_HSI_Enable:0000000000000018 $d
     /tmp/ccGo3QYR.s:362    .text.LL_RCC_HSI_IsReady:0000000000000000 $t
     /tmp/ccGo3QYR.s:366    .text.LL_RCC_HSI_IsReady:0000000000000000 LL_RCC_HSI_IsReady
     /tmp/ccGo3QYR.s:403    .text.LL_RCC_HSI_IsReady:0000000000000020 $d
     /tmp/ccGo3QYR.s:408    .text.LL_RCC_SetSysClkSource:0000000000000000 $t
     /tmp/ccGo3QYR.s:412    .text.LL_RCC_SetSysClkSource:0000000000000000 LL_RCC_SetSysClkSource
     /tmp/ccGo3QYR.s:454    .text.LL_RCC_SetSysClkSource:0000000000000024 $d
     /tmp/ccGo3QYR.s:459    .text.LL_RCC_GetSysClkSource:0000000000000000 $t
     /tmp/ccGo3QYR.s:463    .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
     /tmp/ccGo3QYR.s:495    .text.LL_RCC_GetSysClkSource:0000000000000018 $d
     /tmp/ccGo3QYR.s:500    .text.LL_RCC_SetAHBPrescaler:0000000000000000 $t
     /tmp/ccGo3QYR.s:504    .text.LL_RCC_SetAHBPrescaler:0000000000000000 LL_RCC_SetAHBPrescaler
     /tmp/ccGo3QYR.s:546    .text.LL_RCC_SetAHBPrescaler:0000000000000024 $d
     /tmp/ccGo3QYR.s:551    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 $t
     /tmp/ccGo3QYR.s:555    .text.LL_RCC_SetAPB1Prescaler:0000000000000000 LL_RCC_SetAPB1Prescaler
     /tmp/ccGo3QYR.s:597    .text.LL_RCC_SetAPB1Prescaler:0000000000000024 $d
     /tmp/ccGo3QYR.s:602    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 $t
     /tmp/ccGo3QYR.s:606    .text.LL_RCC_SetAPB2Prescaler:0000000000000000 LL_RCC_SetAPB2Prescaler
     /tmp/ccGo3QYR.s:648    .text.LL_RCC_SetAPB2Prescaler:0000000000000024 $d
     /tmp/ccGo3QYR.s:653    .text.LL_RCC_SetUSARTClockSource:0000000000000000 $t
     /tmp/ccGo3QYR.s:657    .text.LL_RCC_SetUSARTClockSource:0000000000000000 LL_RCC_SetUSARTClockSource
     /tmp/ccGo3QYR.s:706    .text.LL_RCC_SetUSARTClockSource:0000000000000030 $d
     /tmp/ccGo3QYR.s:711    .text.LL_RCC_PLL_Enable:0000000000000000 $t
     /tmp/ccGo3QYR.s:715    .text.LL_RCC_PLL_Enable:0000000000000000 LL_RCC_PLL_Enable
     /tmp/ccGo3QYR.s:748    .text.LL_RCC_PLL_Enable:0000000000000018 $d
     /tmp/ccGo3QYR.s:753    .text.LL_RCC_PLL_IsReady:0000000000000000 $t
     /tmp/ccGo3QYR.s:757    .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
     /tmp/ccGo3QYR.s:794    .text.LL_RCC_PLL_IsReady:0000000000000020 $d
     /tmp/ccGo3QYR.s:799    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 $t
     /tmp/ccGo3QYR.s:803    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 LL_RCC_PLL_ConfigDomain_SYS
     /tmp/ccGo3QYR.s:858    .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000040 $d
     /tmp/ccGo3QYR.s:863    .text.LL_SYSCFG_SetEXTISource:0000000000000000 $t
     /tmp/ccGo3QYR.s:867    .text.LL_SYSCFG_SetEXTISource:0000000000000000 LL_SYSCFG_SetEXTISource
     /tmp/ccGo3QYR.s:942    .text.LL_SYSCFG_SetEXTISource:0000000000000050 $d
     /tmp/ccGo3QYR.s:947    .text.LL_FLASH_SetLatency:0000000000000000 $t
     /tmp/ccGo3QYR.s:951    .text.LL_FLASH_SetLatency:0000000000000000 LL_FLASH_SetLatency
     /tmp/ccGo3QYR.s:993    .text.LL_FLASH_SetLatency:0000000000000024 $d
     /tmp/ccGo3QYR.s:998    .text.LL_GPIO_SetPinMode:0000000000000000 $t
ARM GAS  /tmp/ccGo3QYR.s 			page 277


     /tmp/ccGo3QYR.s:1002   .text.LL_GPIO_SetPinMode:0000000000000000 LL_GPIO_SetPinMode
     /tmp/ccGo3QYR.s:1090   .text.LL_GPIO_SetPinOutputType:0000000000000000 $t
     /tmp/ccGo3QYR.s:1094   .text.LL_GPIO_SetPinOutputType:0000000000000000 LL_GPIO_SetPinOutputType
     /tmp/ccGo3QYR.s:1143   .text.LL_GPIO_SetPinSpeed:0000000000000000 $t
     /tmp/ccGo3QYR.s:1147   .text.LL_GPIO_SetPinSpeed:0000000000000000 LL_GPIO_SetPinSpeed
     /tmp/ccGo3QYR.s:1234   .text.LL_GPIO_SetPinPull:0000000000000000 $t
     /tmp/ccGo3QYR.s:1238   .text.LL_GPIO_SetPinPull:0000000000000000 LL_GPIO_SetPinPull
     /tmp/ccGo3QYR.s:1325   .text.LL_GPIO_SetAFPin_0_7:0000000000000000 $t
     /tmp/ccGo3QYR.s:1329   .text.LL_GPIO_SetAFPin_0_7:0000000000000000 LL_GPIO_SetAFPin_0_7
     /tmp/ccGo3QYR.s:1416   .text.LL_GPIO_SetOutputPin:0000000000000000 $t
     /tmp/ccGo3QYR.s:1420   .text.LL_GPIO_SetOutputPin:0000000000000000 LL_GPIO_SetOutputPin
     /tmp/ccGo3QYR.s:1460   .text.LL_GPIO_ResetOutputPin:0000000000000000 $t
     /tmp/ccGo3QYR.s:1464   .text.LL_GPIO_ResetOutputPin:0000000000000000 LL_GPIO_ResetOutputPin
     /tmp/ccGo3QYR.s:1504   .text.LL_GPIO_TogglePin:0000000000000000 $t
     /tmp/ccGo3QYR.s:1508   .text.LL_GPIO_TogglePin:0000000000000000 LL_GPIO_TogglePin
     /tmp/ccGo3QYR.s:1551   .text.LL_EXTI_EnableIT_0_31:0000000000000000 $t
     /tmp/ccGo3QYR.s:1555   .text.LL_EXTI_EnableIT_0_31:0000000000000000 LL_EXTI_EnableIT_0_31
     /tmp/ccGo3QYR.s:1597   .text.LL_EXTI_EnableIT_0_31:0000000000000020 $d
     /tmp/ccGo3QYR.s:1602   .text.LL_EXTI_EnableFallingTrig_0_31:0000000000000000 $t
     /tmp/ccGo3QYR.s:1606   .text.LL_EXTI_EnableFallingTrig_0_31:0000000000000000 LL_EXTI_EnableFallingTrig_0_31
     /tmp/ccGo3QYR.s:1647   .text.LL_EXTI_EnableFallingTrig_0_31:0000000000000020 $d
     /tmp/ccGo3QYR.s:1652   .text.LL_USART_Enable:0000000000000000 $t
     /tmp/ccGo3QYR.s:1656   .text.LL_USART_Enable:0000000000000000 LL_USART_Enable
     /tmp/ccGo3QYR.s:1698   .text.LL_USART_SetTransferDirection:0000000000000000 $t
     /tmp/ccGo3QYR.s:1702   .text.LL_USART_SetTransferDirection:0000000000000000 LL_USART_SetTransferDirection
     /tmp/ccGo3QYR.s:1746   .text.LL_USART_ConfigCharacter:0000000000000000 $t
     /tmp/ccGo3QYR.s:1750   .text.LL_USART_ConfigCharacter:0000000000000000 LL_USART_ConfigCharacter
     /tmp/ccGo3QYR.s:1807   .text.LL_USART_SetBaudRate:0000000000000000 $t
     /tmp/ccGo3QYR.s:1811   .text.LL_USART_SetBaudRate:0000000000000000 LL_USART_SetBaudRate
     /tmp/ccGo3QYR.s:1896   .text.LL_USART_IsActiveFlag_TEACK:0000000000000000 $t
     /tmp/ccGo3QYR.s:1900   .text.LL_USART_IsActiveFlag_TEACK:0000000000000000 LL_USART_IsActiveFlag_TEACK
     /tmp/ccGo3QYR.s:1945   .text.LL_USART_IsActiveFlag_REACK:0000000000000000 $t
     /tmp/ccGo3QYR.s:1949   .text.LL_USART_IsActiveFlag_REACK:0000000000000000 LL_USART_IsActiveFlag_REACK
     /tmp/ccGo3QYR.s:1994   .text.LL_USART_EnableIT_RXNE:0000000000000000 $t
     /tmp/ccGo3QYR.s:1998   .text.LL_USART_EnableIT_RXNE:0000000000000000 LL_USART_EnableIT_RXNE
     /tmp/ccGo3QYR.s:2039   .text.LL_USART_EnableIT_ERROR:0000000000000000 $t
     /tmp/ccGo3QYR.s:2043   .text.LL_USART_EnableIT_ERROR:0000000000000000 LL_USART_EnableIT_ERROR
     /tmp/ccGo3QYR.s:2084   .text.LL_USART_ReceiveData8:0000000000000000 $t
     /tmp/ccGo3QYR.s:2088   .text.LL_USART_ReceiveData8:0000000000000000 LL_USART_ReceiveData8
     /tmp/ccGo3QYR.s:2129   .text.LL_USART_TransmitData8:0000000000000000 $t
     /tmp/ccGo3QYR.s:2133   .text.LL_USART_TransmitData8:0000000000000000 LL_USART_TransmitData8
     /tmp/ccGo3QYR.s:2175   .text.main:0000000000000000 $t
     /tmp/ccGo3QYR.s:2180   .text.main:0000000000000000 main
     /tmp/ccGo3QYR.s:2567   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccGo3QYR.s:2361   .text.LED_Init:0000000000000000 LED_Init
     /tmp/ccGo3QYR.s:2431   .text.LED_Off:0000000000000000 LED_Off
     /tmp/ccGo3QYR.s:2505   .text.UserButton_Init:0000000000000000 UserButton_Init
     /tmp/ccGo3QYR.s:2221   .text.Configure_USART:0000000000000000 Configure_USART
     /tmp/ccGo3QYR.s:2216   .text.Configure_USART:0000000000000000 $t
     /tmp/ccGo3QYR.s:2349   .text.Configure_USART:00000000000000e4 $d
     /tmp/ccGo3QYR.s:2356   .text.LED_Init:0000000000000000 $t
     /tmp/ccGo3QYR.s:2388   .text.LED_Init:000000000000001c $d
     /tmp/ccGo3QYR.s:2393   .text.LED_On:0000000000000000 $t
     /tmp/ccGo3QYR.s:2398   .text.LED_On:0000000000000000 LED_On
     /tmp/ccGo3QYR.s:2421   .text.LED_On:0000000000000010 $d
     /tmp/ccGo3QYR.s:2426   .text.LED_Off:0000000000000000 $t
     /tmp/ccGo3QYR.s:2454   .text.LED_Off:0000000000000010 $d
ARM GAS  /tmp/ccGo3QYR.s 			page 278


     /tmp/ccGo3QYR.s:2459   .text.LED_Blinking:0000000000000000 $t
     /tmp/ccGo3QYR.s:2464   .text.LED_Blinking:0000000000000000 LED_Blinking
     /tmp/ccGo3QYR.s:2495   .text.LED_Blinking:000000000000001c $d
     /tmp/ccGo3QYR.s:2500   .text.UserButton_Init:0000000000000000 $t
     /tmp/ccGo3QYR.s:2556   .text.UserButton_Init:0000000000000054 $d
     /tmp/ccGo3QYR.s:2562   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccGo3QYR.s:2645   .text.SystemClock_Config:0000000000000074 $d
     /tmp/ccGo3QYR.s:2650   .text.UserButton_Callback:0000000000000000 $t
     /tmp/ccGo3QYR.s:2655   .text.UserButton_Callback:0000000000000000 UserButton_Callback
     /tmp/ccGo3QYR.s:2677   .rodata:0000000000000000 $d
     /tmp/ccGo3QYR.s:2681   .text.USART_CharReception_Callback:0000000000000000 $t
     /tmp/ccGo3QYR.s:2686   .text.USART_CharReception_Callback:0000000000000000 USART_CharReception_Callback
     /tmp/ccGo3QYR.s:2741   .text.USART_CharReception_Callback:0000000000000038 $d
     /tmp/ccGo3QYR.s:2747   .text.Error_Callback:0000000000000000 $t
     /tmp/ccGo3QYR.s:2752   .text.Error_Callback:0000000000000000 Error_Callback
     /tmp/ccGo3QYR.s:2802   .text.Error_Callback:0000000000000034 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SEGGER_SYSVIEW_Conf
SEGGER_SYSVIEW_Start
SystemCoreClock
LL_mDelay
LL_Init1msTick
LL_SetSystemCoreClock
SEGGER_SYSVIEW_Print
