library verilog;
use verilog.vl_types.all;
entity replace_select_unit is
    port(
        plru            : in     vl_logic_vector(7 downto 0);
        valid           : in     vl_logic_vector(7 downto 0);
        replace_entry   : out    vl_logic_vector(2 downto 0);
        new_valid       : out    vl_logic_vector(7 downto 0)
    );
end replace_select_unit;
