{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 20:37:01 2017 " "Info: Processing started: Thu Feb 23 20:37:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "altera_europa_support.vhd " "Warning: Can't analyze file -- file altera_europa_support.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sdram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file nios_sdram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_SDRAM " "Info: Found entity 1: NIOS_SDRAM" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_SDRAM " "Info: Elaborating entity \"NIOS_SDRAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_nios.vhd 30 15 " "Warning: Using design file sdram_nios.vhd, which is not specified as a design file for the current project, but contains definitions for 30 design units and 15 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_s1_arbitrator-europa " "Info: Found design unit 1: LED_s1_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_jtag_debug_module_arbitrator-europa " "Info: Found design unit 2: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_data_master_arbitrator-europa " "Info: Found design unit 3: cpu_0_data_master_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 720 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_instruction_master_arbitrator-europa " "Info: Found design unit 4: cpu_0_instruction_master_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 956 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 epcs_flash_controller_0_epcs_control_port_arbitrator-europa " "Info: Found design unit 5: epcs_flash_controller_0_epcs_control_port_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1214 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 6: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1595 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa " "Info: Found design unit 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1835 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa " "Info: Found design unit 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2209 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sdram_0_s1_arbitrator-europa " "Info: Found design unit 9: sdram_0_s1_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2612 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 tri_state_bridge_0_avalon_slave_arbitrator-europa " "Info: Found design unit 10: tri_state_bridge_0_avalon_slave_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3112 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 tri_state_bridge_0_bridge_arbitrator-europa " "Info: Found design unit 11: tri_state_bridge_0_bridge_arbitrator-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3669 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SDRAM_NIOS_reset_clk_domain_synch_module-europa " "Info: Found design unit 12: SDRAM_NIOS_reset_clk_domain_synch_module-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3703 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SDRAM_NIOS-europa " "Info: Found design unit 13: SDRAM_NIOS-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3784 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cfi_flash_0_lane0_module-europa " "Info: Found design unit 14: cfi_flash_0_lane0_module-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 5157 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cfi_flash_0-europa " "Info: Found design unit 15: cfi_flash_0-europa" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 5254 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED_s1_arbitrator " "Info: Found entity 1: LED_s1_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_jtag_debug_module_arbitrator " "Info: Found entity 2: cpu_0_jtag_debug_module_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_data_master_arbitrator " "Info: Found entity 3: cpu_0_data_master_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 651 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_instruction_master_arbitrator " "Info: Found entity 4: cpu_0_instruction_master_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 911 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 epcs_flash_controller_0_epcs_control_port_arbitrator " "Info: Found entity 5: epcs_flash_controller_0_epcs_control_port_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 6: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1558 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module " "Info: Found entity 7: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1815 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module " "Info: Found entity 8: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 sdram_0_s1_arbitrator " "Info: Found entity 9: sdram_0_s1_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2566 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 tri_state_bridge_0_avalon_slave_arbitrator " "Info: Found entity 10: tri_state_bridge_0_avalon_slave_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3071 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 tri_state_bridge_0_bridge_arbitrator " "Info: Found entity 11: tri_state_bridge_0_bridge_arbitrator" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3665 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 SDRAM_NIOS_reset_clk_domain_synch_module " "Info: Found entity 12: SDRAM_NIOS_reset_clk_domain_synch_module" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3690 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 SDRAM_NIOS " "Info: Found entity 13: SDRAM_NIOS" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3748 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cfi_flash_0_lane0_module " "Info: Found entity 14: cfi_flash_0_lane0_module" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 5141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cfi_flash_0 " "Info: Found entity 15: cfi_flash_0" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 5240 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_NIOS SDRAM_NIOS:inst5 " "Info: Elaborating entity \"SDRAM_NIOS\" for hierarchy \"SDRAM_NIOS:inst5\"" {  } { { "NIOS_SDRAM.bdf" "inst5" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_s1_arbitrator SDRAM_NIOS:inst5\|LED_s1_arbitrator:the_LED_s1 " "Info: Elaborating entity \"LED_s1_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|LED_s1_arbitrator:the_LED_s1\"" {  } { { "sdram_nios.vhd" "the_LED_s1" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_LED_s1 sdram_nios.vhd(52) " "Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(52): used implicit default value for signal \"cpu_0_data_master_read_data_valid_LED_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "led.vhd 2 1 " "Warning: Using design file led.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-europa " "Info: Found design unit 1: LED-europa" {  } { { "led.vhd" "" { Text "E:/E15K_ESTF_SDRAM/led.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Info: Found entity 1: LED" {  } { { "led.vhd" "" { Text "E:/E15K_ESTF_SDRAM/led.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED SDRAM_NIOS:inst5\|LED:the_LED " "Info: Elaborating entity \"LED\" for hierarchy \"SDRAM_NIOS:inst5\|LED:the_LED\"" {  } { { "sdram_nios.vhd" "the_LED" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4450 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator SDRAM_NIOS:inst5\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info: Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "sdram_nios.vhd" "the_cpu_0_jtag_debug_module" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4464 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module sdram_nios.vhd(289) " "Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(289): used implicit default value for signal \"cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 289 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module sdram_nios.vhd(293) " "Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(293): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 293 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator SDRAM_NIOS:inst5\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info: Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "sdram_nios.vhd" "the_cpu_0_data_master" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4502 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator SDRAM_NIOS:inst5\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Info: Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "sdram_nios.vhd" "the_cpu_0_instruction_master" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.vhd 44 22 " "Warning: Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_register_bank_a_module-europa " "Info: Found design unit 1: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_register_bank_b_module-europa " "Info: Found design unit 2: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 149 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_nios2_oci_debug-europa " "Info: Found design unit 3: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 253 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 371 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_nios2_ocimem-europa " "Info: Found design unit 5: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 509 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_nios2_avalon_reg-europa " "Info: Found design unit 6: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 670 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_nios2_oci_break-europa " "Info: Found design unit 7: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 774 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_nios2_oci_xbrk-europa " "Info: Found design unit 8: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1049 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_dbrk-europa " "Info: Found design unit 9: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1257 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_nios2_oci_itrace-europa " "Info: Found design unit 10: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1419 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_oci_td_mode-europa " "Info: Found design unit 11: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1637 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_oci_dtrace-europa " "Info: Found design unit 12: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1722 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_compute_tm_count-europa " "Info: Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1820 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_fifowp_inc-europa " "Info: Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1898 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_fifocount_inc-europa " "Info: Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1947 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_fifo-europa " "Info: Found design unit 16: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2008 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_pib-europa " "Info: Found design unit 17: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2473 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2561 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_im-europa " "Info: Found design unit 19: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2696 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_performance_monitors-europa " "Info: Found design unit 20: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2839 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci-europa " "Info: Found design unit 21: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2897 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0-europa " "Info: Found design unit 22: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3656 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Info: Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Info: Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 131 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Info: Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 224 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Info: Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 346 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Info: Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 484 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Info: Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 645 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Info: Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 738 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Info: Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1023 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Info: Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1226 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Info: Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Info: Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1626 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Info: Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1702 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Info: Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1807 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Info: Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1885 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Info: Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Info: Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1984 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Info: Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Info: Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2537 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Info: Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2670 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Info: Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2835 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Info: Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2860 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Info: Found entity 22: cpu_0" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3623 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0 " "Info: Elaborating entity \"cpu_0\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\"" {  } { { "sdram_nios.vhd" "the_cpu_0" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_vinst cpu_0.vhd(4294) " "Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4294): used implicit default value for signal \"W_vinst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4294 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_ending cpu_0.vhd(4345) " "Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4345): used implicit default value for signal \"test_ending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4345 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Warning: Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Info: Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_test_bench.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info: Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Info: Elaborating entity \"cpu_0_test_bench\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Info: Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4883 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hff1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hff1 " "Info: Found entity 1: altsyncram_hff1" {  } { { "db/altsyncram_hff1.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_hff1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hff1 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated " "Info: Elaborating entity \"altsyncram_hff1\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_hff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Info: Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4898 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 181 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 181 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iff1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iff1 " "Info: Found entity 1: altsyncram_iff1" {  } { { "db/altsyncram_iff1.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_iff1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iff1 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated " "Info: Elaborating entity \"altsyncram_iff1\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_iff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Info: Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Info: Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3302 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Info: Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 596 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 420 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 420 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u972.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u972.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u972 " "Info: Found entity 1: altsyncram_u972" {  } { { "db/altsyncram_u972.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_u972.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u972 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated " "Info: Elaborating entity \"altsyncram_u972\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_u972:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Info: Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3350 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Info: Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3372 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3405 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Info: Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3456 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3477 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 1752 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Info: Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3494 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Warning: Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Info: Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_oci_test_bench.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info: Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_oci_test_bench.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Info: Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Info: Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3515 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Info: Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2790) " "Warning (10296): VHDL warning at cpu_0.vhd(2790): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2790 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2539) " "Warning (10296): VHDL warning at cpu_0.vhd(2539): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2539 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2615) " "Warning (10296): VHDL warning at cpu_0.vhd(2615): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2615 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info: Parameter \"init_file\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info: Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info: Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info: Elaborating entity \"altsyncram_0a02\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Warning: Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3553 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(310) " "Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(310): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 310 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Warning: Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Info: Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info: Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_tck.vhd" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_tck.vhd" 194 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_tck.vhd" 194 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Warning: Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Info: Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0_jtag_debug_module_wrapper.vhd" 304 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_epcs_control_port_arbitrator SDRAM_NIOS:inst5\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port " "Info: Elaborating entity \"epcs_flash_controller_0_epcs_control_port_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port\"" {  } { { "sdram_nios.vhd" "the_epcs_flash_controller_0_epcs_control_port" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4640 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port sdram_nios.vhd(1192) " "Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(1192): used implicit default value for signal \"cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port sdram_nios.vhd(1196) " "Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(1196): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "epcs_flash_controller_0.vhd 4 2 " "Warning: Using design file epcs_flash_controller_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcs_flash_controller_0_sub-europa " "Info: Found design unit 1: epcs_flash_controller_0_sub-europa" {  } { { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 epcs_flash_controller_0-europa " "Info: Found design unit 2: epcs_flash_controller_0-europa" {  } { { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 443 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 epcs_flash_controller_0_sub " "Info: Found entity 1: epcs_flash_controller_0_sub" {  } { { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_flash_controller_0 " "Info: Found entity 2: epcs_flash_controller_0" {  } { { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 415 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0 SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0 " "Info: Elaborating entity \"epcs_flash_controller_0\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\"" {  } { { "sdram_nios.vhd" "the_epcs_flash_controller_0" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4679 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_0_sub SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub " "Info: Elaborating entity \"epcs_flash_controller_0_sub\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub\"" {  } { { "epcs_flash_controller_0.vhd" "the_epcs_flash_controller_0_sub" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.vhd" "the_boot_copier_rom" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 584 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_flash_controller_0_boot_rom_synth.hex " "Info: Parameter \"init_file\" = \"epcs_flash_controller_0_boot_rom_synth.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 584 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r951.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r951.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r951 " "Info: Found entity 1: altsyncram_r951" {  } { { "db/altsyncram_r951.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_r951.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r951 SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_r951:auto_generated " "Info: Elaborating entity \"altsyncram_r951\" for hierarchy \"SDRAM_NIOS:inst5\|epcs_flash_controller_0:the_epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_r951:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator SDRAM_NIOS:inst5\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "sdram_nios.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4701 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_jtag_uart_avalon_jtag_slave sdram_nios.vhd(1577) " "Warning (10541): VHDL Signal Declaration warning at sdram_nios.vhd(1577): used implicit default value for signal \"cpu_0_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1577 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Warning: Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 834 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 951 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1097 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 818 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 932 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\"" {  } { { "sdram_nios.vhd" "the_jtag_uart" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4735 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info: Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info: Elaborating entity \"scfifo_jr21\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info: Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info: Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/E15K_ESTF_SDRAM/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/E15K_ESTF_SDRAM/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info: Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/cntr_do7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info: Elaborating entity \"cntr_do7\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/E15K_ESTF_SDRAM/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info: Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/dpram_nl21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info: Elaborating entity \"dpram_nl21\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/E15K_ESTF_SDRAM/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info: Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info: Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/E15K_ESTF_SDRAM/db/dpram_nl21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info: Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/cntr_1ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info: Elaborating entity \"cntr_1ob\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/E15K_ESTF_SDRAM/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1348 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1348 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"SDRAM_NIOS:inst5\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1348 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_s1_arbitrator SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1 " "Info: Elaborating entity \"sdram_0_s1_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\"" {  } { { "sdram_nios.vhd" "the_sdram_0_s1" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4753 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\"" {  } { { "sdram_nios.vhd" "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2814 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\"" {  } { { "sdram_nios.vhd" "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2854 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_0.vhd 4 2 " "Warning: Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_0_input_efifo_module-europa " "Info: Found design unit 1: sdram_0_input_efifo_module-europa" {  } { { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram_0-europa " "Info: Found design unit 2: sdram_0-europa" {  } { { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 193 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_0_input_efifo_module " "Info: Found entity 1: sdram_0_input_efifo_module" {  } { { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_0 " "Info: Found entity 2: sdram_0" {  } { { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0 SDRAM_NIOS:inst5\|sdram_0:the_sdram_0 " "Info: Elaborating entity \"sdram_0\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0:the_sdram_0\"" {  } { { "sdram_nios.vhd" "the_sdram_0" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4796 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_0_input_efifo_module SDRAM_NIOS:inst5\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module " "Info: Elaborating entity \"sdram_0_input_efifo_module\" for hierarchy \"SDRAM_NIOS:inst5\|sdram_0:the_sdram_0\|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module\"" {  } { { "sdram_0.vhd" "the_sdram_0_input_efifo_module" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_bridge_0_avalon_slave_arbitrator SDRAM_NIOS:inst5\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave " "Info: Elaborating entity \"tri_state_bridge_0_avalon_slave_arbitrator\" for hierarchy \"SDRAM_NIOS:inst5\|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave\"" {  } { { "sdram_nios.vhd" "the_tri_state_bridge_0_avalon_slave" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4822 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "e:/altera/11.0/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_NIOS_reset_clk_domain_synch_module SDRAM_NIOS:inst5\|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch " "Info: Elaborating entity \"SDRAM_NIOS_reset_clk_domain_synch_module\" for hierarchy \"SDRAM_NIOS:inst5\|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch\"" {  } { { "sdram_nios.vhd" "SDRAM_NIOS_reset_clk_domain_synch" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4860 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pll1.vhd 2 1 " "Warning: Using design file pll1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "E:/E15K_ESTF_SDRAM/pll1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "E:/E15K_ESTF_SDRAM/pll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst1 " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:inst1\"" {  } { { "NIOS_SDRAM.bdf" "inst1" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 8 40 280 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:inst1\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "E:/E15K_ESTF_SDRAM/pll1.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:inst1\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "E:/E15K_ESTF_SDRAM/pll1.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2083 " "Info: Parameter \"clk2_phase_shift\" = \"-2083\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Info: Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_UNUSED " "Info: Parameter \"port_clk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.vhd" "" { Text "E:/E15K_ESTF_SDRAM/pll1.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/E15K_ESTF_SDRAM/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2608 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 2788 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 3527 0 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 5260 0 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 4610 0 0 } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 24 440 888 456 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_WE " "Warning: Inserted always-enabled tri-state buffer between \"SDR_WE\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 320 936 1112 336 "SDR_WE" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_RAS " "Warning: Inserted always-enabled tri-state buffer between \"SDR_RAS\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 304 936 1112 320 "SDR_RAS" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_CAS " "Warning: Inserted always-enabled tri-state buffer between \"SDR_CAS\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 224 936 1112 240 "SDR_CAS" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_CLK " "Warning: Inserted always-enabled tri-state buffer between \"SDR_CLK\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 40 1024 1200 56 "SDR_CLK" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_CS " "Warning: Inserted always-enabled tri-state buffer between \"SDR_CS\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 256 936 1112 272 "SDR_CS" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[12\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[12\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[11\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[11\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[10\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[10\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[9\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[9\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[8\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[8\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[7\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[6\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[5\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[4\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[3\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[2\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[1\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_AD\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_AD\[0\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_BA\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_BA\[1\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_BA\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_BA\[0\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_DQM\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_DQM\[1\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDR_DQM\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"SDR_DQM\[0\]\" and its non-tri-state driver." {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SDR_CKE VCC pin " "Warning: The pin \"SDR_CKE\" is fed by VCC" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 240 936 1112 256 "SDR_CKE" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3104 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3106 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3107 -1 0 } } { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 227 -1 0 } } { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 114 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 760 -1 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4741 -1 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4334 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3434 -1 0 } } { "epcs_flash_controller_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/epcs_flash_controller_0.vhd" 240 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1414 -1 0 } } { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1184 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 446 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 504 -1 0 } } { "jtag_uart.vhd" "" { Text "E:/E15K_ESTF_SDRAM/jtag_uart.vhd" 1262 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1829 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2203 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2914 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 3192 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 1248 -1 0 } } { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 367 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 341 -1 0 } } { "sdram_nios.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_nios.vhd" 2712 -1 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 4323 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "sdram_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/sdram_0.vhd" 313 -1 0 } } { "cpu_0.vhd" "" { Text "E:/E15K_ESTF_SDRAM/cpu_0.vhd" 705 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDR_WE~synth " "Warning: Node \"SDR_WE~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 320 936 1112 336 "SDR_WE" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_RAS~synth " "Warning: Node \"SDR_RAS~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 304 936 1112 320 "SDR_RAS" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CKE~synth " "Warning: Node \"SDR_CKE~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 240 936 1112 256 "SDR_CKE" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CAS~synth " "Warning: Node \"SDR_CAS~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 224 936 1112 240 "SDR_CAS" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CLK~synth " "Warning: Node \"SDR_CLK~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 40 1024 1200 56 "SDR_CLK" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_CS~synth " "Warning: Node \"SDR_CS~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 256 936 1112 272 "SDR_CS" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_AD~synth " "Warning: Node \"SDR_AD~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 192 936 1112 208 "SDR_AD\[12..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_BA~synth " "Warning: Node \"SDR_BA~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_BA~synth " "Warning: Node \"SDR_BA~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 208 936 1112 224 "SDR_BA\[1..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_DQM~synth " "Warning: Node \"SDR_DQM~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "SDR_DQM~synth " "Warning: Node \"SDR_DQM~synth\"" {  } { { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 288 936 1112 304 "SDR_DQM\[1..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 53 " "Info: 53 registers lost all their fanouts during netlist optimizations. The first 53 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"SDRAM_NIOS:inst5\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll1:inst1\|altpll:altpll_component\|pll " "Info: Adding node \"pll1:inst1\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2987 " "Info: Implemented 2987 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "47 " "Info: Implemented 47 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2759 " "Info: Implemented 2759 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Info: Implemented 144 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 20:37:40 2017 " "Info: Processing ended: Thu Feb 23 20:37:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Info: Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Info: Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 20:37:42 2017 " "Info: Processing started: Thu Feb 23 20:37:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_SDRAM EP4CE15F17C8 " "Info: Selected device EP4CE15F17C8 for design \"NIOS_SDRAM\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:inst1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Info: Implemented PLL \"pll1:inst1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst1\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:inst1\|altpll:altpll_component\|_clk2 2 1 -75 -2083 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll1:inst1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8492 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8494 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8496 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8498 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8500 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_C1 IOPAD_X0_Y25_N7 " "Error: Can't place multiple pins assigned to pin location Pin_C1 (IOPAD_X0_Y25_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EPCS_SDO Pin_C1 IOPAD_X0_Y25_N7 " "Info: Pin EPCS_SDO is assigned to pin location Pin_C1 (IOPAD_X0_Y25_N7)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { EPCS_SDO } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_SDO" } } } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 160 904 1080 176 "EPCS_SDO" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_SDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 161 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_ASDO_DATA1~ Pin_C1 IOPAD_X0_Y25_N7 " "Info: Pin ~ALTERA_ASDO_DATA1~ is assigned to pin location Pin_C1 (IOPAD_X0_Y25_N7)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8492 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 0 0 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_D2 IOPAD_X0_Y24_N7 " "Error: Can't place multiple pins assigned to pin location Pin_D2 (IOPAD_X0_Y24_N7)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EPCS_CS Pin_D2 IOPAD_X0_Y24_N7 " "Info: Pin EPCS_CS is assigned to pin location Pin_D2 (IOPAD_X0_Y24_N7)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { EPCS_CS } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_CS" } } } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 144 904 1080 160 "EPCS_CS" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_CS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 162 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_FLASH_nCE_nCSO~ Pin_D2 IOPAD_X0_Y24_N7 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is assigned to pin location Pin_D2 (IOPAD_X0_Y24_N7)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8494 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 0 0 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_H1 IOPAD_X0_Y20_N14 " "Error: Can't place multiple pins assigned to pin location Pin_H1 (IOPAD_X0_Y20_N14)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EPCS_DCLK Pin_H1 IOPAD_X0_Y20_N14 " "Info: Pin EPCS_DCLK is assigned to pin location Pin_H1 (IOPAD_X0_Y20_N14)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { EPCS_DCLK } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 128 904 1080 144 "EPCS_DCLK" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 163 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_DCLK~ Pin_H1 IOPAD_X0_Y20_N14 " "Info: Pin ~ALTERA_DCLK~ is assigned to pin location Pin_H1 (IOPAD_X0_Y20_N14)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8496 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 0 0 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_H2 IOPAD_X0_Y20_N21 " "Error: Can't place multiple pins assigned to pin location Pin_H2 (IOPAD_X0_Y20_N21)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EPCS_DATA0 Pin_H2 IOPAD_X0_Y20_N21 " "Info: Pin EPCS_DATA0 is assigned to pin location Pin_H2 (IOPAD_X0_Y20_N21)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { EPCS_DATA0 } } } { "e:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "NIOS_SDRAM.bdf" "" { Schematic "E:/E15K_ESTF_SDRAM/NIOS_SDRAM.bdf" { { 224 216 392 240 "EPCS_DATA0" "" } } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 157 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~ALTERA_DATA0~ Pin_H2 IOPAD_X0_Y20_N21 " "Info: Pin ~ALTERA_DATA0~ is assigned to pin location Pin_H2 (IOPAD_X0_Y20_N21)" {  } { { "e:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E15K_ESTF_SDRAM/" { { 0 { 0 ""} 0 8498 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 0 0 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 1  Quartus II " "Error: Quartus II Fitter was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Error: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 23 20:37:46 2017 " "Error: Processing ended: Thu Feb 23 20:37:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 158 s " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 158 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
