{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531075250823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531075250828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 08 15:40:50 2018 " "Processing started: Sun Jul 08 15:40:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531075250828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075250828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoelevador -c projetoelevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoelevador -c projetoelevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075250828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531075251384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531075251384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-comportamental " "Found design unit 1: contador-comportamental" {  } { { "contador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075261967 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075261967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075261967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "projetoelevador.vhd 2 1 " "Using design file projetoelevador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projetoelevador-comportamental " "Found design unit 1: projetoelevador-comportamental" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075262010 ""} { "Info" "ISGN_ENTITY_NAME" "1 projetoelevador " "Found entity 1: projetoelevador" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531075262010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1531075262010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoelevador " "Elaborating entity \"projetoelevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531075262012 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(62) " "VHDL Process Statement warning at projetoelevador.vhd(62): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262014 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(62) " "VHDL Process Statement warning at projetoelevador.vhd(62): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262014 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(62) " "VHDL Process Statement warning at projetoelevador.vhd(62): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262014 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(62) " "VHDL Process Statement warning at projetoelevador.vhd(62): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262014 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(71) " "VHDL Process Statement warning at projetoelevador.vhd(71): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262014 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(71) " "VHDL Process Statement warning at projetoelevador.vhd(71): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(71) " "VHDL Process Statement warning at projetoelevador.vhd(71): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(71) " "VHDL Process Statement warning at projetoelevador.vhd(71): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(80) " "VHDL Process Statement warning at projetoelevador.vhd(80): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(80) " "VHDL Process Statement warning at projetoelevador.vhd(80): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(80) " "VHDL Process Statement warning at projetoelevador.vhd(80): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(80) " "VHDL Process Statement warning at projetoelevador.vhd(80): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(89) " "VHDL Process Statement warning at projetoelevador.vhd(89): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(89) " "VHDL Process Statement warning at projetoelevador.vhd(89): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262015 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(89) " "VHDL Process Statement warning at projetoelevador.vhd(89): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(89) " "VHDL Process Statement warning at projetoelevador.vhd(89): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(98) " "VHDL Process Statement warning at projetoelevador.vhd(98): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(98) " "VHDL Process Statement warning at projetoelevador.vhd(98): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(98) " "VHDL Process Statement warning at projetoelevador.vhd(98): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(98) " "VHDL Process Statement warning at projetoelevador.vhd(98): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(107) " "VHDL Process Statement warning at projetoelevador.vhd(107): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(107) " "VHDL Process Statement warning at projetoelevador.vhd(107): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(107) " "VHDL Process Statement warning at projetoelevador.vhd(107): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(107) " "VHDL Process Statement warning at projetoelevador.vhd(107): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(116) " "VHDL Process Statement warning at projetoelevador.vhd(116): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(116) " "VHDL Process Statement warning at projetoelevador.vhd(116): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(116) " "VHDL Process Statement warning at projetoelevador.vhd(116): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262016 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(116) " "VHDL Process Statement warning at projetoelevador.vhd(116): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(125) " "VHDL Process Statement warning at projetoelevador.vhd(125): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(125) " "VHDL Process Statement warning at projetoelevador.vhd(125): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(125) " "VHDL Process Statement warning at projetoelevador.vhd(125): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(125) " "VHDL Process Statement warning at projetoelevador.vhd(125): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot0 projetoelevador.vhd(134) " "VHDL Process Statement warning at projetoelevador.vhd(134): signal \"bot0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot1 projetoelevador.vhd(134) " "VHDL Process Statement warning at projetoelevador.vhd(134): signal \"bot1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot2 projetoelevador.vhd(134) " "VHDL Process Statement warning at projetoelevador.vhd(134): signal \"bot2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bot3 projetoelevador.vhd(134) " "VHDL Process Statement warning at projetoelevador.vhd(134): signal \"bot3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262017 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(204) " "VHDL Process Statement warning at projetoelevador.vhd(204): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(205) " "VHDL Process Statement warning at projetoelevador.vhd(205): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(212) " "VHDL Process Statement warning at projetoelevador.vhd(212): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(213) " "VHDL Process Statement warning at projetoelevador.vhd(213): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(215) " "VHDL Process Statement warning at projetoelevador.vhd(215): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(216) " "VHDL Process Statement warning at projetoelevador.vhd(216): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(223) " "VHDL Process Statement warning at projetoelevador.vhd(223): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(224) " "VHDL Process Statement warning at projetoelevador.vhd(224): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262018 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(226) " "VHDL Process Statement warning at projetoelevador.vhd(226): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262019 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(227) " "VHDL Process Statement warning at projetoelevador.vhd(227): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262019 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(234) " "VHDL Process Statement warning at projetoelevador.vhd(234): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262019 "|projetoelevador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl projetoelevador.vhd(235) " "VHDL Process Statement warning at projetoelevador.vhd(235): signal \"ctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1531075262019 "|projetoelevador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl projetoelevador.vhd(201) " "VHDL Process Statement warning at projetoelevador.vhd(201): inferring latch(es) for signal or variable \"ctrl\", which holds its previous value in one or more paths through the process" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531075262019 "|projetoelevador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sentido projetoelevador.vhd(201) " "VHDL Process Statement warning at projetoelevador.vhd(201): inferring latch(es) for signal or variable \"sentido\", which holds its previous value in one or more paths through the process" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531075262019 "|projetoelevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sentido projetoelevador.vhd(201) " "Inferred latch for \"sentido\" at projetoelevador.vhd(201)" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075262020 "|projetoelevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[0\] projetoelevador.vhd(201) " "Inferred latch for \"ctrl\[0\]\" at projetoelevador.vhd(201)" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075262021 "|projetoelevador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl\[1\] projetoelevador.vhd(201) " "Inferred latch for \"ctrl\[1\]\" at projetoelevador.vhd(201)" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075262021 "|projetoelevador"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl\[1\] " "Latch ctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bot3 " "Ports D and ENA on the latch are fed by the same signal bot3" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531075262884 ""}  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531075262884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl\[0\] " "Latch ctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bot3 " "Ports D and ENA on the latch are fed by the same signal bot3" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531075262884 ""}  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531075262884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sentido " "Latch sentido has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bot3 " "Ports D and ENA on the latch are fed by the same signal bot3" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531075262884 ""}  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531075262884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531075262919 "|projetoelevador|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] VCC " "Pin \"LEDG\[3\]\" is stuck at VCC" {  } { { "projetoelevador.vhd" "" { Text "C:/Users/natha/Documents/novissimoprojetoelevador/projetoelevador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531075262919 "|projetoelevador|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531075262919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531075263018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531075263501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531075263501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531075263570 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531075263570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531075263570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531075263570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531075263718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 08 15:41:03 2018 " "Processing ended: Sun Jul 08 15:41:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531075263718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531075263718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531075263718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531075263718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531075265839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531075265844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 08 15:41:05 2018 " "Processing started: Sun Jul 08 15:41:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531075265844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531075265844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoelevador -c projetoelevador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoelevador -c projetoelevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531075265844 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531075266634 ""}
{ "Info" "0" "" "Project  = projetoelevador" {  } {  } 0 0 "Project  = projetoelevador" 0 0 "Fitter" 0 0 1531075266635 ""}
{ "Info" "0" "" "Revision = projetoelevador" {  } {  } 0 0 "Revision = projetoelevador" 0 0 "Fitter" 0 0 1531075266635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1531075266787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531075266787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoelevador 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"projetoelevador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531075266794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531075266843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531075266843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531075267934 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531075267961 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531075268219 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 21 " "No exact pin location assignment(s) for 8 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1531075268408 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1531075274857 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 16 global CLKCTRL_G12 " "clock~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1531075274969 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1531075274969 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531075274969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531075274971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531075274972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531075274972 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531075274973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531075274973 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531075274973 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531075274973 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1531075274973 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531075274973 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531075275028 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1531075280078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoelevador.sdc " "Synopsys Design Constraints File file not found: 'projetoelevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531075280079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531075280079 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1531075280082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1531075280082 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531075280125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531075280136 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1531075280514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531075281365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531075282269 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531075283830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531075283830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531075285401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X33_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11" {  } { { "loc" "" { Generic "C:/Users/natha/Documents/novissimoprojetoelevador/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11"} { { 12 { 0 ""} 23 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531075289412 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531075289412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1531075292074 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531075292074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531075292078 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531075294870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531075294898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531075295306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531075295306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531075296612 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531075301189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/natha/Documents/novissimoprojetoelevador/output_files/projetoelevador.fit.smsg " "Generated suppressed messages file C:/Users/natha/Documents/novissimoprojetoelevador/output_files/projetoelevador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531075301573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6457 " "Peak virtual memory: 6457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531075302509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 08 15:41:42 2018 " "Processing ended: Sun Jul 08 15:41:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531075302509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531075302509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531075302509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531075302509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531075305770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531075305775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 08 15:41:45 2018 " "Processing started: Sun Jul 08 15:41:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531075305775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531075305775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoelevador -c projetoelevador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoelevador -c projetoelevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531075305775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1531075307094 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531075313700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531075314191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 08 15:41:54 2018 " "Processing ended: Sun Jul 08 15:41:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531075314191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531075314191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531075314191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531075314191 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531075314918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531075315867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531075315872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 08 15:41:55 2018 " "Processing started: Sun Jul 08 15:41:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531075315872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1531075315872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoelevador -c projetoelevador " "Command: quartus_sta projetoelevador -c projetoelevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1531075315872 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1531075316659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1531075317513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1531075317513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075317558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075317558 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1531075318056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoelevador.sdc " "Synopsys Design Constraints File file not found: 'projetoelevador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1531075318093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075318093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_60hz clk_60hz " "create_clock -period 1.000 -name clk_60hz clk_60hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531075318094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531075318094 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bot0 bot0 " "create_clock -period 1.000 -name bot0 bot0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531075318094 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531075318094 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1531075318095 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531075318098 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1531075318099 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1531075318115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531075318178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531075318178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.950 " "Worst-case setup slack is -5.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.950             -73.618 clock  " "   -5.950             -73.618 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.856            -111.253 clk_60hz  " "   -5.856            -111.253 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.823              -8.155 bot0  " "   -4.823              -8.155 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075318184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk_60hz  " "    0.380               0.000 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 clock  " "    0.636               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 bot0  " "    1.337               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075318207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075318238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075318246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.784 clk_60hz  " "   -0.538             -18.784 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -13.545 clock  " "   -0.538             -13.545 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 bot0  " "    0.329               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075318251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075318251 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531075318290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1531075318328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1531075320398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531075320528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531075320539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531075320539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.214 " "Worst-case setup slack is -6.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.214             -75.418 clock  " "   -6.214             -75.418 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.834            -112.509 clk_60hz  " "   -5.834            -112.509 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.731              -8.202 bot0  " "   -4.731              -8.202 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075320545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.540 " "Worst-case hold slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 clk_60hz  " "    0.540               0.000 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 clock  " "    0.671               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.371               0.000 bot0  " "    1.371               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075320621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075320629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075320635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.601 " "Worst-case minimum pulse width slack is -0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.601             -14.143 clock  " "   -0.601             -14.143 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -17.984 clk_60hz  " "   -0.538             -17.984 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 bot0  " "    0.325               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075320645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075320645 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1531075320658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1531075320972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1531075322763 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531075322829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531075322832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531075322832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.445 " "Worst-case setup slack is -3.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.445             -24.501 clock  " "   -3.445             -24.501 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495             -42.053 clk_60hz  " "   -2.495             -42.053 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173              -2.666 bot0  " "   -2.173              -2.666 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075322837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.063 " "Worst-case hold slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.085 clk_60hz  " "   -0.063              -0.085 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 clock  " "    0.351               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 bot0  " "    0.562               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075322845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075322851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075322857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.621 " "Worst-case minimum pulse width slack is -0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -2.115 clock  " "   -0.621              -2.115 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.108 clk_60hz  " "   -0.080              -0.108 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.041 bot0  " "   -0.011              -0.041 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075322864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075322864 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531075322929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531075323112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531075323115 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531075323115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.790 " "Worst-case setup slack is -2.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.790             -21.388 clock  " "   -2.790             -21.388 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463             -40.050 clk_60hz  " "   -2.463             -40.050 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851              -2.183 bot0  " "   -1.851              -2.183 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075323120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.011 " "Worst-case hold slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 clk_60hz  " "    0.011               0.000 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock  " "    0.340               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 bot0  " "    0.537               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075323128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075323135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1531075323141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.621 " "Worst-case minimum pulse width slack is -0.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -2.253 clock  " "   -0.621              -2.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 clk_60hz  " "   -0.036              -0.036 clk_60hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 bot0  " "    0.006               0.000 bot0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531075323146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531075323146 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531075324875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531075324875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531075325020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 08 15:42:05 2018 " "Processing ended: Sun Jul 08 15:42:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531075325020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531075325020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531075325020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1531075325020 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1531075325756 ""}
