<stg><name>edgedetect_Pipeline_1</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="38" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i19 0, i19 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="38" op_1_bw="38">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i38 0, i38 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i19 0, i19 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %memset.loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
memset.loop2:0 %phi_urem_load = load i19 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
memset.loop2:1 %p_load = load i19 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2:2 %exitcond317 = icmp_eq  i19 %p_load, i19 307200

]]></Node>
<StgValue><ssdm name="exitcond317"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2:3 %empty_39 = add i19 %p_load, i19 1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop2:4 %br_ln0 = br i1 %exitcond317, void %memset.loop2.split, void %memset.loop.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="38" op_0_bw="38" op_1_bw="0">
<![CDATA[
memset.loop2.split:0 %phi_mul_load = load i38 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop2.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop2.split:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
memset.loop2.split:3 %next_mul = add i38 %phi_mul_load, i38 699051

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop2.split:4 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %phi_mul_load, i32 22, i32 37

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="16">
<![CDATA[
memset.loop2.split:5 %p_cast38 = zext i16 %tmp

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="19">
<![CDATA[
memset.loop2.split:6 %empty_41 = trunc i19 %phi_urem_load

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2.split:7 %image_gray_addr = getelementptr i8 %image_gray, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="image_gray_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2.split:8 %image_gray_1_addr = getelementptr i8 %image_gray_1, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="image_gray_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2.split:9 %image_gray_2_addr = getelementptr i8 %image_gray_2, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="image_gray_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2.split:10 %image_gray_3_addr = getelementptr i8 %image_gray_3, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="image_gray_3_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2.split:11 %image_gray_4_addr = getelementptr i8 %image_gray_4, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="image_gray_4_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop2.split:12 %image_gray_5_addr = getelementptr i8 %image_gray_5, i64 0, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="image_gray_5_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
memset.loop2.split:13 %switch_ln0 = switch i3 %empty_41, void %.case.5, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.case.4:0 %store_ln0 = store i8 0, i16 %image_gray_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.case.3:0 %store_ln0 = store i8 0, i16 %image_gray_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.case.2:0 %store_ln0 = store i8 0, i16 %image_gray_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.case.1:0 %store_ln0 = store i8 0, i16 %image_gray_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.case.0:0 %store_ln0 = store i8 0, i16 %image_gray_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="!0"/>
<literal name="empty_41" val="!1"/>
<literal name="empty_41" val="!2"/>
<literal name="empty_41" val="!3"/>
<literal name="empty_41" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.case.5:0 %store_ln0 = store i8 0, i16 %image_gray_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
<literal name="empty_41" val="!0"/>
<literal name="empty_41" val="!1"/>
<literal name="empty_41" val="!2"/>
<literal name="empty_41" val="!3"/>
<literal name="empty_41" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.exit:0 %next_urem = add i19 %phi_urem_load, i19 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.exit:1 %empty_40 = icmp_ult  i19 %next_urem, i19 6

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.exit:2 %idx_urem = select i1 %empty_40, i19 %next_urem, i19 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:3 %store_ln0 = store i19 %empty_39, i19 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="38" op_1_bw="38" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:4 %store_ln0 = store i38 %next_mul, i38 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:5 %store_ln0 = store i19 %idx_urem, i19 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.exit:6 %br_ln0 = br void %memset.loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
memset.loop.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="image_gray_5" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="image_gray_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="image_gray_4" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="image_gray_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="image_gray_3" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="image_gray_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="image_gray_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="image_gray_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="image_gray_1" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="image_gray_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="image_gray" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="image_gray"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="phi_urem" fromId="63" toId="4">
</dataflow>
<dataflow id="65" from="StgValue_63" to="phi_mul" fromId="63" toId="5">
</dataflow>
<dataflow id="66" from="StgValue_63" to="empty" fromId="63" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="69" from="empty" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="store_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="phi_mul" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_67" to="store_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="74" from="phi_urem" to="store_ln0" fromId="4" toId="9">
</dataflow>
<dataflow id="75" from="phi_urem" to="phi_urem_load" fromId="4" toId="11">
</dataflow>
<dataflow id="76" from="empty" to="p_load" fromId="6" toId="12">
</dataflow>
<dataflow id="77" from="p_load" to="exitcond317" fromId="12" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="exitcond317" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="p_load" to="empty_39" fromId="12" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty_39" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="exitcond317" to="br_ln0" fromId="13" toId="15">
</dataflow>
<dataflow id="84" from="phi_mul" to="phi_mul_load" fromId="5" toId="16">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="85" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specpipeline_ln0" fromId="87" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="94" from="empty_1" to="specpipeline_ln0" fromId="93" toId="17">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_97" to="speclooptripcount_ln0" fromId="97" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_97" to="speclooptripcount_ln0" fromId="97" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_97" to="speclooptripcount_ln0" fromId="97" toId="18">
</dataflow>
<dataflow id="101" from="phi_mul_load" to="next_mul" fromId="16" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_102" to="next_mul" fromId="102" toId="19">
</dataflow>
<dataflow id="105" from="_ssdm_op_PartSelect.i16.i38.i32.i32" to="tmp" fromId="104" toId="20">
</dataflow>
<dataflow id="106" from="phi_mul_load" to="tmp" fromId="16" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp" fromId="107" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="tmp" to="p_cast38" fromId="20" toId="21">
</dataflow>
<dataflow id="112" from="phi_urem_load" to="empty_41" fromId="11" toId="22">
</dataflow>
<dataflow id="113" from="image_gray" to="image_gray_addr" fromId="62" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_114" to="image_gray_addr" fromId="114" toId="23">
</dataflow>
<dataflow id="116" from="p_cast38" to="image_gray_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="117" from="image_gray_1" to="image_gray_1_addr" fromId="61" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_114" to="image_gray_1_addr" fromId="114" toId="24">
</dataflow>
<dataflow id="119" from="p_cast38" to="image_gray_1_addr" fromId="21" toId="24">
</dataflow>
<dataflow id="120" from="image_gray_2" to="image_gray_2_addr" fromId="60" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_114" to="image_gray_2_addr" fromId="114" toId="25">
</dataflow>
<dataflow id="122" from="p_cast38" to="image_gray_2_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="123" from="image_gray_3" to="image_gray_3_addr" fromId="59" toId="26">
</dataflow>
<dataflow id="124" from="StgValue_114" to="image_gray_3_addr" fromId="114" toId="26">
</dataflow>
<dataflow id="125" from="p_cast38" to="image_gray_3_addr" fromId="21" toId="26">
</dataflow>
<dataflow id="126" from="image_gray_4" to="image_gray_4_addr" fromId="58" toId="27">
</dataflow>
<dataflow id="127" from="StgValue_114" to="image_gray_4_addr" fromId="114" toId="27">
</dataflow>
<dataflow id="128" from="p_cast38" to="image_gray_4_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="129" from="image_gray_5" to="image_gray_5_addr" fromId="57" toId="28">
</dataflow>
<dataflow id="130" from="StgValue_114" to="image_gray_5_addr" fromId="114" toId="28">
</dataflow>
<dataflow id="131" from="p_cast38" to="image_gray_5_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="132" from="empty_41" to="switch_ln0" fromId="22" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_133" to="switch_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="136" from="StgValue_135" to="switch_ln0" fromId="135" toId="29">
</dataflow>
<dataflow id="138" from="StgValue_137" to="switch_ln0" fromId="137" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_139" to="switch_ln0" fromId="139" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_141" to="switch_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="144" from="StgValue_143" to="store_ln0" fromId="143" toId="30">
</dataflow>
<dataflow id="145" from="image_gray_4_addr" to="store_ln0" fromId="27" toId="30">
</dataflow>
<dataflow id="146" from="StgValue_143" to="store_ln0" fromId="143" toId="32">
</dataflow>
<dataflow id="147" from="image_gray_3_addr" to="store_ln0" fromId="26" toId="32">
</dataflow>
<dataflow id="148" from="StgValue_143" to="store_ln0" fromId="143" toId="34">
</dataflow>
<dataflow id="149" from="image_gray_2_addr" to="store_ln0" fromId="25" toId="34">
</dataflow>
<dataflow id="150" from="StgValue_143" to="store_ln0" fromId="143" toId="36">
</dataflow>
<dataflow id="151" from="image_gray_1_addr" to="store_ln0" fromId="24" toId="36">
</dataflow>
<dataflow id="152" from="StgValue_143" to="store_ln0" fromId="143" toId="38">
</dataflow>
<dataflow id="153" from="image_gray_addr" to="store_ln0" fromId="23" toId="38">
</dataflow>
<dataflow id="154" from="StgValue_143" to="store_ln0" fromId="143" toId="40">
</dataflow>
<dataflow id="155" from="image_gray_5_addr" to="store_ln0" fromId="28" toId="40">
</dataflow>
<dataflow id="156" from="phi_urem_load" to="next_urem" fromId="11" toId="42">
</dataflow>
<dataflow id="157" from="StgValue_81" to="next_urem" fromId="81" toId="42">
</dataflow>
<dataflow id="158" from="next_urem" to="empty_40" fromId="42" toId="43">
</dataflow>
<dataflow id="160" from="StgValue_159" to="empty_40" fromId="159" toId="43">
</dataflow>
<dataflow id="161" from="empty_40" to="idx_urem" fromId="43" toId="44">
</dataflow>
<dataflow id="162" from="next_urem" to="idx_urem" fromId="42" toId="44">
</dataflow>
<dataflow id="163" from="StgValue_67" to="idx_urem" fromId="67" toId="44">
</dataflow>
<dataflow id="164" from="empty_39" to="store_ln0" fromId="14" toId="45">
</dataflow>
<dataflow id="165" from="empty" to="store_ln0" fromId="6" toId="45">
</dataflow>
<dataflow id="166" from="next_mul" to="store_ln0" fromId="19" toId="46">
</dataflow>
<dataflow id="167" from="phi_mul" to="store_ln0" fromId="5" toId="46">
</dataflow>
<dataflow id="168" from="idx_urem" to="store_ln0" fromId="44" toId="47">
</dataflow>
<dataflow id="169" from="phi_urem" to="store_ln0" fromId="4" toId="47">
</dataflow>
<dataflow id="170" from="exitcond317" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="171" from="empty_41" to="StgValue_2" fromId="22" toId="2">
</dataflow>
</dataflows>


</stg>
