0.6
2018.2
Jun 14 2018
20:41:02
F:/VivadoProj/ArcFinalProj/ArcFinalProj.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
F:/VivadoProj/ArcFinalProj/ArcFinalProj.srcs/sim_1/new/Simulation.v,1746297090,verilog,,,,Simulation,,,,,,,,
F:/VivadoProj/ArcFinalProj/ArcFinalProj.srcs/sources_1/new/RISCV_pipeline.v,1746297222,verilog,,F:/VivadoProj/ArcFinalProj/ArcFinalProj.srcs/sim_1/new/Simulation.v,,ALU;ALU_CU;BCD;BranchingUnit;CU;DataMemory;Four_Digit_Seven_Segment_Driver_Optimized;HazardDetection;ImmGen;InstructionMemory;NBitMux2x1;NBitRegister;NBitShiftLeft;RCA;RISCV_pipeline;RegFile;forwardingUnit;mux2x1,,,,,,,,
