##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for PWM_Clock
		4.5::Critical Path Report for PWM_Clock_1
		4.6::Critical Path Report for timer_clock
		4.7::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.3::Critical Path Report for (PWM_Clock_1:R vs. PWM_Clock_1:R)
		5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1        | Frequency: 63.45 MHz  | Target: 1.00 MHz   | 
Clock: Clock_2        | Frequency: 63.09 MHz  | Target: 1.00 MHz   | 
Clock: Clock_3        | Frequency: 92.92 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_Clock      | Frequency: 90.71 MHz  | Target: 1.00 MHz   | 
Clock: PWM_Clock_1    | Frequency: 92.92 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock    | Frequency: 62.55 MHz  | Target: 0.00 MHz   | 
Clock: timer_clock_1  | Frequency: 62.31 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        1e+006           984238      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2        Clock_2        1e+006           984149      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3        Clock_3        1e+006           989238      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      1e+006           988975      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock_1    PWM_Clock_1    1e+006           989238      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock    timer_clock    1e+009           999984013   N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1  timer_clock_1  1e+008           99983951    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Alternating_Out(0)_PAD  24970         PWM_Clock_1:R     
PWM_Out(0)_PAD          24667         PWM_Clock:R       
pin_12kHz(0)_PAD        23688         Clock_1:R         
pin_30kHz(0)_PAD        24335         Clock_3:R         
pin_45kHz(0)_PAD        22779         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.45 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2902   6402  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11532  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 63.09 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2991   6491  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11621  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 92.92 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  989238  RISE       1
\PWM_3:PWMUDB:status_2\/main_1          macrocell5      2302   4592  989238  RISE       1
\PWM_3:PWMUDB:status_2\/q               macrocell5      3350   7942  989238  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  10262  989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 90.71 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Modulator:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Modulator:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988975  RISE       1
\PWM_Modulator:PWMUDB:status_2\/main_1          macrocell1      2582   4872  988975  RISE       1
\PWM_Modulator:PWMUDB:status_2\/q               macrocell1      3350   8222  988975  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  10525  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PWM_Clock_1
*****************************************
Clock: PWM_Clock_1
Frequency: 92.92 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989238p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell9   2290   2290  989238  RISE       1
\PWM_Alternating:PWMUDB:status_2\/main_1          macrocell6      2302   4592  989238  RISE       1
\PWM_Alternating:PWMUDB:status_2\/q               macrocell6      3350   7942  989238  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2320  10262  989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 62.55 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3127   6627  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   5130  11757  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  11757  999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell3       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 62.31 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3189   6689  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  11819  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  11819  99983951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock     datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2991   6491  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11621  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Modulator:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Modulator:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988975  RISE       1
\PWM_Modulator:PWMUDB:status_2\/main_1          macrocell1      2582   4872  988975  RISE       1
\PWM_Modulator:PWMUDB:status_2\/q               macrocell1      3350   8222  988975  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  10525  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1


5.3::Critical Path Report for (PWM_Clock_1:R vs. PWM_Clock_1:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989238p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell9   2290   2290  989238  RISE       1
\PWM_Alternating:PWMUDB:status_2\/main_1          macrocell6      2302   4592  989238  RISE       1
\PWM_Alternating:PWMUDB:status_2\/q               macrocell6      3350   7942  989238  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2320  10262  989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1


5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  989238  RISE       1
\PWM_3:PWMUDB:status_2\/main_1          macrocell5      2302   4592  989238  RISE       1
\PWM_3:PWMUDB:status_2\/q               macrocell5      3350   7942  989238  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  10262  989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2902   6402  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11532  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3189   6689  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  11819  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  11819  99983951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock     datapathcell11      0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3127   6627  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   5130  11757  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  11757  999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2991   6491  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11621  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11621  984149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2902   6402  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11532  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11532  984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell3      2921   6421  987416  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell3      3350   9771  987416  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2313  12084  987416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2991   6491  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2991   6491  987449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2903   6403  987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  984238  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2902   6402  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  984149  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  984149  RISE       1
\PWM_2:PWMUDB:status_2\/main_1          macrocell4      2847   6347  987548  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell4      3350   9697  987548  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2255  11952  987548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Modulator:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Modulator:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988975p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988975  RISE       1
\PWM_Modulator:PWMUDB:status_2\/main_1          macrocell1      2582   4872  988975  RISE       1
\PWM_Modulator:PWMUDB:status_2\/q               macrocell1      3350   8222  988975  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  10525  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989074p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  988975  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2576   4866  989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989238p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  989238  RISE       1
\PWM_3:PWMUDB:status_2\/main_1          macrocell5      2302   4592  989238  RISE       1
\PWM_3:PWMUDB:status_2\/q               macrocell5      3350   7942  989238  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  10262  989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Alternating:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989238p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell9   2290   2290  989238  RISE       1
\PWM_Alternating:PWMUDB:status_2\/main_1          macrocell6      2302   4592  989238  RISE       1
\PWM_Alternating:PWMUDB:status_2\/q               macrocell6      3350   7942  989238  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2320  10262  989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  989238  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2286   4576  989364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989364p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   2290   2290  989238  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   2286   4576  989364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  986411  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3102   4352  989588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:runmode_enable\/q
Path End       : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989607p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:runmode_enable\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:runmode_enable\/q        macrocell8      1250   1250  989607  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3083   4333  989607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989668p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  986368  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   3022   4272  989668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  986411  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   2979   4229  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989810p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  986368  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   2880   4130  989810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 990084p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q        macrocell21     1250   1250  989983  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   2606   3856  990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:runmode_enable\/q
Path End       : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 990094p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:runmode_enable\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:runmode_enable\/q        macrocell25     1250   1250  989997  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   2596   3846  990094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 990140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  990140  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  990140  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  990140  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0     macrocell14     2600   6350  990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_33/main_1
Capture Clock  : Net_33/clock_0
Path slack     : 990140p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  990140  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  990140  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  990140  RISE       1
Net_33/main_1                          macrocell16     2600   6350  990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 990149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  990140  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  990140  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  990140  RISE       1
\PWM_1:PWMUDB:status_0\/main_1         macrocell15     2591   6341  990149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 990195p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  990195  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  990195  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  990195  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0     macrocell18     2545   6295  990195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_48/main_1
Capture Clock  : Net_48/clock_0
Path slack     : 990195p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  990195  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  990195  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  990195  RISE       1
Net_48/main_1                          macrocell20     2545   6295  990195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_48/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 990207p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  990195  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  990195  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  990195  RISE       1
\PWM_2:PWMUDB:status_0\/main_1         macrocell19     2533   6283  990207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_3:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 991374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  991374  RISE       1
\PWM_3:PWMUDB:status_0\/main_1        macrocell23     2606   5116  991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Alternating:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Alternating:PWMUDB:prevCompare1\/clock_0
Path slack     : 991374p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  991374  RISE       1
\PWM_Alternating:PWMUDB:prevCompare1\/main_0    macrocell26     2606   5116  991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:prevCompare1\/clock_0              macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_703/main_1
Capture Clock  : Net_703/clock_0
Path slack     : 991374p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  991374  RISE       1
Net_703/main_1                                  macrocell28     2606   5116  991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_3:PWMUDB:prevCompare1\/clock_0
Path slack     : 991383p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  991374  RISE       1
\PWM_3:PWMUDB:prevCompare1\/main_0    macrocell22     2597   5107  991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Alternating:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Alternating:PWMUDB:status_0\/clock_0
Path slack     : 991383p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  991374  RISE       1
\PWM_Alternating:PWMUDB:status_0\/main_1        macrocell27     2597   5107  991383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:status_0\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Modulator:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Modulator:PWMUDB:prevCompare1\/clock_0
Path slack     : 991677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991677  RISE       1
\PWM_Modulator:PWMUDB:prevCompare1\/main_0    macrocell9      2303   4813  991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:prevCompare1\/clock_0                macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Modulator:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Modulator:PWMUDB:status_0\/clock_0
Path slack     : 991677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991677  RISE       1
\PWM_Modulator:PWMUDB:status_0\/main_1        macrocell10     2303   4813  991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:status_0\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_87/main_1
Capture Clock  : Net_87/clock_0
Path slack     : 991677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  991677  RISE       1
Net_87/main_1                                 macrocell11     2303   4813  991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_87/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : Net_55/main_1
Capture Clock  : Net_55/clock_0
Path slack     : 991898p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell8   2290   2290  989238  RISE       1
Net_55/main_1                        macrocell24     2302   4592  991898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_55/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_33/main_0
Capture Clock  : Net_33/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  986411  RISE       1
Net_33/main_0                    macrocell16   3092   4342  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:runmode_enable\/q
Path End       : Net_87/main_0
Capture Clock  : Net_87/clock_0
Path slack     : 992166p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:runmode_enable\/clock_0              macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  989607  RISE       1
Net_87/main_0                            macrocell11   3074   4324  992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_87/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_48/main_0
Capture Clock  : Net_48/clock_0
Path slack     : 992226p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  986368  RISE       1
Net_48/main_0                    macrocell20   3014   4264  992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_48/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:status_0\/q
Path End       : \PWM_Modulator:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Modulator:PWMUDB:genblk8:stsreg\/clock
Path slack     : 992600p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:status_0\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:status_0\/q               macrocell10    1250   1250  992600  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/status_0  statusicell1   5650   6900  992600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:runmode_enable\/q
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 992643p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  989983  RISE       1
Net_55/main_0                    macrocell24   2597   3847  992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_55/clock_0                                             macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:runmode_enable\/q
Path End       : Net_703/main_0
Capture Clock  : Net_703/clock_0
Path slack     : 992657p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:runmode_enable\/clock_0            macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  989997  RISE       1
Net_703/main_0                             macrocell28   2583   3833  992657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_703/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:prevCompare1\/q
Path End       : \PWM_3:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_3:PWMUDB:status_0\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  992941  RISE       1
\PWM_3:PWMUDB:status_0\/main_0  macrocell23   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  992942  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell15   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:prevCompare1\/q
Path End       : \PWM_Alternating:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Alternating:PWMUDB:status_0\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:prevCompare1\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  992942  RISE       1
\PWM_Alternating:PWMUDB:status_0\/main_0  macrocell27   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:status_0\/clock_0                  macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:prevCompare1\/q
Path End       : \PWM_Modulator:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Modulator:PWMUDB:status_0\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:prevCompare1\/clock_0                macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:prevCompare1\/q   macrocell9    1250   1250  992945  RISE       1
\PWM_Modulator:PWMUDB:status_0\/main_0  macrocell10   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:status_0\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992954  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell13    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_3:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  992954  RISE       1
\PWM_3:PWMUDB:runmode_enable\/main_0      macrocell21    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Alternating:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Alternating:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:genblk1:ctrlreg\/clock             controlcell6        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  992954  RISE       1
\PWM_Alternating:PWMUDB:runmode_enable\/main_0      macrocell25    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:runmode_enable\/clock_0            macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Modulator:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Modulator:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Modulator:PWMUDB:runmode_enable\/clock_0
Path slack     : 992967p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:genblk1:ctrlreg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Modulator:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992967  RISE       1
\PWM_Modulator:PWMUDB:runmode_enable\/main_0      macrocell8     2313   3523  992967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Modulator:PWMUDB:runmode_enable\/clock_0              macrocell8          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 993008p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  993008  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell19   2232   3482  993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 993029p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  993029  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell17    2251   3461  993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_3:PWMUDB:status_0\/q
Path End       : \PWM_3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_3:PWMUDB:status_0\/q               macrocell23    1250   1250  995924  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2326   3576  995924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_3:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell15    1250   1250  995927  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating:PWMUDB:status_0\/q
Path End       : \PWM_Alternating:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Alternating:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PWM_Clock_1:R#1 vs. PWM_Clock_1:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:status_0\/clock_0                  macrocell27         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Alternating:PWMUDB:status_0\/q               macrocell27    1250   1250  995927  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Alternating:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell19    1250   1250  996002  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2248   3498  996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983951p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -4230
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3189   6689  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   5130  11819  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  11819  99983951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock     datapathcell11      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Alternating_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                    -500
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:status_tc\/main_1         macrocell7       3216   6716  99987119  RISE       1
\PWM_Alternating_Timer:TimerUDB:status_tc\/q              macrocell7       3350  10066  99987119  RISE       1
\PWM_Alternating_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2314  12381  99987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:rstSts:stsreg\/clock       statusicell7        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987251p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3189   6689  99987251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987252p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT     slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   2740   3500  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   3188   6688  99987252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock     datapathcell11      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987858p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                            clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                             model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99985132  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell11   4872   6082  99987858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/clock     datapathcell11      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99988432p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -6060
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                            clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                             model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99985132  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell10   4298   5508  99988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_731/main_1
Capture Clock  : Net_731/clock_0
Path slack     : 99989772p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/clock     datapathcell10      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    760    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    760  99983951  RISE       1
\PWM_Alternating_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   2740   3500  99983951  RISE       1
Net_731/main_1                                            macrocell29      3218   6718  99989772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_731/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_731/main_0
Capture Clock  : Net_731/clock_0
Path slack     : 99991366p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   100000000
- Setup time                                                   -3510
--------------------------------------------------------   --------- 
End-of-path required time (ps)                              99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                            clockblockcell      0      0  RISE       1
\PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT     slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Alternating_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  99985132  RISE       1
Net_731/main_0                                                       macrocell29    3914   5124  99991366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_731/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3127   6627  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   5130  11757  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  11757  999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Switch_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Switch_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2740   3500  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:status_tc\/main_1         macrocell2      3136   6636  999987263  RISE       1
\PWM_Switch_Timer:TimerUDB:status_tc\/q              macrocell2      3350   9986  999987263  RISE       1
\PWM_Switch_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2251  12237  999987263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3127   6627  999987313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987321p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell3   3119   6619  999987321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                       clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999986115  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell3   3434   4644  999989296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989415p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                       clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999986115  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell2   3315   4525  999989415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_145/main_1
Capture Clock  : Net_145/clock_0
Path slack     : 999989848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6642
-------------------------------------   ---- 
End-of-path arrival time (ps)           6642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2    760    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0    760  999984013  RISE       1
\PWM_Switch_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2740   3500  999984013  RISE       1
Net_145/main_1                                       macrocell12     3142   6642  999989848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_145/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_145/main_0
Capture Clock  : Net_145/clock_0
Path slack     : 999991977p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                       clockblockcell      0      0  RISE       1
\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT      slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PWM_Switch_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  999986115  RISE       1
Net_145/main_0                                                  macrocell12    3303   4513  999991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_145/clock_0                                            macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

