Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Tue Jan 23 22:54:45 2018
| Host              : preklad9.liberouter.org running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file pattern_match_synth.tim
| Design            : pattern_match
| Device            : xcvu7p-flvb2104
| Speed File        : -2  PRODUCTION 1.17 11-09-2017
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

INIT
INPUT[0]
INPUT[1]
INPUT[2]
INPUT[3]
INPUT[4]
INPUT[5]
INPUT[6]
INPUT[7]
INPUT_EN
INPUT_EOF
RESET

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

FINAL

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.946      -17.278                     21                  171        0.072        0.000                      0                  171        1.725        0.000                       0                   172  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -0.946      -17.278                     21                  171        0.072        0.000                      0                  171        1.725        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           21  Failing Endpoints,  Worst Slack       -0.946ns,  Total Violation      -17.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.926ns (18.760%)  route 4.010ns (81.240%))
  Logic Levels:           19  (LUT2=2 LUT5=1 LUT6=16)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[7]_rep/Q
                         net (fo=180, unplaced)       0.217     0.294    reg_fullgraph7_reg[7]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_259/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.444 r  reg_fullgraph7[8]_i_259/O
                         net (fo=1, unplaced)         0.152     0.596    reg_fullgraph7[8]_i_259_n_0
                                                                      r  reg_fullgraph7[8]_i_243/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     0.649 f  reg_fullgraph7[8]_i_243/O
                         net (fo=16, unplaced)        0.241     0.890    reg_q498_in
                                                                      f  reg_fullgraph7[0]_i_265/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.928 f  reg_fullgraph7[0]_i_265/O
                         net (fo=1, unplaced)         0.197     1.125    reg_fullgraph7[0]_i_265_n_0
                                                                      f  reg_fullgraph7[0]_i_257/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.163 r  reg_fullgraph7[0]_i_257/O
                         net (fo=5, unplaced)         0.215     1.378    reg_fullgraph7[0]_i_257_n_0
                                                                      r  reg_fullgraph7[0]_i_247/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.416 f  reg_fullgraph7[0]_i_247/O
                         net (fo=3, unplaced)         0.203     1.619    reg_fullgraph7[0]_i_247_n_0
                                                                      f  reg_fullgraph7[0]_i_240/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.657 r  reg_fullgraph7[0]_i_240/O
                         net (fo=3, unplaced)         0.203     1.860    reg_fullgraph7[0]_i_240_n_0
                                                                      r  reg_fullgraph7[0]_i_230/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.898 r  reg_fullgraph7[0]_i_230/O
                         net (fo=6, unplaced)         0.219     2.117    reg_fullgraph7[0]_i_230_n_0
                                                                      r  reg_fullgraph7[0]_i_218/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.155 r  reg_fullgraph7[0]_i_218/O
                         net (fo=6, unplaced)         0.219     2.374    reg_fullgraph7[0]_i_218_n_0
                                                                      r  reg_fullgraph7[0]_i_202/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.412 r  reg_fullgraph7[0]_i_202/O
                         net (fo=5, unplaced)         0.215     2.627    reg_fullgraph7[0]_i_202_n_0
                                                                      r  reg_fullgraph7[0]_i_189/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.665 f  reg_fullgraph7[0]_i_189/O
                         net (fo=5, unplaced)         0.215     2.880    reg_fullgraph7[0]_i_189_n_0
                                                                      f  reg_fullgraph7[0]_i_171/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.918 r  reg_fullgraph7[0]_i_171/O
                         net (fo=6, unplaced)         0.219     3.137    reg_fullgraph7[0]_i_171_n_0
                                                                      r  reg_fullgraph7[0]_i_144/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.175 f  reg_fullgraph7[0]_i_144/O
                         net (fo=2, unplaced)         0.197     3.372    reg_fullgraph7[0]_i_144_n_0
                                                                      f  reg_fullgraph7[0]_i_109/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.410 r  reg_fullgraph7[0]_i_109/O
                         net (fo=5, unplaced)         0.215     3.625    reg_fullgraph7[0]_i_109_n_0
                                                                      r  reg_fullgraph7[0]_i_62/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.663 f  reg_fullgraph7[0]_i_62/O
                         net (fo=6, unplaced)         0.219     3.882    reg_fullgraph7[0]_i_62_n_0
                                                                      f  reg_fullgraph7[0]_i_57/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.920 f  reg_fullgraph7[0]_i_57/O
                         net (fo=2, unplaced)         0.197     4.117    reg_fullgraph7[0]_i_57_n_0
                                                                      f  reg_fullgraph7[0]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.155 r  reg_fullgraph7[0]_i_25/O
                         net (fo=6, unplaced)         0.219     4.374    reg_fullgraph7[0]_i_25_n_0
                                                                      r  reg_fullgraph7[0]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.412 f  reg_fullgraph7[0]_i_8/O
                         net (fo=2, unplaced)         0.197     4.609    reg_fullgraph7[0]_i_8_n_0
                                                                      f  reg_fullgraph7[0]_i_7/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.647 f  reg_fullgraph7[0]_i_7/O
                         net (fo=3, unplaced)         0.203     4.850    reg_fullgraph7[0]_i_7_n_0
                                                                      f  reg_fullgraph7[0]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.888 r  reg_fullgraph7[0]_i_1/O
                         net (fo=1, unplaced)         0.048     4.936    reg_fullgraph7[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[0]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[0]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.926ns (18.760%)  route 4.010ns (81.240%))
  Logic Levels:           19  (LUT2=2 LUT5=1 LUT6=16)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[7]_rep/Q
                         net (fo=180, unplaced)       0.217     0.294    reg_fullgraph7_reg[7]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_259/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.444 r  reg_fullgraph7[8]_i_259/O
                         net (fo=1, unplaced)         0.152     0.596    reg_fullgraph7[8]_i_259_n_0
                                                                      r  reg_fullgraph7[8]_i_243/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     0.649 f  reg_fullgraph7[8]_i_243/O
                         net (fo=16, unplaced)        0.241     0.890    reg_q498_in
                                                                      f  reg_fullgraph7[0]_i_265/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.928 f  reg_fullgraph7[0]_i_265/O
                         net (fo=1, unplaced)         0.197     1.125    reg_fullgraph7[0]_i_265_n_0
                                                                      f  reg_fullgraph7[0]_i_257/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.163 r  reg_fullgraph7[0]_i_257/O
                         net (fo=5, unplaced)         0.215     1.378    reg_fullgraph7[0]_i_257_n_0
                                                                      r  reg_fullgraph7[0]_i_247/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.416 f  reg_fullgraph7[0]_i_247/O
                         net (fo=3, unplaced)         0.203     1.619    reg_fullgraph7[0]_i_247_n_0
                                                                      f  reg_fullgraph7[0]_i_240/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.657 r  reg_fullgraph7[0]_i_240/O
                         net (fo=3, unplaced)         0.203     1.860    reg_fullgraph7[0]_i_240_n_0
                                                                      r  reg_fullgraph7[0]_i_230/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.898 r  reg_fullgraph7[0]_i_230/O
                         net (fo=6, unplaced)         0.219     2.117    reg_fullgraph7[0]_i_230_n_0
                                                                      r  reg_fullgraph7[0]_i_218/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.155 r  reg_fullgraph7[0]_i_218/O
                         net (fo=6, unplaced)         0.219     2.374    reg_fullgraph7[0]_i_218_n_0
                                                                      r  reg_fullgraph7[0]_i_202/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.412 r  reg_fullgraph7[0]_i_202/O
                         net (fo=5, unplaced)         0.215     2.627    reg_fullgraph7[0]_i_202_n_0
                                                                      r  reg_fullgraph7[0]_i_189/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.665 f  reg_fullgraph7[0]_i_189/O
                         net (fo=5, unplaced)         0.215     2.880    reg_fullgraph7[0]_i_189_n_0
                                                                      f  reg_fullgraph7[0]_i_171/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.918 r  reg_fullgraph7[0]_i_171/O
                         net (fo=6, unplaced)         0.219     3.137    reg_fullgraph7[0]_i_171_n_0
                                                                      r  reg_fullgraph7[0]_i_144/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.175 f  reg_fullgraph7[0]_i_144/O
                         net (fo=2, unplaced)         0.197     3.372    reg_fullgraph7[0]_i_144_n_0
                                                                      f  reg_fullgraph7[0]_i_109/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.410 r  reg_fullgraph7[0]_i_109/O
                         net (fo=5, unplaced)         0.215     3.625    reg_fullgraph7[0]_i_109_n_0
                                                                      r  reg_fullgraph7[0]_i_62/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.663 f  reg_fullgraph7[0]_i_62/O
                         net (fo=6, unplaced)         0.219     3.882    reg_fullgraph7[0]_i_62_n_0
                                                                      f  reg_fullgraph7[0]_i_57/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.920 f  reg_fullgraph7[0]_i_57/O
                         net (fo=2, unplaced)         0.197     4.117    reg_fullgraph7[0]_i_57_n_0
                                                                      f  reg_fullgraph7[0]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.155 r  reg_fullgraph7[0]_i_25/O
                         net (fo=6, unplaced)         0.219     4.374    reg_fullgraph7[0]_i_25_n_0
                                                                      r  reg_fullgraph7[0]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.412 f  reg_fullgraph7[0]_i_8/O
                         net (fo=2, unplaced)         0.197     4.609    reg_fullgraph7[0]_i_8_n_0
                                                                      f  reg_fullgraph7[0]_i_7/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.647 f  reg_fullgraph7[0]_i_7/O
                         net (fo=3, unplaced)         0.203     4.850    reg_fullgraph7[0]_i_7_n_0
                                                                      f  reg_fullgraph7[0]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.888 r  reg_fullgraph7[0]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.936    reg_fullgraph7[0]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 0.926ns (18.760%)  route 4.010ns (81.240%))
  Logic Levels:           19  (LUT2=2 LUT5=1 LUT6=16)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[7]_rep/Q
                         net (fo=180, unplaced)       0.217     0.294    reg_fullgraph7_reg[7]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_259/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.444 r  reg_fullgraph7[8]_i_259/O
                         net (fo=1, unplaced)         0.152     0.596    reg_fullgraph7[8]_i_259_n_0
                                                                      r  reg_fullgraph7[8]_i_243/I4
                         LUT6 (Prop_LUT6_I4_O)        0.053     0.649 f  reg_fullgraph7[8]_i_243/O
                         net (fo=16, unplaced)        0.241     0.890    reg_q498_in
                                                                      f  reg_fullgraph7[0]_i_265/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.928 f  reg_fullgraph7[0]_i_265/O
                         net (fo=1, unplaced)         0.197     1.125    reg_fullgraph7[0]_i_265_n_0
                                                                      f  reg_fullgraph7[0]_i_257/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.163 r  reg_fullgraph7[0]_i_257/O
                         net (fo=5, unplaced)         0.215     1.378    reg_fullgraph7[0]_i_257_n_0
                                                                      r  reg_fullgraph7[0]_i_247/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.416 f  reg_fullgraph7[0]_i_247/O
                         net (fo=3, unplaced)         0.203     1.619    reg_fullgraph7[0]_i_247_n_0
                                                                      f  reg_fullgraph7[0]_i_240/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.657 r  reg_fullgraph7[0]_i_240/O
                         net (fo=3, unplaced)         0.203     1.860    reg_fullgraph7[0]_i_240_n_0
                                                                      r  reg_fullgraph7[0]_i_230/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.898 r  reg_fullgraph7[0]_i_230/O
                         net (fo=6, unplaced)         0.219     2.117    reg_fullgraph7[0]_i_230_n_0
                                                                      r  reg_fullgraph7[0]_i_218/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.155 r  reg_fullgraph7[0]_i_218/O
                         net (fo=6, unplaced)         0.219     2.374    reg_fullgraph7[0]_i_218_n_0
                                                                      r  reg_fullgraph7[0]_i_202/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.412 r  reg_fullgraph7[0]_i_202/O
                         net (fo=5, unplaced)         0.215     2.627    reg_fullgraph7[0]_i_202_n_0
                                                                      r  reg_fullgraph7[0]_i_189/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.665 f  reg_fullgraph7[0]_i_189/O
                         net (fo=5, unplaced)         0.215     2.880    reg_fullgraph7[0]_i_189_n_0
                                                                      f  reg_fullgraph7[0]_i_171/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.918 r  reg_fullgraph7[0]_i_171/O
                         net (fo=6, unplaced)         0.219     3.137    reg_fullgraph7[0]_i_171_n_0
                                                                      r  reg_fullgraph7[0]_i_144/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.175 f  reg_fullgraph7[0]_i_144/O
                         net (fo=2, unplaced)         0.197     3.372    reg_fullgraph7[0]_i_144_n_0
                                                                      f  reg_fullgraph7[0]_i_109/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.410 r  reg_fullgraph7[0]_i_109/O
                         net (fo=5, unplaced)         0.215     3.625    reg_fullgraph7[0]_i_109_n_0
                                                                      r  reg_fullgraph7[0]_i_62/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.663 f  reg_fullgraph7[0]_i_62/O
                         net (fo=6, unplaced)         0.219     3.882    reg_fullgraph7[0]_i_62_n_0
                                                                      f  reg_fullgraph7[0]_i_57/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.920 f  reg_fullgraph7[0]_i_57/O
                         net (fo=2, unplaced)         0.197     4.117    reg_fullgraph7[0]_i_57_n_0
                                                                      f  reg_fullgraph7[0]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.155 r  reg_fullgraph7[0]_i_25/O
                         net (fo=6, unplaced)         0.219     4.374    reg_fullgraph7[0]_i_25_n_0
                                                                      r  reg_fullgraph7[0]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.412 f  reg_fullgraph7[0]_i_8/O
                         net (fo=2, unplaced)         0.197     4.609    reg_fullgraph7[0]_i_8_n_0
                                                                      f  reg_fullgraph7[0]_i_7/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.647 f  reg_fullgraph7[0]_i_7/O
                         net (fo=3, unplaced)         0.203     4.850    reg_fullgraph7[0]_i_7_n_0
                                                                      f  reg_fullgraph7[0]_rep_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.888 r  reg_fullgraph7[0]_rep_i_1__0/O
                         net (fo=1, unplaced)         0.048     4.936    reg_fullgraph7[0]_rep_i_1__0_n_0
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep__0/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 reg_fullgraph43_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.911ns (18.577%)  route 3.993ns (81.423%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph43_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph43_reg[0]/Q
                         net (fo=51, unplaced)        0.188     0.265    reg_fullgraph43[0]
                                                                      f  reg_fullgraph7[8]_i_263/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.415 r  reg_fullgraph7[8]_i_263/O
                         net (fo=1, unplaced)         0.197     0.612    reg_fullgraph7[8]_i_263_n_0
                                                                      r  reg_fullgraph7[8]_i_247/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.650 f  reg_fullgraph7[8]_i_247/O
                         net (fo=17, unplaced)        0.242     0.892    reg_q1379_in
                                                                      f  reg_fullgraph7[7]_i_226/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.930 f  reg_fullgraph7[7]_i_226/O
                         net (fo=3, unplaced)         0.203     1.133    reg_fullgraph7[7]_i_226_n_0
                                                                      f  reg_fullgraph7[7]_i_232/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.171 f  reg_fullgraph7[7]_i_232/O
                         net (fo=5, unplaced)         0.215     1.386    reg_fullgraph7[7]_i_232_n_0
                                                                      f  reg_fullgraph7[2]_i_198/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.424 f  reg_fullgraph7[2]_i_198/O
                         net (fo=2, unplaced)         0.197     1.621    reg_fullgraph7[2]_i_198_n_0
                                                                      f  reg_fullgraph7[2]_i_186/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.659 r  reg_fullgraph7[2]_i_186/O
                         net (fo=2, unplaced)         0.197     1.856    reg_fullgraph7[2]_i_186_n_0
                                                                      r  reg_fullgraph7[2]_i_178/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.894 r  reg_fullgraph7[2]_i_178/O
                         net (fo=3, unplaced)         0.203     2.097    reg_fullgraph7[2]_i_178_n_0
                                                                      r  reg_fullgraph7[2]_i_164/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.135 r  reg_fullgraph7[2]_i_164/O
                         net (fo=6, unplaced)         0.219     2.354    reg_fullgraph7[2]_i_164_n_0
                                                                      r  reg_fullgraph7[2]_i_152/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.392 r  reg_fullgraph7[2]_i_152/O
                         net (fo=4, unplaced)         0.210     2.602    reg_fullgraph7[2]_i_152_n_0
                                                                      r  reg_fullgraph7[2]_i_143/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.640 r  reg_fullgraph7[2]_i_143/O
                         net (fo=4, unplaced)         0.210     2.850    reg_fullgraph7[2]_i_143_n_0
                                                                      r  reg_fullgraph7[2]_i_126/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.888 r  reg_fullgraph7[2]_i_126/O
                         net (fo=5, unplaced)         0.215     3.103    reg_fullgraph7[2]_i_126_n_0
                                                                      r  reg_fullgraph7[2]_i_109/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.141 f  reg_fullgraph7[2]_i_109/O
                         net (fo=2, unplaced)         0.197     3.338    reg_fullgraph7[2]_i_109_n_0
                                                                      f  reg_fullgraph7[2]_i_83/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.376 r  reg_fullgraph7[2]_i_83/O
                         net (fo=5, unplaced)         0.215     3.591    reg_fullgraph7[2]_i_83_n_0
                                                                      r  reg_fullgraph7[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.629 f  reg_fullgraph7[2]_i_59/O
                         net (fo=3, unplaced)         0.203     3.832    reg_fullgraph7[2]_i_59_n_0
                                                                      f  reg_fullgraph7[2]_i_45/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.870 r  reg_fullgraph7[2]_i_45/O
                         net (fo=5, unplaced)         0.215     4.085    reg_fullgraph7[2]_i_45_n_0
                                                                      r  reg_fullgraph7[2]_i_23/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.123 f  reg_fullgraph7[2]_i_23/O
                         net (fo=6, unplaced)         0.219     4.342    reg_fullgraph7[2]_i_23_n_0
                                                                      f  reg_fullgraph7[2]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.380 r  reg_fullgraph7[2]_i_8/O
                         net (fo=2, unplaced)         0.197     4.577    reg_fullgraph7[2]_i_8_n_0
                                                                      r  reg_fullgraph7[2]_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.615 f  reg_fullgraph7[2]_i_7/O
                         net (fo=3, unplaced)         0.203     4.818    reg_fullgraph7[2]_i_7_n_0
                                                                      f  reg_fullgraph7[2]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.856 r  reg_fullgraph7[2]_i_1/O
                         net (fo=1, unplaced)         0.048     4.904    reg_fullgraph7[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[2]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[2]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 reg_fullgraph43_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.911ns (18.577%)  route 3.993ns (81.423%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph43_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph43_reg[0]/Q
                         net (fo=51, unplaced)        0.188     0.265    reg_fullgraph43[0]
                                                                      f  reg_fullgraph7[8]_i_263/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.415 r  reg_fullgraph7[8]_i_263/O
                         net (fo=1, unplaced)         0.197     0.612    reg_fullgraph7[8]_i_263_n_0
                                                                      r  reg_fullgraph7[8]_i_247/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.650 f  reg_fullgraph7[8]_i_247/O
                         net (fo=17, unplaced)        0.242     0.892    reg_q1379_in
                                                                      f  reg_fullgraph7[7]_i_226/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.930 f  reg_fullgraph7[7]_i_226/O
                         net (fo=3, unplaced)         0.203     1.133    reg_fullgraph7[7]_i_226_n_0
                                                                      f  reg_fullgraph7[7]_i_232/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.171 f  reg_fullgraph7[7]_i_232/O
                         net (fo=5, unplaced)         0.215     1.386    reg_fullgraph7[7]_i_232_n_0
                                                                      f  reg_fullgraph7[2]_i_198/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.424 f  reg_fullgraph7[2]_i_198/O
                         net (fo=2, unplaced)         0.197     1.621    reg_fullgraph7[2]_i_198_n_0
                                                                      f  reg_fullgraph7[2]_i_186/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.659 r  reg_fullgraph7[2]_i_186/O
                         net (fo=2, unplaced)         0.197     1.856    reg_fullgraph7[2]_i_186_n_0
                                                                      r  reg_fullgraph7[2]_i_178/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.894 r  reg_fullgraph7[2]_i_178/O
                         net (fo=3, unplaced)         0.203     2.097    reg_fullgraph7[2]_i_178_n_0
                                                                      r  reg_fullgraph7[2]_i_164/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.135 r  reg_fullgraph7[2]_i_164/O
                         net (fo=6, unplaced)         0.219     2.354    reg_fullgraph7[2]_i_164_n_0
                                                                      r  reg_fullgraph7[2]_i_152/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.392 r  reg_fullgraph7[2]_i_152/O
                         net (fo=4, unplaced)         0.210     2.602    reg_fullgraph7[2]_i_152_n_0
                                                                      r  reg_fullgraph7[2]_i_143/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.640 r  reg_fullgraph7[2]_i_143/O
                         net (fo=4, unplaced)         0.210     2.850    reg_fullgraph7[2]_i_143_n_0
                                                                      r  reg_fullgraph7[2]_i_126/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.888 r  reg_fullgraph7[2]_i_126/O
                         net (fo=5, unplaced)         0.215     3.103    reg_fullgraph7[2]_i_126_n_0
                                                                      r  reg_fullgraph7[2]_i_109/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.141 f  reg_fullgraph7[2]_i_109/O
                         net (fo=2, unplaced)         0.197     3.338    reg_fullgraph7[2]_i_109_n_0
                                                                      f  reg_fullgraph7[2]_i_83/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.376 r  reg_fullgraph7[2]_i_83/O
                         net (fo=5, unplaced)         0.215     3.591    reg_fullgraph7[2]_i_83_n_0
                                                                      r  reg_fullgraph7[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.629 f  reg_fullgraph7[2]_i_59/O
                         net (fo=3, unplaced)         0.203     3.832    reg_fullgraph7[2]_i_59_n_0
                                                                      f  reg_fullgraph7[2]_i_45/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.870 r  reg_fullgraph7[2]_i_45/O
                         net (fo=5, unplaced)         0.215     4.085    reg_fullgraph7[2]_i_45_n_0
                                                                      r  reg_fullgraph7[2]_i_23/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.123 f  reg_fullgraph7[2]_i_23/O
                         net (fo=6, unplaced)         0.219     4.342    reg_fullgraph7[2]_i_23_n_0
                                                                      f  reg_fullgraph7[2]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.380 r  reg_fullgraph7[2]_i_8/O
                         net (fo=2, unplaced)         0.197     4.577    reg_fullgraph7[2]_i_8_n_0
                                                                      r  reg_fullgraph7[2]_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.615 f  reg_fullgraph7[2]_i_7/O
                         net (fo=3, unplaced)         0.203     4.818    reg_fullgraph7[2]_i_7_n_0
                                                                      f  reg_fullgraph7[2]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.856 r  reg_fullgraph7[2]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.904    reg_fullgraph7[2]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 reg_fullgraph43_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 0.911ns (18.577%)  route 3.993ns (81.423%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=14)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph43_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph43_reg[0]/Q
                         net (fo=51, unplaced)        0.188     0.265    reg_fullgraph43[0]
                                                                      f  reg_fullgraph7[8]_i_263/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.415 r  reg_fullgraph7[8]_i_263/O
                         net (fo=1, unplaced)         0.197     0.612    reg_fullgraph7[8]_i_263_n_0
                                                                      r  reg_fullgraph7[8]_i_247/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.650 f  reg_fullgraph7[8]_i_247/O
                         net (fo=17, unplaced)        0.242     0.892    reg_q1379_in
                                                                      f  reg_fullgraph7[7]_i_226/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.930 f  reg_fullgraph7[7]_i_226/O
                         net (fo=3, unplaced)         0.203     1.133    reg_fullgraph7[7]_i_226_n_0
                                                                      f  reg_fullgraph7[7]_i_232/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     1.171 f  reg_fullgraph7[7]_i_232/O
                         net (fo=5, unplaced)         0.215     1.386    reg_fullgraph7[7]_i_232_n_0
                                                                      f  reg_fullgraph7[2]_i_198/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.424 f  reg_fullgraph7[2]_i_198/O
                         net (fo=2, unplaced)         0.197     1.621    reg_fullgraph7[2]_i_198_n_0
                                                                      f  reg_fullgraph7[2]_i_186/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.659 r  reg_fullgraph7[2]_i_186/O
                         net (fo=2, unplaced)         0.197     1.856    reg_fullgraph7[2]_i_186_n_0
                                                                      r  reg_fullgraph7[2]_i_178/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.894 r  reg_fullgraph7[2]_i_178/O
                         net (fo=3, unplaced)         0.203     2.097    reg_fullgraph7[2]_i_178_n_0
                                                                      r  reg_fullgraph7[2]_i_164/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.135 r  reg_fullgraph7[2]_i_164/O
                         net (fo=6, unplaced)         0.219     2.354    reg_fullgraph7[2]_i_164_n_0
                                                                      r  reg_fullgraph7[2]_i_152/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.392 r  reg_fullgraph7[2]_i_152/O
                         net (fo=4, unplaced)         0.210     2.602    reg_fullgraph7[2]_i_152_n_0
                                                                      r  reg_fullgraph7[2]_i_143/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.640 r  reg_fullgraph7[2]_i_143/O
                         net (fo=4, unplaced)         0.210     2.850    reg_fullgraph7[2]_i_143_n_0
                                                                      r  reg_fullgraph7[2]_i_126/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.888 r  reg_fullgraph7[2]_i_126/O
                         net (fo=5, unplaced)         0.215     3.103    reg_fullgraph7[2]_i_126_n_0
                                                                      r  reg_fullgraph7[2]_i_109/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.141 f  reg_fullgraph7[2]_i_109/O
                         net (fo=2, unplaced)         0.197     3.338    reg_fullgraph7[2]_i_109_n_0
                                                                      f  reg_fullgraph7[2]_i_83/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.376 r  reg_fullgraph7[2]_i_83/O
                         net (fo=5, unplaced)         0.215     3.591    reg_fullgraph7[2]_i_83_n_0
                                                                      r  reg_fullgraph7[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.629 f  reg_fullgraph7[2]_i_59/O
                         net (fo=3, unplaced)         0.203     3.832    reg_fullgraph7[2]_i_59_n_0
                                                                      f  reg_fullgraph7[2]_i_45/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.870 r  reg_fullgraph7[2]_i_45/O
                         net (fo=5, unplaced)         0.215     4.085    reg_fullgraph7[2]_i_45_n_0
                                                                      r  reg_fullgraph7[2]_i_23/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.123 f  reg_fullgraph7[2]_i_23/O
                         net (fo=6, unplaced)         0.219     4.342    reg_fullgraph7[2]_i_23_n_0
                                                                      f  reg_fullgraph7[2]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.380 r  reg_fullgraph7[2]_i_8/O
                         net (fo=2, unplaced)         0.197     4.577    reg_fullgraph7[2]_i_8_n_0
                                                                      r  reg_fullgraph7[2]_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.615 f  reg_fullgraph7[2]_i_7/O
                         net (fo=3, unplaced)         0.203     4.818    reg_fullgraph7[2]_i_7_n_0
                                                                      f  reg_fullgraph7[2]_rep_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.856 r  reg_fullgraph7[2]_rep_i_1__0/O
                         net (fo=1, unplaced)         0.048     4.904    reg_fullgraph7[2]_rep_i_1__0_n_0
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep__0/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.851ns (17.431%)  route 4.031ns (82.569%))
  Logic Levels:           19  (LUT3=2 LUT4=2 LUT6=15)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[1]_rep/Q
                         net (fo=189, unplaced)       0.201     0.278    reg_fullgraph7_reg[1]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_207/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     0.368 r  reg_fullgraph7[8]_i_207/O
                         net (fo=3, unplaced)         0.203     0.571    reg_fullgraph7[8]_i_207_n_0
                                                                      r  reg_fullgraph7[8]_i_152/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.609 f  reg_fullgraph7[8]_i_152/O
                         net (fo=18, unplaced)        0.244     0.853    reg_fullgraph7[8]_i_152_n_0
                                                                      f  reg_fullgraph7[1]_i_213/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.891 f  reg_fullgraph7[1]_i_213/O
                         net (fo=6, unplaced)         0.219     1.110    reg_fullgraph7[1]_i_213_n_0
                                                                      f  reg_fullgraph7[1]_i_202/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.148 f  reg_fullgraph7[1]_i_202/O
                         net (fo=2, unplaced)         0.197     1.345    reg_fullgraph7[1]_i_202_n_0
                                                                      f  reg_fullgraph7[1]_i_196/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.383 r  reg_fullgraph7[1]_i_196/O
                         net (fo=2, unplaced)         0.197     1.580    reg_fullgraph7[1]_i_196_n_0
                                                                      r  reg_fullgraph7[1]_i_188/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.618 r  reg_fullgraph7[1]_i_188/O
                         net (fo=4, unplaced)         0.210     1.828    reg_fullgraph7[1]_i_188_n_0
                                                                      r  reg_fullgraph7[1]_i_179/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.866 r  reg_fullgraph7[1]_i_179/O
                         net (fo=4, unplaced)         0.210     2.076    reg_fullgraph7[1]_i_179_n_0
                                                                      r  reg_fullgraph7[1]_i_178/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.114 f  reg_fullgraph7[1]_i_178/O
                         net (fo=2, unplaced)         0.197     2.311    reg_fullgraph7[1]_i_178_n_0
                                                                      f  reg_fullgraph7[1]_i_167/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.349 r  reg_fullgraph7[1]_i_167/O
                         net (fo=6, unplaced)         0.219     2.568    reg_fullgraph7[1]_i_167_n_0
                                                                      r  reg_fullgraph7[1]_i_154/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.606 r  reg_fullgraph7[1]_i_154/O
                         net (fo=5, unplaced)         0.215     2.821    reg_fullgraph7[1]_i_154_n_0
                                                                      r  reg_fullgraph7[1]_i_139/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.859 f  reg_fullgraph7[1]_i_139/O
                         net (fo=3, unplaced)         0.203     3.062    reg_fullgraph7[1]_i_139_n_0
                                                                      f  reg_fullgraph7[1]_i_120/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.100 r  reg_fullgraph7[1]_i_120/O
                         net (fo=5, unplaced)         0.215     3.315    reg_fullgraph7[1]_i_120_n_0
                                                                      r  reg_fullgraph7[1]_i_86/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.353 r  reg_fullgraph7[1]_i_86/O
                         net (fo=6, unplaced)         0.219     3.572    reg_fullgraph7[1]_i_86_n_0
                                                                      r  reg_fullgraph7[1]_i_57/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.610 r  reg_fullgraph7[1]_i_57/O
                         net (fo=5, unplaced)         0.215     3.825    reg_fullgraph7[1]_i_57_n_0
                                                                      r  reg_fullgraph7[1]_i_36/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.863 f  reg_fullgraph7[1]_i_36/O
                         net (fo=5, unplaced)         0.215     4.078    reg_fullgraph7[1]_i_36_n_0
                                                                      f  reg_fullgraph7[1]_i_22/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.116 f  reg_fullgraph7[1]_i_22/O
                         net (fo=1, unplaced)         0.197     4.313    reg_fullgraph7[1]_i_22_n_0
                                                                      f  reg_fullgraph7[1]_i_8/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.351 r  reg_fullgraph7[1]_i_8/O
                         net (fo=4, unplaced)         0.210     4.561    reg_fullgraph7[1]_i_8_n_0
                                                                      r  reg_fullgraph7[1]_i_7/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.599 f  reg_fullgraph7[1]_i_7/O
                         net (fo=2, unplaced)         0.197     4.796    reg_fullgraph7[1]_i_7_n_0
                                                                      f  reg_fullgraph7[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.834 r  reg_fullgraph7[1]_i_1/O
                         net (fo=1, unplaced)         0.048     4.882    reg_fullgraph7[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[1]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.851ns (17.431%)  route 4.031ns (82.569%))
  Logic Levels:           19  (LUT3=2 LUT4=2 LUT6=15)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[1]_rep/Q
                         net (fo=189, unplaced)       0.201     0.278    reg_fullgraph7_reg[1]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_207/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     0.368 r  reg_fullgraph7[8]_i_207/O
                         net (fo=3, unplaced)         0.203     0.571    reg_fullgraph7[8]_i_207_n_0
                                                                      r  reg_fullgraph7[8]_i_152/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.609 f  reg_fullgraph7[8]_i_152/O
                         net (fo=18, unplaced)        0.244     0.853    reg_fullgraph7[8]_i_152_n_0
                                                                      f  reg_fullgraph7[1]_i_213/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.891 f  reg_fullgraph7[1]_i_213/O
                         net (fo=6, unplaced)         0.219     1.110    reg_fullgraph7[1]_i_213_n_0
                                                                      f  reg_fullgraph7[1]_i_202/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.148 f  reg_fullgraph7[1]_i_202/O
                         net (fo=2, unplaced)         0.197     1.345    reg_fullgraph7[1]_i_202_n_0
                                                                      f  reg_fullgraph7[1]_i_196/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.383 r  reg_fullgraph7[1]_i_196/O
                         net (fo=2, unplaced)         0.197     1.580    reg_fullgraph7[1]_i_196_n_0
                                                                      r  reg_fullgraph7[1]_i_188/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.618 r  reg_fullgraph7[1]_i_188/O
                         net (fo=4, unplaced)         0.210     1.828    reg_fullgraph7[1]_i_188_n_0
                                                                      r  reg_fullgraph7[1]_i_179/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.866 r  reg_fullgraph7[1]_i_179/O
                         net (fo=4, unplaced)         0.210     2.076    reg_fullgraph7[1]_i_179_n_0
                                                                      r  reg_fullgraph7[1]_i_178/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.114 f  reg_fullgraph7[1]_i_178/O
                         net (fo=2, unplaced)         0.197     2.311    reg_fullgraph7[1]_i_178_n_0
                                                                      f  reg_fullgraph7[1]_i_167/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.349 r  reg_fullgraph7[1]_i_167/O
                         net (fo=6, unplaced)         0.219     2.568    reg_fullgraph7[1]_i_167_n_0
                                                                      r  reg_fullgraph7[1]_i_154/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.606 r  reg_fullgraph7[1]_i_154/O
                         net (fo=5, unplaced)         0.215     2.821    reg_fullgraph7[1]_i_154_n_0
                                                                      r  reg_fullgraph7[1]_i_139/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.859 f  reg_fullgraph7[1]_i_139/O
                         net (fo=3, unplaced)         0.203     3.062    reg_fullgraph7[1]_i_139_n_0
                                                                      f  reg_fullgraph7[1]_i_120/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.100 r  reg_fullgraph7[1]_i_120/O
                         net (fo=5, unplaced)         0.215     3.315    reg_fullgraph7[1]_i_120_n_0
                                                                      r  reg_fullgraph7[1]_i_86/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.353 r  reg_fullgraph7[1]_i_86/O
                         net (fo=6, unplaced)         0.219     3.572    reg_fullgraph7[1]_i_86_n_0
                                                                      r  reg_fullgraph7[1]_i_57/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.610 r  reg_fullgraph7[1]_i_57/O
                         net (fo=5, unplaced)         0.215     3.825    reg_fullgraph7[1]_i_57_n_0
                                                                      r  reg_fullgraph7[1]_i_36/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.863 f  reg_fullgraph7[1]_i_36/O
                         net (fo=5, unplaced)         0.215     4.078    reg_fullgraph7[1]_i_36_n_0
                                                                      f  reg_fullgraph7[1]_i_22/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.116 f  reg_fullgraph7[1]_i_22/O
                         net (fo=1, unplaced)         0.197     4.313    reg_fullgraph7[1]_i_22_n_0
                                                                      f  reg_fullgraph7[1]_i_8/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.351 r  reg_fullgraph7[1]_i_8/O
                         net (fo=4, unplaced)         0.210     4.561    reg_fullgraph7[1]_i_8_n_0
                                                                      r  reg_fullgraph7[1]_i_7/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.599 f  reg_fullgraph7[1]_i_7/O
                         net (fo=2, unplaced)         0.197     4.796    reg_fullgraph7[1]_i_7_n_0
                                                                      f  reg_fullgraph7[1]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.834 r  reg_fullgraph7[1]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.882    reg_fullgraph7[1]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]_rep/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.884ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.903ns (18.527%)  route 3.971ns (81.473%))
  Logic Levels:           19  (LUT3=2 LUT4=3 LUT5=1 LUT6=13)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[7]_rep/Q
                         net (fo=180, unplaced)       0.200     0.277    reg_fullgraph7_reg[7]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_249/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     0.367 r  reg_fullgraph7[8]_i_249/O
                         net (fo=1, unplaced)         0.197     0.564    reg_fullgraph7[8]_i_249_n_0
                                                                      r  reg_fullgraph7[8]_i_221/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.602 f  reg_fullgraph7[8]_i_221/O
                         net (fo=12, unplaced)        0.235     0.837    reg_fullgraph7[8]_i_221_n_0
                                                                      f  reg_fullgraph7[6]_i_298/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.875 f  reg_fullgraph7[6]_i_298/O
                         net (fo=2, unplaced)         0.197     1.072    reg_fullgraph7[6]_i_298_n_0
                                                                      f  reg_fullgraph7[6]_i_290/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.110 r  reg_fullgraph7[6]_i_290/O
                         net (fo=7, unplaced)         0.222     1.332    reg_fullgraph7[6]_i_290_n_0
                                                                      r  reg_fullgraph7[3]_i_191/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.370 f  reg_fullgraph7[3]_i_191/O
                         net (fo=7, unplaced)         0.222     1.592    reg_fullgraph7[3]_i_191_n_0
                                                                      f  reg_fullgraph7[3]_i_176/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.630 f  reg_fullgraph7[3]_i_176/O
                         net (fo=2, unplaced)         0.197     1.827    reg_fullgraph7[3]_i_176_n_0
                                                                      f  reg_fullgraph7[3]_i_167/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.865 r  reg_fullgraph7[3]_i_167/O
                         net (fo=2, unplaced)         0.197     2.062    reg_fullgraph7[3]_i_167_n_0
                                                                      r  reg_fullgraph7[3]_i_160/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.100 f  reg_fullgraph7[3]_i_160/O
                         net (fo=5, unplaced)         0.215     2.315    reg_fullgraph7[3]_i_160_n_0
                                                                      f  reg_fullgraph7[3]_i_153/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.353 r  reg_fullgraph7[3]_i_153/O
                         net (fo=4, unplaced)         0.210     2.563    reg_fullgraph7[3]_i_153_n_0
                                                                      r  reg_fullgraph7[3]_i_148/I0
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.601 r  reg_fullgraph7[3]_i_148/O
                         net (fo=4, unplaced)         0.210     2.811    reg_fullgraph7[3]_i_148_n_0
                                                                      r  reg_fullgraph7[3]_i_135/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.849 f  reg_fullgraph7[3]_i_135/O
                         net (fo=6, unplaced)         0.219     3.068    reg_fullgraph7[3]_i_135_n_0
                                                                      f  reg_fullgraph7[3]_i_108/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.106 f  reg_fullgraph7[3]_i_108/O
                         net (fo=1, unplaced)         0.197     3.303    reg_fullgraph7[3]_i_108_n_0
                                                                      f  reg_fullgraph7[3]_i_76/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.341 r  reg_fullgraph7[3]_i_76/O
                         net (fo=3, unplaced)         0.203     3.544    reg_fullgraph7[3]_i_76_n_0
                                                                      r  reg_fullgraph7[3]_i_72/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.582 f  reg_fullgraph7[3]_i_72/O
                         net (fo=4, unplaced)         0.210     3.792    reg_fullgraph7[3]_i_72_n_0
                                                                      f  reg_fullgraph7[3]_i_43/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.830 r  reg_fullgraph7[3]_i_43/O
                         net (fo=5, unplaced)         0.215     4.045    reg_fullgraph7[3]_i_43_n_0
                                                                      r  reg_fullgraph7[3]_i_26/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.083 f  reg_fullgraph7[3]_i_26/O
                         net (fo=6, unplaced)         0.219     4.302    reg_fullgraph7[3]_i_26_n_0
                                                                      f  reg_fullgraph7[3]_i_20/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     4.340 r  reg_fullgraph7[3]_i_20/O
                         net (fo=1, unplaced)         0.197     4.537    reg_fullgraph7[3]_i_20_n_0
                                                                      r  reg_fullgraph7[3]_i_5/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     4.575 f  reg_fullgraph7[3]_i_5/O
                         net (fo=3, unplaced)         0.161     4.736    reg_fullgraph7[3]_i_5_n_0
                                                                      f  reg_fullgraph7[3]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.826 r  reg_fullgraph7[3]_i_1/O
                         net (fo=1, unplaced)         0.048     4.874    reg_fullgraph7[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[3]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[3]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                 -0.884    

Slack (VIOLATED) :        -0.884ns  (required time - arrival time)
  Source:                 reg_fullgraph7_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph7_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.903ns (18.527%)  route 3.971ns (81.473%))
  Logic Levels:           19  (LUT3=2 LUT4=3 LUT5=1 LUT6=13)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[7]_rep/Q
                         net (fo=180, unplaced)       0.200     0.277    reg_fullgraph7_reg[7]_rep_n_0
                                                                      f  reg_fullgraph7[8]_i_249/I1
                         LUT4 (Prop_LUT4_I1_O)        0.090     0.367 r  reg_fullgraph7[8]_i_249/O
                         net (fo=1, unplaced)         0.197     0.564    reg_fullgraph7[8]_i_249_n_0
                                                                      r  reg_fullgraph7[8]_i_221/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.602 f  reg_fullgraph7[8]_i_221/O
                         net (fo=12, unplaced)        0.235     0.837    reg_fullgraph7[8]_i_221_n_0
                                                                      f  reg_fullgraph7[6]_i_298/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.875 f  reg_fullgraph7[6]_i_298/O
                         net (fo=2, unplaced)         0.197     1.072    reg_fullgraph7[6]_i_298_n_0
                                                                      f  reg_fullgraph7[6]_i_290/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.110 r  reg_fullgraph7[6]_i_290/O
                         net (fo=7, unplaced)         0.222     1.332    reg_fullgraph7[6]_i_290_n_0
                                                                      r  reg_fullgraph7[3]_i_191/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.370 f  reg_fullgraph7[3]_i_191/O
                         net (fo=7, unplaced)         0.222     1.592    reg_fullgraph7[3]_i_191_n_0
                                                                      f  reg_fullgraph7[3]_i_176/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.630 f  reg_fullgraph7[3]_i_176/O
                         net (fo=2, unplaced)         0.197     1.827    reg_fullgraph7[3]_i_176_n_0
                                                                      f  reg_fullgraph7[3]_i_167/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.865 r  reg_fullgraph7[3]_i_167/O
                         net (fo=2, unplaced)         0.197     2.062    reg_fullgraph7[3]_i_167_n_0
                                                                      r  reg_fullgraph7[3]_i_160/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     2.100 f  reg_fullgraph7[3]_i_160/O
                         net (fo=5, unplaced)         0.215     2.315    reg_fullgraph7[3]_i_160_n_0
                                                                      f  reg_fullgraph7[3]_i_153/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.353 r  reg_fullgraph7[3]_i_153/O
                         net (fo=4, unplaced)         0.210     2.563    reg_fullgraph7[3]_i_153_n_0
                                                                      r  reg_fullgraph7[3]_i_148/I0
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.601 r  reg_fullgraph7[3]_i_148/O
                         net (fo=4, unplaced)         0.210     2.811    reg_fullgraph7[3]_i_148_n_0
                                                                      r  reg_fullgraph7[3]_i_135/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.849 f  reg_fullgraph7[3]_i_135/O
                         net (fo=6, unplaced)         0.219     3.068    reg_fullgraph7[3]_i_135_n_0
                                                                      f  reg_fullgraph7[3]_i_108/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.106 f  reg_fullgraph7[3]_i_108/O
                         net (fo=1, unplaced)         0.197     3.303    reg_fullgraph7[3]_i_108_n_0
                                                                      f  reg_fullgraph7[3]_i_76/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.341 r  reg_fullgraph7[3]_i_76/O
                         net (fo=3, unplaced)         0.203     3.544    reg_fullgraph7[3]_i_76_n_0
                                                                      r  reg_fullgraph7[3]_i_72/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.582 f  reg_fullgraph7[3]_i_72/O
                         net (fo=4, unplaced)         0.210     3.792    reg_fullgraph7[3]_i_72_n_0
                                                                      f  reg_fullgraph7[3]_i_43/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.830 r  reg_fullgraph7[3]_i_43/O
                         net (fo=5, unplaced)         0.215     4.045    reg_fullgraph7[3]_i_43_n_0
                                                                      r  reg_fullgraph7[3]_i_26/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.083 f  reg_fullgraph7[3]_i_26/O
                         net (fo=6, unplaced)         0.219     4.302    reg_fullgraph7[3]_i_26_n_0
                                                                      f  reg_fullgraph7[3]_i_20/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     4.340 r  reg_fullgraph7[3]_i_20/O
                         net (fo=1, unplaced)         0.197     4.537    reg_fullgraph7[3]_i_20_n_0
                                                                      r  reg_fullgraph7[3]_i_5/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     4.575 f  reg_fullgraph7[3]_i_5/O
                         net (fo=3, unplaced)         0.161     4.736    reg_fullgraph7[3]_i_5_n_0
                                                                      f  reg_fullgraph7[3]_rep_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.826 r  reg_fullgraph7[3]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.874    reg_fullgraph7[3]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     4.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[3]_rep/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    reg_fullgraph7_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                 -0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reg_q0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph57_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.052ns (44.036%)  route 0.066ns (55.964%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q0_reg/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_q0
                                                                      r  reg_fullgraph57[1]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.014     0.102 r  reg_fullgraph57[1]_i_1/O
                         net (fo=1, unplaced)         0.016     0.118    reg_fullgraph57[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph57_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph57_reg[1]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph57_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reg_q1742_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q1744_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.052ns (44.036%)  route 0.066ns (55.964%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q1742_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q1742_reg/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_q1742
                                                                      r  reg_q1744_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.014     0.102 r  reg_q1744_i_1/O
                         net (fo=1, unplaced)         0.016     0.118    reg_q1744_in
                         FDRE                                         r  reg_q1744_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q1744_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q1744_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 reg_q896_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q896_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.052ns (42.953%)  route 0.069ns (57.047%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q896_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q896_reg/Q
                         net (fo=3, unplaced)         0.053     0.091    reg_q896
                                                                      r  reg_q896_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     0.105 r  reg_q896_i_1/O
                         net (fo=1, unplaced)         0.016     0.121    reg_q896_in
                         FDRE                                         r  reg_q896_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q896_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q896_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 reg_q2208_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_q2208_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.778%)  route 0.070ns (57.222%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q2208_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q2208_reg/Q
                         net (fo=3, unplaced)         0.054     0.092    reg_q2208
                                                                      r  reg_q2208_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.014     0.106 r  reg_q2208_i_1/O
                         net (fo=1, unplaced)         0.016     0.122    reg_q2208_in
                         FDRE                                         r  reg_q2208_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q2208_reg/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_q2208_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 reg_fullgraph61_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph45_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.052ns (41.756%)  route 0.073ns (58.244%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph61_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph61_reg[0]/Q
                         net (fo=3, unplaced)         0.057     0.095    reg_fullgraph61_reg_n_0_[0]
                                                                      f  reg_fullgraph45[3]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.014     0.109 r  reg_fullgraph45[3]_i_1/O
                         net (fo=1, unplaced)         0.016     0.125    reg_fullgraph45[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph45_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph45_reg[3]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph45_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 reg_q1826_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph55_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.167%)  route 0.066ns (52.833%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q1826_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q1826_reg/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_q1826
                                                                      r  reg_fullgraph55[2]_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.021     0.109 r  reg_fullgraph55[2]_i_1/O
                         net (fo=1, unplaced)         0.016     0.125    reg_fullgraph55[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph55_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph55_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph55_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_q1051_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph45_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.052ns (41.101%)  route 0.075ns (58.899%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q1051_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q1051_reg/Q
                         net (fo=2, unplaced)         0.059     0.097    reg_q1051
                                                                      r  reg_fullgraph45[2]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.014     0.111 r  reg_fullgraph45[2]_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    reg_fullgraph45[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph45_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph45_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph45_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_fullgraph57_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph58_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (47.999%)  route 0.066ns (52.001%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph57_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph57_reg[1]/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_fullgraph57[1]
                                                                      f  reg_fullgraph58[0]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.023     0.111 r  reg_fullgraph58[0]_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    reg_fullgraph58[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph58_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph58_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph58_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_q2091_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph59_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (47.999%)  route 0.066ns (52.001%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_q2091_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_q2091_reg/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_q2091
                                                                      r  reg_fullgraph59[0]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.023     0.111 r  reg_fullgraph59[0]_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    reg_fullgraph59[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph59_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph59_reg[0]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph59_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 reg_fullgraph58_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_fullgraph59_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (47.999%)  route 0.066ns (52.001%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph58_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 f  reg_fullgraph58_reg[0]/Q
                         net (fo=2, unplaced)         0.050     0.088    reg_fullgraph58[0]
                                                                      f  reg_fullgraph59[1]_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.023     0.111 r  reg_fullgraph59[1]_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    reg_fullgraph59[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph59_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph59_reg[1]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    reg_fullgraph59_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph43_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph43_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph55_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph55_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph55_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph56_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph56_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph57_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph57_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                reg_fullgraph58_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph43_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.000       1.725                reg_fullgraph55_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_fullgraph7_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FINAL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.825ns  (logic 0.343ns (18.795%)  route 1.482ns (81.205%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  reg_fullgraph7_reg[3]_rep__0/Q
                         net (fo=99, unplaced)        0.234     0.311    reg_fullgraph7_reg[3]_rep__0_n_0
                                                                      f  reg_fullgraph7[6]_i_84/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     0.349 f  reg_fullgraph7[6]_i_84/O
                         net (fo=16, unplaced)        0.241     0.590    reg_fullgraph7[6]_i_84_n_0
                                                                      f  FINAL_INST_0_i_112/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     0.628 f  FINAL_INST_0_i_112/O
                         net (fo=6, unplaced)         0.219     0.847    FINAL_INST_0_i_112_n_0
                                                                      f  FINAL_INST_0_i_104/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     0.885 r  FINAL_INST_0_i_104/O
                         net (fo=1, unplaced)         0.197     1.082    FINAL_INST_0_i_104_n_0
                                                                      r  FINAL_INST_0_i_55/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.120 r  FINAL_INST_0_i_55/O
                         net (fo=1, unplaced)         0.197     1.317    FINAL_INST_0_i_55_n_0
                                                                      r  FINAL_INST_0_i_14/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.355 r  FINAL_INST_0_i_14/O
                         net (fo=1, unplaced)         0.197     1.552    FINAL_INST_0_i_14_n_0
                                                                      r  FINAL_INST_0_i_2/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.590 r  FINAL_INST_0_i_2/O
                         net (fo=1, unplaced)         0.197     1.787    FINAL_INST_0_i_2_n_0
                                                                      r  FINAL_INST_0/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.825 r  FINAL_INST_0/O
                         net (fo=0)                   0.000     1.825    FINAL
                                                                      r  FINAL (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_fullgraph7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FINAL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.066ns (34.741%)  route 0.124ns (65.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  reg_fullgraph7_reg[1]/Q
                         net (fo=8, unplaced)         0.064     0.102    reg_fullgraph7[1]
                                                                      r  FINAL_INST_0_i_5/I4
                         LUT6 (Prop_LUT6_I4_O)        0.014     0.116 r  FINAL_INST_0_i_5/O
                         net (fo=1, unplaced)         0.060     0.176    FINAL_INST_0_i_5_n_0
                                                                      r  FINAL_INST_0/I4
                         LUT6 (Prop_LUT6_I4_O)        0.014     0.190 r  FINAL_INST_0/O
                         net (fo=0)                   0.000     0.190    FINAL
                                                                      r  FINAL (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           467 Endpoints
Min Delay           467 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INPUT[6]
                            (input port)
  Destination:            reg_fullgraph7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 0.946ns (19.937%)  route 3.799ns (80.063%))
  Logic Levels:           19  (LUT3=3 LUT4=1 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[6] (IN)
                         net (fo=74, unset)           0.000     0.000    INPUT[6]
                                                                      f  reg_fullgraph45[2]_i_8/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  reg_fullgraph45[2]_i_8/O
                         net (fo=8, unplaced)         0.148     0.298    reg_fullgraph45[2]_i_8_n_0
                                                                      r  reg_fullgraph45[2]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.448 f  reg_fullgraph45[2]_i_5/O
                         net (fo=158, unplaced)       0.293     0.741    reg_fullgraph45[2]_i_5_n_0
                                                                      f  reg_fullgraph7[3]_i_102/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.779 f  reg_fullgraph7[3]_i_102/O
                         net (fo=7, unplaced)         0.222     1.001    reg_fullgraph7[3]_i_102_n_0
                                                                      f  reg_fullgraph7[1]_i_203/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.039 r  reg_fullgraph7[1]_i_203/O
                         net (fo=4, unplaced)         0.169     1.208    reg_fullgraph7[1]_i_203_n_0
                                                                      r  reg_fullgraph7[1]_i_196/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.246 r  reg_fullgraph7[1]_i_196/O
                         net (fo=2, unplaced)         0.197     1.443    reg_fullgraph7[1]_i_196_n_0
                                                                      r  reg_fullgraph7[1]_i_188/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.481 r  reg_fullgraph7[1]_i_188/O
                         net (fo=4, unplaced)         0.210     1.691    reg_fullgraph7[1]_i_188_n_0
                                                                      r  reg_fullgraph7[1]_i_179/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.729 r  reg_fullgraph7[1]_i_179/O
                         net (fo=4, unplaced)         0.210     1.939    reg_fullgraph7[1]_i_179_n_0
                                                                      r  reg_fullgraph7[1]_i_178/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     1.977 f  reg_fullgraph7[1]_i_178/O
                         net (fo=2, unplaced)         0.197     2.174    reg_fullgraph7[1]_i_178_n_0
                                                                      f  reg_fullgraph7[1]_i_167/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.212 r  reg_fullgraph7[1]_i_167/O
                         net (fo=6, unplaced)         0.219     2.431    reg_fullgraph7[1]_i_167_n_0
                                                                      r  reg_fullgraph7[1]_i_154/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.469 r  reg_fullgraph7[1]_i_154/O
                         net (fo=5, unplaced)         0.215     2.684    reg_fullgraph7[1]_i_154_n_0
                                                                      r  reg_fullgraph7[1]_i_139/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.722 f  reg_fullgraph7[1]_i_139/O
                         net (fo=3, unplaced)         0.203     2.925    reg_fullgraph7[1]_i_139_n_0
                                                                      f  reg_fullgraph7[1]_i_120/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     2.963 r  reg_fullgraph7[1]_i_120/O
                         net (fo=5, unplaced)         0.215     3.178    reg_fullgraph7[1]_i_120_n_0
                                                                      r  reg_fullgraph7[1]_i_86/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.216 r  reg_fullgraph7[1]_i_86/O
                         net (fo=6, unplaced)         0.219     3.435    reg_fullgraph7[1]_i_86_n_0
                                                                      r  reg_fullgraph7[1]_i_57/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.473 r  reg_fullgraph7[1]_i_57/O
                         net (fo=5, unplaced)         0.215     3.688    reg_fullgraph7[1]_i_57_n_0
                                                                      r  reg_fullgraph7[1]_i_36/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.726 f  reg_fullgraph7[1]_i_36/O
                         net (fo=5, unplaced)         0.215     3.941    reg_fullgraph7[1]_i_36_n_0
                                                                      f  reg_fullgraph7[1]_i_22/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     3.979 f  reg_fullgraph7[1]_i_22/O
                         net (fo=1, unplaced)         0.197     4.176    reg_fullgraph7[1]_i_22_n_0
                                                                      f  reg_fullgraph7[1]_i_8/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.214 r  reg_fullgraph7[1]_i_8/O
                         net (fo=4, unplaced)         0.210     4.424    reg_fullgraph7[1]_i_8_n_0
                                                                      r  reg_fullgraph7[1]_i_7/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.462 f  reg_fullgraph7[1]_i_7/O
                         net (fo=2, unplaced)         0.197     4.659    reg_fullgraph7[1]_i_7_n_0
                                                                      f  reg_fullgraph7[1]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.697 r  reg_fullgraph7[1]_i_1/O
                         net (fo=1, unplaced)         0.048     4.745    reg_fullgraph7[1]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]/C

Slack:                    inf
  Source:                 INPUT[6]
                            (input port)
  Destination:            reg_fullgraph7_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 0.946ns (19.937%)  route 3.799ns (80.063%))
  Logic Levels:           19  (LUT3=3 LUT4=1 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[6] (IN)
                         net (fo=74, unset)           0.000     0.000    INPUT[6]
                                                                      f  reg_fullgraph45[2]_i_8/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  reg_fullgraph45[2]_i_8/O
                         net (fo=8, unplaced)         0.148     0.298    reg_fullgraph45[2]_i_8_n_0
                                                                      r  reg_fullgraph45[2]_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.448 f  reg_fullgraph45[2]_i_5/O
                         net (fo=158, unplaced)       0.293     0.741    reg_fullgraph45[2]_i_5_n_0
                                                                      f  reg_fullgraph7[3]_i_102/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     0.779 f  reg_fullgraph7[3]_i_102/O
                         net (fo=7, unplaced)         0.222     1.001    reg_fullgraph7[3]_i_102_n_0
                                                                      f  reg_fullgraph7[1]_i_203/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     1.039 r  reg_fullgraph7[1]_i_203/O
                         net (fo=4, unplaced)         0.169     1.208    reg_fullgraph7[1]_i_203_n_0
                                                                      r  reg_fullgraph7[1]_i_196/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.246 r  reg_fullgraph7[1]_i_196/O
                         net (fo=2, unplaced)         0.197     1.443    reg_fullgraph7[1]_i_196_n_0
                                                                      r  reg_fullgraph7[1]_i_188/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.481 r  reg_fullgraph7[1]_i_188/O
                         net (fo=4, unplaced)         0.210     1.691    reg_fullgraph7[1]_i_188_n_0
                                                                      r  reg_fullgraph7[1]_i_179/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.729 r  reg_fullgraph7[1]_i_179/O
                         net (fo=4, unplaced)         0.210     1.939    reg_fullgraph7[1]_i_179_n_0
                                                                      r  reg_fullgraph7[1]_i_178/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     1.977 f  reg_fullgraph7[1]_i_178/O
                         net (fo=2, unplaced)         0.197     2.174    reg_fullgraph7[1]_i_178_n_0
                                                                      f  reg_fullgraph7[1]_i_167/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.212 r  reg_fullgraph7[1]_i_167/O
                         net (fo=6, unplaced)         0.219     2.431    reg_fullgraph7[1]_i_167_n_0
                                                                      r  reg_fullgraph7[1]_i_154/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.469 r  reg_fullgraph7[1]_i_154/O
                         net (fo=5, unplaced)         0.215     2.684    reg_fullgraph7[1]_i_154_n_0
                                                                      r  reg_fullgraph7[1]_i_139/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     2.722 f  reg_fullgraph7[1]_i_139/O
                         net (fo=3, unplaced)         0.203     2.925    reg_fullgraph7[1]_i_139_n_0
                                                                      f  reg_fullgraph7[1]_i_120/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     2.963 r  reg_fullgraph7[1]_i_120/O
                         net (fo=5, unplaced)         0.215     3.178    reg_fullgraph7[1]_i_120_n_0
                                                                      r  reg_fullgraph7[1]_i_86/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.216 r  reg_fullgraph7[1]_i_86/O
                         net (fo=6, unplaced)         0.219     3.435    reg_fullgraph7[1]_i_86_n_0
                                                                      r  reg_fullgraph7[1]_i_57/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.473 r  reg_fullgraph7[1]_i_57/O
                         net (fo=5, unplaced)         0.215     3.688    reg_fullgraph7[1]_i_57_n_0
                                                                      r  reg_fullgraph7[1]_i_36/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.726 f  reg_fullgraph7[1]_i_36/O
                         net (fo=5, unplaced)         0.215     3.941    reg_fullgraph7[1]_i_36_n_0
                                                                      f  reg_fullgraph7[1]_i_22/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     3.979 f  reg_fullgraph7[1]_i_22/O
                         net (fo=1, unplaced)         0.197     4.176    reg_fullgraph7[1]_i_22_n_0
                                                                      f  reg_fullgraph7[1]_i_8/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     4.214 r  reg_fullgraph7[1]_i_8/O
                         net (fo=4, unplaced)         0.210     4.424    reg_fullgraph7[1]_i_8_n_0
                                                                      r  reg_fullgraph7[1]_i_7/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.462 f  reg_fullgraph7[1]_i_7/O
                         net (fo=2, unplaced)         0.197     4.659    reg_fullgraph7[1]_i_7_n_0
                                                                      f  reg_fullgraph7[1]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.697 r  reg_fullgraph7[1]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.745    reg_fullgraph7[1]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[1]_rep/C

Slack:                    inf
  Source:                 INPUT[1]
                            (input port)
  Destination:            reg_fullgraph7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.929ns (19.753%)  route 3.774ns (80.247%))
  Logic Levels:           19  (LUT2=3 LUT4=2 LUT5=2 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[1] (IN)
                         net (fo=71, unset)           0.000     0.000    INPUT[1]
                                                                      f  reg_fullgraph10[0]_i_5/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph10[0]_i_5/O
                         net (fo=10, unplaced)        0.188     0.327    reg_fullgraph10[0]_i_5_n_0
                                                                      f  reg_fullgraph7[7]_i_24/I1
                         LUT4 (Prop_LUT4_I1_O)        0.112     0.439 r  reg_fullgraph7[7]_i_24/O
                         net (fo=17, unplaced)        0.242     0.681    reg_fullgraph7[7]_i_24_n_0
                                                                      r  reg_fullgraph7[5]_i_52/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.751 f  reg_fullgraph7[5]_i_52/O
                         net (fo=4, unplaced)         0.210     0.961    reg_fullgraph7[5]_i_52_n_0
                                                                      f  reg_fullgraph7[8]_i_138/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.999 f  reg_fullgraph7[8]_i_138/O
                         net (fo=1, unplaced)         0.197     1.196    reg_fullgraph7[8]_i_138_n_0
                                                                      f  reg_fullgraph7[8]_i_92/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.234 f  reg_fullgraph7[8]_i_92/O
                         net (fo=3, unplaced)         0.203     1.437    reg_fullgraph7[8]_i_92_n_0
                                                                      f  reg_fullgraph7[0]_i_239/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.475 f  reg_fullgraph7[0]_i_239/O
                         net (fo=2, unplaced)         0.152     1.627    reg_fullgraph7[0]_i_239_n_0
                                                                      f  reg_fullgraph7[0]_i_230/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.665 r  reg_fullgraph7[0]_i_230/O
                         net (fo=6, unplaced)         0.219     1.884    reg_fullgraph7[0]_i_230_n_0
                                                                      r  reg_fullgraph7[0]_i_218/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.922 r  reg_fullgraph7[0]_i_218/O
                         net (fo=6, unplaced)         0.219     2.141    reg_fullgraph7[0]_i_218_n_0
                                                                      r  reg_fullgraph7[0]_i_202/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.179 r  reg_fullgraph7[0]_i_202/O
                         net (fo=5, unplaced)         0.215     2.394    reg_fullgraph7[0]_i_202_n_0
                                                                      r  reg_fullgraph7[0]_i_189/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.432 f  reg_fullgraph7[0]_i_189/O
                         net (fo=5, unplaced)         0.215     2.647    reg_fullgraph7[0]_i_189_n_0
                                                                      f  reg_fullgraph7[0]_i_171/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.685 r  reg_fullgraph7[0]_i_171/O
                         net (fo=6, unplaced)         0.219     2.904    reg_fullgraph7[0]_i_171_n_0
                                                                      r  reg_fullgraph7[0]_i_144/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.942 f  reg_fullgraph7[0]_i_144/O
                         net (fo=2, unplaced)         0.197     3.139    reg_fullgraph7[0]_i_144_n_0
                                                                      f  reg_fullgraph7[0]_i_109/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.177 r  reg_fullgraph7[0]_i_109/O
                         net (fo=5, unplaced)         0.215     3.392    reg_fullgraph7[0]_i_109_n_0
                                                                      r  reg_fullgraph7[0]_i_62/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.430 f  reg_fullgraph7[0]_i_62/O
                         net (fo=6, unplaced)         0.219     3.649    reg_fullgraph7[0]_i_62_n_0
                                                                      f  reg_fullgraph7[0]_i_57/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.687 f  reg_fullgraph7[0]_i_57/O
                         net (fo=2, unplaced)         0.197     3.884    reg_fullgraph7[0]_i_57_n_0
                                                                      f  reg_fullgraph7[0]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.922 r  reg_fullgraph7[0]_i_25/O
                         net (fo=6, unplaced)         0.219     4.141    reg_fullgraph7[0]_i_25_n_0
                                                                      r  reg_fullgraph7[0]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.179 f  reg_fullgraph7[0]_i_8/O
                         net (fo=2, unplaced)         0.197     4.376    reg_fullgraph7[0]_i_8_n_0
                                                                      f  reg_fullgraph7[0]_i_7/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.414 f  reg_fullgraph7[0]_i_7/O
                         net (fo=3, unplaced)         0.203     4.617    reg_fullgraph7[0]_i_7_n_0
                                                                      f  reg_fullgraph7[0]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.655 r  reg_fullgraph7[0]_i_1/O
                         net (fo=1, unplaced)         0.048     4.703    reg_fullgraph7[0]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[0]/C

Slack:                    inf
  Source:                 INPUT[1]
                            (input port)
  Destination:            reg_fullgraph7_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.929ns (19.753%)  route 3.774ns (80.247%))
  Logic Levels:           19  (LUT2=3 LUT4=2 LUT5=2 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[1] (IN)
                         net (fo=71, unset)           0.000     0.000    INPUT[1]
                                                                      f  reg_fullgraph10[0]_i_5/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph10[0]_i_5/O
                         net (fo=10, unplaced)        0.188     0.327    reg_fullgraph10[0]_i_5_n_0
                                                                      f  reg_fullgraph7[7]_i_24/I1
                         LUT4 (Prop_LUT4_I1_O)        0.112     0.439 r  reg_fullgraph7[7]_i_24/O
                         net (fo=17, unplaced)        0.242     0.681    reg_fullgraph7[7]_i_24_n_0
                                                                      r  reg_fullgraph7[5]_i_52/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.751 f  reg_fullgraph7[5]_i_52/O
                         net (fo=4, unplaced)         0.210     0.961    reg_fullgraph7[5]_i_52_n_0
                                                                      f  reg_fullgraph7[8]_i_138/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.999 f  reg_fullgraph7[8]_i_138/O
                         net (fo=1, unplaced)         0.197     1.196    reg_fullgraph7[8]_i_138_n_0
                                                                      f  reg_fullgraph7[8]_i_92/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.234 f  reg_fullgraph7[8]_i_92/O
                         net (fo=3, unplaced)         0.203     1.437    reg_fullgraph7[8]_i_92_n_0
                                                                      f  reg_fullgraph7[0]_i_239/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.475 f  reg_fullgraph7[0]_i_239/O
                         net (fo=2, unplaced)         0.152     1.627    reg_fullgraph7[0]_i_239_n_0
                                                                      f  reg_fullgraph7[0]_i_230/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.665 r  reg_fullgraph7[0]_i_230/O
                         net (fo=6, unplaced)         0.219     1.884    reg_fullgraph7[0]_i_230_n_0
                                                                      r  reg_fullgraph7[0]_i_218/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.922 r  reg_fullgraph7[0]_i_218/O
                         net (fo=6, unplaced)         0.219     2.141    reg_fullgraph7[0]_i_218_n_0
                                                                      r  reg_fullgraph7[0]_i_202/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.179 r  reg_fullgraph7[0]_i_202/O
                         net (fo=5, unplaced)         0.215     2.394    reg_fullgraph7[0]_i_202_n_0
                                                                      r  reg_fullgraph7[0]_i_189/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.432 f  reg_fullgraph7[0]_i_189/O
                         net (fo=5, unplaced)         0.215     2.647    reg_fullgraph7[0]_i_189_n_0
                                                                      f  reg_fullgraph7[0]_i_171/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.685 r  reg_fullgraph7[0]_i_171/O
                         net (fo=6, unplaced)         0.219     2.904    reg_fullgraph7[0]_i_171_n_0
                                                                      r  reg_fullgraph7[0]_i_144/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.942 f  reg_fullgraph7[0]_i_144/O
                         net (fo=2, unplaced)         0.197     3.139    reg_fullgraph7[0]_i_144_n_0
                                                                      f  reg_fullgraph7[0]_i_109/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.177 r  reg_fullgraph7[0]_i_109/O
                         net (fo=5, unplaced)         0.215     3.392    reg_fullgraph7[0]_i_109_n_0
                                                                      r  reg_fullgraph7[0]_i_62/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.430 f  reg_fullgraph7[0]_i_62/O
                         net (fo=6, unplaced)         0.219     3.649    reg_fullgraph7[0]_i_62_n_0
                                                                      f  reg_fullgraph7[0]_i_57/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.687 f  reg_fullgraph7[0]_i_57/O
                         net (fo=2, unplaced)         0.197     3.884    reg_fullgraph7[0]_i_57_n_0
                                                                      f  reg_fullgraph7[0]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.922 r  reg_fullgraph7[0]_i_25/O
                         net (fo=6, unplaced)         0.219     4.141    reg_fullgraph7[0]_i_25_n_0
                                                                      r  reg_fullgraph7[0]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.179 f  reg_fullgraph7[0]_i_8/O
                         net (fo=2, unplaced)         0.197     4.376    reg_fullgraph7[0]_i_8_n_0
                                                                      f  reg_fullgraph7[0]_i_7/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.414 f  reg_fullgraph7[0]_i_7/O
                         net (fo=3, unplaced)         0.203     4.617    reg_fullgraph7[0]_i_7_n_0
                                                                      f  reg_fullgraph7[0]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.655 r  reg_fullgraph7[0]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.703    reg_fullgraph7[0]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep/C

Slack:                    inf
  Source:                 INPUT[1]
                            (input port)
  Destination:            reg_fullgraph7_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.929ns (19.753%)  route 3.774ns (80.247%))
  Logic Levels:           19  (LUT2=3 LUT4=2 LUT5=2 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[1] (IN)
                         net (fo=71, unset)           0.000     0.000    INPUT[1]
                                                                      f  reg_fullgraph10[0]_i_5/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph10[0]_i_5/O
                         net (fo=10, unplaced)        0.188     0.327    reg_fullgraph10[0]_i_5_n_0
                                                                      f  reg_fullgraph7[7]_i_24/I1
                         LUT4 (Prop_LUT4_I1_O)        0.112     0.439 r  reg_fullgraph7[7]_i_24/O
                         net (fo=17, unplaced)        0.242     0.681    reg_fullgraph7[7]_i_24_n_0
                                                                      r  reg_fullgraph7[5]_i_52/I1
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.751 f  reg_fullgraph7[5]_i_52/O
                         net (fo=4, unplaced)         0.210     0.961    reg_fullgraph7[5]_i_52_n_0
                                                                      f  reg_fullgraph7[8]_i_138/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.999 f  reg_fullgraph7[8]_i_138/O
                         net (fo=1, unplaced)         0.197     1.196    reg_fullgraph7[8]_i_138_n_0
                                                                      f  reg_fullgraph7[8]_i_92/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.234 f  reg_fullgraph7[8]_i_92/O
                         net (fo=3, unplaced)         0.203     1.437    reg_fullgraph7[8]_i_92_n_0
                                                                      f  reg_fullgraph7[0]_i_239/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.475 f  reg_fullgraph7[0]_i_239/O
                         net (fo=2, unplaced)         0.152     1.627    reg_fullgraph7[0]_i_239_n_0
                                                                      f  reg_fullgraph7[0]_i_230/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.665 r  reg_fullgraph7[0]_i_230/O
                         net (fo=6, unplaced)         0.219     1.884    reg_fullgraph7[0]_i_230_n_0
                                                                      r  reg_fullgraph7[0]_i_218/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.922 r  reg_fullgraph7[0]_i_218/O
                         net (fo=6, unplaced)         0.219     2.141    reg_fullgraph7[0]_i_218_n_0
                                                                      r  reg_fullgraph7[0]_i_202/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.179 r  reg_fullgraph7[0]_i_202/O
                         net (fo=5, unplaced)         0.215     2.394    reg_fullgraph7[0]_i_202_n_0
                                                                      r  reg_fullgraph7[0]_i_189/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.432 f  reg_fullgraph7[0]_i_189/O
                         net (fo=5, unplaced)         0.215     2.647    reg_fullgraph7[0]_i_189_n_0
                                                                      f  reg_fullgraph7[0]_i_171/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.685 r  reg_fullgraph7[0]_i_171/O
                         net (fo=6, unplaced)         0.219     2.904    reg_fullgraph7[0]_i_171_n_0
                                                                      r  reg_fullgraph7[0]_i_144/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.942 f  reg_fullgraph7[0]_i_144/O
                         net (fo=2, unplaced)         0.197     3.139    reg_fullgraph7[0]_i_144_n_0
                                                                      f  reg_fullgraph7[0]_i_109/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.177 r  reg_fullgraph7[0]_i_109/O
                         net (fo=5, unplaced)         0.215     3.392    reg_fullgraph7[0]_i_109_n_0
                                                                      r  reg_fullgraph7[0]_i_62/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.430 f  reg_fullgraph7[0]_i_62/O
                         net (fo=6, unplaced)         0.219     3.649    reg_fullgraph7[0]_i_62_n_0
                                                                      f  reg_fullgraph7[0]_i_57/I1
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.687 f  reg_fullgraph7[0]_i_57/O
                         net (fo=2, unplaced)         0.197     3.884    reg_fullgraph7[0]_i_57_n_0
                                                                      f  reg_fullgraph7[0]_i_25/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.922 r  reg_fullgraph7[0]_i_25/O
                         net (fo=6, unplaced)         0.219     4.141    reg_fullgraph7[0]_i_25_n_0
                                                                      r  reg_fullgraph7[0]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.179 f  reg_fullgraph7[0]_i_8/O
                         net (fo=2, unplaced)         0.197     4.376    reg_fullgraph7[0]_i_8_n_0
                                                                      f  reg_fullgraph7[0]_i_7/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     4.414 f  reg_fullgraph7[0]_i_7/O
                         net (fo=3, unplaced)         0.203     4.617    reg_fullgraph7[0]_i_7_n_0
                                                                      f  reg_fullgraph7[0]_rep_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.655 r  reg_fullgraph7[0]_rep_i_1__0/O
                         net (fo=1, unplaced)         0.048     4.703    reg_fullgraph7[0]_rep_i_1__0_n_0
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[0]_rep__0/C

Slack:                    inf
  Source:                 INPUT[6]
                            (input port)
  Destination:            reg_fullgraph7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 0.967ns (20.632%)  route 3.720ns (79.368%))
  Logic Levels:           19  (LUT3=2 LUT4=2 LUT5=2 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[6] (IN)
                         net (fo=74, unset)           0.000     0.000    INPUT[6]
                                                                      f  reg_fullgraph55[2]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph55[2]_i_3/O
                         net (fo=7, unplaced)         0.145     0.284    reg_fullgraph55[2]_i_3_n_0
                                                                      f  reg_fullgraph55[2]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.434 f  reg_fullgraph55[2]_i_2/O
                         net (fo=59, unplaced)        0.229     0.663    reg_fullgraph55[2]_i_2_n_0
                                                                      f  reg_fullgraph7[1]_i_145/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.701 f  reg_fullgraph7[1]_i_145/O
                         net (fo=13, unplaced)        0.236     0.937    reg_q1932_in
                                                                      f  reg_fullgraph7[2]_i_208/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     1.007 r  reg_fullgraph7[2]_i_208/O
                         net (fo=3, unplaced)         0.162     1.169    reg_fullgraph7[2]_i_208_n_0
                                                                      r  reg_fullgraph7[2]_i_198/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.207 f  reg_fullgraph7[2]_i_198/O
                         net (fo=2, unplaced)         0.197     1.404    reg_fullgraph7[2]_i_198_n_0
                                                                      f  reg_fullgraph7[2]_i_186/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.442 r  reg_fullgraph7[2]_i_186/O
                         net (fo=2, unplaced)         0.197     1.639    reg_fullgraph7[2]_i_186_n_0
                                                                      r  reg_fullgraph7[2]_i_178/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.677 r  reg_fullgraph7[2]_i_178/O
                         net (fo=3, unplaced)         0.203     1.880    reg_fullgraph7[2]_i_178_n_0
                                                                      r  reg_fullgraph7[2]_i_164/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.918 r  reg_fullgraph7[2]_i_164/O
                         net (fo=6, unplaced)         0.219     2.137    reg_fullgraph7[2]_i_164_n_0
                                                                      r  reg_fullgraph7[2]_i_152/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.175 r  reg_fullgraph7[2]_i_152/O
                         net (fo=4, unplaced)         0.210     2.385    reg_fullgraph7[2]_i_152_n_0
                                                                      r  reg_fullgraph7[2]_i_143/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.423 r  reg_fullgraph7[2]_i_143/O
                         net (fo=4, unplaced)         0.210     2.633    reg_fullgraph7[2]_i_143_n_0
                                                                      r  reg_fullgraph7[2]_i_126/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.671 r  reg_fullgraph7[2]_i_126/O
                         net (fo=5, unplaced)         0.215     2.886    reg_fullgraph7[2]_i_126_n_0
                                                                      r  reg_fullgraph7[2]_i_109/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.924 f  reg_fullgraph7[2]_i_109/O
                         net (fo=2, unplaced)         0.197     3.121    reg_fullgraph7[2]_i_109_n_0
                                                                      f  reg_fullgraph7[2]_i_83/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.159 r  reg_fullgraph7[2]_i_83/O
                         net (fo=5, unplaced)         0.215     3.374    reg_fullgraph7[2]_i_83_n_0
                                                                      r  reg_fullgraph7[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.412 f  reg_fullgraph7[2]_i_59/O
                         net (fo=3, unplaced)         0.203     3.615    reg_fullgraph7[2]_i_59_n_0
                                                                      f  reg_fullgraph7[2]_i_45/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.653 r  reg_fullgraph7[2]_i_45/O
                         net (fo=5, unplaced)         0.215     3.868    reg_fullgraph7[2]_i_45_n_0
                                                                      r  reg_fullgraph7[2]_i_23/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.906 f  reg_fullgraph7[2]_i_23/O
                         net (fo=6, unplaced)         0.219     4.125    reg_fullgraph7[2]_i_23_n_0
                                                                      f  reg_fullgraph7[2]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.163 r  reg_fullgraph7[2]_i_8/O
                         net (fo=2, unplaced)         0.197     4.360    reg_fullgraph7[2]_i_8_n_0
                                                                      r  reg_fullgraph7[2]_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.398 f  reg_fullgraph7[2]_i_7/O
                         net (fo=3, unplaced)         0.203     4.601    reg_fullgraph7[2]_i_7_n_0
                                                                      f  reg_fullgraph7[2]_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.639 r  reg_fullgraph7[2]_i_1/O
                         net (fo=1, unplaced)         0.048     4.687    reg_fullgraph7[2]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[2]/C

Slack:                    inf
  Source:                 INPUT[6]
                            (input port)
  Destination:            reg_fullgraph7_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 0.967ns (20.632%)  route 3.720ns (79.368%))
  Logic Levels:           19  (LUT3=2 LUT4=2 LUT5=2 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[6] (IN)
                         net (fo=74, unset)           0.000     0.000    INPUT[6]
                                                                      f  reg_fullgraph55[2]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph55[2]_i_3/O
                         net (fo=7, unplaced)         0.145     0.284    reg_fullgraph55[2]_i_3_n_0
                                                                      f  reg_fullgraph55[2]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.434 f  reg_fullgraph55[2]_i_2/O
                         net (fo=59, unplaced)        0.229     0.663    reg_fullgraph55[2]_i_2_n_0
                                                                      f  reg_fullgraph7[1]_i_145/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.701 f  reg_fullgraph7[1]_i_145/O
                         net (fo=13, unplaced)        0.236     0.937    reg_q1932_in
                                                                      f  reg_fullgraph7[2]_i_208/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     1.007 r  reg_fullgraph7[2]_i_208/O
                         net (fo=3, unplaced)         0.162     1.169    reg_fullgraph7[2]_i_208_n_0
                                                                      r  reg_fullgraph7[2]_i_198/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.207 f  reg_fullgraph7[2]_i_198/O
                         net (fo=2, unplaced)         0.197     1.404    reg_fullgraph7[2]_i_198_n_0
                                                                      f  reg_fullgraph7[2]_i_186/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.442 r  reg_fullgraph7[2]_i_186/O
                         net (fo=2, unplaced)         0.197     1.639    reg_fullgraph7[2]_i_186_n_0
                                                                      r  reg_fullgraph7[2]_i_178/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.677 r  reg_fullgraph7[2]_i_178/O
                         net (fo=3, unplaced)         0.203     1.880    reg_fullgraph7[2]_i_178_n_0
                                                                      r  reg_fullgraph7[2]_i_164/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.918 r  reg_fullgraph7[2]_i_164/O
                         net (fo=6, unplaced)         0.219     2.137    reg_fullgraph7[2]_i_164_n_0
                                                                      r  reg_fullgraph7[2]_i_152/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.175 r  reg_fullgraph7[2]_i_152/O
                         net (fo=4, unplaced)         0.210     2.385    reg_fullgraph7[2]_i_152_n_0
                                                                      r  reg_fullgraph7[2]_i_143/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.423 r  reg_fullgraph7[2]_i_143/O
                         net (fo=4, unplaced)         0.210     2.633    reg_fullgraph7[2]_i_143_n_0
                                                                      r  reg_fullgraph7[2]_i_126/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.671 r  reg_fullgraph7[2]_i_126/O
                         net (fo=5, unplaced)         0.215     2.886    reg_fullgraph7[2]_i_126_n_0
                                                                      r  reg_fullgraph7[2]_i_109/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.924 f  reg_fullgraph7[2]_i_109/O
                         net (fo=2, unplaced)         0.197     3.121    reg_fullgraph7[2]_i_109_n_0
                                                                      f  reg_fullgraph7[2]_i_83/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.159 r  reg_fullgraph7[2]_i_83/O
                         net (fo=5, unplaced)         0.215     3.374    reg_fullgraph7[2]_i_83_n_0
                                                                      r  reg_fullgraph7[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.412 f  reg_fullgraph7[2]_i_59/O
                         net (fo=3, unplaced)         0.203     3.615    reg_fullgraph7[2]_i_59_n_0
                                                                      f  reg_fullgraph7[2]_i_45/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.653 r  reg_fullgraph7[2]_i_45/O
                         net (fo=5, unplaced)         0.215     3.868    reg_fullgraph7[2]_i_45_n_0
                                                                      r  reg_fullgraph7[2]_i_23/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.906 f  reg_fullgraph7[2]_i_23/O
                         net (fo=6, unplaced)         0.219     4.125    reg_fullgraph7[2]_i_23_n_0
                                                                      f  reg_fullgraph7[2]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.163 r  reg_fullgraph7[2]_i_8/O
                         net (fo=2, unplaced)         0.197     4.360    reg_fullgraph7[2]_i_8_n_0
                                                                      r  reg_fullgraph7[2]_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.398 f  reg_fullgraph7[2]_i_7/O
                         net (fo=3, unplaced)         0.203     4.601    reg_fullgraph7[2]_i_7_n_0
                                                                      f  reg_fullgraph7[2]_rep_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.639 r  reg_fullgraph7[2]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.687    reg_fullgraph7[2]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep/C

Slack:                    inf
  Source:                 INPUT[6]
                            (input port)
  Destination:            reg_fullgraph7_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 0.967ns (20.632%)  route 3.720ns (79.368%))
  Logic Levels:           19  (LUT3=2 LUT4=2 LUT5=2 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  INPUT[6] (IN)
                         net (fo=74, unset)           0.000     0.000    INPUT[6]
                                                                      f  reg_fullgraph55[2]_i_3/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph55[2]_i_3/O
                         net (fo=7, unplaced)         0.145     0.284    reg_fullgraph55[2]_i_3_n_0
                                                                      f  reg_fullgraph55[2]_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.434 f  reg_fullgraph55[2]_i_2/O
                         net (fo=59, unplaced)        0.229     0.663    reg_fullgraph55[2]_i_2_n_0
                                                                      f  reg_fullgraph7[1]_i_145/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.701 f  reg_fullgraph7[1]_i_145/O
                         net (fo=13, unplaced)        0.236     0.937    reg_q1932_in
                                                                      f  reg_fullgraph7[2]_i_208/I4
                         LUT5 (Prop_LUT5_I4_O)        0.070     1.007 r  reg_fullgraph7[2]_i_208/O
                         net (fo=3, unplaced)         0.162     1.169    reg_fullgraph7[2]_i_208_n_0
                                                                      r  reg_fullgraph7[2]_i_198/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.207 f  reg_fullgraph7[2]_i_198/O
                         net (fo=2, unplaced)         0.197     1.404    reg_fullgraph7[2]_i_198_n_0
                                                                      f  reg_fullgraph7[2]_i_186/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.442 r  reg_fullgraph7[2]_i_186/O
                         net (fo=2, unplaced)         0.197     1.639    reg_fullgraph7[2]_i_186_n_0
                                                                      r  reg_fullgraph7[2]_i_178/I0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.677 r  reg_fullgraph7[2]_i_178/O
                         net (fo=3, unplaced)         0.203     1.880    reg_fullgraph7[2]_i_178_n_0
                                                                      r  reg_fullgraph7[2]_i_164/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.918 r  reg_fullgraph7[2]_i_164/O
                         net (fo=6, unplaced)         0.219     2.137    reg_fullgraph7[2]_i_164_n_0
                                                                      r  reg_fullgraph7[2]_i_152/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.175 r  reg_fullgraph7[2]_i_152/O
                         net (fo=4, unplaced)         0.210     2.385    reg_fullgraph7[2]_i_152_n_0
                                                                      r  reg_fullgraph7[2]_i_143/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.423 r  reg_fullgraph7[2]_i_143/O
                         net (fo=4, unplaced)         0.210     2.633    reg_fullgraph7[2]_i_143_n_0
                                                                      r  reg_fullgraph7[2]_i_126/I3
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.671 r  reg_fullgraph7[2]_i_126/O
                         net (fo=5, unplaced)         0.215     2.886    reg_fullgraph7[2]_i_126_n_0
                                                                      r  reg_fullgraph7[2]_i_109/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.924 f  reg_fullgraph7[2]_i_109/O
                         net (fo=2, unplaced)         0.197     3.121    reg_fullgraph7[2]_i_109_n_0
                                                                      f  reg_fullgraph7[2]_i_83/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.159 r  reg_fullgraph7[2]_i_83/O
                         net (fo=5, unplaced)         0.215     3.374    reg_fullgraph7[2]_i_83_n_0
                                                                      r  reg_fullgraph7[2]_i_59/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.412 f  reg_fullgraph7[2]_i_59/O
                         net (fo=3, unplaced)         0.203     3.615    reg_fullgraph7[2]_i_59_n_0
                                                                      f  reg_fullgraph7[2]_i_45/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     3.653 r  reg_fullgraph7[2]_i_45/O
                         net (fo=5, unplaced)         0.215     3.868    reg_fullgraph7[2]_i_45_n_0
                                                                      r  reg_fullgraph7[2]_i_23/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     3.906 f  reg_fullgraph7[2]_i_23/O
                         net (fo=6, unplaced)         0.219     4.125    reg_fullgraph7[2]_i_23_n_0
                                                                      f  reg_fullgraph7[2]_i_8/I2
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.163 r  reg_fullgraph7[2]_i_8/O
                         net (fo=2, unplaced)         0.197     4.360    reg_fullgraph7[2]_i_8_n_0
                                                                      r  reg_fullgraph7[2]_i_7/I1
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.398 f  reg_fullgraph7[2]_i_7/O
                         net (fo=3, unplaced)         0.203     4.601    reg_fullgraph7[2]_i_7_n_0
                                                                      f  reg_fullgraph7[2]_rep_i_1__0/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.639 r  reg_fullgraph7[2]_rep_i_1__0/O
                         net (fo=1, unplaced)         0.048     4.687    reg_fullgraph7[2]_rep_i_1__0_n_0
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[2]_rep__0/C

Slack:                    inf
  Source:                 INPUT[7]
                            (input port)
  Destination:            reg_fullgraph7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 0.937ns (20.004%)  route 3.747ns (79.996%))
  Logic Levels:           19  (LUT3=2 LUT4=3 LUT5=1 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[7] (IN)
                         net (fo=44, unset)           0.000     0.000    INPUT[7]
                                                                      r  reg_fullgraph7[8]_i_109/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph7[8]_i_109/O
                         net (fo=3, unplaced)         0.162     0.301    reg_fullgraph7[8]_i_109_n_0
                                                                      f  reg_fullgraph7[8]_i_66/I2
                         LUT6 (Prop_LUT6_I2_O)        0.100     0.401 f  reg_fullgraph7[8]_i_66/O
                         net (fo=120, unplaced)       0.246     0.647    reg_fullgraph7[8]_i_66_n_0
                                                                      f  reg_fullgraph7[6]_i_298/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     0.685 f  reg_fullgraph7[6]_i_298/O
                         net (fo=2, unplaced)         0.197     0.882    reg_fullgraph7[6]_i_298_n_0
                                                                      f  reg_fullgraph7[6]_i_290/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.920 r  reg_fullgraph7[6]_i_290/O
                         net (fo=7, unplaced)         0.222     1.142    reg_fullgraph7[6]_i_290_n_0
                                                                      r  reg_fullgraph7[3]_i_191/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.180 f  reg_fullgraph7[3]_i_191/O
                         net (fo=7, unplaced)         0.222     1.402    reg_fullgraph7[3]_i_191_n_0
                                                                      f  reg_fullgraph7[3]_i_176/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.440 f  reg_fullgraph7[3]_i_176/O
                         net (fo=2, unplaced)         0.197     1.637    reg_fullgraph7[3]_i_176_n_0
                                                                      f  reg_fullgraph7[3]_i_167/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.675 r  reg_fullgraph7[3]_i_167/O
                         net (fo=2, unplaced)         0.197     1.872    reg_fullgraph7[3]_i_167_n_0
                                                                      r  reg_fullgraph7[3]_i_160/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     1.910 f  reg_fullgraph7[3]_i_160/O
                         net (fo=5, unplaced)         0.215     2.125    reg_fullgraph7[3]_i_160_n_0
                                                                      f  reg_fullgraph7[3]_i_153/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.163 r  reg_fullgraph7[3]_i_153/O
                         net (fo=4, unplaced)         0.210     2.373    reg_fullgraph7[3]_i_153_n_0
                                                                      r  reg_fullgraph7[3]_i_148/I0
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.411 r  reg_fullgraph7[3]_i_148/O
                         net (fo=4, unplaced)         0.210     2.621    reg_fullgraph7[3]_i_148_n_0
                                                                      r  reg_fullgraph7[3]_i_135/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.659 f  reg_fullgraph7[3]_i_135/O
                         net (fo=6, unplaced)         0.219     2.878    reg_fullgraph7[3]_i_135_n_0
                                                                      f  reg_fullgraph7[3]_i_108/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.916 f  reg_fullgraph7[3]_i_108/O
                         net (fo=1, unplaced)         0.197     3.113    reg_fullgraph7[3]_i_108_n_0
                                                                      f  reg_fullgraph7[3]_i_76/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.151 r  reg_fullgraph7[3]_i_76/O
                         net (fo=3, unplaced)         0.203     3.354    reg_fullgraph7[3]_i_76_n_0
                                                                      r  reg_fullgraph7[3]_i_72/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.392 f  reg_fullgraph7[3]_i_72/O
                         net (fo=4, unplaced)         0.210     3.602    reg_fullgraph7[3]_i_72_n_0
                                                                      f  reg_fullgraph7[3]_i_43/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.640 r  reg_fullgraph7[3]_i_43/O
                         net (fo=5, unplaced)         0.215     3.855    reg_fullgraph7[3]_i_43_n_0
                                                                      r  reg_fullgraph7[3]_i_26/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.893 f  reg_fullgraph7[3]_i_26/O
                         net (fo=6, unplaced)         0.219     4.112    reg_fullgraph7[3]_i_26_n_0
                                                                      f  reg_fullgraph7[3]_i_20/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     4.150 r  reg_fullgraph7[3]_i_20/O
                         net (fo=1, unplaced)         0.197     4.347    reg_fullgraph7[3]_i_20_n_0
                                                                      r  reg_fullgraph7[3]_i_5/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     4.385 f  reg_fullgraph7[3]_i_5/O
                         net (fo=3, unplaced)         0.161     4.546    reg_fullgraph7[3]_i_5_n_0
                                                                      f  reg_fullgraph7[3]_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.636 r  reg_fullgraph7[3]_i_1/O
                         net (fo=1, unplaced)         0.048     4.684    reg_fullgraph7[3]_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[3]/C

Slack:                    inf
  Source:                 INPUT[7]
                            (input port)
  Destination:            reg_fullgraph7_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.684ns  (logic 0.937ns (20.004%)  route 3.747ns (79.996%))
  Logic Levels:           19  (LUT3=2 LUT4=3 LUT5=1 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT[7] (IN)
                         net (fo=44, unset)           0.000     0.000    INPUT[7]
                                                                      r  reg_fullgraph7[8]_i_109/I0
                         LUT4 (Prop_LUT4_I0_O)        0.139     0.139 f  reg_fullgraph7[8]_i_109/O
                         net (fo=3, unplaced)         0.162     0.301    reg_fullgraph7[8]_i_109_n_0
                                                                      f  reg_fullgraph7[8]_i_66/I2
                         LUT6 (Prop_LUT6_I2_O)        0.100     0.401 f  reg_fullgraph7[8]_i_66/O
                         net (fo=120, unplaced)       0.246     0.647    reg_fullgraph7[8]_i_66_n_0
                                                                      f  reg_fullgraph7[6]_i_298/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     0.685 f  reg_fullgraph7[6]_i_298/O
                         net (fo=2, unplaced)         0.197     0.882    reg_fullgraph7[6]_i_298_n_0
                                                                      f  reg_fullgraph7[6]_i_290/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.920 r  reg_fullgraph7[6]_i_290/O
                         net (fo=7, unplaced)         0.222     1.142    reg_fullgraph7[6]_i_290_n_0
                                                                      r  reg_fullgraph7[3]_i_191/I5
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.180 f  reg_fullgraph7[3]_i_191/O
                         net (fo=7, unplaced)         0.222     1.402    reg_fullgraph7[3]_i_191_n_0
                                                                      f  reg_fullgraph7[3]_i_176/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.440 f  reg_fullgraph7[3]_i_176/O
                         net (fo=2, unplaced)         0.197     1.637    reg_fullgraph7[3]_i_176_n_0
                                                                      f  reg_fullgraph7[3]_i_167/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.675 r  reg_fullgraph7[3]_i_167/O
                         net (fo=2, unplaced)         0.197     1.872    reg_fullgraph7[3]_i_167_n_0
                                                                      r  reg_fullgraph7[3]_i_160/I3
                         LUT4 (Prop_LUT4_I3_O)        0.038     1.910 f  reg_fullgraph7[3]_i_160/O
                         net (fo=5, unplaced)         0.215     2.125    reg_fullgraph7[3]_i_160_n_0
                                                                      f  reg_fullgraph7[3]_i_153/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.163 r  reg_fullgraph7[3]_i_153/O
                         net (fo=4, unplaced)         0.210     2.373    reg_fullgraph7[3]_i_153_n_0
                                                                      r  reg_fullgraph7[3]_i_148/I0
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.411 r  reg_fullgraph7[3]_i_148/O
                         net (fo=4, unplaced)         0.210     2.621    reg_fullgraph7[3]_i_148_n_0
                                                                      r  reg_fullgraph7[3]_i_135/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.659 f  reg_fullgraph7[3]_i_135/O
                         net (fo=6, unplaced)         0.219     2.878    reg_fullgraph7[3]_i_135_n_0
                                                                      f  reg_fullgraph7[3]_i_108/I3
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.916 f  reg_fullgraph7[3]_i_108/O
                         net (fo=1, unplaced)         0.197     3.113    reg_fullgraph7[3]_i_108_n_0
                                                                      f  reg_fullgraph7[3]_i_76/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.151 r  reg_fullgraph7[3]_i_76/O
                         net (fo=3, unplaced)         0.203     3.354    reg_fullgraph7[3]_i_76_n_0
                                                                      r  reg_fullgraph7[3]_i_72/I2
                         LUT3 (Prop_LUT3_I2_O)        0.038     3.392 f  reg_fullgraph7[3]_i_72/O
                         net (fo=4, unplaced)         0.210     3.602    reg_fullgraph7[3]_i_72_n_0
                                                                      f  reg_fullgraph7[3]_i_43/I4
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.640 r  reg_fullgraph7[3]_i_43/O
                         net (fo=5, unplaced)         0.215     3.855    reg_fullgraph7[3]_i_43_n_0
                                                                      r  reg_fullgraph7[3]_i_26/I1
                         LUT6 (Prop_LUT6_I1_O)        0.038     3.893 f  reg_fullgraph7[3]_i_26/O
                         net (fo=6, unplaced)         0.219     4.112    reg_fullgraph7[3]_i_26_n_0
                                                                      f  reg_fullgraph7[3]_i_20/I2
                         LUT5 (Prop_LUT5_I2_O)        0.038     4.150 r  reg_fullgraph7[3]_i_20/O
                         net (fo=1, unplaced)         0.197     4.347    reg_fullgraph7[3]_i_20_n_0
                                                                      r  reg_fullgraph7[3]_i_5/I0
                         LUT3 (Prop_LUT3_I0_O)        0.038     4.385 f  reg_fullgraph7[3]_i_5/O
                         net (fo=3, unplaced)         0.161     4.546    reg_fullgraph7[3]_i_5_n_0
                                                                      f  reg_fullgraph7[3]_rep_i_1/I3
                         LUT6 (Prop_LUT6_I3_O)        0.090     4.636 r  reg_fullgraph7[3]_rep_i_1/O
                         net (fo=1, unplaced)         0.048     4.684    reg_fullgraph7[3]_rep_i_1_n_0
                         FDRE                                         r  reg_fullgraph7_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph7_reg[3]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDSE                                         r  reg_fullgraph0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDSE                                         r  reg_fullgraph0_reg[0]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph0_reg[1]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph10_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph10_reg[0]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph10_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph10_reg[1]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph10_reg[2]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph10_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph10_reg[3]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[0]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[1]/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph2_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph2_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[1]_rep/C

Slack:                    inf
  Source:                 INPUT_EN
                            (input port)
  Destination:            reg_fullgraph2_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  INPUT_EN (IN)
                         net (fo=172, unset)          0.000     0.000    INPUT_EN
                         FDRE                                         r  reg_fullgraph2_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=171, unset)          0.000     0.000    CLK
                         FDRE                                         r  reg_fullgraph2_reg[1]_rep__0/C





