diff --git a/gcc/config/rs6000/e200.h b/gcc/config/rs6000/e200.h
index 8908b44..87e35fb 100644
--- a/gcc/config/rs6000/e200.h
+++ b/gcc/config/rs6000/e200.h
@@ -18,6 +18,7 @@
 
 #undef TARGET_SPE_ABI
 #undef TARGET_SPE
+#undef TARGET_SPE2
 #undef TARGET_FPRS
 #undef TARGET_E500_SINGLE
 #undef TARGET_E500_DOUBLE
@@ -25,6 +26,7 @@
 
 #define TARGET_SPE_ABI rs6000_spe_abi
 #define TARGET_SPE rs6000_spe
+#define TARGET_SPE2 rs6000_spe2
 #define TARGET_FPRS (rs6000_float_gprs == 0)
 #define TARGET_E500_SINGLE (TARGET_HARD_FLOAT)
 #define TARGET_E500_DOUBLE 0
@@ -149,5 +151,7 @@ call_ ## FUNC (void)					 \
         rs6000_float_gprs=1;		\
       if (align_functions < 4)		\
         align_functions = 4;		\
+      if (!global_options_set.x_rs6000_spe_abi && (TARGET_SPE || TARGET_SPE2)) \
+	rs6000_spe_abi = 1;		\
     }					\
   while (0)
diff --git a/gcc/config/rs6000/e500.h b/gcc/config/rs6000/e500.h
index 2fd1d12..101e71a 100644
--- a/gcc/config/rs6000/e500.h
+++ b/gcc/config/rs6000/e500.h
@@ -18,6 +18,7 @@
 
 #undef TARGET_SPE_ABI
 #undef TARGET_SPE
+#undef TARGET_SPE2
 #undef TARGET_FPRS
 #undef TARGET_E500_SINGLE
 #undef TARGET_E500_DOUBLE
@@ -25,6 +26,7 @@
 
 #define TARGET_SPE_ABI rs6000_spe_abi
 #define TARGET_SPE rs6000_spe
+#define TARGET_SPE2 0
 #define TARGET_FPRS (rs6000_float_gprs == 0)
 #define TARGET_E500_SINGLE (TARGET_HARD_FLOAT && rs6000_float_gprs == 1)
 #define TARGET_E500_DOUBLE (TARGET_HARD_FLOAT && rs6000_float_gprs == 2)
diff --git a/gcc/config/rs6000/rs6000-builtin.def b/gcc/config/rs6000/rs6000-builtin.def
index 5e93e4d..993740c 100644
--- a/gcc/config/rs6000/rs6000-builtin.def
+++ b/gcc/config/rs6000/rs6000-builtin.def
@@ -30,11 +30,13 @@
    RS6000_BUILTIN_A -- ABS builtins
    RS6000_BUILTIN_D -- DST builtins
    RS6000_BUILTIN_E -- SPE EVSEL builtins.
+   RS6000_BUILTIN_E2 -- SPE2 EVSEL builtins.
    RS6000_BUILTIN_EL -- LSP EVSEL builtins.
    RS6000_BUILTIN_H -- HTM builtins
    RS6000_BUILTIN_P -- Altivec, VSX, ISA 2.07 vector predicate builtins
    RS6000_BUILTIN_Q -- Paired floating point VSX predicate builtins
    RS6000_BUILTIN_S -- SPE predicate builtins
+   RS6000_BUILTIN_S2 -- SPE2 predicate builtins
    RS6000_BUILTIN_SL -- LSP predicate builtins
    RS6000_BUILTIN_X -- special builtins
 
@@ -69,6 +71,10 @@
   #error "RS6000_BUILTIN_E is not defined."
 #endif
 
+#ifndef RS6000_BUILTIN_E2
+  #error "RS6000_BUILTIN_E2 is not defined."
+#endif
+
 #ifndef RS6000_BUILTIN_EL
   #error "RS6000_BUILTIN_EL is not defined."
 #endif
@@ -89,6 +95,10 @@
   #error "RS6000_BUILTIN_S is not defined."
 #endif
 
+#ifndef RS6000_BUILTIN_S2
+  #error "RS6000_BUILTIN_S2 is not defined."
+#endif
+
 #ifndef RS6000_BUILTIN_SL
   #error "RS6000_BUILTIN_SL is not defined."
 #endif
@@ -743,6 +753,56 @@
 		     | RS6000_BTC_SPECIAL),				\
 		    CODE_FOR_ ## ICODE)			/* ICODE */
 
+
+/* SPE2 convenience macros.  */
+#define BU_SPE2_1(ENUM, NAME, ATTR, ICODE)				\
+  RS6000_BUILTIN_1 (SPE2_BUILTIN_ ## ENUM,		/* ENUM */	\
+		    "__builtin_spe2_" NAME,		/* NAME */	\
+		    RS6000_BTM_SPE2,			/* MASK */	\
+		    (RS6000_BTC_ ## ATTR		/* ATTR */	\
+		     | RS6000_BTC_UNARY),				\
+		    CODE_FOR_ ## ICODE)			/* ICODE */  
+
+#define BU_SPE2_2(ENUM, NAME, ATTR, ICODE)				\
+  RS6000_BUILTIN_2 (SPE2_BUILTIN_ ## ENUM,		/* ENUM */	\
+		    "__builtin_spe2_" NAME,		/* NAME */	\
+		    RS6000_BTM_SPE2,			/* MASK */	\
+		    (RS6000_BTC_ ## ATTR		/* ATTR */	\
+		     | RS6000_BTC_BINARY),				\
+		    CODE_FOR_ ## ICODE)			/* ICODE */
+
+#define BU_SPE2_3(ENUM, NAME, ATTR, ICODE)				\
+  RS6000_BUILTIN_3 (SPE2_BUILTIN_ ## ENUM,		/* ENUM */	\
+		    "__builtin_spe2_" NAME,		/* NAME */	\
+		    RS6000_BTM_SPE2,			/* MASK */	\
+		    (RS6000_BTC_ ## ATTR		/* ATTR */	\
+		     | RS6000_BTC_TERNARY),				\
+		    CODE_FOR_ ## ICODE)			/* ICODE */
+
+#define BU_SPE2_E(ENUM, NAME, ATTR, ICODE)				\
+  RS6000_BUILTIN_E2 (SPE2_BUILTIN_ ## ENUM,		/* ENUM */	\
+		    "__builtin_spe2_" NAME,		/* NAME */	\
+		    RS6000_BTM_SPE2,			/* MASK */	\
+		    (RS6000_BTC_ ## ATTR		/* ATTR */	\
+		     | RS6000_BTC_EVSEL),				\
+		    CODE_FOR_ ## ICODE)			/* ICODE */
+
+#define BU_SPE2_P(ENUM, NAME, ATTR, ICODE)				\
+  RS6000_BUILTIN_S2 (SPE2_BUILTIN_ ## ENUM,		/* ENUM */	\
+		    "__builtin_spe2_" NAME,		/* NAME */	\
+		    RS6000_BTM_SPE2,			/* MASK */	\
+		    (RS6000_BTC_ ## ATTR		/* ATTR */	\
+		     | RS6000_BTC_PREDICATE),				\
+		    CODE_FOR_ ## ICODE)			/* ICODE */
+
+#define BU_SPE2_X(ENUM, NAME, ATTR)					\
+  RS6000_BUILTIN_X (SPE2_BUILTIN_ ## ENUM,		/* ENUM */	\
+		    "__builtin_spe2_" NAME,		/* NAME */	\
+		    RS6000_BTM_SPE2,			/* MASK */	\
+		    (RS6000_BTC_ ## ATTR		/* ATTR */	\
+		     | RS6000_BTC_SPECIAL),				\
+		    CODE_FOR_nothing)			/* ICODE */
+
 #endif
 
 /* Insure 0 is not a legitimate index.  */
@@ -2911,3 +2971,798 @@ BU_LSP_3(ZVDOTPHGWSSMFRAA,  "zvdotphgwssmfraa",   MISC,lsp_zvdotphgwssmfraa)   /
 BU_LSP_3(ZVDOTPHGWSSMFRAN,  "zvdotphgwssmfran",   MISC,lsp_zvdotphgwssmfran)   /* VD, VA, VB */
 
 
+/* Freescale SPE2 support */
+BU_SPE2_2(CIRCINC,		"circinc",		MISC,	spe2_circinc)
+BU_SPE2_1(EVABSB,		"evabsb",		CONST,	spe2_evabsb)
+BU_SPE2_1(EVABSBS,		"evabsbs",		CONST,	spe2_evabsbs)
+BU_SPE2_1(EVABSD,		"evabsd",		CONST,	spe2_evabsd)
+BU_SPE2_2(EVABSDIFSB,		"evabsdifsb",		MISC,	spe2_evabsdifsb)
+BU_SPE2_2(EVABSDIFSH,		"evabsdifsh",		MISC,	spe2_evabsdifsh)
+BU_SPE2_2(EVABSDIFSW,		"evabsdifsw",		MISC,	spe2_evabsdifsw)
+BU_SPE2_2(EVABSDIFUB,		"evabsdifub",		MISC,	spe2_evabsdifub)
+BU_SPE2_2(EVABSDIFUH,		"evabsdifuh",		MISC,	spe2_evabsdifuh)
+BU_SPE2_2(EVABSDIFUW,		"evabsdifuw",		MISC,	spe2_evabsdifuw)
+BU_SPE2_1(EVABSDS,		"evabsds",		CONST,	spe2_evabsds)
+BU_SPE2_1(EVABSH,		"evabsh",		CONST,	spe2_evabsh)
+BU_SPE2_1(EVABSHS,		"evabshs",		CONST,	spe2_evabshs)
+BU_SPE2_1(EVABSS,		"evabss",		CONST,	spe2_evabss)
+BU_SPE2_2(EVADD2SUBF2H,	        "evadd2subf2h",		MISC,	spe2_evadd2subf2h)
+BU_SPE2_2(EVADD2SUBF2HSS,	"evadd2subf2hss",	MISC,	spe2_evadd2subf2hss)
+BU_SPE2_1(EVADDSMIAA,		"evaddsmiaa",		MISC,	spe2_evaddsmiaa)
+BU_SPE2_2(EVADDB,		"evaddb",		MISC,	spe2_evaddb)
+BU_SPE2_2(EVADDBSS,		"evaddbss",		MISC,	spe2_evaddbss)
+BU_SPE2_2(EVADDBUS,		"evaddbus",		MISC,	spe2_evaddbus)
+BU_SPE2_2(EVADDD,		"evaddd",		MISC,	spe2_evaddd)
+BU_SPE2_2(EVADDDSS,		"evadddss",		MISC,	spe2_evadddss)
+BU_SPE2_2(EVADDDUS,		"evadddus",		MISC,	spe2_evadddus)
+BU_SPE2_2(EVADDH,		"evaddh",		MISC,	spe2_evaddh)
+BU_SPE2_2(EVADDHHISW,		"evaddhhisw",		MISC,	spe2_evaddhhisw)
+BU_SPE2_2(EVADDHHIUW,		"evaddhhiuw",		MISC,	spe2_evaddhhiuw)
+BU_SPE2_2(EVADDHLOSW,		"evaddhlosw",		MISC,	spe2_evaddhlosw)
+BU_SPE2_2(EVADDHLOUW,		"evaddhlouw",		MISC,	spe2_evaddhlouw)
+BU_SPE2_2(EVADDHSS,		"evaddhss",		MISC,	spe2_evaddhss)
+BU_SPE2_2(EVADDHUS,		"evaddhus",		MISC,	spe2_evaddhus)
+BU_SPE2_2(EVADDHX,		"evaddhx",		MISC,	spe2_evaddhx)
+BU_SPE2_2(EVADDHXSS,		"evaddhxss",		MISC,	spe2_evaddhxss)
+BU_SPE2_2(EVADDHXUS,		"evaddhxus",		MISC,	spe2_evaddhxus)
+BU_SPE2_2(EVADDIB,		"evaddib",		MISC,	spe2_evaddib)
+BU_SPE2_2(EVADDIH,		"evaddih",		MISC,	spe2_evaddih)
+
+BU_SPE2_1(EVADDSSIAA,		"evaddssiaa",		MISC,	spe2_evaddssiaa)
+
+BU_SPE2_2(EVADDSUBFH,		"evaddsubfh",		CONST,	spe2_evaddsubfh)
+BU_SPE2_2(EVADDSUBFHSS,	        "evaddsubfhss",		CONST,	spe2_evaddsubfhss)
+BU_SPE2_2(EVADDSUBFHX,	        "evaddsubfhx",		CONST,	spe2_evaddsubfhx)
+BU_SPE2_2(EVADDSUBFHXSS,	"evaddsubfhxss",	CONST,	spe2_evaddsubfhxss)
+BU_SPE2_2(EVADDSUBFW,		"evaddsubfw",		CONST,	spe2_evaddsubfw)
+BU_SPE2_2(EVADDSUBFWSS,	        "evaddsubfwss",		CONST,	spe2_evaddsubfwss)
+BU_SPE2_2(EVADDSUBFWX,	        "evaddsubfwx",		CONST,	spe2_evaddsubfwx)
+BU_SPE2_2(EVADDSUBFWXSS,	"evaddsubfwxss",	CONST,	spe2_evaddsubfwxss)
+
+BU_SPE2_1(EVADDUSIAA,		"evaddusiaa",		MISC,	spe2_evaddusiaa)
+
+BU_SPE2_2(EVADDWEGSF,		"evaddwegsf",		MISC,	spe2_evaddwegsf)
+BU_SPE2_2(EVADDWEGSI,		"evaddwegsi",		MISC,	spe2_evaddwegsi)
+BU_SPE2_2(EVADDWOGSF,		"evaddwogsf",		MISC,	spe2_evaddwogsf)
+BU_SPE2_2(EVADDWOGSI,		"evaddwogsi",		MISC,	spe2_evaddwogsi)
+BU_SPE2_2(EVADDWSS,		"evaddwss",		MISC,	spe2_evaddwss)
+BU_SPE2_2(EVADDWUS,		"evaddwus",		MISC,	spe2_evaddwus)
+BU_SPE2_2(EVADDWX,		"evaddwx",		MISC,	spe2_evaddwx)
+BU_SPE2_2(EVADDWXSS,		"evaddwxss",		MISC,	spe2_evaddwxss)
+BU_SPE2_2(EVADDWXUS,		"evaddwxus",		MISC,	spe2_evaddwxus)
+
+BU_SPE2_2(EVAVGBS,		"evavgbs",		CONST,	spe2_evavgbs)
+BU_SPE2_2(EVAVGBSR,		"evavgbsr",		CONST,	spe2_evavgbsr)
+BU_SPE2_2(EVAVGBU,		"evavgbu",		CONST,	spe2_evavgbu)
+BU_SPE2_2(EVAVGBUR,		"evavgbur",		CONST,	spe2_evavgbur)
+BU_SPE2_2(EVAVGDS,		"evavgds",		CONST,	spe2_evavgds)
+BU_SPE2_2(EVAVGDSR,		"evavgdsr",		CONST,	spe2_evavgdsr)
+BU_SPE2_2(EVAVGDU,		"evavgdu",		CONST,	spe2_evavgdu)
+BU_SPE2_2(EVAVGDUR,		"evavgdur",		CONST,	spe2_evavgdur)
+BU_SPE2_2(EVAVGHS,		"evavghs",		CONST,	spe2_evavghs)
+BU_SPE2_2(EVAVGHSR,		"evavghsr",		CONST,	spe2_evavghsr)
+BU_SPE2_2(EVAVGHU,		"evavghu",		CONST,	spe2_evavghu)
+BU_SPE2_2(EVAVGHUR,		"evavghur",		CONST,	spe2_evavghur)
+BU_SPE2_2(EVAVGWS,		"evavgws",		CONST,	spe2_evavgws)
+BU_SPE2_2(EVAVGWSR,		"evavgwsr",		CONST,	spe2_evavgwsr)
+BU_SPE2_2(EVAVGWU,		"evavgwu",		CONST,	spe2_evavgwu)
+BU_SPE2_2(EVAVGWUR,		"evavgwur",		CONST,	spe2_evavgwur)
+BU_SPE2_2(EVCLRBE,		"evclrbe",		MISC,	spe2_evclrbe)
+BU_SPE2_2(EVCLRBO,		"evclrbo",		MISC,	spe2_evclrbo)
+BU_SPE2_2(EVCLRH,		"evclrh",		MISC,	spe2_evclrh)
+
+BU_SPE2_1(EVCNTLSH,		"evcntlsh",		CONST,	spe2_evcntlsh)
+
+BU_SPE2_1(EVCNTLZH,		"evcntlzh",		CONST,	spe2_evcntlzh)
+
+BU_SPE2_1(EVDIFF2HIS,		"evdiff2his",		MISC,   spe2_evdiff2his)
+BU_SPE2_1(EVDIFF2HISA,	        "evdiff2hisa",		MISC,   spe2_evdiff2hisa)
+BU_SPE2_1(EVDIFF2HISAAW,	"evdiff2hisaaw",	MISC,   spe2_evdiff2hisaaw)
+BU_SPE2_2(EVDIVS,		"evdivs",		MISC,   spe2_evdivs)
+BU_SPE2_2(EVDIVU,		"evdivu",		MISC,   spe2_evdivu)
+
+BU_SPE2_2(EVDIVWSF,		"evdivwsf",		MISC,   spe2_evdivwsf)
+
+BU_SPE2_2(EVDIVWUF,		"evdivwuf",		MISC,   spe2_evdivwuf)
+BU_SPE2_2(EVDLVEB,		"evdlveb",		MISC,   spe2_evdlveb)
+BU_SPE2_2(EVDLVEH,		"evdlveh",		MISC,   spe2_evdlveh)
+BU_SPE2_2(EVDLVEOB,		"evdlveob",		MISC,   spe2_evdlveob)
+BU_SPE2_2(EVDLVEOH,		"evdlveoh",		MISC,   spe2_evdlveoh)
+BU_SPE2_2(EVDLVOB,		"evdlvob",		MISC,   spe2_evdlvob)
+BU_SPE2_2(EVDLVOEB,		"evdlvoeb",		MISC,   spe2_evdlvoeb)
+BU_SPE2_2(EVDLVOEH,		"evdlvoeh",		MISC,   spe2_evdlvoeh)
+BU_SPE2_2(EVDLVOH,		"evdlvoh",		MISC,   spe2_evdlvoh)
+BU_SPE2_2(EVDOTP4HGASMF,	"evdotp4hgasmf",	MISC,   spe2_evdotp4hgasmf)
+BU_SPE2_2(EVDOTP4HGASMFA,	"evdotp4hgasmfa",	MISC,   spe2_evdotp4hgasmfa)
+BU_SPE2_2(EVDOTP4HGASMFAA,	"evdotp4hgasmfaa",	MISC,   spe2_evdotp4hgasmfaa)
+//BU_SPE2_3(EVDOTP4HGASMFAA3,	"evdotp4hgasmfaa3",	MISC,   spe2_evdotp4hgasmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HGASMI,	"evdotp4hgasmi",	MISC,   spe2_evdotp4hgasmi)
+BU_SPE2_2(EVDOTP4HGASMIA,	"evdotp4hgasmia",	MISC,   spe2_evdotp4hgasmia)
+BU_SPE2_2(EVDOTP4HGASMIAA,	"evdotp4hgasmiaa",	MISC,   spe2_evdotp4hgasmiaa)
+//BU_SPE2_3(EVDOTP4HGASMIAA3,	"evdotp4hgasmiaa3",	MISC,   spe2_evdotp4hgasmiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HGASUMI,	"evdotp4hgasumi",	MISC,   spe2_evdotp4hgasumi)
+BU_SPE2_2(EVDOTP4HGASUMIA,	"evdotp4hgasumia",	MISC,   spe2_evdotp4hgasumia)
+BU_SPE2_2(EVDOTP4HGASUMIAA,	"evdotp4hgasumiaa",	MISC,   spe2_evdotp4hgasumiaa)
+//BU_SPE2_3(EVDOTP4HGASUMIAA3,	"evdotp4hgasumiaa3",	MISC,   spe2_evdotp4hgasumiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HGAUMI,	"evdotp4hgaumi",	MISC,   spe2_evdotp4hgaumi)
+BU_SPE2_2(EVDOTP4HGAUMIA,	"evdotp4hgaumia",	MISC,   spe2_evdotp4hgaumia)
+BU_SPE2_2(EVDOTP4HGAUMIAA,	"evdotp4hgaumiaa",	MISC,   spe2_evdotp4hgaumiaa)
+//BU_SPE2_3(EVDOTP4HGAUMIAA3,	"evdotp4hgaumiaa3",	MISC,   spe2_evdotp4hgaumiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HGSSMF,	"evdotp4hgssmf",	MISC,   spe2_evdotp4hgssmf)
+BU_SPE2_2(EVDOTP4HGSSMFA,	"evdotp4hgssmfa",	MISC,   spe2_evdotp4hgssmfa)
+BU_SPE2_2(EVDOTP4HGSSMFAA,	"evdotp4hgssmfaa",	MISC,   spe2_evdotp4hgssmfaa)
+//BU_SPE2_3(EVDOTP4HGSSMFAA3,	"evdotp4hgssmfaa3",	MISC,   spe2_evdotp4hgssmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HGSSMI,	"evdotp4hgssmi",	MISC,   spe2_evdotp4hgssmi)
+BU_SPE2_2(EVDOTP4HGSSMIA,	"evdotp4hgssmia",	MISC,   spe2_evdotp4hgssmia)
+BU_SPE2_2(EVDOTP4HGSSMIAA,	"evdotp4hgssmiaa",	MISC,   spe2_evdotp4hgssmiaa)
+//BU_SPE2_3(EVDOTP4HGSSMIAA3,	"evdotp4hgssmiaa3",	MISC,   spe2_evdotp4hgssmiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HXGASMF,	"evdotp4hxgasmf",	MISC,   spe2_evdotp4hxgasmf)
+BU_SPE2_2(EVDOTP4HXGASMFA,	"evdotp4hxgasmfa",	MISC,   spe2_evdotp4hxgasmfa)
+BU_SPE2_2(EVDOTP4HXGASMFAA,	"evdotp4hxgasmfaa",	MISC,   spe2_evdotp4hxgasmfaa)
+//BU_SPE2_3(EVDOTP4HXGASMFAA3,	"evdotp4hxgasmfaa3",	MISC,   spe2_evdotp4hxgasmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HXGASMI,	"evdotp4hxgasmi",	MISC,   spe2_evdotp4hxgasmi)
+BU_SPE2_2(EVDOTP4HXGASMIA,	"evdotp4hxgasmia",	MISC,   spe2_evdotp4hxgasmia)
+BU_SPE2_2(EVDOTP4HXGASMIAA,	"evdotp4hxgasmiaa",	MISC,   spe2_evdotp4hxgasmiaa)
+//BU_SPE2_3(EVDOTP4HXGASMIAA3,	"evdotp4hxgasmiaa3",	MISC,   spe2_evdotp4hxgasmiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HXGSSMF,	"evdotp4hxgssmf",	MISC,   spe2_evdotp4hxgssmf)
+BU_SPE2_2(EVDOTP4HXGSSMFA,	"evdotp4hxgssmfa",	MISC,   spe2_evdotp4hxgssmfa)
+BU_SPE2_2(EVDOTP4HXGSSMFAA,	"evdotp4hxgssmfaa",	MISC,   spe2_evdotp4hxgssmfaa)
+//BU_SPE2_3(EVDOTP4HXGSSMFAA3,	"evdotp4hxgssmfaa3",	MISC,   spe2_evdotp4hxgssmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTP4HXGSSMI,	"evdotp4hxgssmi",	MISC,   spe2_evdotp4hxgssmi)
+BU_SPE2_2(EVDOTP4HXGSSMIA,	"evdotp4hxgssmia",	MISC,   spe2_evdotp4hxgssmia)
+BU_SPE2_2(EVDOTP4HXGSSMIAA,	"evdotp4hxgssmiaa",	MISC,   spe2_evdotp4hxgssmiaa)
+//BU_SPE2_3(EVDOTP4HXGSSMIAA3,	"evdotp4hxgssmiaa3",	MISC,   spe2_evdotp4hxgssmiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPBASMI,	        "evdotpbasmi",		MISC,   spe2_evdotpbasmi)
+BU_SPE2_2(EVDOTPBASMIA,	        "evdotpbasmia",		MISC,   spe2_evdotpbasmia)
+BU_SPE2_2(EVDOTPBASMIAAW,	"evdotpbasmiaaw",	MISC,   spe2_evdotpbasmiaaw)
+//BU_SPE2_3(EVDOTPBASMIAAW3,	"evdotpbasmiaaw3",	MISC,   spe2_evdotpbasmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPBASUMI,	        "evdotpbasumi",		MISC,   spe2_evdotpbasumi)
+BU_SPE2_2(EVDOTPBASUMIA,	"evdotpbasumia",	MISC,   spe2_evdotpbasumia)
+BU_SPE2_2(EVDOTPBASUMIAAW,	"evdotpbasumiaaw",	MISC,   spe2_evdotpbasumiaaw)
+//BU_SPE2_3(EVDOTPBASUMIAAW3,	"evdotpbasumiaaw3",	MISC,   spe2_evdotpbasumiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPBAUMI,	        "evdotpbaumi",		MISC,   spe2_evdotpbaumi)
+BU_SPE2_2(EVDOTPBAUMIA,	        "evdotpbaumia",		MISC,   spe2_evdotpbaumia)
+BU_SPE2_2(EVDOTPBAUMIAAW,	"evdotpbaumiaaw",	MISC,   spe2_evdotpbaumiaaw)
+//BU_SPE2_3(EVDOTPBAUMIAAW3,	"evdotpbaumiaaw3",	MISC,   spe2_evdotpbaumiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHASMI,		"evdotphasmi",		MISC,   spe2_evdotphasmi)
+BU_SPE2_2(EVDOTPHASMIA,		"evdotphasmia",		MISC,   spe2_evdotphasmia)
+BU_SPE2_2(EVDOTPHASMIAAW,	"evdotphasmiaaw",	MISC,   spe2_evdotphasmiaaw)
+//BU_SPE2_3(EVDOTPHASMIAAW3,	"evdotphasmiaaw3",	MISC,   spe2_evdotphasmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHASSF,		"evdotphassf",		MISC,   spe2_evdotphassf)
+BU_SPE2_2(EVDOTPHASSFA,		"evdotphassfa",		MISC,   spe2_evdotphassfa)
+BU_SPE2_2(EVDOTPHASSFAAW,	"evdotphassfaaw",	MISC,   spe2_evdotphassfaaw)
+//BU_SPE2_3(EVDOTPHASSFAAW3,	"evdotphassfaaw3",	MISC,   spe2_evdotphassfaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHASSFR,		"evdotphassfr",		MISC,   spe2_evdotphassfr)
+BU_SPE2_2(EVDOTPHASSFRA,	"evdotphassfra",	MISC,   spe2_evdotphassfra)
+BU_SPE2_2(EVDOTPHASSFRAAW,	"evdotphassfraaw",	MISC,   spe2_evdotphassfraaw)
+//BU_SPE2_3(EVDOTPHASSFRAAW3,	"evdotphassfraaw3",	MISC,   spe2_evdotphassfraaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHASSI,		"evdotphassi",		MISC,   spe2_evdotphassi)
+BU_SPE2_2(EVDOTPHASSIA,		"evdotphassia",		MISC,   spe2_evdotphassia)
+BU_SPE2_2(EVDOTPHASSIAAW,	"evdotphassiaaw",	MISC,   spe2_evdotphassiaaw)
+//BU_SPE2_3(EVDOTPHASSIAAW3,	"evdotphassiaaw3",	MISC,   spe2_evdotphassiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHASUMI,		"evdotphasumi",		MISC,   spe2_evdotphasumi)
+BU_SPE2_2(EVDOTPHASUMIA,	"evdotphasumia",	MISC,   spe2_evdotphasumia)
+BU_SPE2_2(EVDOTPHASUMIAAW,	"evdotphasumiaaw",	MISC,   spe2_evdotphasumiaaw)
+//BU_SPE2_3(EVDOTPHASUMIAAW3,	"evdotphasumiaaw3",	MISC,   spe2_evdotphasumiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHASUSI,		"evdotphasusi",		MISC,   spe2_evdotphasusi)
+BU_SPE2_2(EVDOTPHASUSIA,	"evdotphasusia",	MISC,   spe2_evdotphasusia)
+BU_SPE2_2(EVDOTPHASUSIAAW,	"evdotphasusiaaw",	MISC,   spe2_evdotphasusiaaw)
+//BU_SPE2_3(EVDOTPHASUSIAAW3,	"evdotphasusiaaw3",	MISC,   spe2_evdotphasusiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHAUMI,		"evdotphaumi",		MISC,   spe2_evdotphaumi)
+BU_SPE2_2(EVDOTPHAUMIA,		"evdotphaumia",		MISC,   spe2_evdotphaumia)
+BU_SPE2_2(EVDOTPHAUMIAAW,	"evdotphaumiaaw",	MISC,   spe2_evdotphaumiaaw)
+//BU_SPE2_3(EVDOTPHAUMIAAW3,	"evdotphaumiaaw3",	MISC,   spe2_evdotphaumiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHAUSI,		"evdotphausi",		MISC,   spe2_evdotphausi)
+BU_SPE2_2(EVDOTPHAUSIA,		"evdotphausia",		MISC,   spe2_evdotphausia)
+BU_SPE2_2(EVDOTPHAUSIAAW,	"evdotphausiaaw",	MISC,   spe2_evdotphausiaaw)
+//BU_SPE2_3(EVDOTPHAUSIAAW3,	"evdotphausiaaw3",	MISC,   spe2_evdotphausiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHIHCSMI,	"evdotphihcsmi",	MISC,   spe2_evdotphihcsmi)
+BU_SPE2_2(EVDOTPHIHCSMIA,	"evdotphihcsmia",	MISC,   spe2_evdotphihcsmia)
+BU_SPE2_2(EVDOTPHIHCSMIAAW,	"evdotphihcsmiaaw",	MISC,   spe2_evdotphihcsmiaaw)
+//BU_SPE2_3(EVDOTPHIHCSMIAAW3,	"evdotphihcsmiaaw3",	MISC,   spe2_evdotphihcsmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHIHCSSF,	"evdotphihcssf",	MISC,   spe2_evdotphihcssf)
+BU_SPE2_2(EVDOTPHIHCSSFA,	"evdotphihcssfa",	MISC,   spe2_evdotphihcssfa)
+BU_SPE2_2(EVDOTPHIHCSSFAAW,	"evdotphihcssfaaw",	MISC,   spe2_evdotphihcssfaaw)
+//BU_SPE2_3(EVDOTPHIHCSSFAAW3,	"evdotphihcssfaaw3",	MISC,   spe2_evdotphihcssfaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHIHCSSFR,	"evdotphihcssfr",	MISC,   spe2_evdotphihcssfr)
+BU_SPE2_2(EVDOTPHIHCSSFRA,	"evdotphihcssfra",	MISC,   spe2_evdotphihcssfra)
+BU_SPE2_2(EVDOTPHIHCSSFRAAW,	"evdotphihcssfraaw",	MISC,   spe2_evdotphihcssfraaw)
+//BU_SPE2_3(EVDOTPHIHCSSFRAAW3,	"evdotphihcssfraaw3",	MISC,   spe2_evdotphihcssfraaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHIHCSSI,	"evdotphihcssi",	MISC,   spe2_evdotphihcssi)
+BU_SPE2_2(EVDOTPHIHCSSIA,	"evdotphihcssia",	MISC,   spe2_evdotphihcssia)
+BU_SPE2_2(EVDOTPHIHCSSIAAW,	"evdotphihcssiaaw",	MISC,   spe2_evdotphihcssiaaw)
+//BU_SPE2_3(EVDOTPHIHCSSIAAW3,	"evdotphihcssiaaw3",	MISC,   spe2_evdotphihcssiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHSSMI,		"evdotphssmi",		MISC,   spe2_evdotphssmi)
+BU_SPE2_2(EVDOTPHSSMIA,		"evdotphssmia",		MISC,   spe2_evdotphssmia)
+BU_SPE2_2(EVDOTPHSSMIAAW,	"evdotphssmiaaw",	MISC,   spe2_evdotphssmiaaw)
+//BU_SPE2_3(EVDOTPHSSMIAAW3,	"evdotphssmiaaw3",	MISC,   spe2_evdotphssmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHSSSF,		"evdotphsssf",		MISC,   spe2_evdotphsssf)
+BU_SPE2_2(EVDOTPHSSSFA,		"evdotphsssfa",		MISC,   spe2_evdotphsssfa)
+BU_SPE2_2(EVDOTPHSSSFAAW,	"evdotphsssfaaw",	MISC,   spe2_evdotphsssfaaw)
+//BU_SPE2_3(EVDOTPHSSSFAAW3,	"evdotphsssfaaw3",	MISC,   spe2_evdotphsssfaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPHSSSFR,		"evdotphsssfr",		MISC,   spe2_evdotphsssfr)
+BU_SPE2_2(EVDOTPHSSSFRA,	"evdotphsssfra",	MISC,   spe2_evdotphsssfra)
+BU_SPE2_2(EVDOTPHSSSFRAAW,	"evdotphsssfraaw",	MISC,   spe2_evdotphsssfraaw)
+//BU_SPE2_3(EVDOTPHSSSFRAAW3,	"evdotphsssfraaw3",	MISC,   spe2_evdotphsssfraaw3)    // Implemented with inlined function
+
+BU_SPE2_2(EVDOTPHSSSIAAW,	"evdotphsssiaaw",	MISC,   spe2_evdotphsssiaaw)
+//BU_SPE2_3(EVDOTPHSSSIAAW3,	"evdotphsssiaaw3",	MISC,   spe2_evdotphsssiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPLOHCSMI,	"evdotplohcsmi",	MISC,   spe2_evdotplohcsmi)
+BU_SPE2_2(EVDOTPLOHCSMIA,	"evdotplohcsmia",	MISC,   spe2_evdotplohcsmia)
+BU_SPE2_2(EVDOTPLOHCSMIAAW,	"evdotplohcsmiaaw",	MISC,   spe2_evdotplohcsmiaaw)
+//BU_SPE2_3(EVDOTPLOHCSMIAAW3,	"evdotplohcsmiaaw3",	MISC,   spe2_evdotplohcsmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPLOHCSSF,	"evdotplohcssf",	MISC,   spe2_evdotplohcssf)
+BU_SPE2_2(EVDOTPLOHCSSFA,	"evdotplohcssfa",	MISC,   spe2_evdotplohcssfa)
+BU_SPE2_2(EVDOTPLOHCSSFAAW,	"evdotplohcssfaaw",	MISC,   spe2_evdotplohcssfaaw)
+//BU_SPE2_3(EVDOTPLOHCSSFAAW3,	"evdotplohcssfaaw3",	MISC,   spe2_evdotplohcssfaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPLOHCSSFR,	"evdotplohcssfr",	MISC,   spe2_evdotplohcssfr)
+BU_SPE2_2(EVDOTPLOHCSSFRA,	"evdotplohcssfra",	MISC,   spe2_evdotplohcssfra)
+BU_SPE2_2(EVDOTPLOHCSSFRAAW,	"evdotplohcssfraaw",	MISC,   spe2_evdotplohcssfraaw)
+//BU_SPE2_3(EVDOTPLOHCSSFRAAW3,	"evdotplohcssfraaw3",	MISC,   spe2_evdotplohcssfraaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPLOHCSSI,	"evdotplohcssi",	MISC,   spe2_evdotplohcssi)
+BU_SPE2_2(EVDOTPLOHCSSIA,	"evdotplohcssia",	MISC,   spe2_evdotplohcssia)
+BU_SPE2_2(EVDOTPLOHCSSIAAW,	"evdotplohcssiaaw",	MISC,   spe2_evdotplohcssiaaw)
+//BU_SPE2_3(EVDOTPLOHCSSIAAW3,	"evdotplohcssiaaw3",	MISC,   spe2_evdotplohcssiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWASMI,		"evdotpwasmi",		MISC,   spe2_evdotpwasmi)
+BU_SPE2_2(EVDOTPWASMIA,		"evdotpwasmia",		MISC,   spe2_evdotpwasmia)
+BU_SPE2_2(EVDOTPWASMIAA,	"evdotpwasmiaa",	MISC,   spe2_evdotpwasmiaa)
+//BU_SPE2_3(EVDOTPWASMIAA3,	"evdotpwasmiaa3",	MISC,   spe2_evdotpwasmiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWASSI,		"evdotpwassi",		MISC,   spe2_evdotpwassi)
+BU_SPE2_2(EVDOTPWASSIA,		"evdotpwassia",		MISC,   spe2_evdotpwassia)
+BU_SPE2_2(EVDOTPWASSIAA,	"evdotpwassiaa",	MISC,   spe2_evdotpwassiaa)
+//BU_SPE2_3(EVDOTPWASSIAA3,	"evdotpwassiaa3",	MISC,   spe2_evdotpwassiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWASUMI,		"evdotpwasumi",		MISC,   spe2_evdotpwasumi)
+BU_SPE2_2(EVDOTPWASUMIA,	"evdotpwasumia",	MISC,   spe2_evdotpwasumia)
+BU_SPE2_2(EVDOTPWASUMIAA,	"evdotpwasumiaa",	MISC,   spe2_evdotpwasumiaa)
+//BU_SPE2_3(EVDOTPWASUMIAA3,	"evdotpwasumiaa3",	MISC,   spe2_evdotpwasumiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWASUSI,		"evdotpwasusi",		MISC,   spe2_evdotpwasusi)
+BU_SPE2_2(EVDOTPWASUSIA,	"evdotpwasusia",	MISC,   spe2_evdotpwasusia)
+BU_SPE2_2(EVDOTPWASUSIAA,	"evdotpwasusiaa",	MISC,   spe2_evdotpwasusiaa)
+//BU_SPE2_3(EVDOTPWASUSIAA3,	"evdotpwasusiaa3",	MISC,   spe2_evdotpwasusiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWAUMI,		"evdotpwaumi",		MISC,   spe2_evdotpwaumi)
+BU_SPE2_2(EVDOTPWAUMIA,		"evdotpwaumia",		MISC,   spe2_evdotpwaumia)
+BU_SPE2_2(EVDOTPWAUMIAA,	"evdotpwaumiaa",	MISC,   spe2_evdotpwaumiaa)
+//BU_SPE2_3(EVDOTPWAUMIAA3,	"evdotpwaumiaa3",	MISC,   spe2_evdotpwaumiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWAUSI,		"evdotpwausi",		MISC,   spe2_evdotpwausi)
+BU_SPE2_2(EVDOTPWAUSIA,		"evdotpwausia",		MISC,   spe2_evdotpwausia)
+BU_SPE2_2(EVDOTPWAUSIAA,	"evdotpwausiaa",	MISC,   spe2_evdotpwausiaa)
+//BU_SPE2_3(EVDOTPWAUSIAA3,	"evdotpwausiaa3",	MISC,   spe2_evdotpwausiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWCSMI,		"evdotpwcsmi",		MISC,   spe2_evdotpwcsmi)
+BU_SPE2_2(EVDOTPWCSMIA,		"evdotpwcsmia",		MISC,   spe2_evdotpwcsmia)
+BU_SPE2_2(EVDOTPWCSMIAAW,	"evdotpwcsmiaaw",	MISC,   spe2_evdotpwcsmiaaw)
+//BU_SPE2_3(EVDOTPWCSMIAAW3,	"evdotpwcsmiaaw3",	MISC,   spe2_evdotpwcsmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWCSSF,		"evdotpwcssf",		MISC,   spe2_evdotpwcssf)
+BU_SPE2_2(EVDOTPWCSSFA,		"evdotpwcssfa",		MISC,   spe2_evdotpwcssfa)
+BU_SPE2_2(EVDOTPWCSSFAAW,	"evdotpwcssfaaw",	MISC,   spe2_evdotpwcssfaaw)
+//BU_SPE2_3(EVDOTPWCSSFAAW3,	"evdotpwcssfaaw3",	MISC,   spe2_evdotpwcssfaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWCSSFR,		"evdotpwcssfr",		MISC,   spe2_evdotpwcssfr)
+BU_SPE2_2(EVDOTPWCSSFRA,	"evdotpwcssfra",	MISC,   spe2_evdotpwcssfra)
+BU_SPE2_2(EVDOTPWCSSFRAAW,	"evdotpwcssfraaw",	MISC,   spe2_evdotpwcssfraaw)
+//BU_SPE2_3(EVDOTPWCSSFRAAW3,	"evdotpwcssfraaw3",	MISC,   spe2_evdotpwcssfraaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWCSSI,		"evdotpwcssi",		MISC,   spe2_evdotpwcssi)
+BU_SPE2_2(EVDOTPWCSSIA,		"evdotpwcssia",		MISC,   spe2_evdotpwcssia)
+BU_SPE2_2(EVDOTPWCSSIAAW,	"evdotpwcssiaaw",	MISC,   spe2_evdotpwcssiaaw)
+//BU_SPE2_3(EVDOTPWCSSIAAW3,	"evdotpwcssiaaw3",	MISC,   spe2_evdotpwcssiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWGASMF,		"evdotpwgasmf",		MISC,   spe2_evdotpwgasmf)
+BU_SPE2_2(EVDOTPWGASMFA,	"evdotpwgasmfa",	MISC,   spe2_evdotpwgasmfa)
+BU_SPE2_2(EVDOTPWGASMFAA,	"evdotpwgasmfaa",	MISC,   spe2_evdotpwgasmfaa)
+//BU_SPE2_3(EVDOTPWGASMFAA3,	"evdotpwgasmfaa3",	MISC,   spe2_evdotpwgasmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWGASMFR,	"evdotpwgasmfr",	MISC,   spe2_evdotpwgasmfr)
+BU_SPE2_2(EVDOTPWGASMFRA,	"evdotpwgasmfra",	MISC,   spe2_evdotpwgasmfra)
+BU_SPE2_2(EVDOTPWGASMFRAA,	"evdotpwgasmfraa",	MISC,   spe2_evdotpwgasmfraa)
+//BU_SPE2_3(EVDOTPWGASMFRAA3,	"evdotpwgasmfraa3",	MISC,   spe2_evdotpwgasmfraa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWGSSMF,		"evdotpwgssmf",		MISC,   spe2_evdotpwgssmf)
+BU_SPE2_2(EVDOTPWGSSMFA,	"evdotpwgssmfa",	MISC,   spe2_evdotpwgssmfa)
+BU_SPE2_2(EVDOTPWGSSMFAA,	"evdotpwgssmfaa",	MISC,   spe2_evdotpwgssmfaa)
+//BU_SPE2_3(EVDOTPWGSSMFAA3,	"evdotpwgssmfaa3",	MISC,   spe2_evdotpwgssmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWGSSMFR,	"evdotpwgssmfr",	MISC,   spe2_evdotpwgssmfr)
+BU_SPE2_2(EVDOTPWGSSMFRA,	"evdotpwgssmfra",	MISC,   spe2_evdotpwgssmfra)
+BU_SPE2_2(EVDOTPWGSSMFRAA,	"evdotpwgssmfraa",	MISC,   spe2_evdotpwgssmfraa)
+//BU_SPE2_3(EVDOTPWGSSMFRAA3,	"evdotpwgssmfraa3",	MISC,   spe2_evdotpwgssmfraa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWSSMI,		"evdotpwssmi",		MISC,   spe2_evdotpwssmi)
+BU_SPE2_2(EVDOTPWSSMIA,		"evdotpwssmia",		MISC,   spe2_evdotpwssmia)
+BU_SPE2_2(EVDOTPWSSMIAA,	"evdotpwssmiaa",	MISC,   spe2_evdotpwssmiaa)
+//BU_SPE2_3(EVDOTPWSSMIAA3,	"evdotpwssmiaa3",	MISC,   spe2_evdotpwssmiaa3)    // Implemented with inlined function
+
+BU_SPE2_2(EVDOTPWSSSIAA,	"evdotpwsssiaa",	MISC,   spe2_evdotpwsssiaa)
+//BU_SPE2_3(EVDOTPWSSSIAA3,	"evdotpwsssiaa3",	MISC,   spe2_evdotpwsssiaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWXGASMF,	"evdotpwxgasmf",	MISC,   spe2_evdotpwxgasmf)
+BU_SPE2_2(EVDOTPWXGASMFA,	"evdotpwxgasmfa",	MISC,   spe2_evdotpwxgasmfa)
+BU_SPE2_2(EVDOTPWXGASMFAA,	"evdotpwxgasmfaa",	MISC,   spe2_evdotpwxgasmfaa)
+//BU_SPE2_3(EVDOTPWXGASMFAA3,	"evdotpwxgasmfaa3",	MISC,   spe2_evdotpwxgasmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWXGASMFR,	"evdotpwxgasmfr",	MISC,   spe2_evdotpwxgasmfr)
+BU_SPE2_2(EVDOTPWXGASMFRA,	"evdotpwxgasmfra",	MISC,   spe2_evdotpwxgasmfra)
+BU_SPE2_2(EVDOTPWXGASMFRAA,	"evdotpwxgasmfraa",	MISC,   spe2_evdotpwxgasmfraa)
+//BU_SPE2_3(EVDOTPWXGASMFRAA3,	"evdotpwxgasmfraa3",	MISC,   spe2_evdotpwxgasmfraa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWXGSSMF,	"evdotpwxgssmf",	MISC,   spe2_evdotpwxgssmf)
+BU_SPE2_2(EVDOTPWXGSSMFA,	"evdotpwxgssmfa",	MISC,   spe2_evdotpwxgssmfa)
+BU_SPE2_2(EVDOTPWXGSSMFAA,	"evdotpwxgssmfaa",	MISC,   spe2_evdotpwxgssmfaa)
+//BU_SPE2_3(EVDOTPWXGSSMFAA3,	"evdotpwxgssmfaa3",	MISC,   spe2_evdotpwxgssmfaa3)    // Implemented with inlined function
+BU_SPE2_2(EVDOTPWXGSSMFR,	"evdotpwxgssmfr",	MISC,   spe2_evdotpwxgssmfr)
+BU_SPE2_2(EVDOTPWXGSSMFRA,	"evdotpwxgssmfra",	MISC,   spe2_evdotpwxgssmfra)
+BU_SPE2_2(EVDOTPWXGSSMFRAA,	"evdotpwxgssmfraa",	MISC,   spe2_evdotpwxgssmfraa)
+//BU_SPE2_3(EVDOTPWXGSSMFRAA3,	"evdotpwxgssmfraa3",	MISC,   spe2_evdotpwxgssmfraa3)    // Implemented with inlined function
+
+BU_SPE2_1(EVEXTSBH,		"evextsbh",		CONST,	spe2_evextsbh)
+
+BU_SPE2_1(EVEXTSW,		"evextsw",		CONST,	spe2_evextsw)
+BU_SPE2_1(EVEXTZB,		"evextzb",		CONST,	spe2_evextzb)
+
+BU_SPE2_2(EVILVEH,		"evilveh",		MISC,   spe2_evilveh)
+BU_SPE2_2(EVILVEOH,		"evilveoh",		MISC,   spe2_evilveoh)
+BU_SPE2_2(EVILVHIH,		"evilvhih",		MISC,   spe2_evilvhih)
+BU_SPE2_2(EVILVHILOH,		"evilvhiloh",		MISC,   spe2_evilvhiloh)
+BU_SPE2_2(EVILVLOH,		"evilvloh",		MISC,   spe2_evilvloh)
+BU_SPE2_2(EVILVLOHIH,		"evilvlohih",		MISC,   spe2_evilvlohih)
+BU_SPE2_2(EVILVOEH,		"evilvoeh",		MISC,   spe2_evilvoeh)
+BU_SPE2_2(EVILVOH,		"evilvoh",		MISC,   spe2_evilvoh)
+
+/* SPE2 Loads */
+BU_SPE2_X(EVLBBSPLATB,		"evlbbsplatb",		MISC)
+BU_SPE2_X(EVLBBSPLATBX,		"evlbbsplatbx",		MISC)
+BU_SPE2_X(EVLDB,		"evldb",		MISC)
+BU_SPE2_X(EVLDBX,		"evldbx",		MISC)
+BU_SPE2_X(EVLHHSPLATH,		"evlhhsplath",		MISC)
+BU_SPE2_X(EVLHHSPLATHX,		"evlhhsplathx",		MISC)
+BU_SPE2_2(EVLVSL,		"evlvsl",		MISC,   spe2_evlvsl)
+BU_SPE2_2(EVLVSR,		"evlvsr",		MISC,   spe2_evlvsr)
+BU_SPE2_X(EVLWBE,		"evlwbe",		MISC)
+BU_SPE2_X(EVLWBEX,		"evlwbex",		MISC)
+BU_SPE2_X(EVLWBOS,		"evlwbos",		MISC)
+BU_SPE2_X(EVLWBOSX,		"evlwbosx",		MISC)
+BU_SPE2_X(EVLWBOU,		"evlwbou",		MISC)
+BU_SPE2_X(EVLWBOUX,		"evlwboux",		MISC)
+BU_SPE2_X(EVLWBSPLATW,		"evlwbsplatw",		MISC)
+BU_SPE2_X(EVLWBSPLATWX,		"evlwbsplatwx",		MISC)
+BU_SPE2_X(EVLWHSPLATW,		"evlwhsplatw",		MISC)
+BU_SPE2_X(EVLWHSPLATWX,		"evlwhsplatwx",		MISC)
+
+//BU_SPE2_X(EVMAR,		"evmar",		MISC)   // Implemented with inlined function
+BU_SPE2_1(EVMAXBPSH,		"evmaxbpsh",		CONST,	spe2_evmaxbpsh)
+BU_SPE2_1(EVMAXBPUH,		"evmaxbpuh",		CONST,	spe2_evmaxbpuh)
+BU_SPE2_2(EVMAXBS,		"evmaxbs",		CONST,	spe2_evmaxbs)
+BU_SPE2_2(EVMAXBU,		"evmaxbu",		CONST,	spe2_evmaxbu)
+BU_SPE2_2(EVMAXDS,		"evmaxds",		CONST,	spe2_evmaxds)
+BU_SPE2_2(EVMAXDU,		"evmaxdu",		CONST,	spe2_evmaxdu)
+BU_SPE2_1(EVMAXHPSW,		"evmaxhpsw",		CONST,	spe2_evmaxhpsw)
+BU_SPE2_1(EVMAXHPUW,		"evmaxhpuw",		CONST,	spe2_evmaxhpuw)
+BU_SPE2_2(EVMAXHS,		"evmaxhs",		CONST,	spe2_evmaxhs)
+BU_SPE2_2(EVMAXHU,		"evmaxhu",		CONST,	spe2_evmaxhu)
+BU_SPE2_2(EVMAXMAGWS,		"evmaxmagws",		MISC,   spe2_evmaxmagws)
+BU_SPE2_1(EVMAXWPSD,		"evmaxwpsd",		CONST,	spe2_evmaxwpsd)
+BU_SPE2_1(EVMAXWPUD,		"evmaxwpud",		CONST,	spe2_evmaxwpud)
+BU_SPE2_2(EVMAXWS,		"evmaxws",		CONST,	spe2_evmaxws)
+BU_SPE2_2(EVMAXWU,		"evmaxwu",		CONST,	spe2_evmaxwu)
+BU_SPE2_2(EVMBESMI,		"evmbesmi",		MISC,   spe2_evmbesmi)
+BU_SPE2_2(EVMBESMIA,		"evmbesmia",		MISC,   spe2_evmbesmia)
+BU_SPE2_2(EVMBESMIAAH,		"evmbesmiaah",		MISC,   spe2_evmbesmiaah)
+BU_SPE2_2(EVMBESMIANH,		"evmbesmianh",		MISC,   spe2_evmbesmianh)
+BU_SPE2_2(EVMBESSIAAH,		"evmbessiaah",		MISC,   spe2_evmbessiaah)
+BU_SPE2_2(EVMBESSIANH,		"evmbessianh",		MISC,   spe2_evmbessianh)
+BU_SPE2_2(EVMBESUMI,		"evmbesumi",		MISC,   spe2_evmbesumi)
+BU_SPE2_2(EVMBESUMIA,		"evmbesumia",		MISC,   spe2_evmbesumia)
+BU_SPE2_2(EVMBESUMIAAH,		"evmbesumiaah",		MISC,   spe2_evmbesumiaah)
+BU_SPE2_2(EVMBESUMIANH,		"evmbesumianh",		MISC,   spe2_evmbesumianh)
+BU_SPE2_2(EVMBESUSIAAH,		"evmbesusiaah",		MISC,   spe2_evmbesusiaah)
+BU_SPE2_2(EVMBESUSIANH,		"evmbesusianh",		MISC,   spe2_evmbesusianh)
+BU_SPE2_2(EVMBEUMI,		"evmbeumi",		MISC,   spe2_evmbeumi)
+BU_SPE2_2(EVMBEUMIA,		"evmbeumia",		MISC,   spe2_evmbeumia)
+BU_SPE2_2(EVMBEUMIAAH,		"evmbeumiaah",		MISC,   spe2_evmbeumiaah)
+BU_SPE2_2(EVMBEUMIANH,		"evmbeumianh",		MISC,   spe2_evmbeumianh)
+BU_SPE2_2(EVMBEUSIAAH,		"evmbeusiaah",		MISC,   spe2_evmbeusiaah)
+BU_SPE2_2(EVMBEUSIANH,		"evmbeusianh",		MISC,   spe2_evmbeusianh)
+BU_SPE2_2(EVMBOSMI,		"evmbosmi",		MISC,   spe2_evmbosmi)
+BU_SPE2_2(EVMBOSMIA,		"evmbosmia",		MISC,   spe2_evmbosmia)
+BU_SPE2_2(EVMBOSMIAAH,		"evmbosmiaah",		MISC,   spe2_evmbosmiaah)
+BU_SPE2_2(EVMBOSMIANH,		"evmbosmianh",		MISC,   spe2_evmbosmianh)
+BU_SPE2_2(EVMBOSSIAAH,		"evmbossiaah",		MISC,   spe2_evmbossiaah)
+BU_SPE2_2(EVMBOSSIANH,		"evmbossianh",		MISC,   spe2_evmbossianh)
+BU_SPE2_2(EVMBOSUMI,		"evmbosumi",		MISC,   spe2_evmbosumi)
+BU_SPE2_2(EVMBOSUMIA,		"evmbosumia",		MISC,   spe2_evmbosumia)
+BU_SPE2_2(EVMBOSUMIAAH,		"evmbosumiaah",		MISC,   spe2_evmbosumiaah)
+BU_SPE2_2(EVMBOSUMIANH,		"evmbosumianh",		MISC,   spe2_evmbosumianh)
+BU_SPE2_2(EVMBOSUSIAAH,		"evmbosusiaah",		MISC,   spe2_evmbosusiaah)
+BU_SPE2_2(EVMBOSUSIANH,		"evmbosusianh",		MISC,   spe2_evmbosusianh)
+BU_SPE2_2(EVMBOUMI,		"evmboumi",		MISC,   spe2_evmboumi)
+BU_SPE2_2(EVMBOUMIA,		"evmboumia",		MISC,   spe2_evmboumia)
+BU_SPE2_2(EVMBOUMIAAH,		"evmboumiaah",		MISC,   spe2_evmboumiaah)
+BU_SPE2_2(EVMBOUMIANH,		"evmboumianh",		MISC,   spe2_evmboumianh)
+BU_SPE2_2(EVMBOUSIAAH,		"evmbousiaah",		MISC,   spe2_evmbousiaah)
+BU_SPE2_2(EVMBOUSIANH,		"evmbousianh",		MISC,   spe2_evmbousianh)
+
+BU_SPE2_2(EVMHESUMI,		"evmhesumi",		MISC,   spe2_evmhesumi)
+BU_SPE2_2(EVMHESUMIA,		"evmhesumia",		MISC,   spe2_evmhesumia)
+BU_SPE2_2(EVMHESUMIAAW,		"evmhesumiaaw",		MISC,   spe2_evmhesumiaaw)
+BU_SPE2_2(EVMHESUMIANW,		"evmhesumianw",		MISC,   spe2_evmhesumianw)
+BU_SPE2_2(EVMHESUSIAAW,		"evmhesusiaaw",		MISC,   spe2_evmhesusiaaw)
+BU_SPE2_2(EVMHESUSIANW,		"evmhesusianw",		MISC,   spe2_evmhesusianw)
+
+BU_SPE2_2(EVMHOSUMI,		"evmhosumi",		MISC,   spe2_evmhosumi)
+BU_SPE2_2(EVMHOSUMIA,		"evmhosumia",		MISC,   spe2_evmhosumia)
+BU_SPE2_2(EVMHOSUMIAAW,		"evmhosumiaaw",		MISC,   spe2_evmhosumiaaw)
+BU_SPE2_2(EVMHOSUMIANW,		"evmhosumianw",		MISC,   spe2_evmhosumianw)
+BU_SPE2_2(EVMHOSUSIAAW,		"evmhosusiaaw",		MISC,   spe2_evmhosusiaaw)
+BU_SPE2_2(EVMHOSUSIANW,		"evmhosusianw",		MISC,   spe2_evmhosusianw)
+
+BU_SPE2_2(EVMHSSF,		"evmhssf",		MISC,   spe2_evmhssf)
+BU_SPE2_2(EVMHSSFR,		"evmhssfr",		MISC,   spe2_evmhssfr)
+BU_SPE2_2(EVMHSSI,		"evmhssi",		MISC,   spe2_evmhssi)
+BU_SPE2_2(EVMHSUSI,		"evmhsusi",		MISC,   spe2_evmhsusi)
+BU_SPE2_2(EVMHUMI,		"evmhumi",		MISC,   spe2_evmhumi)
+BU_SPE2_2(EVMHUSI,		"evmhusi",		MISC,   spe2_evmhusi)
+BU_SPE2_1(EVMINBPSH,		"evminbpsh",		CONST,	spe2_evminbpsh)
+BU_SPE2_1(EVMINBPUH,		"evminbpuh",		CONST,	spe2_evminbpuh)
+BU_SPE2_2(EVMINBS,		"evminbs",		CONST,	spe2_evminbs)
+BU_SPE2_2(EVMINBU,		"evminbu",		CONST,	spe2_evminbu)
+BU_SPE2_2(EVMINDS,		"evminds",		CONST,	spe2_evminds)
+BU_SPE2_2(EVMINDU,		"evmindu",		CONST,	spe2_evmindu)
+BU_SPE2_1(EVMINHPSW,		"evminhpsw",		CONST,	spe2_evminhpsw)
+BU_SPE2_1(EVMINHPUW,		"evminhpuw",		CONST,	spe2_evminhpuw)
+BU_SPE2_2(EVMINHS,		"evminhs",		CONST,	spe2_evminhs)
+BU_SPE2_2(EVMINHU,		"evminhu",		CONST,	spe2_evminhu)
+BU_SPE2_1(EVMINWPSD,		"evminwpsd",		CONST,	spe2_evminwpsd)
+BU_SPE2_1(EVMINWPUD,		"evminwpud",		CONST,	spe2_evminwpud)
+BU_SPE2_2(EVMINWS,		"evminws",		CONST,	spe2_evminws)
+BU_SPE2_2(EVMINWU,		"evminwu",		CONST,	spe2_evminwu)
+
+BU_SPE2_2(EVMWEHGSMF,		"evmwehgsmf",		MISC,   spe2_evmwehgsmf)
+BU_SPE2_2(EVMWEHGSMFA,		"evmwehgsmfa",		MISC,   spe2_evmwehgsmfa)
+BU_SPE2_2(EVMWEHGSMFAA,		"evmwehgsmfaa",		MISC,   spe2_evmwehgsmfaa)
+BU_SPE2_2(EVMWEHGSMFAN,		"evmwehgsmfan",		MISC,   spe2_evmwehgsmfan)
+BU_SPE2_2(EVMWEHGSMFR,		"evmwehgsmfr",		MISC,   spe2_evmwehgsmfr)
+BU_SPE2_2(EVMWEHGSMFRA,		"evmwehgsmfra",		MISC,   spe2_evmwehgsmfra)
+BU_SPE2_2(EVMWEHGSMFRAA,	"evmwehgsmfraa",	MISC,   spe2_evmwehgsmfraa)
+BU_SPE2_2(EVMWEHGSMFRAN,	"evmwehgsmfran",	MISC,   spe2_evmwehgsmfran)
+
+BU_SPE2_2(EVMWHSSFAAW,		"evmwhssfaaw",		MISC,   spe2_evmwhssfaaw)
+//BU_SPE2_3(EVMWHSSFAAW3,	"evmwhssfaaw3",		MISC,   spe2_evmwhssfaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWHSSFANW,		"evmwhssfanw",		MISC,   spe2_evmwhssfanw)
+//BU_SPE2_3(EVMWHSSFANW3,	"evmwhssfanw3",		MISC,   spe2_evmwhssfanw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWHSSFR,		"evmwhssfr",		MISC,   spe2_evmwhssfr)
+BU_SPE2_2(EVMWHSSFRA,		"evmwhssfra",		MISC,   spe2_evmwhssfra)
+BU_SPE2_2(EVMWHSSFRAAW,		"evmwhssfraaw",		MISC,   spe2_evmwhssfraaw)
+//BU_SPE2_3(EVMWHSSFRAAW3,	"evmwhssfraaw3",	MISC,   spe2_evmwhssfraaw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWHSSFRANW,		"evmwhssfranw",		MISC,   spe2_evmwhssfranw)
+//BU_SPE2_3(EVMWHSSFRANW3,	"evmwhssfranw3",	MISC,   spe2_evmwhssfranw3)    // Implemented with inlined function
+
+BU_SPE2_2(EVMWLSMIAAW,		"evmwlsmiaaw",		MISC,   spe2_evmwlsmiaaw)
+//BU_SPE2_3(EVMWLSMIAAW3,	"evmwlsmiaaw3",		MISC,   spe2_evmwlsmiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLSMIANW,		"evmwlsmianw",		MISC,   spe2_evmwlsmianw)
+//BU_SPE2_3(EVMWLSMIANW3,	"evmwlsmianw3",		MISC,   spe2_evmwlsmianw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLSSIAAW,		"evmwlssiaaw",		MISC,   spe2_evmwlssiaaw)
+//BU_SPE2_3(EVMWLSSIAAW3,	"evmwlssiaaw3",		MISC,   spe2_evmwlssiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLSSIANW,		"evmwlssianw",		MISC,   spe2_evmwlssianw)
+//BU_SPE2_3(EVMWLSSIANW3,	"evmwlssianw3",		MISC,   spe2_evmwlssianw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLUMIAAW,		"evmwlumiaaw",		MISC,   spe2_evmwlumiaaw)
+//BU_SPE2_3(EVMWLUMIAAW3,	"evmwlumiaaw3",		MISC,   spe2_evmwlumiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLUMIANW,		"evmwlumianw",		MISC,   spe2_evmwlumianw)
+//BU_SPE2_3(EVMWLUMIANW3,	"evmwlumianw3",		MISC,   spe2_evmwlumianw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLUSIAAW,		"evmwlusiaaw",		MISC,   spe2_evmwlusiaaw)
+//BU_SPE2_3(EVMWLUSIAAW3,	"evmwlusiaaw3",		MISC,   spe2_evmwlusiaaw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWLUSIANW,		"evmwlusianw",		MISC,   spe2_evmwlusianw)
+//BU_SPE2_3(EVMWLUSIANW3,	"evmwlusianw3",		MISC,   spe2_evmwlusianw3)    // Implemented with inlined function
+BU_SPE2_2(EVMWOHGSMF,		"evmwohgsmf",		MISC,   spe2_evmwohgsmf)
+BU_SPE2_2(EVMWOHGSMFA,		"evmwohgsmfa",		MISC,   spe2_evmwohgsmfa)
+BU_SPE2_2(EVMWOHGSMFAA,		"evmwohgsmfaa",		MISC,   spe2_evmwohgsmfaa)
+BU_SPE2_2(EVMWOHGSMFAN,		"evmwohgsmfan",		MISC,   spe2_evmwohgsmfan)
+BU_SPE2_2(EVMWOHGSMFR,		"evmwohgsmfr",		MISC,   spe2_evmwohgsmfr)
+BU_SPE2_2(EVMWOHGSMFRA,		"evmwohgsmfra",		MISC,   spe2_evmwohgsmfra)
+BU_SPE2_2(EVMWOHGSMFRAA,	"evmwohgsmfraa",	MISC,   spe2_evmwohgsmfraa)
+BU_SPE2_2(EVMWOHGSMFRAN,	"evmwohgsmfran",	MISC,   spe2_evmwohgsmfran)
+
+BU_SPE2_2(EVMWSSIAA,		"evmwssiaa",		MISC,   spe2_evmwssiaa)
+BU_SPE2_2(EVMWSSIAN,		"evmwssian",		MISC,   spe2_evmwssian)
+BU_SPE2_2(EVMWSSIW,		"evmwssiw",		MISC,   spe2_evmwssiw)
+
+BU_SPE2_2(EVMWUSIAA,		"evmwusiaa",		MISC,   spe2_evmwusiaa)
+BU_SPE2_2(EVMWUSIAN,		"evmwusian",		MISC,   spe2_evmwusian)
+BU_SPE2_2(EVMWUSIW,		"evmwusiw",		MISC,   spe2_evmwusiw)
+
+BU_SPE2_1(EVNEGB,		"evnegb",		CONST,	spe2_evnegb)
+BU_SPE2_1(EVNEGBO,		"evnegbo",		CONST,	spe2_evnegbo)
+BU_SPE2_1(EVNEGBOS,		"evnegbos",		CONST,	spe2_evnegbos)
+BU_SPE2_1(EVNEGBS,		"evnegbs",		CONST,	spe2_evnegbs)
+BU_SPE2_1(EVNEGD,		"evnegd",		CONST,	spe2_evnegd)
+BU_SPE2_1(EVNEGDS,		"evnegds",		CONST,	spe2_evnegds)
+BU_SPE2_1(EVNEGH,		"evnegh",		CONST,	spe2_evnegh)
+BU_SPE2_1(EVNEGHO,		"evnegho",		CONST,	spe2_evnegho)
+BU_SPE2_1(EVNEGHOS,		"evneghos",		CONST,	spe2_evneghos)
+BU_SPE2_1(EVNEGHS,		"evneghs",		CONST,	spe2_evneghs)
+BU_SPE2_1(EVNEGS,		"evnegs",		CONST,	spe2_evnegs)
+BU_SPE2_1(EVNEGWO,		"evnegwo",		CONST,	spe2_evnegwo)
+BU_SPE2_1(EVNEGWOS,		"evnegwos",		CONST,	spe2_evnegwos)
+
+BU_SPE2_2(EVPERM,		"evperm",		MISC,   spe2_evperm)
+BU_SPE2_2(EVPKSDSHEFRS,		"evpksdshefrs",		MISC,   spe2_evpksdshefrs)
+BU_SPE2_2(EVPKSDSWFRS,		"evpksdswfrs",		MISC,   spe2_evpksdswfrs)
+BU_SPE2_2(EVPKSDSWS,		"evpksdsws",		MISC,   spe2_evpksdsws)
+BU_SPE2_2(EVPKSHSBS,		"evpkshsbs",		MISC,   spe2_evpkshsbs)
+BU_SPE2_2(EVPKSHUBS,		"evpkshubs",		MISC,   spe2_evpkshubs)
+BU_SPE2_2(EVPKSWGSHEFRS,	"evpkswgshefrs",	MISC,   spe2_evpkswgshefrs)
+BU_SPE2_2(EVPKSWGSWFRS,		"evpkswgswfrs",		MISC,   spe2_evpkswgswfrs)
+BU_SPE2_2(EVPKSWSHFRS,		"evpkswshfrs",		MISC,   spe2_evpkswshfrs)
+BU_SPE2_2(EVPKSWSHILVFRS,	"evpkswshilvfrs",	MISC,   spe2_evpkswshilvfrs)
+BU_SPE2_2(EVPKSWSHILVS,		"evpkswshilvs",		MISC,   spe2_evpkswshilvs)
+BU_SPE2_2(EVPKSWSHS,		"evpkswshs",		MISC,   spe2_evpkswshs)
+BU_SPE2_2(EVPKSWUHS,		"evpkswuhs",		MISC,   spe2_evpkswuhs)
+BU_SPE2_2(EVPKUDUWS,		"evpkuduws",		MISC,   spe2_evpkuduws)
+BU_SPE2_2(EVPKUHUBS,		"evpkuhubs",		MISC,   spe2_evpkuhubs)
+BU_SPE2_2(EVPKUWUHS,		"evpkuwuhs",		MISC,   spe2_evpkuwuhs)
+BU_SPE2_1(EVPOPCNTB,		"evpopcntb",		MISC,   spe2_evpopcntb)
+BU_SPE2_2(EVRLB,		"evrlb",		MISC,   spe2_evrlb)
+BU_SPE2_2(EVRLBI,		"evrlbi",		MISC,   spe2_evrlbi)
+BU_SPE2_2(EVRLH,		"evrlh",		MISC,   spe2_evrlh)
+BU_SPE2_2(EVRLHI,		"evrlhi",		MISC,   spe2_evrlhi)
+
+BU_SPE2_1(EVRNDDNW,		"evrnddnw",		CONST,	spe2_evrnddnw)
+BU_SPE2_1(EVRNDDNWSS,		"evrnddnwss",		CONST,	spe2_evrnddnwss)
+BU_SPE2_1(EVRNDDNWUS,		"evrnddnwus",		CONST,	spe2_evrnddnwus)
+BU_SPE2_1(EVRNDDW,		"evrnddw",		CONST,	spe2_evrnddw)
+BU_SPE2_1(EVRNDDWSS,		"evrnddwss",		CONST,	spe2_evrnddwss)
+BU_SPE2_1(EVRNDDWUS,		"evrnddwus",		CONST,	spe2_evrnddwus)
+BU_SPE2_1(EVRNDHB,		"evrndhb",		CONST,	spe2_evrndhb)
+BU_SPE2_1(EVRNDHBSS,		"evrndhbss",		CONST,	spe2_evrndhbss)
+BU_SPE2_1(EVRNDHBUS,		"evrndhbus",		CONST,	spe2_evrndhbus)
+BU_SPE2_1(EVRNDHNB,		"evrndhnb",		CONST,	spe2_evrndhnb)
+BU_SPE2_1(EVRNDHNBSS,		"evrndhnbss",		CONST,	spe2_evrndhnbss)
+BU_SPE2_1(EVRNDHNBUS,		"evrndhnbus",		CONST,	spe2_evrndhnbus)
+BU_SPE2_1(EVRNDWH,		"evrndwh",		CONST,	spe2_evrndwh)
+BU_SPE2_1(EVRNDWHSS,		"evrndwhss",		CONST,	spe2_evrndwhss)
+BU_SPE2_1(EVRNDWHUS,		"evrndwhus",		CONST,	spe2_evrndwhus)
+BU_SPE2_1(EVRNDWNH,		"evrndwnh",		CONST,	spe2_evrndwnh)
+BU_SPE2_1(EVRNDWNHSS,		"evrndwnhss",		CONST,	spe2_evrndwnhss)
+BU_SPE2_1(EVRNDWNHUS,		"evrndwnhus",		CONST,	spe2_evrndwnhus)
+BU_SPE2_2(EVSAD2SH,		"evsad2sh",		MISC,	spe2_evsad2sh)
+BU_SPE2_2(EVSAD2SHA,		"evsad2sha",		MISC,	spe2_evsad2sha)
+BU_SPE2_2(EVSAD2SHAAW,		"evsad2shaaw",		MISC,	spe2_evsad2shaaw)
+BU_SPE2_2(EVSAD2UH,		"evsad2uh",		MISC,	spe2_evsad2uh)
+BU_SPE2_2(EVSAD2UHA,		"evsad2uha",		MISC,	spe2_evsad2uha)
+BU_SPE2_2(EVSAD2UHAAW,		"evsad2uhaaw",		MISC,	spe2_evsad2uhaaw)
+BU_SPE2_2(EVSAD4SB,		"evsad4sb",		MISC,	spe2_evsad4sb)
+BU_SPE2_2(EVSAD4SBA,		"evsad4sba",		MISC,	spe2_evsad4sba)
+BU_SPE2_2(EVSAD4SBAAW,		"evsad4sbaaw",		MISC,	spe2_evsad4sbaaw)
+BU_SPE2_2(EVSAD4UB,		"evsad4ub",		MISC,	spe2_evsad4ub)
+BU_SPE2_2(EVSAD4UBA,		"evsad4uba",		MISC,	spe2_evsad4uba)
+BU_SPE2_2(EVSAD4UBAAW,		"evsad4ubaaw",		MISC,	spe2_evsad4ubaaw)
+BU_SPE2_2(EVSADSW,		"evsadsw",		MISC,	spe2_evsadsw)
+BU_SPE2_2(EVSADSWA,		"evsadswa",		MISC,	spe2_evsadswa)
+BU_SPE2_2(EVSADSWAA,		"evsadswaa",		MISC,	spe2_evsadswaa)
+BU_SPE2_2(EVSADUW,		"evsaduw",		MISC,	spe2_evsaduw)
+BU_SPE2_2(EVSADUWA,		"evsaduwa",		MISC,	spe2_evsaduwa)
+BU_SPE2_2(EVSADUWAA,		"evsaduwaa",		MISC,	spe2_evsaduwaa)
+BU_SPE2_1(EVSATSBUB,		"evsatsbub",		MISC,   spe2_evsatsbub)
+BU_SPE2_1(EVSATSDSW,		"evsatsdsw",		MISC,   spe2_evsatsdsw)
+BU_SPE2_1(EVSATSDUW,		"evsatsduw",		MISC,   spe2_evsatsduw)
+BU_SPE2_1(EVSATSHSB,		"evsatshsb",		MISC,   spe2_evsatshsb)
+BU_SPE2_1(EVSATSHUB,		"evsatshub",		MISC,   spe2_evsatshub)
+BU_SPE2_1(EVSATSHUH,		"evsatshuh",		MISC,   spe2_evsatshuh)
+BU_SPE2_1(EVSATSWGSDF,		"evsatswgsdf",		MISC,   spe2_evsatswgsdf)
+BU_SPE2_1(EVSATSWSH,		"evsatswsh",		MISC,   spe2_evsatswsh)
+BU_SPE2_1(EVSATSWUH,		"evsatswuh",		MISC,   spe2_evsatswuh)
+BU_SPE2_1(EVSATSWUW,		"evsatswuw",		MISC,   spe2_evsatswuw)
+BU_SPE2_1(EVSATUBSB,		"evsatubsb",		MISC,   spe2_evsatubsb)
+BU_SPE2_1(EVSATUDUW,		"evsatuduw",		MISC,   spe2_evsatuduw)
+BU_SPE2_1(EVSATUHSH,		"evsatuhsh",		MISC,   spe2_evsatuhsh)
+BU_SPE2_1(EVSATUHUB,		"evsatuhub",		MISC,   spe2_evsatuhub)
+BU_SPE2_1(EVSATUWSW,		"evsatuwsw",		MISC,   spe2_evsatuwsw)
+BU_SPE2_1(EVSATUWUH,		"evsatuwuh",		MISC,   spe2_evsatuwuh)
+
+BU_SPE2_2(EVSETEQB_RC,		"evseteqb_rc",		MISC,   spe2_evseteqb_rc)
+BU_SPE2_2(EVSETEQB,		"evseteqb",		MISC,   spe2_evseteqb)
+BU_SPE2_2(EVSETEQH_RC,		"evseteqh_rc",		MISC,   spe2_evseteqh_rc)
+BU_SPE2_2(EVSETEQH,		"evseteqh",		MISC,   spe2_evseteqh)
+BU_SPE2_2(EVSETEQW_RC,		"evseteqw_rc",		MISC,   spe2_evseteqw_rc)
+BU_SPE2_2(EVSETEQW,		"evseteqw",		MISC,   spe2_evseteqw)
+BU_SPE2_2(EVSETGTBS_RC,		"evsetgtbs_rc",		MISC,   spe2_evsetgtbs_rc)
+BU_SPE2_2(EVSETGTBS,		"evsetgtbs",		MISC,   spe2_evsetgtbs)
+BU_SPE2_2(EVSETGTBU_RC,		"evsetgtbu_rc",		MISC,   spe2_evsetgtbu_rc)
+BU_SPE2_2(EVSETGTBU,		"evsetgtbu",		MISC,   spe2_evsetgtbu)
+BU_SPE2_2(EVSETGTHS_RC,		"evsetgths_rc",		MISC,   spe2_evsetgths_rc)
+BU_SPE2_2(EVSETGTHS,		"evsetgths",		MISC,   spe2_evsetgths)
+BU_SPE2_2(EVSETGTHU_RC,		"evsetgthu_rc",		MISC,   spe2_evsetgthu_rc)
+BU_SPE2_2(EVSETGTHU,		"evsetgthu",		MISC,   spe2_evsetgthu)
+BU_SPE2_2(EVSETGTWS_RC,		"evsetgtws_rc",		MISC,   spe2_evsetgtws_rc)
+BU_SPE2_2(EVSETGTWS,		"evsetgtws",		MISC,   spe2_evsetgtws)
+BU_SPE2_2(EVSETGTWU_RC,		"evsetgtwu_rc",		MISC,   spe2_evsetgtwu_rc)
+BU_SPE2_2(EVSETGTWU,		"evsetgtwu",		MISC,   spe2_evsetgtwu)
+BU_SPE2_2(EVSETLTBS_RC,		"evsetltbs_rc",		MISC,   spe2_evsetltbs_rc)
+BU_SPE2_2(EVSETLTBS,		"evsetltbs",		MISC,   spe2_evsetltbs)
+BU_SPE2_2(EVSETLTBU_RC,		"evsetltbu_rc",		MISC,   spe2_evsetltbu_rc)
+BU_SPE2_2(EVSETLTBU,		"evsetltbu",		MISC,   spe2_evsetltbu)
+BU_SPE2_2(EVSETLTHS_RC,		"evsetlths_rc",		MISC,   spe2_evsetlths_rc)
+BU_SPE2_2(EVSETLTHS,		"evsetlths",		MISC,   spe2_evsetlths)
+BU_SPE2_2(EVSETLTHU_RC,		"evsetlthu_rc",		MISC,   spe2_evsetlthu_rc)
+BU_SPE2_2(EVSETLTHU,		"evsetlthu",		MISC,   spe2_evsetlthu)
+BU_SPE2_2(EVSETLTWS_RC,		"evsetltws_rc",		MISC,   spe2_evsetltws_rc)
+BU_SPE2_2(EVSETLTWS,		"evsetltws",		MISC,   spe2_evsetltws)
+BU_SPE2_2(EVSETLTWU_RC,		"evsetltwu_rc",		MISC,   spe2_evsetltwu_rc)
+BU_SPE2_2(EVSETLTWU,		"evsetltwu",		MISC,   spe2_evsetltwu)
+BU_SPE2_2(EVSL,			"evsl",			MISC,   spe2_evsl)
+BU_SPE2_2(EVSLI,		"evsli",		MISC,	spe2_evsli)
+BU_SPE2_2(EVSLB,		"evslb",		MISC,   spe2_evslb)
+BU_SPE2_2(EVSLBI,		"evslbi",		MISC,	spe2_evslbi)
+BU_SPE2_2(EVSLH,		"evslh",		MISC,	spe2_evslh)
+BU_SPE2_2(EVSLHI,		"evslhi",		MISC,	spe2_evslhi)
+BU_SPE2_2(EVSLOI,		"evsloi",		MISC,	spe2_evsloi)
+
+BU_SPE2_2(EVSPLATB,		"evsplatb",		MISC,	spe2_evsplatb)
+
+// Those splat builtins with 1 argument are expanded manually
+BU_SPE2_X(EVSPLATFIA,	        "evsplatfia",		MISC)
+BU_SPE2_X(EVSPLATFIB,		"evsplatfib",		MISC)
+BU_SPE2_X(EVSPLATFIBA,		"evsplatfiba",		MISC)
+BU_SPE2_X(EVSPLATFIBO,		"evsplatfibo",		MISC)
+BU_SPE2_X(EVSPLATFIBOA,		"evsplatfiboa",		MISC)
+BU_SPE2_X(EVSPLATFID,		"evsplatfid",		MISC)
+BU_SPE2_X(EVSPLATFIDA,		"evsplatfida",		MISC)
+BU_SPE2_X(EVSPLATFIH,		"evsplatfih",		MISC)
+BU_SPE2_X(EVSPLATFIHA,		"evsplatfiha",		MISC)
+BU_SPE2_X(EVSPLATFIHO,		"evsplatfiho",		MISC)
+BU_SPE2_X(EVSPLATFIHOA,		"evsplatfihoa",		MISC)
+BU_SPE2_X(EVSPLATFIO,		"evsplatfio",		MISC)
+BU_SPE2_X(EVSPLATFIOA,		"evsplatfioa",		MISC)
+BU_SPE2_2(EVSPLATH,		"evsplath",		MISC,   spe2_evsplath)
+BU_SPE2_X(EVSPLATIA,		"evsplatia",		MISC)
+BU_SPE2_X(EVSPLATIB,		"evsplatib",		MISC)
+BU_SPE2_X(EVSPLATIBA,		"evsplatiba",		MISC)
+BU_SPE2_X(EVSPLATIBE,		"evsplatibe",		MISC)
+BU_SPE2_X(EVSPLATIBEA,		"evsplatibea",		MISC)
+BU_SPE2_X(EVSPLATID,		"evsplatid",		MISC)
+BU_SPE2_X(EVSPLATIDA,		"evsplatida",		MISC)
+BU_SPE2_X(EVSPLATIE,		"evsplatie",		MISC)
+BU_SPE2_X(EVSPLATIEA,		"evsplatiea",		MISC)
+BU_SPE2_X(EVSPLATIH,		"evsplatih",		MISC)
+BU_SPE2_X(EVSPLATIHA,		"evsplatiha",		MISC)
+BU_SPE2_X(EVSPLATIHE,		"evsplatihe",		MISC)
+BU_SPE2_X(EVSPLATIHEA,		"evsplatihea",		MISC)
+
+BU_SPE2_2(EVSRBIS,		"evsrbis",		MISC,   spe2_evsrbis)
+BU_SPE2_2(EVSRBIU,		"evsrbiu",		MISC,   spe2_evsrbiu)
+BU_SPE2_2(EVSRBS,		"evsrbs",		MISC,   spe2_evsrbs)
+BU_SPE2_2(EVSRBU,		"evsrbu",		MISC,   spe2_evsrbu)
+BU_SPE2_2(EVSRHIS,		"evsrhis",		MISC,   spe2_evsrhis)
+BU_SPE2_2(EVSRHIU,		"evsrhiu",		MISC,   spe2_evsrhiu)
+BU_SPE2_2(EVSRHS,		"evsrhs",		MISC,   spe2_evsrhs)
+BU_SPE2_2(EVSRHU,		"evsrhu",		MISC,   spe2_evsrhu)
+BU_SPE2_2(EVSRIS,		"evsris",		MISC,   spe2_evsris)
+BU_SPE2_2(EVSRIU,		"evsriu",		MISC,   spe2_evsriu)
+BU_SPE2_2(EVSROIS,		"evsrois",		MISC,   spe2_evsrois)
+BU_SPE2_2(EVSROIU,		"evsroiu",		MISC,   spe2_evsroiu)
+BU_SPE2_2(EVSRS,		"evsrs",		MISC,   spe2_evsrs)
+BU_SPE2_2(EVSRU,		"evsru",		MISC,   spe2_evsru)
+
+/* SPE2 Stores */
+BU_SPE2_X(EVSTDB,		"evstdb",		MISC)
+BU_SPE2_X(EVSTDBX,		"evstdbx",		MISC)
+BU_SPE2_X(EVSTHB,		"evsthb",		MISC)
+BU_SPE2_X(EVSTHBX,		"evsthbx",		MISC)
+BU_SPE2_X(EVSTWB,		"evstwb",		MISC)
+BU_SPE2_X(EVSTWBX,		"evstwbx",		MISC)
+BU_SPE2_X(EVSTWBE,		"evstwbe",		MISC)
+BU_SPE2_X(EVSTWBEX,		"evstwbex",		MISC)
+BU_SPE2_X(EVSTWBO,		"evstwbo",		MISC)
+BU_SPE2_X(EVSTWBOX,		"evstwbox",		MISC)
+
+BU_SPE2_2(EVSUBF2ADD2H,		"evsubf2add2h",		CONST,	spe2_evsubf2add2h)
+BU_SPE2_2(EVSUBF2ADD2HSS,	"evsubf2add2hss",	CONST,	spe2_evsubf2add2hss)
+BU_SPE2_2(EVSUBFADDH,		"evsubfaddh",		CONST,	spe2_evsubfaddh)
+BU_SPE2_2(EVSUBFADDHSS,		"evsubfaddhss",		CONST,	spe2_evsubfaddhss)
+BU_SPE2_2(EVSUBFADDHX,		"evsubfaddhx",		CONST,	spe2_evsubfaddhx)
+BU_SPE2_2(EVSUBFADDHXSS,	"evsubfaddhxss",	CONST,	spe2_evsubfaddhxss)
+BU_SPE2_2(EVSUBFADDW,		"evsubfaddw",		CONST,	spe2_evsubfaddw)
+BU_SPE2_2(EVSUBFADDWSS,		"evsubfaddwss",		CONST,	spe2_evsubfaddwss)
+BU_SPE2_2(EVSUBFADDWX,		"evsubfaddwx",		CONST,	spe2_evsubfaddwx)
+BU_SPE2_2(EVSUBFADDWXSS,	"evsubfaddwxss",	CONST,	spe2_evsubfaddwxss)
+BU_SPE2_2(EVSUBFB,		"evsubfb",		CONST,	spe2_evsubfb)
+BU_SPE2_2(EVSUBFBSS,		"evsubfbss",		CONST,	spe2_evsubfbss)
+BU_SPE2_2(EVSUBFBUS,		"evsubfbus",		CONST,	spe2_evsubfbus)
+BU_SPE2_2(EVSUBFD,		"evsubfd",		CONST,	spe2_evsubfd)
+BU_SPE2_2(EVSUBFDSS,		"evsubfdss",		CONST,	spe2_evsubfdss)
+BU_SPE2_2(EVSUBFDUS,		"evsubfdus",		CONST,	spe2_evsubfdus)
+BU_SPE2_2(EVSUBFH,		"evsubfh",		CONST,	spe2_evsubfh)
+BU_SPE2_2(EVSUBFHHISW,		"evsubfhhisw",		CONST,	spe2_evsubfhhisw)
+BU_SPE2_2(EVSUBFHHIUW,		"evsubfhhiuw",		CONST,	spe2_evsubfhhiuw)
+BU_SPE2_2(EVSUBFHLOSW,		"evsubfhlosw",		CONST,	spe2_evsubfhlosw)
+BU_SPE2_2(EVSUBFHLOUW,		"evsubfhlouw",		CONST,	spe2_evsubfhlouw)
+BU_SPE2_2(EVSUBFHSS,		"evsubfhss",		CONST,	spe2_evsubfhss)
+BU_SPE2_2(EVSUBFHUS,		"evsubfhus",		CONST,	spe2_evsubfhus)
+BU_SPE2_2(EVSUBFHX,		"evsubfhx",		CONST,	spe2_evsubfhx)
+BU_SPE2_2(EVSUBFHXSS,		"evsubfhxss",		CONST,	spe2_evsubfhxss)
+BU_SPE2_2(EVSUBFHXUS,		"evsubfhxus",		CONST,	spe2_evsubfhxus)
+BU_SPE2_1(EVSUBFSMIAA,		"evsubfsmiaa",		CONST,	spe2_evsubfsmiaa)
+
+BU_SPE2_1(EVSUBFSSIAA,		"evsubfssiaa",		CONST,	spe2_evsubfssiaa)
+
+BU_SPE2_1(EVSUBFUSIAA,		"evsubfusiaa",		CONST,	spe2_evsubfusiaa)
+
+BU_SPE2_2(EVSUBFWEGSF,		"evsubfwegsf",		CONST,	spe2_evsubfwegsf)
+BU_SPE2_2(EVSUBFWEGSI,		"evsubfwegsi",		CONST,	spe2_evsubfwegsi)
+BU_SPE2_2(EVSUBFWOGSF,		"evsubfwogsf",		CONST,	spe2_evsubfwogsf)
+BU_SPE2_2(EVSUBFWOGSI,		"evsubfwogsi",		CONST,	spe2_evsubfwogsi)
+BU_SPE2_2(EVSUBFWSS,		"evsubfwss",		CONST,	spe2_evsubfwss)
+BU_SPE2_2(EVSUBFWUS,		"evsubfwus",		CONST,	spe2_evsubfwus)
+BU_SPE2_2(EVSUBFWX,		"evsubfwx",		CONST,	spe2_evsubfwx)
+BU_SPE2_2(EVSUBFWXSS,		"evsubfwxss",		CONST,	spe2_evsubfwxss)
+BU_SPE2_2(EVSUBFWXUS,		"evsubfwxus",		CONST,	spe2_evsubfwxus)
+BU_SPE2_2(EVSUBIFB,		"evsubifb",		MISC,	spe2_evsubifb)
+BU_SPE2_2(EVSUBIFH,		"evsubifh",		MISC,	spe2_evsubifh)
+
+BU_SPE2_1(EVSUM2HIS,		"evsum2his",		MISC,   spe2_evsum2his)
+BU_SPE2_1(EVSUM2HISA,		"evsum2hisa",		MISC,   spe2_evsum2hisa)
+BU_SPE2_1(EVSUM2HISAAW,		"evsum2hisaaw",		MISC,   spe2_evsum2hisaaw)
+BU_SPE2_1(EVSUM2HS,		"evsum2hs",		MISC,   spe2_evsum2hs)
+BU_SPE2_1(EVSUM2HSA,		"evsum2hsa",		MISC,   spe2_evsum2hsa)
+BU_SPE2_1(EVSUM2HSAAW,		"evsum2hsaaw",		MISC,   spe2_evsum2hsaaw)
+BU_SPE2_1(EVSUM2HU,		"evsum2hu",		MISC,   spe2_evsum2hu)
+BU_SPE2_1(EVSUM2HUA,		"evsum2hua",		MISC,   spe2_evsum2hua)
+BU_SPE2_1(EVSUM2HUAAW,		"evsum2huaaw",		MISC,   spe2_evsum2huaaw)
+BU_SPE2_1(EVSUM4BS,		"evsum4bs",		MISC,   spe2_evsum4bs)
+BU_SPE2_1(EVSUM4BSA,		"evsum4bsa",		MISC,   spe2_evsum4bsa)
+BU_SPE2_1(EVSUM4BSAAW,		"evsum4bsaaw",		MISC,   spe2_evsum4bsaaw)
+BU_SPE2_1(EVSUM4BU,		"evsum4bu",		MISC,   spe2_evsum4bu)
+BU_SPE2_1(EVSUM4BUA,		"evsum4bua",		MISC,   spe2_evsum4bua)
+BU_SPE2_1(EVSUM4BUAAW,		"evsum4buaaw",		MISC,   spe2_evsum4buaaw)
+BU_SPE2_1(EVSUMWS,		"evsumws",		MISC,   spe2_evsumws)
+BU_SPE2_1(EVSUMWSA,		"evsumwsa",		MISC,   spe2_evsumwsa)
+BU_SPE2_1(EVSUMWSAA,		"evsumwsaa",		MISC,   spe2_evsumwsaa)
+BU_SPE2_1(EVSUMWU,		"evsumwu",		MISC,   spe2_evsumwu)
+BU_SPE2_1(EVSUMWUA,		"evsumwua",		MISC,   spe2_evsumwua)
+BU_SPE2_1(EVSUMWUAA,		"evsumwuaa",		MISC,   spe2_evsumwuaa)
+BU_SPE2_2(EVSWAPBHILO,		"evswapbhilo",		MISC,   spe2_evswapbhilo)
+BU_SPE2_2(EVSWAPBLOHI,		"evswapblohi",		MISC,   spe2_evswapblohi)
+BU_SPE2_2(EVSWAPHE,		"evswaphe",		MISC,   spe2_evswaphe)
+BU_SPE2_2(EVSWAPHHI,		"evswaphhi",		MISC,   spe2_evswaphhi)
+BU_SPE2_2(EVSWAPHHILO,		"evswaphhilo",		MISC,   spe2_evswaphhilo)
+BU_SPE2_2(EVSWAPHLO,		"evswaphlo",		MISC,   spe2_evswaphlo)
+BU_SPE2_2(EVSWAPHLOHI,		"evswaphlohi",		MISC,   spe2_evswaphlohi)
+BU_SPE2_2(EVSWAPHO,		"evswapho",		MISC,   spe2_evswapho)
+BU_SPE2_1(EVUNPKHIBSI,		"evunpkhibsi",		MISC,   spe2_evunpkhibsi)
+BU_SPE2_1(EVUNPKHIBUI,		"evunpkhibui",		MISC,   spe2_evunpkhibui)
+BU_SPE2_1(EVUNPKHIHF,		"evunpkhihf",		MISC,   spe2_evunpkhihf)
+BU_SPE2_1(EVUNPKHIHSI,		"evunpkhihsi",		MISC,   spe2_evunpkhihsi)
+BU_SPE2_1(EVUNPKHIHUI,		"evunpkhihui",		MISC,   spe2_evunpkhihui)
+BU_SPE2_1(EVUNPKHIWGSF,		"evunpkhiwgsf",		MISC,   spe2_evunpkhiwgsf)
+BU_SPE2_1(EVUNPKLOBSI,		"evunpklobsi",		MISC,   spe2_evunpklobsi)
+BU_SPE2_1(EVUNPKLOBUI,		"evunpklobui",		MISC,   spe2_evunpklobui)
+BU_SPE2_1(EVUNPKLOHF,		"evunpklohf",		MISC,   spe2_evunpklohf)
+BU_SPE2_1(EVUNPKLOHSI,		"evunpklohsi",		MISC,   spe2_evunpklohsi)
+BU_SPE2_1(EVUNPKLOHUI,		"evunpklohui",		MISC,   spe2_evunpklohui)
+BU_SPE2_1(EVUNPKLOWGSF,		"evunpklowgsf",		MISC,   spe2_evunpklowgsf)
+
+BU_SPE2_3(EVXTRB,		"evxtrb",		MISC,   spe2_evxtrb)
+BU_SPE2_3(EVXTRD,		"evxtrd",		MISC,   spe2_evxtrd)
+BU_SPE2_3(EVXTRH,		"evxtrh",		MISC,   spe2_evxtrh)
+
+/* EFS2 builtins */
+BU_SPE2_2(EVFSADDSUB,		"evfsaddsub",		MISC,   spe2_evfsaddsub)
+BU_SPE2_2(EVFSADDSUBX,		"evfsaddsubx",		MISC,   spe2_evfsaddsubx)
+BU_SPE2_2(EVFSADDX,		"evfsaddx",		MISC,   spe2_evfsaddx)
+BU_SPE2_1(EVFSCFH,		"evfscfh",		MISC,   spe2_evfscfh)
+BU_SPE2_1(EVFSCTH,		"evfscth",		MISC,   spe2_evfscth)
+BU_SPE2_2(EVFSDIFF,		"evfsdiff",		MISC,   spe2_evfsdiff)
+BU_SPE2_2(EVFSDIFFSUM,		"evfsdiffsum",		MISC,   spe2_evfsdiffsum)
+BU_SPE2_2(EVFSMAX,		"evfsmax",		MISC,   spe2_evfsmax)
+BU_SPE2_2(EVFSMIN,		"evfsmin",		MISC,   spe2_evfsmin)
+BU_SPE2_2(EVFSMULE,		"evfsmule",		MISC,   spe2_evfsmule)
+BU_SPE2_2(EVFSMULO,		"evfsmulo",		MISC,   spe2_evfsmulo)
+BU_SPE2_2(EVFSMULX,		"evfsmulx",		MISC,   spe2_evfsmulx)
+BU_SPE2_1(EVFSSQRT,		"evfssqrt",		MISC,   spe2_evfssqrt)
+BU_SPE2_2(EVFSSUBADD,		"evfssubadd",		MISC,   spe2_evfssubadd)
+BU_SPE2_2(EVFSSUBADDX,		"evfssubaddx",		MISC,   spe2_evfssubaddx)
+BU_SPE2_2(EVFSSUBX,		"evfssubx",		MISC,   spe2_evfssubx)
+BU_SPE2_2(EVFSSUM,		"evfssum",		MISC,   spe2_evfssum)
+BU_SPE2_2(EVFSSUMDIFF,		"evfssumdiff",		MISC,   spe2_evfssumdiff)
+	  
+/* SPE2 predicate builtins.  */
+BU_SPE2_P(EVCMPEQD,		"evcmpeqd",		MISC,	spe2_evcmpeqd)
+BU_SPE2_P(EVCMPGTDS,		"evcmpgtds",		MISC,	spe2_evcmpgtds)
+BU_SPE2_P(EVCMPGTDU,		"evcmpgtdu",		MISC,	spe2_evcmpgtdu)
+BU_SPE2_P(EVCMPLTDS,		"evcmpltds",		MISC,	spe2_evcmpltds)
+BU_SPE2_P(EVCMPLTDU,		"evcmpltdu",		MISC,	spe2_evcmpltdu)
+
+/* SPE2 evsel builtins.  */
+BU_SPE2_E(EVSEL_CMPEQD,		"evselect_eqd",		MISC,   spe2_evcmpeqd)
+BU_SPE2_E(EVSEL_CMPGTDS,	"evselect_gtds",	MISC,   spe2_evcmpgtds)
+BU_SPE2_E(EVSEL_CMPGTDU,	"evselect_gtdu",	MISC,   spe2_evcmpgtdu)
+BU_SPE2_E(EVSEL_CMPLTDS,	"evselect_ltds",	MISC,   spe2_evcmpltds)
+BU_SPE2_E(EVSEL_CMPLTDU,	"evselect_ltdu",	MISC,   spe2_evcmpltdu)
diff --git a/gcc/config/rs6000/rs6000-c.c b/gcc/config/rs6000/rs6000-c.c
index 9ffb55d..d5e12cb 100644
--- a/gcc/config/rs6000/rs6000-c.c
+++ b/gcc/config/rs6000/rs6000-c.c
@@ -374,6 +374,8 @@ rs6000_target_modify_macros (bool define_p, HOST_WIDE_INT flags,
   /* options from the builtin masks.  */
   if ((bu_mask & RS6000_BTM_SPE) != 0)
     rs6000_define_or_undefine_macro (define_p, "__SPE__");
+  if ((bu_mask & RS6000_BTM_SPE2) != 0)
+    rs6000_define_or_undefine_macro (define_p, "__SPE2__");  
   if ((bu_mask & RS6000_BTM_LSP) != 0) {
     rs6000_define_or_undefine_macro (define_p, "__LSP_APU__");
     /* Implement irregular LSP builtins as macros */
diff --git a/gcc/config/rs6000/rs6000.c b/gcc/config/rs6000/rs6000.c
index fae7e11..3260c30 100644
--- a/gcc/config/rs6000/rs6000.c
+++ b/gcc/config/rs6000/rs6000.c
@@ -1020,11 +1020,13 @@ struct processor_costs ppca2_cost = {
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -1046,6 +1048,9 @@ struct processor_costs ppca2_cost = {
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)  \
   { NAME, ICODE, MASK, ATTR },
 
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)  \
+  { NAME, ICODE, MASK, ATTR },
+
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)  \
   { NAME, ICODE, MASK, ATTR },
 
@@ -1061,6 +1066,9 @@ struct processor_costs ppca2_cost = {
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)  \
   { NAME, ICODE, MASK, ATTR },
 
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)  \
+  { NAME, ICODE, MASK, ATTR },
+
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)  \
   { NAME, ICODE, MASK, ATTR },
 
@@ -1085,11 +1093,13 @@ static const struct rs6000_builtin_info_type rs6000_builtin_info[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -1130,6 +1140,7 @@ static void paired_init_builtins (void);
 static rtx paired_expand_predicate_builtin (enum insn_code, tree, rtx);
 static void spe_init_builtins (void);
 static void lsp_init_builtins (void);
+static void spe2_init_builtins (void);
 static void htm_init_builtins (void);
 static rtx spe_expand_predicate_builtin (enum insn_code, tree, rtx);
 static rtx spe_expand_evsel_builtin (enum insn_code, tree, rtx);
@@ -3151,6 +3162,7 @@ rs6000_builtin_mask_calculate (void)
           | ((TARGET_ALTIVEC2)              ? RS6000_BTM_ALTIVEC2  : 0)
 	  | ((TARGET_VSX)		    ? RS6000_BTM_VSX	   : 0)
 	  | ((TARGET_SPE)		    ? RS6000_BTM_SPE	   : 0)
+	  | ((TARGET_SPE2)		    ? RS6000_BTM_SPE2	   : 0)
 	  | ((TARGET_LSP)		    ? RS6000_BTM_LSP	   : 0)
 	  | ((TARGET_PAIRED_FLOAT)	    ? RS6000_BTM_PAIRED	   : 0)
 	  | ((TARGET_FRE)		    ? RS6000_BTM_FRE	   : 0)
@@ -3351,6 +3363,13 @@ rs6000_option_override_internal (bool global_init_p)
          : 0);
   }
 
+  if (global_options_set.x_rs6000_spe2)
+    {
+      /* enable SPE if mspe2 option is used */
+      rs6000_spe = 1;
+      global_options_set.x_rs6000_spe = 1;
+    }
+
   if (global_options_set.x_rs6000_spe_abi
       && rs6000_spe_abi
       && !TARGET_SPE_ABI)
@@ -11656,11 +11675,13 @@ def_builtin (const char *name, tree type, enum rs6000_builtins code)
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11672,11 +11693,13 @@ def_builtin (const char *name, tree type, enum rs6000_builtins code)
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11693,11 +11716,13 @@ static const struct builtin_description bdesc_3arg[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11709,11 +11734,13 @@ static const struct builtin_description bdesc_3arg[] =
   { MASK, ICODE, NAME, ENUM },
 
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11730,11 +11757,13 @@ static const struct builtin_description bdesc_dst[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11746,11 +11775,13 @@ static const struct builtin_description bdesc_dst[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11765,11 +11796,13 @@ static const struct builtin_description bdesc_2arg[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11779,6 +11812,7 @@ static const struct builtin_description bdesc_2arg[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE) \
@@ -11786,6 +11820,7 @@ static const struct builtin_description bdesc_2arg[] =
 
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11803,11 +11838,13 @@ static const struct builtin_description bdesc_altivec_preds[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11817,6 +11854,7 @@ static const struct builtin_description bdesc_altivec_preds[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
@@ -11824,6 +11862,7 @@ static const struct builtin_description bdesc_altivec_preds[] =
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE) \
   { MASK, ICODE, NAME, ENUM },
 
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11832,6 +11871,46 @@ static const struct builtin_description bdesc_spe_predicates[] =
 #include "rs6000-builtin.def"
 };
 
+/* SPE2 predicates.  */
+#undef RS6000_BUILTIN_1
+#undef RS6000_BUILTIN_2
+#undef RS6000_BUILTIN_3
+#undef RS6000_BUILTIN_A
+#undef RS6000_BUILTIN_D
+#undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
+#undef RS6000_BUILTIN_EL
+#undef RS6000_BUILTIN_H
+#undef RS6000_BUILTIN_P
+#undef RS6000_BUILTIN_Q
+#undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
+#undef RS6000_BUILTIN_SL
+#undef RS6000_BUILTIN_X
+
+#define RS6000_BUILTIN_1(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_2(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_3(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE) \
+  { MASK, ICODE, NAME, ENUM },
+
+#define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
+
+static const struct builtin_description bdesc_spe2_predicates[] =
+{
+#include "rs6000-builtin.def"
+};
+
 /* SPE evsel predicates.  */
 #undef RS6000_BUILTIN_1
 #undef RS6000_BUILTIN_2
@@ -11839,11 +11918,13 @@ static const struct builtin_description bdesc_spe_predicates[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11855,11 +11936,13 @@ static const struct builtin_description bdesc_spe_predicates[] =
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE) \
   { MASK, ICODE, NAME, ENUM },
 
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11868,6 +11951,46 @@ static const struct builtin_description bdesc_spe_evsel[] =
 #include "rs6000-builtin.def"
 };
 
+/* SPE2 evsel predicates.  */
+#undef RS6000_BUILTIN_1
+#undef RS6000_BUILTIN_2
+#undef RS6000_BUILTIN_3
+#undef RS6000_BUILTIN_A
+#undef RS6000_BUILTIN_D
+#undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
+#undef RS6000_BUILTIN_EL
+#undef RS6000_BUILTIN_H
+#undef RS6000_BUILTIN_P
+#undef RS6000_BUILTIN_Q
+#undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
+#undef RS6000_BUILTIN_SL
+#undef RS6000_BUILTIN_X
+
+#define RS6000_BUILTIN_1(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_2(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_3(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE) \
+  { MASK, ICODE, NAME, ENUM },
+
+#define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
+
+static const struct builtin_description bdesc_spe2_evsel[] =
+{
+#include "rs6000-builtin.def"
+};
+
 /* PAIRED predicates.  */
 #undef RS6000_BUILTIN_1
 #undef RS6000_BUILTIN_2
@@ -11875,11 +11998,13 @@ static const struct builtin_description bdesc_spe_evsel[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11889,6 +12014,7 @@ static const struct builtin_description bdesc_spe_evsel[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
@@ -11896,6 +12022,7 @@ static const struct builtin_description bdesc_spe_evsel[] =
   { MASK, ICODE, NAME, ENUM },
 
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11912,11 +12039,13 @@ static const struct builtin_description bdesc_paired_preds[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11928,11 +12057,13 @@ static const struct builtin_description bdesc_paired_preds[] =
 
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11950,11 +12081,13 @@ static const struct builtin_description bdesc_abs[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -11966,11 +12099,13 @@ static const struct builtin_description bdesc_abs[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -11986,11 +12121,13 @@ static const struct builtin_description bdesc_1arg[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -12000,6 +12137,7 @@ static const struct builtin_description bdesc_1arg[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE) \
   { MASK, ICODE, NAME, ENUM },
@@ -12007,6 +12145,7 @@ static const struct builtin_description bdesc_1arg[] =
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -12022,11 +12161,13 @@ static const struct builtin_description bdesc_htm[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -12036,6 +12177,7 @@ static const struct builtin_description bdesc_htm[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE) \
   { MASK, ICODE, NAME, ENUM },
 
@@ -12043,6 +12185,7 @@ static const struct builtin_description bdesc_htm[] =
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
 
@@ -12058,11 +12201,13 @@ static const struct builtin_description bdesc_lsp_evsel[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -12072,11 +12217,13 @@ static const struct builtin_description bdesc_lsp_evsel[] =
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE)
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE)
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE) \
   { MASK, ICODE, NAME, ENUM },
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE)
@@ -12092,11 +12239,13 @@ static const struct builtin_description bdesc_lsp_predicates[] =
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 
 /* Return true if a builtin function is overloaded.  */
@@ -12196,7 +12345,35 @@ rs6000_expand_unop_builtin (enum insn_code icode, tree exp, rtx target)
       || icode == CODE_FOR_spe_evsplatfi
       || icode == CODE_FOR_spe_evsplati
       || icode == CODE_FOR_lsp_zvsplatfih
-      || icode == CODE_FOR_lsp_zvsplatih)
+      || icode == CODE_FOR_lsp_zvsplatih
+      || icode == CODE_FOR_spe2_evsplatfia
+      || icode == CODE_FOR_spe2_evsplatfib
+      || icode == CODE_FOR_spe2_evsplatfiba
+      || icode == CODE_FOR_spe2_evsplatfibo
+      || icode == CODE_FOR_spe2_evsplatfiboa
+      || icode == CODE_FOR_spe2_evsplatfid
+      || icode == CODE_FOR_spe2_evsplatfida
+      || icode == CODE_FOR_spe2_evsplatfih
+      || icode == CODE_FOR_spe2_evsplatfiha
+      || icode == CODE_FOR_spe2_evsplatfiho
+      || icode == CODE_FOR_spe2_evsplatfihoa
+      || icode == CODE_FOR_spe2_evsplatfio
+      || icode == CODE_FOR_spe2_evsplatfioa
+      || icode == CODE_FOR_spe2_evsplatia
+      || icode == CODE_FOR_spe2_evsplatib
+      || icode == CODE_FOR_spe2_evsplatiba
+      || icode == CODE_FOR_spe2_evsplatibe
+      || icode == CODE_FOR_spe2_evsplatibea
+      || icode == CODE_FOR_spe2_evsplatid
+      || icode == CODE_FOR_spe2_evsplatida
+      || icode == CODE_FOR_spe2_evsplatie
+      || icode == CODE_FOR_spe2_evsplatiea
+      || icode == CODE_FOR_spe2_evsplatih
+      || icode == CODE_FOR_spe2_evsplatiha
+      || icode == CODE_FOR_spe2_evsplatihe
+      || icode == CODE_FOR_spe2_evsplatihea
+      || icode == CODE_FOR_spe2_evsubifb
+      || icode == CODE_FOR_spe2_evsubifh)
     {
       /* Only allow 5-bit *signed* literals.  */
       if (GET_CODE (op0) != CONST_INT
@@ -12319,7 +12496,23 @@ rs6000_expand_binop_builtin (enum insn_code icode, tree exp, rtx target)
       || icode == CODE_FOR_lsp_zlhhe
       || icode == CODE_FOR_lsp_zlhhos
       || icode == CODE_FOR_lsp_zlhhou
-      || icode == CODE_FOR_lsp_zlhhsplat)
+      || icode == CODE_FOR_lsp_zlhhsplat
+      || icode == CODE_FOR_spe2_evaddib
+      || icode == CODE_FOR_spe2_evaddih
+      || icode == CODE_FOR_spe2_evlbbsplatb
+      || icode == CODE_FOR_spe2_evldb
+      || icode == CODE_FOR_spe2_evlhhsplath
+      || icode == CODE_FOR_spe2_evlwbe
+      || icode == CODE_FOR_spe2_evlwbos
+      || icode == CODE_FOR_spe2_evlwbsplatw
+      || icode == CODE_FOR_spe2_evlwhsplatw
+      || icode == CODE_FOR_spe2_evrlhi
+      || icode == CODE_FOR_spe2_evslhi
+      || icode == CODE_FOR_spe2_evsli
+      || icode == CODE_FOR_spe2_evsrhis
+      || icode == CODE_FOR_spe2_evsrhiu
+      || icode == CODE_FOR_spe2_evsris
+      || icode == CODE_FOR_spe2_evsriu)
     {
       /* Only allow 5-bit unsigned literals.  */
       STRIP_NOPS (arg1);
@@ -12338,7 +12531,10 @@ rs6000_expand_binop_builtin (enum insn_code icode, tree exp, rtx target)
       || icode == CODE_FOR_lsp_zslwiss
       || icode == CODE_FOR_lsp_zslwius
       || icode == CODE_FOR_lsp_zvsrhis
-      || icode == CODE_FOR_lsp_zvsrhiu)
+      || icode == CODE_FOR_lsp_zvsrhiu
+      || icode == CODE_FOR_spe2_evclrbe 
+      || icode == CODE_FOR_spe2_evclrbo
+      || icode == CODE_FOR_spe2_evclrh)
     {
       /* Only allow 4-bit unsigned literals.  */
       STRIP_NOPS (arg1);
@@ -12348,7 +12544,39 @@ rs6000_expand_binop_builtin (enum insn_code icode, tree exp, rtx target)
 	  error ("argument 2 must be a 4-bit unsigned literal");
 	  return const0_rtx;
 	}
-    }
+    }    
+    
+  if (TARGET_SPE2 && (
+	  icode == CODE_FOR_spe2_evrlbi
+          || icode == CODE_FOR_spe2_evslbi
+          || icode == CODE_FOR_spe2_evsrbis
+          || icode == CODE_FOR_spe2_evsrbiu
+          || icode == CODE_FOR_spe2_evsloi
+	  || icode == CODE_FOR_spe2_evsplatb
+	  || icode == CODE_FOR_spe2_evsrois
+          || icode == CODE_FOR_spe2_evsroiu))
+    {
+      /* Only allow 3-bit unsigned literals.  */
+      STRIP_NOPS (arg1);
+      if (TREE_CODE (arg1) != INTEGER_CST
+	  || TREE_INT_CST_LOW (arg1) & ~0x07)
+	{
+	  error ("argument 2 must be a 3-bit unsigned literal");
+	  return const0_rtx;
+	}
+    }    
+    
+  if (TARGET_SPE2 && icode == CODE_FOR_spe2_evsplath)
+    {
+      /* Only allow 2-bit unsigned literals.  */
+      STRIP_NOPS (arg1);
+      if (TREE_CODE (arg1) != INTEGER_CST
+	  || TREE_INT_CST_LOW (arg1) & ~0x03)
+	{
+	  error ("argument 2 must be a 2-bit unsigned literal");
+	  return const0_rtx;
+	}
+    }   
 
   if (target == 0
       || GET_MODE (target) != tmode
@@ -13188,7 +13416,57 @@ rs6000_expand_ternop_builtin (enum insn_code icode, tree exp, rtx target)
 	  return const0_rtx;
 	}
     }
+  else if (TARGET_SPE2)
+    {
+    if (icode == CODE_FOR_spe2_evxtrb)
+      {
+        STRIP_NOPS (arg1);
+        if (TREE_CODE (arg1) != INTEGER_CST
+            || TREE_INT_CST_LOW (arg1) & ~0x07)
+          {
+            error ("argument 2 must be 3-bit unsigned literal");
+            return const0_rtx;
+          }
+
+        STRIP_NOPS (arg2);
+        if (TREE_CODE (arg2) != INTEGER_CST
+            || TREE_INT_CST_LOW (arg2) & ~0x07)
+          {
+            error ("argument 3 must be 3-bit unsigned literal");
+            return const0_rtx;
+          }
+      }
+    else if (icode == CODE_FOR_spe2_evxtrd)
+      {
+        STRIP_NOPS (arg2);
+        if (TREE_CODE (arg2) != INTEGER_CST
+            || TREE_INT_CST_LOW (arg2) & ~0x07)
+          {
+            error ("argument 3 must be 3-bit unsigned literal");
+            return const0_rtx;
+          }
+      }      
+    else if (icode == CODE_FOR_spe2_evxtrh)  
+      {
+        STRIP_NOPS (arg1);
+        if (TREE_CODE (arg1) != INTEGER_CST
+            || TREE_INT_CST_LOW (arg1) & ~0x03)
+          {
+            error ("argument 2 must be 2-bit unsigned literal");
+            return const0_rtx;
+          }
+
+        STRIP_NOPS (arg2);
+        if (TREE_CODE (arg2) != INTEGER_CST
+            || TREE_INT_CST_LOW (arg2) & ~0x03)
+          {
+            error ("argument 3 must be 2-bit unsigned literal");
+            return const0_rtx;
+          }
+      }
+    }
 
+    
   if (target == 0
       || GET_MODE (target) != tmode
       || ! (*insn_data[icode].operand[0].predicate) (target, tmode))
@@ -14053,6 +14331,191 @@ spe_expand_builtin (tree exp, rtx target, bool *expandedp)
   return NULL_RTX;
 }
 
+static const struct builtin_description bdesc_2arg_spe2[] =
+{
+  /* Loads */
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlbbsplatb, "__builtin_spe2_evlbbsplatb", SPE2_BUILTIN_EVLBBSPLATB },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlbbsplatbx, "__builtin_spe2_evlbbsplatbx", SPE2_BUILTIN_EVLBBSPLATBX },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evldb, "__builtin_spe2_evldb", SPE2_BUILTIN_EVLDB },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evldbx, "__builtin_spe2_evldb", SPE2_BUILTIN_EVLDBX },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlhhsplath, "__builtin_spe2_evlhhsplath", SPE2_BUILTIN_EVLHHSPLATH },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlhhsplathx, "__builtin_spe2_evlhhsplathx", SPE2_BUILTIN_EVLHHSPLATHX },
+  //{ RS6000_BTM_SPE2, CODE_FOR_spe2_evlvsl, "__builtin_spe2_evlvsl", SPE2_BUILTIN_EVLVSL },
+  //{ RS6000_BTM_SPE2, CODE_FOR_spe2_evlvsr, "__builtin_spe2_evlvsr", SPE2_BUILTIN_EVLVSR },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbe, "__builtin_spe2_evlwbe", SPE2_BUILTIN_EVLWBE },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbex, "__builtin_spe2_evlwbex", SPE2_BUILTIN_EVLWBEX },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbos, "__builtin_spe2_evlwbos", SPE2_BUILTIN_EVLWBOS },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbosx, "__builtin_spe2_evlwbosx", SPE2_BUILTIN_EVLWBOSX },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbou, "__builtin_spe2_evlwbou", SPE2_BUILTIN_EVLWBOU },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwboux, "__builtin_spe2_evlwboux", SPE2_BUILTIN_EVLWBOUX },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbsplatw, "__builtin_spe2_evlwbsplatw", SPE2_BUILTIN_EVLWBSPLATW },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwbsplatwx, "__builtin_spe2_evlwbsplatwx", SPE2_BUILTIN_EVLWBSPLATWX },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwhsplatw, "__builtin_spe2_evlwhsplatw", SPE2_BUILTIN_EVLWHSPLATW },
+  { RS6000_BTM_SPE2, CODE_FOR_spe2_evlwhsplatwx, "__builtin_spe2_evlwhsplatwx", SPE2_BUILTIN_EVLWHSPLATWX },
+
+};
+
+static rtx
+spe2_expand_builtin (tree exp, rtx target, bool *expandedp)
+{
+  tree fndecl = TREE_OPERAND (CALL_EXPR_FN (exp), 0);
+  tree arg1;
+  enum rs6000_builtins fcode = (enum rs6000_builtins) DECL_FUNCTION_CODE (fndecl);
+  const struct builtin_description *d;
+  size_t i;
+
+  *expandedp = true;
+  
+    /* Syntax check for a 5-bit unsigned immediate.  */
+  switch (fcode)
+    {
+    case SPE2_BUILTIN_EVSTDB:
+    case SPE2_BUILTIN_EVSTHB:
+    case SPE2_BUILTIN_EVSTWB:
+    case SPE2_BUILTIN_EVSTWBE:
+    case SPE2_BUILTIN_EVSTWBO:
+      arg1 = CALL_EXPR_ARG (exp, 2);
+      if (TREE_CODE (arg1) != INTEGER_CST
+	  || TREE_INT_CST_LOW (arg1) & ~0x1f)
+	{
+	  error ("argument 2 must be a 5-bit unsigned literal");
+	  return const0_rtx;
+	}
+      break;
+    default:
+      break;
+    }
+
+  d = bdesc_spe2_predicates;
+  for (i = 0; i < ARRAY_SIZE (bdesc_spe2_predicates); ++i, ++d)
+    if (d->code == fcode)
+      return spe_expand_predicate_builtin (d->icode, exp, target);
+
+  d = bdesc_spe2_evsel;
+  for (i = 0; i < ARRAY_SIZE (bdesc_spe2_evsel); ++i, ++d)
+    if (d->code == fcode)
+      return spe_expand_evsel_builtin (d->icode, exp, target);
+
+  /* The evsplat* instructions are not quite generic.  */
+  switch (fcode)
+    {
+    case SPE2_BUILTIN_EVSPLATFIA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfia,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIB:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfib,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIBA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfiba,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIBO:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfibo,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIBOA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfiboa,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFID:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfid,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIDA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfida,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIH:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfih,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIHA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfiha,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIHO:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfiho,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIHOA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfihoa,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIO:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfio,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATFIOA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatfioa,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatia,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIB:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatib,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIBA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatiba,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIBE:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatibe,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIBEA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatibea,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATID:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatid,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIDA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatida,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIE:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatie,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIEA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatiea,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIH:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatih,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIHA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatiha,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIHE:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatihe,
+                                         exp, target);
+    case SPE2_BUILTIN_EVSPLATIHEA:
+      return rs6000_expand_unop_builtin (CODE_FOR_spe2_evsplatihea,
+                                         exp, target);
+    default:
+      break;
+    }    
+    
+  d = bdesc_2arg_spe2;
+  for (i = 0; i < ARRAY_SIZE (bdesc_2arg_spe2); ++i, ++d)
+    if (d->code == fcode)
+      return rs6000_expand_binop_builtin (d->icode, exp, target);
+
+  switch (fcode)
+    {
+    case SPE2_BUILTIN_EVSTHB:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evsthb, exp);
+    case SPE2_BUILTIN_EVSTHBX:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evsthbx, exp);
+    case SPE2_BUILTIN_EVSTDB:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstdb, exp);
+    case SPE2_BUILTIN_EVSTDBX:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstdbx, exp);
+    case SPE2_BUILTIN_EVSTWB:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstwb, exp);
+    case SPE2_BUILTIN_EVSTWBX:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstwbx, exp);
+    case SPE2_BUILTIN_EVSTWBE:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstwbe, exp);
+    case SPE2_BUILTIN_EVSTWBEX:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstwbex, exp);
+    case SPE2_BUILTIN_EVSTWBO:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstwbo, exp);
+    case SPE2_BUILTIN_EVSTWBOX:
+      return spe_expand_stv_builtin (CODE_FOR_spe2_evstwbox, exp);
+    default:
+      break;
+    }
+
+  *expandedp = false;
+  return NULL_RTX;    
+}
+
 static rtx
 lsp_expand_builtin (tree exp, rtx target, bool *expandedp)
 {
@@ -15011,6 +15474,13 @@ rs6000_expand_builtin (tree exp, rtx target, rtx subtarget ATTRIBUTE_UNUSED,
       if (success)
 	return ret;
     }
+  if (TARGET_SPE2)
+    {
+      ret = spe2_expand_builtin (exp, target, &success);
+
+      if (success)
+	return ret;
+    }    
   if (TARGET_LSP)
     {
       ret = lsp_expand_builtin (exp, target, &success);
@@ -15263,6 +15733,8 @@ rs6000_init_builtins (void)
     paired_init_builtins ();
   if (TARGET_SPE)
     spe_init_builtins ();
+  if (TARGET_SPE2)
+    spe2_init_builtins ();
   if (TARGET_ISEL)
     rs6000_init_isel_builtins (builtin_iselw, ARRAY_SIZE (builtin_iselw));
   if (TARGET_ISEL64)
@@ -15628,6 +16100,214 @@ lsp_init_builtins (void)
 }
 
 static void
+spe2_init_builtins (void)
+{
+  tree puint_type_node = build_pointer_type (unsigned_type_node);
+  tree pushort_type_node = build_pointer_type (short_unsigned_type_node);
+  tree pchar_type_node = build_pointer_type (char_type_node); 
+  const struct builtin_description *d;
+  size_t i;
+
+  tree void_ftype_v2si_puint_int
+    = build_function_type_list (void_type_node,
+                                opaque_V2SI_type_node,
+                                puint_type_node,
+                                integer_type_node,
+                                NULL_TREE);
+  
+  tree void_ftype_v2si_pv2si_int
+    = build_function_type_list (void_type_node,
+                                opaque_V2SI_type_node,
+                                opaque_p_V2SI_type_node,
+                                integer_type_node,
+                                NULL_TREE);
+
+  tree void_ftype_v2si_pv2si_char
+    = build_function_type_list (void_type_node,
+                                opaque_V2SI_type_node,
+                                opaque_p_V2SI_type_node,
+                                char_type_node,
+                                NULL_TREE);
+  
+  tree v2si_ftype_pv2si_int
+    = build_function_type_list (opaque_V2SI_type_node,
+                                opaque_p_V2SI_type_node,
+                                integer_type_node,
+                                NULL_TREE);  
+
+  tree v2si_ftype_pv2si_char
+    = build_function_type_list (opaque_V2SI_type_node,
+                                opaque_p_V2SI_type_node,
+                                char_type_node,
+                                NULL_TREE);    
+
+  tree v2si_ftype_pchar_int
+    = build_function_type_list (opaque_V2SI_type_node,
+                                pchar_type_node,
+                                integer_type_node,
+                                NULL_TREE);
+
+  tree v2si_ftype_pchar_char
+    = build_function_type_list (opaque_V2SI_type_node,
+                                pchar_type_node,
+                                char_type_node,
+                                NULL_TREE);    
+
+  tree v2si_ftype_puint_int
+    = build_function_type_list (opaque_V2SI_type_node,
+                                puint_type_node,
+                                integer_type_node,
+                                NULL_TREE);
+
+  tree v2si_ftype_puint_char
+    = build_function_type_list (opaque_V2SI_type_node,
+                                puint_type_node,
+                                char_type_node,
+                                NULL_TREE);    
+    
+  tree void_ftype_v2si_puint_char
+    = build_function_type_list (void_type_node,
+                                opaque_V2SI_type_node,
+                                puint_type_node,
+                                char_type_node,
+                                NULL_TREE);
+
+  tree v2si_ftype_pushort_int
+    = build_function_type_list (opaque_V2SI_type_node,
+                                pushort_type_node,
+                                integer_type_node,
+                                NULL_TREE);
+    
+  tree v2si_ftype_signed_char
+    = build_function_type_list (opaque_V2SI_type_node,
+                                signed_char_type_node,
+                                NULL_TREE);
+
+  tree void_ftype_v2si_pushort_int
+    = build_function_type_list (void_type_node,
+                                opaque_V2SI_type_node,
+                                pushort_type_node,
+                                integer_type_node,
+                                NULL_TREE);
+    
+  tree void_ftype_v2si_pushort_char
+    = build_function_type_list (void_type_node,
+                                opaque_V2SI_type_node,
+                                pushort_type_node,
+                                char_type_node,
+                                NULL_TREE);
+
+  tree int_ftype_int_v2si_v2si
+    = build_function_type_list (integer_type_node,
+                                integer_type_node,
+                                opaque_V2SI_type_node,
+                                opaque_V2SI_type_node,
+                                NULL_TREE);
+
+  tree v2si_ftype_4_v2si
+    = build_function_type_list (opaque_V2SI_type_node,
+                                opaque_V2SI_type_node,
+                                opaque_V2SI_type_node,
+                                opaque_V2SI_type_node,
+                                opaque_V2SI_type_node,
+                                NULL_TREE);
+
+  /* Initialize irregular SPE builtins.  */
+  def_builtin("__builtin_spe2_evsplatfia", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIA);
+  def_builtin("__builtin_spe2_evsplatfib", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIB);
+  def_builtin("__builtin_spe2_evsplatfiba", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIBA);
+  def_builtin("__builtin_spe2_evsplatfibo", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIBO);
+  def_builtin("__builtin_spe2_evsplatfiboa", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIBOA);
+  def_builtin("__builtin_spe2_evsplatfid", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFID);
+  def_builtin("__builtin_spe2_evsplatfida", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIDA);
+  def_builtin("__builtin_spe2_evsplatfih", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIH);
+  def_builtin("__builtin_spe2_evsplatfiha", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIHA);
+  def_builtin("__builtin_spe2_evsplatfiho", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIHO);
+  def_builtin("__builtin_spe2_evsplatfihoa", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIHOA);
+  def_builtin("__builtin_spe2_evsplatfio", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIO);
+  def_builtin("__builtin_spe2_evsplatfioa", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATFIOA);
+  def_builtin("__builtin_spe2_evsplatia", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIA);
+  def_builtin("__builtin_spe2_evsplatib", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIB);
+  def_builtin("__builtin_spe2_evsplatiba", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIBA);
+  def_builtin("__builtin_spe2_evsplatibe", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIBE);
+  def_builtin("__builtin_spe2_evsplatibea", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIBEA);
+  def_builtin("__builtin_spe2_evsplatid", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATID);
+  def_builtin("__builtin_spe2_evsplatida", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIDA);
+  def_builtin("__builtin_spe2_evsplatie", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIE);
+  def_builtin("__builtin_spe2_evsplatiea", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIEA);
+  def_builtin("__builtin_spe2_evsplatih", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIH);
+  def_builtin("__builtin_spe2_evsplatiha", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIHA);
+  def_builtin("__builtin_spe2_evsplatihe", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIHE);
+  def_builtin("__builtin_spe2_evsplatihea", v2si_ftype_signed_char, SPE2_BUILTIN_EVSPLATIHEA);
+    
+  /* Stores */
+  def_builtin ("__builtin_spe2_evsthb", void_ftype_v2si_pushort_char, SPE2_BUILTIN_EVSTHB);
+  def_builtin ("__builtin_spe2_evsthbx", void_ftype_v2si_pushort_int, SPE2_BUILTIN_EVSTHBX);
+  def_builtin ("__builtin_spe2_evstdb", void_ftype_v2si_pv2si_char, SPE2_BUILTIN_EVSTDB);
+  def_builtin ("__builtin_spe2_evstdbx", void_ftype_v2si_pv2si_int, SPE2_BUILTIN_EVSTDBX);
+  def_builtin ("__builtin_spe2_evstwb", void_ftype_v2si_puint_char, SPE2_BUILTIN_EVSTWB);
+  def_builtin ("__builtin_spe2_evstwbx", void_ftype_v2si_puint_int, SPE2_BUILTIN_EVSTWBX);
+  def_builtin ("__builtin_spe2_evstwbe", void_ftype_v2si_puint_char, SPE2_BUILTIN_EVSTWBE);
+  def_builtin ("__builtin_spe2_evstwbex", void_ftype_v2si_puint_int, SPE2_BUILTIN_EVSTWBEX);
+  def_builtin ("__builtin_spe2_evstwbo", void_ftype_v2si_puint_char, SPE2_BUILTIN_EVSTWBO);
+  def_builtin ("__builtin_spe2_evstwbox", void_ftype_v2si_puint_int, SPE2_BUILTIN_EVSTWBOX);
+  
+  /* Loads */
+  def_builtin ("__builtin_spe2_evlbbsplatb", v2si_ftype_pchar_char, SPE2_BUILTIN_EVLBBSPLATB);
+  def_builtin ("__builtin_spe2_evlbbsplatbx", v2si_ftype_pchar_int, SPE2_BUILTIN_EVLBBSPLATBX);
+  def_builtin ("__builtin_spe2_evldb", v2si_ftype_pv2si_char, SPE2_BUILTIN_EVLDB);
+  def_builtin ("__builtin_spe2_evldbx", v2si_ftype_pv2si_int, SPE2_BUILTIN_EVLDBX);
+  def_builtin ("__builtin_spe2_evlhhsplath", v2si_ftype_pushort_int, SPE2_BUILTIN_EVLHHSPLATH);
+  def_builtin ("__builtin_spe2_evlhhsplathx", v2si_ftype_pushort_int, SPE2_BUILTIN_EVLHHSPLATHX);
+  def_builtin ("__builtin_spe2_evlwbe", v2si_ftype_puint_char, SPE2_BUILTIN_EVLWBE);
+  def_builtin ("__builtin_spe2_evlwbex", v2si_ftype_puint_int, SPE2_BUILTIN_EVLWBEX);
+  def_builtin ("__builtin_spe2_evlwbos", v2si_ftype_puint_char, SPE2_BUILTIN_EVLWBOS);
+  def_builtin ("__builtin_spe2_evlwbosx", v2si_ftype_puint_int, SPE2_BUILTIN_EVLWBOSX);
+  def_builtin ("__builtin_spe2_evlwbou", v2si_ftype_puint_char, SPE2_BUILTIN_EVLWBOU);
+  def_builtin ("__builtin_spe2_evlwboux", v2si_ftype_puint_int, SPE2_BUILTIN_EVLWBOUX);
+  def_builtin ("__builtin_spe2_evlwbsplatw", v2si_ftype_puint_char, SPE2_BUILTIN_EVLWBSPLATW);
+  def_builtin ("__builtin_spe2_evlwbsplatwx", v2si_ftype_puint_int, SPE2_BUILTIN_EVLWBSPLATWX);
+  def_builtin ("__builtin_spe2_evlwhsplatw", v2si_ftype_puint_char, SPE2_BUILTIN_EVLWHSPLATW);
+  def_builtin ("__builtin_spe2_evlwhsplatwx", v2si_ftype_puint_int, SPE2_BUILTIN_EVLWHSPLATWX); 
+
+  /* Predicates.  */
+  d = bdesc_spe2_predicates;
+  for (i = 0; i < ARRAY_SIZE (bdesc_spe2_predicates); ++i, d++)
+    {
+      tree type;
+
+      switch (insn_data[d->icode].operand[1].mode)
+	{
+	case V2SImode:
+	  type = int_ftype_int_v2si_v2si;
+	  break;
+	default:
+	  gcc_unreachable ();
+	}
+
+      def_builtin (d->name, type, d->code);
+    }
+
+  /* Evsel predicates.  */
+  d = bdesc_spe2_evsel;
+  for (i = 0; i < ARRAY_SIZE (bdesc_spe2_evsel); ++i, d++)
+    {
+      tree type;
+
+      switch (insn_data[d->icode].operand[1].mode)
+	{
+	case V2SImode:
+	  type = v2si_ftype_4_v2si;
+	  break;
+	default:
+	  gcc_unreachable ();
+	}
+
+      def_builtin (d->name, type, d->code);
+    }
+}
+
+static void
 paired_init_builtins (void)
 {
   const struct builtin_description *d;
diff --git a/gcc/config/rs6000/rs6000.h b/gcc/config/rs6000/rs6000.h
index 524efb1..128c6df 100644
--- a/gcc/config/rs6000/rs6000.h
+++ b/gcc/config/rs6000/rs6000.h
@@ -172,6 +172,7 @@
 %{mvle: -mvle} \
 %{mno-vle: -mspe} \
 %{mlsp: -mvle} \
+%{mspe2: -mspe2} \
 %{maltivec: -maltivec} \
 %{mvsx: -mvsx %{!maltivec: -maltivec} %{!mcpu*: %(asm_cpu_power7)}} \
 %{mpower8-vector|mcrypto|mdirect-move|mhtm: %{!mcpu*: %(asm_cpu_power8)}} \
@@ -515,6 +516,7 @@ extern int rs6000_vector_align[];
 
 #define TARGET_SPE_ABI 0
 #define TARGET_SPE 0
+#define TARGET_SPE2 0
 #define TARGET_ISEL64 (TARGET_ISEL && TARGET_POWERPC64)
 #define TARGET_FPRS 1
 #define TARGET_E500_SINGLE 0
@@ -2694,6 +2696,7 @@ extern int vle_code;
 #define RS6000_BTM_LDBL128	MASK_MULTIPLE	/* 128-bit long double.  */
 #define RS6000_BTM_ISEL		MASK_ISEL	/* Target supports isel instruction */
 #define RS6000_BTM_LSP		MASK_LSP	/* Target supports lsp instruction */
+#define RS6000_BTM_SPE2		MASK_DLMZB	/* E200 */
 
 #define RS6000_BTM_COMMON	(RS6000_BTM_ALTIVEC			\
 				 | RS6000_BTM_ALTIVEC2			\
@@ -2720,11 +2723,13 @@ extern int vle_code;
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
@@ -2734,11 +2739,13 @@ extern int vle_code;
 #define RS6000_BUILTIN_A(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_D(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_E(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
+#define RS6000_BUILTIN_E2(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_EL(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_H(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_P(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_Q(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_S(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
+#define RS6000_BUILTIN_S2(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_SL(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 #define RS6000_BUILTIN_X(ENUM, NAME, MASK, ATTR, ICODE) ENUM,
 
@@ -2755,11 +2762,13 @@ enum rs6000_builtins
 #undef RS6000_BUILTIN_A
 #undef RS6000_BUILTIN_D
 #undef RS6000_BUILTIN_E
+#undef RS6000_BUILTIN_E2
 #undef RS6000_BUILTIN_EL
 #undef RS6000_BUILTIN_H
 #undef RS6000_BUILTIN_P
 #undef RS6000_BUILTIN_Q
 #undef RS6000_BUILTIN_S
+#undef RS6000_BUILTIN_S2
 #undef RS6000_BUILTIN_SL
 #undef RS6000_BUILTIN_X
 
diff --git a/gcc/config/rs6000/rs6000.md b/gcc/config/rs6000/rs6000.md
index c2c9f6f..a0c4f29 100644
--- a/gcc/config/rs6000/rs6000.md
+++ b/gcc/config/rs6000/rs6000.md
@@ -16978,6 +16978,7 @@
 (include "vsx.md")
 (include "altivec.md")
 (include "spe.md")
+(include "spe2.md")
 (include "dfp.md")
 (include "paired.md")
 (include "crypto.md")
diff --git a/gcc/config/rs6000/rs6000.opt b/gcc/config/rs6000/rs6000.opt
index 694f149..258031c 100644
--- a/gcc/config/rs6000/rs6000.opt
+++ b/gcc/config/rs6000/rs6000.opt
@@ -369,6 +369,10 @@ mspe
 Target Var(rs6000_spe) Save
 Generate SPE SIMD instructions on E500
 
+mspe2
+Target Var(rs6000_spe2) Save
+Generate SPE2 SIMD instructions on E200
+
 mlsp
 Target Report Mask(LSP) Var(rs6000_isa_flags)
 Generate LSP SIMD instructions on E200
diff --git a/gcc/config/rs6000/spe.h b/gcc/config/rs6000/spe.h
index fb3d18b..baaccc2 100644
--- a/gcc/config/rs6000/spe.h
+++ b/gcc/config/rs6000/spe.h
@@ -1099,4 +1099,1067 @@ extern unsigned short int strtoufix16 (const char *, char **);
 extern unsigned int strtoufix32 (const char *, char **);
 extern unsigned long long strtoufix64 (const char *, char **);
 
-#endif /* _SPE_H */
+#ifdef __SPE2__
+
+// ============================================================================
+// SPE2 extension
+// Special buitins that does not fit in gcc properly
+// ============================================================================
+
+#define __builtin_spe2_evlbbsplatbu(u,i)   ({__ev64_opaque__ d; __asm volatile ("evlbbsplatbu %1,%2*1(%0)"  : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlbbsplatbmx(m,x)  ({__ev64_opaque__ d; __asm volatile ("evlbbsplatbmx %1,%0,%2"    : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evldbu(u,i)         ({__ev64_opaque__ d; __asm volatile ("evldbu %1,%2*8(%0)"        : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evldbmx(m,x)        ({__ev64_opaque__ d; __asm volatile ("evldbmx %1,%0,%2"          : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlddu(u,i)         ({__ev64_opaque__ d; __asm volatile ("evlddu %1,%2*8(%0)"        : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlddmx(m,x)        ({__ev64_opaque__ d; __asm volatile ("evlddmx %1,%0,%2"          : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evldhu(u,i)         ({__ev64_opaque__ d; __asm volatile ("evldhu %1,%2*8(%0)"        : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evldhmx(m,x)        ({__ev64_opaque__ d; __asm volatile ("evldhmx %1,%0,%2"          : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evldwu(u,i)         ({__ev64_opaque__ d; __asm volatile ("evldwu %1,%2*8(%0)"        : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evldwmx(m,x)        ({__ev64_opaque__ d; __asm volatile ("evldwmx %1,%0,%2"          : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlhhesplatu(u,i)   ({__ev64_opaque__ d; __asm volatile ("evlhhesplatu %1,%2*2(%0)"  : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlhhesplatmx(m,x)  ({__ev64_opaque__ d; __asm volatile ("evlhhesplatmx %1,%0,%2"    : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlhhossplatu(u,i)  ({__ev64_opaque__ d; __asm volatile ("evlhhossplatu %1,%2*2(%0)" : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlhhossplatmx(m,x) ({__ev64_opaque__ d; __asm volatile ("evlhhossplatmx %1,%0,%2"   : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlhhousplatu(u,i)  ({__ev64_opaque__ d; __asm volatile ("evlhhousplatu %1,%2*2(%0)" : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlhhousplatmx(m,x) ({__ev64_opaque__ d; __asm volatile ("evlhhousplatmx %1,%0,%2"   : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlhhsplathu(u,i)   ({__ev64_opaque__ d; __asm volatile ("evlhhsplathu %1,%2*2(%0)"  : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlhhsplathmx(m,x)  ({__ev64_opaque__ d; __asm volatile ("evlhhsplathmx %1,%0,%2"    : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwbeu(u,i)        ({__ev64_opaque__ d; __asm volatile ("evlwbeu %1,%2*4(%0)"       : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwbemx(m,x)       ({__ev64_opaque__ d; __asm volatile ("evlwbemx %1,%0,%2"         : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwbosu(u,i)       ({__ev64_opaque__ d; __asm volatile ("evlwbosu %1,%2*4(%0)"      : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwbosmx(m,x)      ({__ev64_opaque__ d; __asm volatile ("evlwbosmx %1,%0,%2"        : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwbouu(u,i)       ({__ev64_opaque__ d; __asm volatile ("evlwbouu %1,%2*4(%0)"      : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwboumx(m,x)      ({__ev64_opaque__ d; __asm volatile ("evlwboumx %1,%0,%2"        : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwbsplatwu(u,i)   ({__ev64_opaque__ d; __asm volatile ("evlwbsplatwu %1,%2*4(%0)"  : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwbsplatwmx(m,x)  ({__ev64_opaque__ d; __asm volatile ("evlwbsplatwmx %1,%0,%2"    : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwheu(u,i)        ({__ev64_opaque__ d; __asm volatile ("evlwheu %1,%2*4(%0)"       : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwhemx(m,x)       ({__ev64_opaque__ d; __asm volatile ("evlwhemx %1,%0,%2"         : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwhosu(u,i)       ({__ev64_opaque__ d; __asm volatile ("evlwhosu %1,%2*4(%0)"      : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwhosmx(m,x)      ({__ev64_opaque__ d; __asm volatile ("evlwhosmx %1,%0,%2"        : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwhouu(u,i)       ({__ev64_opaque__ d; __asm volatile ("evlwhouu %1,%2*4(%0)"      : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwhoumx(m,x)      ({__ev64_opaque__ d; __asm volatile ("evlwhoumx %1,%0,%2"        : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwhsplatu(u,i)    ({__ev64_opaque__ d; __asm volatile ("evlwhsplatu %1,%2*4(%0)"   : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwhsplatmx(m,x)   ({__ev64_opaque__ d; __asm volatile ("evlwhsplatmx %1,%0,%2"     : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwhsplatwu(u,i)   ({__ev64_opaque__ d; __asm volatile ("evlwhsplatwu %1,%2*4(%0)"  : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwhsplatwmx(m,x)  ({__ev64_opaque__ d; __asm volatile ("evlwhsplatwmx %1,%0,%2"    : "+r" (m), "=r" (d) : "r" (x)); d;})
+#define __builtin_spe2_evlwwsplatu(u,i)    ({__ev64_opaque__ d; __asm volatile ("evlwwsplatu %1,%2*4(%0)"   : "+r" (u), "=r" (d) : "i" (i)); d;})
+#define __builtin_spe2_evlwwsplatmx(m,x)   ({__ev64_opaque__ d; __asm volatile ("evlwwsplatmx %1,%0,%2"     : "+r" (m), "=r" (d) : "r" (x)); d;})
+
+#define __builtin_spe2_evstdbu(d,u,i)        __asm volatile ("evstdbu %1,%2*8(%0)"       : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstdbmx(d,m,x)       __asm volatile ("evstdbmx %1,%0,%2"         : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstddu(d,u,i)        __asm volatile ("evstddu %1,%2*8(%0)"       : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstddmx(d,m,x)       __asm volatile ("evstddmx %1,%0,%2"         : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstdhu(d,u,i)        __asm volatile ("evstdhu %1,%2*8(%0)"       : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstdhmx(d,m,x)       __asm volatile ("evstdhmx %1,%0,%2"         : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstdwu(d,u,i)        __asm volatile ("evstdwu %1,%2*8(%0)"       : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstdwmx(d,m,x)       __asm volatile ("evstdwmx %1,%0,%2"         : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evsthbu(d,u,i)        __asm volatile ("evsthbu %1,%2*2(%0)"       : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evsthbmx(d,m,x)       __asm volatile ("evsthbmx %1,%0,%2"         : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwbu(d,u,i)        __asm volatile ("evstwbu %1,%2*4(%0)"       : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwbmx(d,m,x)       __asm volatile ("evstwbmx %1,%0,%2"         : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwbeu(d,u,i)       __asm volatile ("evstwbeu %1,%2*4(%0)"      : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwbemx(d,m,x)      __asm volatile ("evstwbemx %1,%0,%2"        : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwbou(d,u,i)       __asm volatile ("evstwbou %1,%2*4(%0)"      : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwbomx(d,m,x)      __asm volatile ("evstwbomx %1,%0,%2"        : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwheu(d,u,i)       __asm volatile ("evstwheu %1,%2*4(%0)"      : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwhemx(d,m,x)      __asm volatile ("evstwhemx %1,%0,%2"        : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwhou(d,u,i)       __asm volatile ("evstwhou %1,%2*4(%0)"      : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwhomx(d,m,x)      __asm volatile ("evstwhomx %1,%0,%2"        : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwweu(d,u,i)       __asm volatile ("evstwweu %1,%2*4(%0)"      : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwwemx(d,m,x)      __asm volatile ("evstwwemx %1,%0,%2"        : "+r" (m)           : "r" (d), "r" (x))
+#define __builtin_spe2_evstwwou(d,u,i)       __asm volatile ("evstwwou %1,%2*4(%0)"      : "+r" (u)           : "r" (d), "i" (i))
+#define __builtin_spe2_evstwwomx(d,m,x)      __asm volatile ("evstwwomx %1,%0,%2"        : "+r" (m)           : "r" (d), "r" (x))
+
+#define __builtin_spe2_evdotp4hgasmfaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotp4hgasmfaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hgasmiaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotp4hgasmiaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hgasumiaa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotp4hgasumiaa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hgaumiaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotp4hgaumiaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hgssmfaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotp4hgssmfaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hgssmiaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotp4hgssmiaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hxgasmfaa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotp4hxgasmfaa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hxgasmiaa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotp4hxgasmiaa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hxgssmfaa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotp4hxgssmfaa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotp4hxgssmiaa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotp4hxgssmiaa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpbasmiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpbasmiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpbasumiaaw3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotpbasumiaaw3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpbaumiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpbaumiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphasmiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphasmiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphassfaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphassfaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphassfraaw3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotphassfraaw3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphassiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphassiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphasumiaaw3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotphasumiaaw3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphasusiaaw3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotphasusiaaw3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphaumiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphaumiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphausiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphausiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphihcsmiaaw3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotphihcsmiaaw3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphihcssfaaw3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotphihcssfaaw3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphihcssfraaw3(a,b,c) ({__ev64_opaque__ d = a; __asm ("evdotphihcssfraaw3 %0,%1,%2" : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphihcssiaaw3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotphihcssiaaw3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphssmiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphssmiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphsssfaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphsssfaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphsssfraaw3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotphsssfraaw3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotphsssiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotphsssiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotplohcsmiaaw3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotplohcsmiaaw3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotplohcssfaaw3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotplohcssfaaw3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotplohcssfraaw3(a,b,c) ({__ev64_opaque__ d = a; __asm ("evdotplohcssfraaw3 %0,%1,%2" : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotplohcssiaaw3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotplohcssiaaw3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwasmiaa3(a,b,c)     ({__ev64_opaque__ d = a; __asm ("evdotpwasmiaa3 %0,%1,%2"     : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwassiaa3(a,b,c)     ({__ev64_opaque__ d = a; __asm ("evdotpwassiaa3 %0,%1,%2"     : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwasumiaa3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwasumiaa3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwasusiaa3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwasusiaa3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwaumiaa3(a,b,c)     ({__ev64_opaque__ d = a; __asm ("evdotpwaumiaa3 %0,%1,%2"     : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwausiaa3(a,b,c)     ({__ev64_opaque__ d = a; __asm ("evdotpwausiaa3 %0,%1,%2"     : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwcsmiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwcsmiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwcssfaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwcssfaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwcssfraaw3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotpwcssfraaw3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwcssiaaw3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwcssiaaw3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwgasmfaa3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwgasmfaa3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwgasmfraa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotpwgasmfraa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwgssmfaa3(a,b,c)    ({__ev64_opaque__ d = a; __asm ("evdotpwgssmfaa3 %0,%1,%2"    : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwgssmfraa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotpwgssmfraa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwssmiaa3(a,b,c)     ({__ev64_opaque__ d = a; __asm ("evdotpwssmiaa3 %0,%1,%2"     : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwsssiaa3(a,b,c)     ({__ev64_opaque__ d = a; __asm ("evdotpwsssiaa3 %0,%1,%2"     : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwxgasmfaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotpwxgasmfaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwxgasmfraa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotpwxgasmfraa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwxgssmfaa3(a,b,c)   ({__ev64_opaque__ d = a; __asm ("evdotpwxgssmfaa3 %0,%1,%2"   : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evdotpwxgssmfraa3(a,b,c)  ({__ev64_opaque__ d = a; __asm ("evdotpwxgssmfraa3 %0,%1,%2"  : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmar()                   ({__ev64_opaque__ d;     __asm volatile ("evmar %0"           : "=r" (d));                    d;})
+#define __builtin_spe2_evmwhssfaaw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwhssfaaw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwhssfanw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwhssfanw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwhssfraaw3(a,b,c)      ({__ev64_opaque__ d = a; __asm ("evmwhssfraaw3 %0,%1,%2"      : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwhssfranw3(a,b,c)      ({__ev64_opaque__ d = a; __asm ("evmwhssfranw3 %0,%1,%2"      : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlsmiaaw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlsmiaaw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlsmianw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlsmianw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlssiaaw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlssiaaw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlssianw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlssianw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlumiaaw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlumiaaw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlumianw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlumianw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlusiaaw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlusiaaw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evmwlusianw3(a,b,c)       ({__ev64_opaque__ d = a; __asm ("evmwlusianw3 %0,%1,%2"       : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evinsb(a,b,c,s)           ({__ev64_opaque__ d = a; __asm ("evinsb %0,%1,%3,%2"          : "+r" (d) : "r" (b), "i" (c), "i" (s)); d;})
+#define __builtin_spe2_evinsh(a,b,c,s)           ({__ev64_opaque__ d = a; __asm ("evinsh %0,%1,%3,%2"          : "+r" (d) : "r" (b), "i" (c), "i" (s)); d;})
+#define __builtin_spe2_evperm2(a,b,c)            ({__ev64_opaque__ d = a; __asm ("evperm2 %0,%1,%2"            : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evperm3(a,b,c)            ({__ev64_opaque__ d = a; __asm ("evperm3 %0,%1,%2"            : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evselbit(a,b,c)           ({__ev64_opaque__ d = a; __asm ("evselbit %0,%1,%2"           : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evselbitm0(a,b,c)         ({__ev64_opaque__ d = a; __asm ("evselbitm0 %0,%1,%2"         : "+r" (d) : "r" (b), "r" (c)); d;})
+#define __builtin_spe2_evselbitm1(a,b,c)         ({__ev64_opaque__ d = a; __asm ("evselbitm1 %0,%1,%2"         : "+r" (d) : "r" (b), "r" (c)); d;})
+
+// ============================================================================
+// SPE2 extension
+// See NXP manual SPE2PIM, Rev 1.0-2 08/2013
+// Listed in order presented in the manual...
+// ... but note that the manual repeats the original spe instructions
+//     an empty line mark those places.
+// ============================================================================
+
+typedef char			__vector __ev64_s8__;
+typedef unsigned char		__vector __ev64_u8__;
+
+
+#define __ev_circinc               __builtin_spe2_circinc
+
+#define __ev_absb                  __builtin_spe2_evabsb
+#define __ev_absbs                 __builtin_spe2_evabsbs
+#define __ev_absd                  __builtin_spe2_evabsd
+#define __ev_absdifsb              __builtin_spe2_evabsdifsb
+#define __ev_absdifsh              __builtin_spe2_evabsdifsh
+#define __ev_absdifsw              __builtin_spe2_evabsdifsw
+#define __ev_absdifub              __builtin_spe2_evabsdifub
+#define __ev_absdifuh              __builtin_spe2_evabsdifuh
+#define __ev_absdifuw              __builtin_spe2_evabsdifuw
+#define __ev_absds                 __builtin_spe2_evabsds
+#define __ev_absh                  __builtin_spe2_evabsh
+#define __ev_abshs                 __builtin_spe2_evabshs
+#define __ev_abss                  __builtin_spe2_evabss
+#define __ev_add2subf2h            __builtin_spe2_evadd2subf2h
+#define __ev_add2subf2hss          __builtin_spe2_evadd2subf2hss
+#define __ev_addsmiaa              __builtin_spe2_evaddsmiaa
+#define __ev_addb                  __builtin_spe2_evaddb
+#define __ev_addbss                __builtin_spe2_evaddbss
+#define __ev_addbus                __builtin_spe2_evaddbus
+#define __ev_addd                  __builtin_spe2_evaddd
+#define __ev_adddss                __builtin_spe2_evadddss
+#define __ev_adddus                __builtin_spe2_evadddus
+#define __ev_addh                  __builtin_spe2_evaddh
+#define __ev_addhhisw              __builtin_spe2_evaddhhisw
+#define __ev_addhhiuw              __builtin_spe2_evaddhhiuw
+#define __ev_addhlosw              __builtin_spe2_evaddhlosw
+#define __ev_addhlouw              __builtin_spe2_evaddhlouw
+#define __ev_addhss                __builtin_spe2_evaddhss
+#define __ev_addhus                __builtin_spe2_evaddhus
+#define __ev_addhx                 __builtin_spe2_evaddhx
+#define __ev_addhxss               __builtin_spe2_evaddhxss
+#define __ev_addhxus               __builtin_spe2_evaddhxus
+#define __ev_addib                 __builtin_spe2_evaddib
+#define __ev_addih                 __builtin_spe2_evaddih
+
+#define __ev_addssiaa              __builtin_spe2_evaddssiaa
+
+#define __ev_addsubfh              __builtin_spe2_evaddsubfh
+#define __ev_addsubfhss            __builtin_spe2_evaddsubfhss
+#define __ev_addsubfhx             __builtin_spe2_evaddsubfhx
+#define __ev_addsubfhxss           __builtin_spe2_evaddsubfhxss
+#define __ev_addsubfw              __builtin_spe2_evaddsubfw
+#define __ev_addsubfwss            __builtin_spe2_evaddsubfwss
+#define __ev_addsubfwx             __builtin_spe2_evaddsubfwx
+#define __ev_addsubfwxss           __builtin_spe2_evaddsubfwxss
+
+#define __ev_addusiaa              __builtin_spe2_evaddusiaa
+
+#define __ev_addwegsf              __builtin_spe2_evaddwegsf
+#define __ev_addwegsi              __builtin_spe2_evaddwegsi
+#define __ev_addwogsf              __builtin_spe2_evaddwogsf
+#define __ev_addwogsi              __builtin_spe2_evaddwogsi
+#define __ev_addwss                __builtin_spe2_evaddwss
+#define __ev_addwus                __builtin_spe2_evaddwus
+#define __ev_addwx                 __builtin_spe2_evaddwx
+#define __ev_addwxss               __builtin_spe2_evaddwxss
+#define __ev_addwxus               __builtin_spe2_evaddwxus
+
+#define __ev_avgbs                 __builtin_spe2_evavgbs
+#define __ev_avgbsr                __builtin_spe2_evavgbsr
+#define __ev_avgbu                 __builtin_spe2_evavgbu
+#define __ev_avgbur                __builtin_spe2_evavgbur
+#define __ev_avgds                 __builtin_spe2_evavgds
+#define __ev_avgdsr                __builtin_spe2_evavgdsr
+#define __ev_avgdu                 __builtin_spe2_evavgdu
+#define __ev_avgdur                __builtin_spe2_evavgdur
+#define __ev_avghs                 __builtin_spe2_evavghs
+#define __ev_avghsr                __builtin_spe2_evavghsr
+#define __ev_avghu                 __builtin_spe2_evavghu
+#define __ev_avghur                __builtin_spe2_evavghur
+#define __ev_avgws                 __builtin_spe2_evavgws
+#define __ev_avgwsr                __builtin_spe2_evavgwsr
+#define __ev_avgwu                 __builtin_spe2_evavgwu
+#define __ev_avgwur                __builtin_spe2_evavgwur
+#define __ev_clrbe                 __builtin_spe2_evclrbe
+#define __ev_clrbo                 __builtin_spe2_evclrbo
+#define __ev_clrh                  __builtin_spe2_evclrh
+
+#define __ev_cntlsh                __builtin_spe2_evcntlsh
+
+#define __ev_cntlzh                __builtin_spe2_evcntlzh
+
+#define __ev_diff2his              __builtin_spe2_evdiff2his
+#define __ev_diff2hisa             __builtin_spe2_evdiff2hisa
+#define __ev_diff2hisaaw           __builtin_spe2_evdiff2hisaaw
+#define __ev_divs                  __builtin_spe2_evdivs
+#define __ev_divu                  __builtin_spe2_evdivu
+
+#define __ev_divwsf                __builtin_spe2_evdivwsf
+
+#define __ev_divwuf                __builtin_spe2_evdivwuf
+#define __ev_dlveb                 __builtin_spe2_evdlveb
+#define __ev_dlveh                 __builtin_spe2_evdlveh
+#define __ev_dlveob                __builtin_spe2_evdlveob
+#define __ev_dlveoh                __builtin_spe2_evdlveoh
+#define __ev_dlvob                 __builtin_spe2_evdlvob
+#define __ev_dlvoeb                __builtin_spe2_evdlvoeb
+#define __ev_dlvoeh                __builtin_spe2_evdlvoeh
+#define __ev_dlvoh                 __builtin_spe2_evdlvoh
+#define __ev_dotp4hgasmf           __builtin_spe2_evdotp4hgasmf
+#define __ev_dotp4hgasmfa          __builtin_spe2_evdotp4hgasmfa
+#define __ev_dotp4hgasmfaa         __builtin_spe2_evdotp4hgasmfaa
+#define __ev_dotp4hgasmfaa3        __builtin_spe2_evdotp4hgasmfaa3
+#define __ev_dotp4hgasmi           __builtin_spe2_evdotp4hgasmi
+#define __ev_dotp4hgasmia          __builtin_spe2_evdotp4hgasmia
+#define __ev_dotp4hgasmiaa         __builtin_spe2_evdotp4hgasmiaa
+#define __ev_dotp4hgasmiaa3        __builtin_spe2_evdotp4hgasmiaa3
+#define __ev_dotp4hgasumi          __builtin_spe2_evdotp4hgasumi
+#define __ev_dotp4hgasumia         __builtin_spe2_evdotp4hgasumia
+#define __ev_dotp4hgasumiaa        __builtin_spe2_evdotp4hgasumiaa
+#define __ev_dotp4hgasumiaa3       __builtin_spe2_evdotp4hgasumiaa3
+#define __ev_dotp4hgaumi           __builtin_spe2_evdotp4hgaumi
+#define __ev_dotp4hgaumia          __builtin_spe2_evdotp4hgaumia
+#define __ev_dotp4hgaumiaa         __builtin_spe2_evdotp4hgaumiaa
+#define __ev_dotp4hgaumiaa3        __builtin_spe2_evdotp4hgaumiaa3
+#define __ev_dotp4hgssmf           __builtin_spe2_evdotp4hgssmf
+#define __ev_dotp4hgssmfa          __builtin_spe2_evdotp4hgssmfa
+#define __ev_dotp4hgssmfaa         __builtin_spe2_evdotp4hgssmfaa
+#define __ev_dotp4hgssmfaa3        __builtin_spe2_evdotp4hgssmfaa3
+#define __ev_dotp4hgssmi           __builtin_spe2_evdotp4hgssmi
+#define __ev_dotp4hgssmia          __builtin_spe2_evdotp4hgssmia
+#define __ev_dotp4hgssmiaa         __builtin_spe2_evdotp4hgssmiaa
+#define __ev_dotp4hgssmiaa3        __builtin_spe2_evdotp4hgssmiaa3
+#define __ev_dotp4hxgasmf          __builtin_spe2_evdotp4hxgasmf
+#define __ev_dotp4hxgasmfa         __builtin_spe2_evdotp4hxgasmfa
+#define __ev_dotp4hxgasmfaa        __builtin_spe2_evdotp4hxgasmfaa
+#define __ev_dotp4hxgasmfaa3       __builtin_spe2_evdotp4hxgasmfaa3
+#define __ev_dotp4hxgasmi          __builtin_spe2_evdotp4hxgasmi
+#define __ev_dotp4hxgasmia         __builtin_spe2_evdotp4hxgasmia
+#define __ev_dotp4hxgasmiaa        __builtin_spe2_evdotp4hxgasmiaa
+#define __ev_dotp4hxgasmiaa3       __builtin_spe2_evdotp4hxgasmiaa3
+#define __ev_dotp4hxgssmf          __builtin_spe2_evdotp4hxgssmf
+#define __ev_dotp4hxgssmfa         __builtin_spe2_evdotp4hxgssmfa
+#define __ev_dotp4hxgssmfaa        __builtin_spe2_evdotp4hxgssmfaa
+#define __ev_dotp4hxgssmfaa3       __builtin_spe2_evdotp4hxgssmfaa3
+#define __ev_dotp4hxgssmi          __builtin_spe2_evdotp4hxgssmi
+#define __ev_dotp4hxgssmia         __builtin_spe2_evdotp4hxgssmia
+#define __ev_dotp4hxgssmiaa        __builtin_spe2_evdotp4hxgssmiaa
+#define __ev_dotp4hxgssmiaa3       __builtin_spe2_evdotp4hxgssmiaa3
+#define __ev_dotpbasmi             __builtin_spe2_evdotpbasmi
+#define __ev_dotpbasmia            __builtin_spe2_evdotpbasmia
+#define __ev_dotpbasmiaaw          __builtin_spe2_evdotpbasmiaaw
+#define __ev_dotpbasmiaaw3         __builtin_spe2_evdotpbasmiaaw3
+#define __ev_dotpbasumi            __builtin_spe2_evdotpbasumi
+#define __ev_dotpbasumia           __builtin_spe2_evdotpbasumia
+#define __ev_dotpbasumiaaw         __builtin_spe2_evdotpbasumiaaw
+#define __ev_dotpbasumiaaw3        __builtin_spe2_evdotpbasumiaaw3
+#define __ev_dotpbaumi             __builtin_spe2_evdotpbaumi
+#define __ev_dotpbaumia            __builtin_spe2_evdotpbaumia
+#define __ev_dotpbaumiaaw          __builtin_spe2_evdotpbaumiaaw
+#define __ev_dotpbaumiaaw3         __builtin_spe2_evdotpbaumiaaw3
+#define __ev_dotphasmi             __builtin_spe2_evdotphasmi
+#define __ev_dotphasmia            __builtin_spe2_evdotphasmia
+#define __ev_dotphasmiaaw          __builtin_spe2_evdotphasmiaaw
+#define __ev_dotphasmiaaw3         __builtin_spe2_evdotphasmiaaw3
+#define __ev_dotphassf             __builtin_spe2_evdotphassf
+#define __ev_dotphassfa            __builtin_spe2_evdotphassfa
+#define __ev_dotphassfaaw          __builtin_spe2_evdotphassfaaw
+#define __ev_dotphassfaaw3         __builtin_spe2_evdotphassfaaw3
+#define __ev_dotphassfr            __builtin_spe2_evdotphassfr
+#define __ev_dotphassfra           __builtin_spe2_evdotphassfra
+#define __ev_dotphassfraaw         __builtin_spe2_evdotphassfraaw
+#define __ev_dotphassfraaw3        __builtin_spe2_evdotphassfraaw3
+#define __ev_dotphassi             __builtin_spe2_evdotphassi
+#define __ev_dotphassia            __builtin_spe2_evdotphassia
+#define __ev_dotphassiaaw          __builtin_spe2_evdotphassiaaw
+#define __ev_dotphassiaaw3         __builtin_spe2_evdotphassiaaw3
+#define __ev_dotphasumi            __builtin_spe2_evdotphasumi
+#define __ev_dotphasumia           __builtin_spe2_evdotphasumia
+#define __ev_dotphasumiaaw         __builtin_spe2_evdotphasumiaaw
+#define __ev_dotphasumiaaw3        __builtin_spe2_evdotphasumiaaw3
+#define __ev_dotphasusi            __builtin_spe2_evdotphasusi
+#define __ev_dotphasusia           __builtin_spe2_evdotphasusia
+#define __ev_dotphasusiaaw         __builtin_spe2_evdotphasusiaaw
+#define __ev_dotphasusiaaw3        __builtin_spe2_evdotphasusiaaw3
+#define __ev_dotphaumi             __builtin_spe2_evdotphaumi
+#define __ev_dotphaumia            __builtin_spe2_evdotphaumia
+#define __ev_dotphaumiaaw          __builtin_spe2_evdotphaumiaaw
+#define __ev_dotphaumiaaw3         __builtin_spe2_evdotphaumiaaw3
+#define __ev_dotphausi             __builtin_spe2_evdotphausi
+#define __ev_dotphausia            __builtin_spe2_evdotphausia
+#define __ev_dotphausiaaw          __builtin_spe2_evdotphausiaaw
+#define __ev_dotphausiaaw3         __builtin_spe2_evdotphausiaaw3
+#define __ev_dotphihcsmi           __builtin_spe2_evdotphihcsmi
+#define __ev_dotphihcsmia          __builtin_spe2_evdotphihcsmia
+#define __ev_dotphihcsmiaaw        __builtin_spe2_evdotphihcsmiaaw
+#define __ev_dotphihcsmiaaw3       __builtin_spe2_evdotphihcsmiaaw3
+#define __ev_dotphihcssf           __builtin_spe2_evdotphihcssf
+#define __ev_dotphihcssfa          __builtin_spe2_evdotphihcssfa
+#define __ev_dotphihcssfaaw        __builtin_spe2_evdotphihcssfaaw
+#define __ev_dotphihcssfaaw3       __builtin_spe2_evdotphihcssfaaw3
+#define __ev_dotphihcssfr          __builtin_spe2_evdotphihcssfr
+#define __ev_dotphihcssfra         __builtin_spe2_evdotphihcssfra
+#define __ev_dotphihcssfraaw       __builtin_spe2_evdotphihcssfraaw
+#define __ev_dotphihcssfraaw3      __builtin_spe2_evdotphihcssfraaw3
+#define __ev_dotphihcssi           __builtin_spe2_evdotphihcssi
+#define __ev_dotphihcssia          __builtin_spe2_evdotphihcssia
+#define __ev_dotphihcssiaaw        __builtin_spe2_evdotphihcssiaaw
+#define __ev_dotphihcssiaaw3       __builtin_spe2_evdotphihcssiaaw3
+#define __ev_dotphssmi             __builtin_spe2_evdotphssmi
+#define __ev_dotphssmia            __builtin_spe2_evdotphssmia
+#define __ev_dotphssmiaaw          __builtin_spe2_evdotphssmiaaw
+#define __ev_dotphssmiaaw3         __builtin_spe2_evdotphssmiaaw3
+#define __ev_dotphsssf             __builtin_spe2_evdotphsssf
+#define __ev_dotphsssfa            __builtin_spe2_evdotphsssfa
+#define __ev_dotphsssfaaw          __builtin_spe2_evdotphsssfaaw
+#define __ev_dotphsssfaaw3         __builtin_spe2_evdotphsssfaaw3
+#define __ev_dotphsssfr            __builtin_spe2_evdotphsssfr
+#define __ev_dotphsssfra           __builtin_spe2_evdotphsssfra
+#define __ev_dotphsssfraaw         __builtin_spe2_evdotphsssfraaw
+#define __ev_dotphsssfraaw3        __builtin_spe2_evdotphsssfraaw3
+#define __ev_dotphsssi             __builtin_spe2_evdotphssmi        // Alias, since no overflow can occur
+#define __ev_dotphsssia            __builtin_spe2_evdotphssmia       // Alias, since no overflow can occur
+#define __ev_dotphsssiaaw          __builtin_spe2_evdotphsssiaaw
+#define __ev_dotphsssiaaw3         __builtin_spe2_evdotphsssiaaw3
+#define __ev_dotplohcsmi           __builtin_spe2_evdotplohcsmi
+#define __ev_dotplohcsmia          __builtin_spe2_evdotplohcsmia
+#define __ev_dotplohcsmiaaw        __builtin_spe2_evdotplohcsmiaaw
+#define __ev_dotplohcsmiaaw3       __builtin_spe2_evdotplohcsmiaaw3
+#define __ev_dotplohcssf           __builtin_spe2_evdotplohcssf
+#define __ev_dotplohcssfa          __builtin_spe2_evdotplohcssfa
+#define __ev_dotplohcssfaaw        __builtin_spe2_evdotplohcssfaaw
+#define __ev_dotplohcssfaaw3       __builtin_spe2_evdotplohcssfaaw3
+#define __ev_dotplohcssfr          __builtin_spe2_evdotplohcssfr
+#define __ev_dotplohcssfra         __builtin_spe2_evdotplohcssfra
+#define __ev_dotplohcssfraaw       __builtin_spe2_evdotplohcssfraaw
+#define __ev_dotplohcssfraaw3      __builtin_spe2_evdotplohcssfraaw3
+#define __ev_dotplohcssi           __builtin_spe2_evdotplohcssi
+#define __ev_dotplohcssia          __builtin_spe2_evdotplohcssia
+#define __ev_dotplohcssiaaw        __builtin_spe2_evdotplohcssiaaw
+#define __ev_dotplohcssiaaw3       __builtin_spe2_evdotplohcssiaaw3
+#define __ev_dotpwasmi             __builtin_spe2_evdotpwasmi
+#define __ev_dotpwasmia            __builtin_spe2_evdotpwasmia
+#define __ev_dotpwasmiaa           __builtin_spe2_evdotpwasmiaa
+#define __ev_dotpwasmiaa3          __builtin_spe2_evdotpwasmiaa3
+#define __ev_dotpwassi             __builtin_spe2_evdotpwassi
+#define __ev_dotpwassia            __builtin_spe2_evdotpwassia
+#define __ev_dotpwassiaa           __builtin_spe2_evdotpwassiaa
+#define __ev_dotpwassiaa3          __builtin_spe2_evdotpwassiaa3
+#define __ev_dotpwasumi            __builtin_spe2_evdotpwasumi
+#define __ev_dotpwasumia           __builtin_spe2_evdotpwasumia
+#define __ev_dotpwasumiaa          __builtin_spe2_evdotpwasumiaa
+#define __ev_dotpwasumiaa3         __builtin_spe2_evdotpwasumiaa3
+#define __ev_dotpwasusi            __builtin_spe2_evdotpwasusi
+#define __ev_dotpwasusia           __builtin_spe2_evdotpwasusia
+#define __ev_dotpwasusiaa          __builtin_spe2_evdotpwasusiaa
+#define __ev_dotpwasusiaa3         __builtin_spe2_evdotpwasusiaa3
+#define __ev_dotpwaumi             __builtin_spe2_evdotpwaumi
+#define __ev_dotpwaumia            __builtin_spe2_evdotpwaumia
+#define __ev_dotpwaumiaa           __builtin_spe2_evdotpwaumiaa
+#define __ev_dotpwaumiaa3          __builtin_spe2_evdotpwaumiaa3
+#define __ev_dotpwausi             __builtin_spe2_evdotpwausi
+#define __ev_dotpwausia            __builtin_spe2_evdotpwausia
+#define __ev_dotpwausiaa           __builtin_spe2_evdotpwausiaa
+#define __ev_dotpwausiaa3          __builtin_spe2_evdotpwausiaa3
+#define __ev_dotpwcsmi             __builtin_spe2_evdotpwcsmi
+#define __ev_dotpwcsmia            __builtin_spe2_evdotpwcsmia
+#define __ev_dotpwcsmiaaw          __builtin_spe2_evdotpwcsmiaaw
+#define __ev_dotpwcsmiaaw3         __builtin_spe2_evdotpwcsmiaaw3
+#define __ev_dotpwcssf             __builtin_spe2_evdotpwcssf
+#define __ev_dotpwcssfa            __builtin_spe2_evdotpwcssfa
+#define __ev_dotpwcssfaaw          __builtin_spe2_evdotpwcssfaaw
+#define __ev_dotpwcssfaaw3         __builtin_spe2_evdotpwcssfaaw3
+#define __ev_dotpwcssfr            __builtin_spe2_evdotpwcssfr
+#define __ev_dotpwcssfra           __builtin_spe2_evdotpwcssfra
+#define __ev_dotpwcssfraaw         __builtin_spe2_evdotpwcssfraaw
+#define __ev_dotpwcssfraaw3        __builtin_spe2_evdotpwcssfraaw3
+#define __ev_dotpwcssi             __builtin_spe2_evdotpwcssi
+#define __ev_dotpwcssia            __builtin_spe2_evdotpwcssia
+#define __ev_dotpwcssiaaw          __builtin_spe2_evdotpwcssiaaw
+#define __ev_dotpwcssiaaw3         __builtin_spe2_evdotpwcssiaaw3
+#define __ev_dotpwgasmf            __builtin_spe2_evdotpwgasmf
+#define __ev_dotpwgasmfa           __builtin_spe2_evdotpwgasmfa
+#define __ev_dotpwgasmfaa          __builtin_spe2_evdotpwgasmfaa
+#define __ev_dotpwgasmfaa3         __builtin_spe2_evdotpwgasmfaa3
+#define __ev_dotpwgasmfr           __builtin_spe2_evdotpwgasmfr
+#define __ev_dotpwgasmfra          __builtin_spe2_evdotpwgasmfra
+#define __ev_dotpwgasmfraa         __builtin_spe2_evdotpwgasmfraa
+#define __ev_dotpwgasmfraa3        __builtin_spe2_evdotpwgasmfraa3
+#define __ev_dotpwgssmf            __builtin_spe2_evdotpwgssmf
+#define __ev_dotpwgssmfa           __builtin_spe2_evdotpwgssmfa
+#define __ev_dotpwgssmfaa          __builtin_spe2_evdotpwgssmfaa
+#define __ev_dotpwgssmfaa3         __builtin_spe2_evdotpwgssmfaa3
+#define __ev_dotpwgssmfr           __builtin_spe2_evdotpwgssmfr
+#define __ev_dotpwgssmfra          __builtin_spe2_evdotpwgssmfra
+#define __ev_dotpwgssmfraa         __builtin_spe2_evdotpwgssmfraa
+#define __ev_dotpwgssmfraa3        __builtin_spe2_evdotpwgssmfraa3
+#define __ev_dotpwssmi             __builtin_spe2_evdotpwssmi
+#define __ev_dotpwssmia            __builtin_spe2_evdotpwssmia
+#define __ev_dotpwssmiaa           __builtin_spe2_evdotpwssmiaa
+#define __ev_dotpwssmiaa3          __builtin_spe2_evdotpwssmiaa3
+#define __ev_dotpwsssi             __builtin_spe2_evdotpwssmi        // Alias, since no overflow can occur
+#define __ev_dotpwsssia            __builtin_spe2_evdotpwsssia       // Alias, since no overflow can occur
+#define __ev_dotpwsssiaa           __builtin_spe2_evdotpwsssiaa
+#define __ev_dotpwsssiaa3          __builtin_spe2_evdotpwsssiaa3
+#define __ev_dotpwxgasmf           __builtin_spe2_evdotpwxgasmf
+#define __ev_dotpwxgasmfa          __builtin_spe2_evdotpwxgasmfa
+#define __ev_dotpwxgasmfaa         __builtin_spe2_evdotpwxgasmfaa
+#define __ev_dotpwxgasmfaa3        __builtin_spe2_evdotpwxgasmfaa3
+#define __ev_dotpwxgasmfr          __builtin_spe2_evdotpwxgasmfr
+#define __ev_dotpwxgasmfra         __builtin_spe2_evdotpwxgasmfra
+#define __ev_dotpwxgasmfraa        __builtin_spe2_evdotpwxgasmfraa
+#define __ev_dotpwxgasmfraa3       __builtin_spe2_evdotpwxgasmfraa3
+#define __ev_dotpwxgssmf           __builtin_spe2_evdotpwxgssmf
+#define __ev_dotpwxgssmfa          __builtin_spe2_evdotpwxgssmfa
+#define __ev_dotpwxgssmfaa         __builtin_spe2_evdotpwxgssmfaa
+#define __ev_dotpwxgssmfaa3        __builtin_spe2_evdotpwxgssmfaa3
+#define __ev_dotpwxgssmfr          __builtin_spe2_evdotpwxgssmfr
+#define __ev_dotpwxgssmfra         __builtin_spe2_evdotpwxgssmfra
+#define __ev_dotpwxgssmfraa        __builtin_spe2_evdotpwxgssmfraa
+#define __ev_dotpwxgssmfraa3       __builtin_spe2_evdotpwxgssmfraa3
+
+#define __ev_extsbh                __builtin_spe2_evextsbh
+
+#define __ev_extsw                 __builtin_spe2_evextsw
+#define __ev_extzb                 __builtin_spe2_evextzb
+#define __ev_insb                  __builtin_spe2_evinsb
+#define __ev_insh                  __builtin_spe2_evinsh
+#define __ev_ilveh                 __builtin_spe2_evilveh
+#define __ev_ilveoh                __builtin_spe2_evilveoh
+#define __ev_ilvhih                __builtin_spe2_evilvhih
+#define __ev_ilvhiloh              __builtin_spe2_evilvhiloh
+#define __ev_ilvloh                __builtin_spe2_evilvloh
+#define __ev_ilvlohih              __builtin_spe2_evilvlohih
+#define __ev_ilvoeh                __builtin_spe2_evilvoeh
+#define __ev_ilvoh                 __builtin_spe2_evilvoh
+#define __ev_lbbsplatb             __builtin_spe2_evlbbsplatb
+#define __ev_lbbsplatbu            __builtin_spe2_evlbbsplatbu
+#define __ev_lbbsplatbx            __builtin_spe2_evlbbsplatbx
+#define __ev_lbbsplatbmx           __builtin_spe2_evlbbsplatbmx
+#define __ev_ldb                   __builtin_spe2_evldb
+#define __ev_ldbu                  __builtin_spe2_evldbu
+#define __ev_ldbx                  __builtin_spe2_evldbx
+#define __ev_ldbmx                 __builtin_spe2_evldbmx
+
+#define __ev_lddu                  __builtin_spe2_evlddu
+#define __ev_lddmx                 __builtin_spe2_evlddmx
+
+#define __ev_ldhu                  __builtin_spe2_evldhu
+#define __ev_ldhmx                 __builtin_spe2_evldhmx
+
+#define __ev_ldwu                  __builtin_spe2_evldwu
+#define __ev_ldwmx                 __builtin_spe2_evldwmx
+
+#define __ev_lhhesplatu            __builtin_spe2_evlhhesplatu
+#define __ev_lhhesplatmx           __builtin_spe2_evlhhesplatmx
+
+#define __ev_lhhossplatu           __builtin_spe2_evlhhossplatu
+#define __ev_lhhossplatmx          __builtin_spe2_evlhhossplatmx
+
+#define __ev_lhhousplatu           __builtin_spe2_evlhhousplatu
+#define __ev_lhhousplatmx          __builtin_spe2_evlhhousplatmx
+#define __ev_lhhsplath             __builtin_spe2_evlhhsplath
+#define __ev_lhhsplathu            __builtin_spe2_evlhhsplathu
+#define __ev_lhhsplathx            __builtin_spe2_evlhhsplathx
+#define __ev_lhhsplathmx           __builtin_spe2_evlhhsplathmx
+
+#define __ev_lvsl                  __builtin_spe2_evlvsl
+#define __ev_lvsr                  __builtin_spe2_evlvsr
+#define __ev_lwbe                  __builtin_spe2_evlwbe
+#define __ev_lwbeu                 __builtin_spe2_evlwbeu
+#define __ev_lwbex                 __builtin_spe2_evlwbex
+#define __ev_lwbemx                __builtin_spe2_evlwbemx
+#define __ev_lwbos                 __builtin_spe2_evlwbos
+#define __ev_lwbosu                __builtin_spe2_evlwbosu
+#define __ev_lwbosx                __builtin_spe2_evlwbosx
+#define __ev_lwbosmx               __builtin_spe2_evlwbosmx
+#define __ev_lwbou                 __builtin_spe2_evlwbou
+#define __ev_lwbouu                __builtin_spe2_evlwbouu
+#define __ev_lwboux                __builtin_spe2_evlwboux
+#define __ev_lwboumx               __builtin_spe2_evlwboumx
+#define __ev_lwbsplatw             __builtin_spe2_evlwbsplatw
+#define __ev_lwbsplatwu            __builtin_spe2_evlwbsplatwu
+#define __ev_lwbsplatwx            __builtin_spe2_evlwbsplatwx
+#define __ev_lwbsplatwmx           __builtin_spe2_evlwbsplatwmx
+
+#define __ev_lwheu                 __builtin_spe2_evlwheu
+#define __ev_lwhemx                __builtin_spe2_evlwhemx
+
+#define __ev_lwhosu                __builtin_spe2_evlwhosu
+#define __ev_lwhosmx               __builtin_spe2_evlwhosmx
+
+#define __ev_lwhouu                __builtin_spe2_evlwhouu
+#define __ev_lwhoumx               __builtin_spe2_evlwhoumx
+
+#define __ev_lwhsplatu             __builtin_spe2_evlwhsplatu
+
+#define __ev_lwhsplatw             __builtin_spe2_evlwhsplatw
+#define __ev_lwhsplatwu            __builtin_spe2_evlwhsplatwu
+#define __ev_lwhsplatwx            __builtin_spe2_evlwhsplatwx
+#define __ev_lwhsplatwmx           __builtin_spe2_evlwhsplatwmx
+#define __ev_lwhsplatmx            __builtin_spe2_evlwhsplatmx
+
+#define __ev_lwwsplatu             __builtin_spe2_evlwwsplatu
+#define __ev_lwwsplatmx            __builtin_spe2_evlwwsplatmx
+
+#define __ev_mar                   __builtin_spe2_evmar
+#define __ev_maxbpsh               __builtin_spe2_evmaxbpsh
+#define __ev_maxbpuh               __builtin_spe2_evmaxbpuh
+#define __ev_maxbs                 __builtin_spe2_evmaxbs
+#define __ev_maxbu                 __builtin_spe2_evmaxbu
+#define __ev_maxds                 __builtin_spe2_evmaxds
+#define __ev_maxdu                 __builtin_spe2_evmaxdu
+#define __ev_maxhpsw               __builtin_spe2_evmaxhpsw
+#define __ev_maxhpuw               __builtin_spe2_evmaxhpuw
+#define __ev_maxhs                 __builtin_spe2_evmaxhs
+#define __ev_maxhu                 __builtin_spe2_evmaxhu
+#define __ev_maxmagws              __builtin_spe2_evmaxmagws
+#define __ev_maxwpsd               __builtin_spe2_evmaxwpsd
+#define __ev_maxwpud               __builtin_spe2_evmaxwpud
+#define __ev_maxws                 __builtin_spe2_evmaxws
+#define __ev_maxwu                 __builtin_spe2_evmaxwu
+#define __ev_mbesmi                __builtin_spe2_evmbesmi
+#define __ev_mbesmia               __builtin_spe2_evmbesmia
+#define __ev_mbesmiaah             __builtin_spe2_evmbesmiaah
+#define __ev_mbesmianh             __builtin_spe2_evmbesmianh
+#define __ev_mbessiaah             __builtin_spe2_evmbessiaah
+#define __ev_mbessianh             __builtin_spe2_evmbessianh
+#define __ev_mbesumi               __builtin_spe2_evmbesumi
+#define __ev_mbesumia              __builtin_spe2_evmbesumia
+#define __ev_mbesumiaah            __builtin_spe2_evmbesumiaah
+#define __ev_mbesumianh            __builtin_spe2_evmbesumianh
+#define __ev_mbesusiaah            __builtin_spe2_evmbesusiaah
+#define __ev_mbesusianh            __builtin_spe2_evmbesusianh
+#define __ev_mbeumi                __builtin_spe2_evmbeumi
+#define __ev_mbeumia               __builtin_spe2_evmbeumia
+#define __ev_mbeumiaah             __builtin_spe2_evmbeumiaah
+#define __ev_mbeumianh             __builtin_spe2_evmbeumianh
+#define __ev_mbeusiaah             __builtin_spe2_evmbeusiaah
+#define __ev_mbeusianh             __builtin_spe2_evmbeusianh
+#define __ev_mbosmi                __builtin_spe2_evmbosmi
+#define __ev_mbosmia               __builtin_spe2_evmbosmia
+#define __ev_mbosmiaah             __builtin_spe2_evmbosmiaah
+#define __ev_mbosmianh             __builtin_spe2_evmbosmianh
+#define __ev_mbossiaah             __builtin_spe2_evmbossiaah
+#define __ev_mbossianh             __builtin_spe2_evmbossianh
+#define __ev_mbosumi               __builtin_spe2_evmbosumi
+#define __ev_mbosumia              __builtin_spe2_evmbosumia
+#define __ev_mbosumiaah            __builtin_spe2_evmbosumiaah
+#define __ev_mbosumianh            __builtin_spe2_evmbosumianh
+#define __ev_mbosusiaah            __builtin_spe2_evmbosusiaah
+#define __ev_mbosusianh            __builtin_spe2_evmbosusianh
+#define __ev_mboumi                __builtin_spe2_evmboumi
+#define __ev_mboumia               __builtin_spe2_evmboumia
+#define __ev_mboumiaah             __builtin_spe2_evmboumiaah
+#define __ev_mboumianh             __builtin_spe2_evmboumianh
+#define __ev_mbousiaah             __builtin_spe2_evmbousiaah
+#define __ev_mbousianh             __builtin_spe2_evmbousianh
+
+#define __ev_mhesumi               __builtin_spe2_evmhesumi
+#define __ev_mhesumia              __builtin_spe2_evmhesumia
+#define __ev_mhesumiaaw            __builtin_spe2_evmhesumiaaw
+#define __ev_mhesumianw            __builtin_spe2_evmhesumianw
+#define __ev_mhesusiaaw            __builtin_spe2_evmhesusiaaw
+#define __ev_mhesusianw            __builtin_spe2_evmhesusianw
+
+#define __ev_mhosumi               __builtin_spe2_evmhosumi
+#define __ev_mhosumia              __builtin_spe2_evmhosumia
+#define __ev_mhosumiaaw            __builtin_spe2_evmhosumiaaw
+#define __ev_mhosumianw            __builtin_spe2_evmhosumianw
+#define __ev_mhosusiaaw            __builtin_spe2_evmhosusiaaw
+#define __ev_mhosusianw            __builtin_spe2_evmhosusianw
+
+#define __ev_mhssf                 __builtin_spe2_evmhssf
+#define __ev_mhssfr                __builtin_spe2_evmhssfr
+#define __ev_mhssi                 __builtin_spe2_evmhssi
+#define __ev_mhsusi                __builtin_spe2_evmhsusi
+#define __ev_mhumi                 __builtin_spe2_evmhumi
+#define __ev_mhusi                 __builtin_spe2_evmhusi
+#define __ev_minbpsh               __builtin_spe2_evminbpsh
+#define __ev_minbpuh               __builtin_spe2_evminbpuh
+#define __ev_minbs                 __builtin_spe2_evminbs
+#define __ev_minbu                 __builtin_spe2_evminbu
+#define __ev_minds                 __builtin_spe2_evminds
+#define __ev_mindu                 __builtin_spe2_evmindu
+#define __ev_minhpsw               __builtin_spe2_evminhpsw
+#define __ev_minhpuw               __builtin_spe2_evminhpuw
+#define __ev_minhs                 __builtin_spe2_evminhs
+#define __ev_minhu                 __builtin_spe2_evminhu
+#define __ev_minwpsd               __builtin_spe2_evminwpsd
+#define __ev_minwpud               __builtin_spe2_evminwpud
+#define __ev_minws                 __builtin_spe2_evminws
+#define __ev_minwu                 __builtin_spe2_evminwu
+
+#define __ev_mwehgsmf              __builtin_spe2_evmwehgsmf
+#define __ev_mwehgsmfa             __builtin_spe2_evmwehgsmfa
+#define __ev_mwehgsmfaa            __builtin_spe2_evmwehgsmfaa
+#define __ev_mwehgsmfan            __builtin_spe2_evmwehgsmfan
+#define __ev_mwehgsmfr             __builtin_spe2_evmwehgsmfr
+#define __ev_mwehgsmfra            __builtin_spe2_evmwehgsmfra
+#define __ev_mwehgsmfraa           __builtin_spe2_evmwehgsmfraa
+#define __ev_mwehgsmfran           __builtin_spe2_evmwehgsmfran
+
+#define __ev_mwhssfaaw             __builtin_spe2_evmwhssfaaw
+#define __ev_mwhssfaaw3            __builtin_spe2_evmwhssfaaw3
+#define __ev_mwhssfanw             __builtin_spe2_evmwhssfanw
+#define __ev_mwhssfanw3            __builtin_spe2_evmwhssfanw3
+#define __ev_mwhssfr               __builtin_spe2_evmwhssfr
+#define __ev_mwhssfra              __builtin_spe2_evmwhssfra
+#define __ev_mwhssfraaw            __builtin_spe2_evmwhssfraaw
+#define __ev_mwhssfraaw3           __builtin_spe2_evmwhssfraaw3
+#define __ev_mwhssfranw            __builtin_spe2_evmwhssfranw
+#define __ev_mwhssfranw3           __builtin_spe2_evmwhssfranw3
+
+#define __ev_mwlsmiaaw             __builtin_spe2_evmwlsmiaaw
+#define __ev_mwlsmiaaw3            __builtin_spe2_evmwlsmiaaw3
+#define __ev_mwlsmianw             __builtin_spe2_evmwlsmianw
+#define __ev_mwlsmianw3            __builtin_spe2_evmwlsmianw3
+#define __ev_mwlssiaaw             __builtin_spe2_evmwlssiaaw
+#define __ev_mwlssiaaw3            __builtin_spe2_evmwlssiaaw3
+#define __ev_mwlssianw             __builtin_spe2_evmwlssianw
+#define __ev_mwlssianw3            __builtin_spe2_evmwlssianw3
+
+#define __ev_mwlumiaaw             __builtin_spe2_evmwlumiaaw
+#define __ev_mwlumiaaw3            __builtin_spe2_evmwlumiaaw3
+#define __ev_mwlumianw             __builtin_spe2_evmwlumianw
+#define __ev_mwlumianw3            __builtin_spe2_evmwlumianw3
+#define __ev_mwlusiaaw             __builtin_spe2_evmwlusiaaw
+#define __ev_mwlusiaaw3            __builtin_spe2_evmwlusiaaw3
+#define __ev_mwlusianw             __builtin_spe2_evmwlusianw
+#define __ev_mwlusianw3            __builtin_spe2_evmwlusianw3
+#define __ev_mwohgsmf              __builtin_spe2_evmwohgsmf
+#define __ev_mwohgsmfa             __builtin_spe2_evmwohgsmfa
+#define __ev_mwohgsmfaa            __builtin_spe2_evmwohgsmfaa
+#define __ev_mwohgsmfan            __builtin_spe2_evmwohgsmfan
+#define __ev_mwohgsmfr             __builtin_spe2_evmwohgsmfr
+#define __ev_mwohgsmfra            __builtin_spe2_evmwohgsmfra
+#define __ev_mwohgsmfraa           __builtin_spe2_evmwohgsmfraa
+#define __ev_mwohgsmfran           __builtin_spe2_evmwohgsmfran
+
+#define __ev_mwssiaa               __builtin_spe2_evmwssiaa
+#define __ev_mwssian               __builtin_spe2_evmwssian
+#define __ev_mwssiw                __builtin_spe2_evmwssiw
+
+#define __ev_mwusiaa               __builtin_spe2_evmwusiaa
+#define __ev_mwusian               __builtin_spe2_evmwusian
+#define __ev_mwusiw                __builtin_spe2_evmwusiw
+
+#define __ev_negb                  __builtin_spe2_evnegb
+#define __ev_negbo                 __builtin_spe2_evnegbo
+#define __ev_negbos                __builtin_spe2_evnegbos
+#define __ev_negbs                 __builtin_spe2_evnegbs
+#define __ev_negd                  __builtin_spe2_evnegd
+#define __ev_negds                 __builtin_spe2_evnegds
+#define __ev_negh                  __builtin_spe2_evnegh
+#define __ev_negho                 __builtin_spe2_evnegho
+#define __ev_neghos                __builtin_spe2_evneghos
+#define __ev_neghs                 __builtin_spe2_evneghs
+#define __ev_negs                  __builtin_spe2_evnegs
+#define __ev_negwo                 __builtin_spe2_evnegwo
+#define __ev_negwos                __builtin_spe2_evnegwos
+
+#define __ev_perm                  __builtin_spe2_evperm
+#define __ev_perm2                 __builtin_spe2_evperm2
+#define __ev_perm3                 __builtin_spe2_evperm3
+#define __ev_pksdshefrs            __builtin_spe2_evpksdshefrs
+#define __ev_pksdswfrs             __builtin_spe2_evpksdswfrs
+#define __ev_pksdsws               __builtin_spe2_evpksdsws
+#define __ev_pkshsbs               __builtin_spe2_evpkshsbs
+#define __ev_pkshubs               __builtin_spe2_evpkshubs
+#define __ev_pkswgshefrs           __builtin_spe2_evpkswgshefrs
+#define __ev_pkswgswfrs            __builtin_spe2_evpkswgswfrs
+#define __ev_pkswshfrs             __builtin_spe2_evpkswshfrs
+#define __ev_pkswshilvfrs          __builtin_spe2_evpkswshilvfrs
+#define __ev_pkswshilvs            __builtin_spe2_evpkswshilvs
+#define __ev_pkswshs               __builtin_spe2_evpkswshs
+#define __ev_pkswuhs               __builtin_spe2_evpkswuhs
+#define __ev_pkuduws               __builtin_spe2_evpkuduws
+#define __ev_pkuhubs               __builtin_spe2_evpkuhubs
+#define __ev_pkuwuhs               __builtin_spe2_evpkuwuhs
+#define __ev_popcntb               __builtin_spe2_evpopcntb
+#define __ev_rlb                   __builtin_spe2_evrlb
+#define __ev_rlbi                  __builtin_spe2_evrlbi
+#define __ev_rlh                   __builtin_spe2_evrlh
+#define __ev_rlhi                  __builtin_spe2_evrlhi
+
+#define __ev_rnddnw                __builtin_spe2_evrnddnw
+#define __ev_rnddnwss              __builtin_spe2_evrnddnwss
+#define __ev_rnddnwus              __builtin_spe2_evrnddnwus
+#define __ev_rnddw                 __builtin_spe2_evrnddw
+#define __ev_rnddwss               __builtin_spe2_evrnddwss
+#define __ev_rnddwus               __builtin_spe2_evrnddwus
+#define __ev_rndhb                 __builtin_spe2_evrndhb
+#define __ev_rndhbss               __builtin_spe2_evrndhbss
+#define __ev_rndhbus               __builtin_spe2_evrndhbus
+#define __ev_rndhnb                __builtin_spe2_evrndhnb
+#define __ev_rndhnbss              __builtin_spe2_evrndhnbss
+#define __ev_rndhnbus              __builtin_spe2_evrndhnbus
+#define __ev_rndwh                 __builtin_spe2_evrndwh
+#define __ev_rndwhss               __builtin_spe2_evrndwhss
+#define __ev_rndwhus               __builtin_spe2_evrndwhus
+#define __ev_rndwnh                __builtin_spe2_evrndwnh
+#define __ev_rndwnhss              __builtin_spe2_evrndwnhss
+#define __ev_rndwnhus              __builtin_spe2_evrndwnhus
+#define __ev_sad2sh                __builtin_spe2_evsad2sh
+#define __ev_sad2sha               __builtin_spe2_evsad2sha
+#define __ev_sad2shaaw             __builtin_spe2_evsad2shaaw
+#define __ev_sad2uh                __builtin_spe2_evsad2uh
+#define __ev_sad2uha               __builtin_spe2_evsad2uha
+#define __ev_sad2uhaaw             __builtin_spe2_evsad2uhaaw
+#define __ev_sad4sb                __builtin_spe2_evsad4sb
+#define __ev_sad4sba               __builtin_spe2_evsad4sba
+#define __ev_sad4sbaaw             __builtin_spe2_evsad4sbaaw
+#define __ev_sad4ub                __builtin_spe2_evsad4ub
+#define __ev_sad4uba               __builtin_spe2_evsad4uba
+#define __ev_sad4ubaaw             __builtin_spe2_evsad4ubaaw
+#define __ev_sadsw                 __builtin_spe2_evsadsw
+#define __ev_sadswa                __builtin_spe2_evsadswa
+#define __ev_sadswaa               __builtin_spe2_evsadswaa
+#define __ev_saduw                 __builtin_spe2_evsaduw
+#define __ev_saduwa                __builtin_spe2_evsaduwa
+#define __ev_saduwaa               __builtin_spe2_evsaduwaa
+#define __ev_satsbub               __builtin_spe2_evsatsbub
+#define __ev_satsdsw               __builtin_spe2_evsatsdsw
+#define __ev_satsduw               __builtin_spe2_evsatsduw
+#define __ev_satshsb               __builtin_spe2_evsatshsb
+#define __ev_satshub               __builtin_spe2_evsatshub
+#define __ev_satshuh               __builtin_spe2_evsatshuh
+#define __ev_satswgsdf             __builtin_spe2_evsatswgsdf
+#define __ev_satswsh               __builtin_spe2_evsatswsh
+#define __ev_satswuh               __builtin_spe2_evsatswuh
+#define __ev_satswuw               __builtin_spe2_evsatswuw
+#define __ev_satuduw               __builtin_spe2_evsatuduw
+#define __ev_satubsb               __builtin_spe2_evsatubsb
+#define __ev_satuhsh               __builtin_spe2_evsatuhsh
+#define __ev_satuhub               __builtin_spe2_evsatuhub
+#define __ev_satuwsw               __builtin_spe2_evsatuwsw
+#define __ev_satuwuh               __builtin_spe2_evsatuwuh
+
+#define __ev_selbit                __builtin_spe2_evselbit
+#define __ev_selbitm0              __builtin_spe2_evselbitm0
+#define __ev_selbitm1              __builtin_spe2_evselbitm1
+#define __ev_seteqb                __builtin_spe2_evseteqb
+#define __ev_seteqb_rc             __builtin_spe2_evseteqb_rc
+#define __ev_seteqh                __builtin_spe2_evseteqh
+#define __ev_seteqh_rc             __builtin_spe2_evseteqh_rc
+#define __ev_seteqw                __builtin_spe2_evseteqw
+#define __ev_seteqw_rc             __builtin_spe2_evseteqw_rc
+#define __ev_setgtbs               __builtin_spe2_evsetgtbs
+#define __ev_setgtbs_rc            __builtin_spe2_evsetgtbs_rc
+#define __ev_setgtbu               __builtin_spe2_evsetgtbu
+#define __ev_setgtbu_rc            __builtin_spe2_evsetgtbu_rc
+#define __ev_setgths               __builtin_spe2_evsetgths
+#define __ev_setgths_rc            __builtin_spe2_evsetgths_rc
+#define __ev_setgthu               __builtin_spe2_evsetgthu
+#define __ev_setgthu_rc            __builtin_spe2_evsetgthu_rc
+#define __ev_setgtws               __builtin_spe2_evsetgtws
+#define __ev_setgtws_rc            __builtin_spe2_evsetgtws_rc
+#define __ev_setgtwu               __builtin_spe2_evsetgtwu
+#define __ev_setgtwu_rc            __builtin_spe2_evsetgtwu_rc
+#define __ev_setltbs               __builtin_spe2_evsetltbs
+#define __ev_setltbs_rc            __builtin_spe2_evsetltbs_rc
+#define __ev_setltbu               __builtin_spe2_evsetltbu
+#define __ev_setltbu_rc            __builtin_spe2_evsetltbu_rc
+#define __ev_setlths               __builtin_spe2_evsetlths
+#define __ev_setlths_rc            __builtin_spe2_evsetlths_rc
+#define __ev_setlthu               __builtin_spe2_evsetlthu
+#define __ev_setlthu_rc            __builtin_spe2_evsetlthu_rc
+#define __ev_setltws               __builtin_spe2_evsetltws
+#define __ev_setltws_rc            __builtin_spe2_evsetltws_rc
+#define __ev_setltwu               __builtin_spe2_evsetltwu
+#define __ev_setltwu_rc            __builtin_spe2_evsetltwu_rc
+#define __ev_sl                    __builtin_spe2_evsl
+#define __ev_sli                   __builtin_spe2_evsli
+#define __ev_slb                   __builtin_spe2_evslb
+#define __ev_slbi                  __builtin_spe2_evslbi
+#define __ev_slh                   __builtin_spe2_evslh
+#define __ev_slhi                  __builtin_spe2_evslhi
+#define __ev_sloi                  __builtin_spe2_evsloi
+
+#define __ev_splatb                __builtin_spe2_evsplatb
+
+#define __ev_splatfia              __builtin_spe2_evsplatfia
+#define __ev_splatfib              __builtin_spe2_evsplatfib
+#define __ev_splatfiba             __builtin_spe2_evsplatfiba
+#define __ev_splatfibo             __builtin_spe2_evsplatfibo
+#define __ev_splatfiboa            __builtin_spe2_evsplatfiboa
+#define __ev_splatfid              __builtin_spe2_evsplatfid
+#define __ev_splatfida             __builtin_spe2_evsplatfida
+#define __ev_splatfih              __builtin_spe2_evsplatfih
+#define __ev_splatfiha             __builtin_spe2_evsplatfiha
+#define __ev_splatfiho             __builtin_spe2_evsplatfiho
+#define __ev_splatfihoa            __builtin_spe2_evsplatfihoa
+#define __ev_splatfio              __builtin_spe2_evsplatfio
+#define __ev_splatfioa             __builtin_spe2_evsplatfioa
+#define __ev_splath                __builtin_spe2_evsplath
+#define __ev_splatia               __builtin_spe2_evsplatia
+#define __ev_splatib               __builtin_spe2_evsplatib
+#define __ev_splatiba              __builtin_spe2_evsplatiba
+#define __ev_splatibe              __builtin_spe2_evsplatibe
+#define __ev_splatibea             __builtin_spe2_evsplatibea
+#define __ev_splatid               __builtin_spe2_evsplatid
+#define __ev_splatida              __builtin_spe2_evsplatida
+#define __ev_splatie               __builtin_spe2_evsplatie
+#define __ev_splatiea              __builtin_spe2_evsplatiea
+#define __ev_splatih               __builtin_spe2_evsplatih
+#define __ev_splatiha              __builtin_spe2_evsplatiha
+#define __ev_splatihe              __builtin_spe2_evsplatihe
+#define __ev_splatihea             __builtin_spe2_evsplatihea
+#define __ev_srbis                 __builtin_spe2_evsrbis
+#define __ev_srbiu                 __builtin_spe2_evsrbiu
+#define __ev_srbs                  __builtin_spe2_evsrbs
+#define __ev_srbu                  __builtin_spe2_evsrbu
+#define __ev_srhis                 __builtin_spe2_evsrhis
+#define __ev_srhiu                 __builtin_spe2_evsrhiu
+#define __ev_srhs                  __builtin_spe2_evsrhs
+#define __ev_srhu                  __builtin_spe2_evsrhu
+#define __ev_sris                  __builtin_spe2_evsris
+#define __ev_sriu                  __builtin_spe2_evsriu
+#define __ev_srois                 __builtin_spe2_evsrois
+#define __ev_sroiu                 __builtin_spe2_evsroiu
+#define __ev_srs                   __builtin_spe2_evsrs
+#define __ev_sru                   __builtin_spe2_evsru
+
+#define __ev_stdb                  __builtin_spe2_evstdb
+#define __ev_stdbu                 __builtin_spe2_evstdbu
+#define __ev_stdbx                 __builtin_spe2_evstdbx
+#define __ev_stdbmx                __builtin_spe2_evstdbmx
+
+#define __ev_stddu                 __builtin_spe2_evstddu
+#define __ev_stddmx                __builtin_spe2_evstddmx
+
+#define __ev_stdhu                 __builtin_spe2_evstdhu
+#define __ev_stdhmx                __builtin_spe2_evstdhmx
+
+#define __ev_stdwu                 __builtin_spe2_evstdwu
+#define __ev_stdwmx                __builtin_spe2_evstdwmx
+
+#define __ev_sthb                  __builtin_spe2_evsthb
+#define __ev_sthbu                 __builtin_spe2_evsthbu
+#define __ev_sthbx                 __builtin_spe2_evsthbx
+#define __ev_sthbmx                __builtin_spe2_evsthbmx
+#define __ev_stwb                  __builtin_spe2_evstwb
+#define __ev_stwbu                 __builtin_spe2_evstwbu
+#define __ev_stwbx                 __builtin_spe2_evstwbx
+#define __ev_stwbmx                __builtin_spe2_evstwbmx
+#define __ev_stwbe                 __builtin_spe2_evstwbe
+#define __ev_stwbeu                __builtin_spe2_evstwbeu
+#define __ev_stwbex                __builtin_spe2_evstwbex
+#define __ev_stwbemx               __builtin_spe2_evstwbemx
+#define __ev_stwbo                 __builtin_spe2_evstwbo
+#define __ev_stwbou                __builtin_spe2_evstwbou
+#define __ev_stwbox                __builtin_spe2_evstwbox
+#define __ev_stwbomx               __builtin_spe2_evstwbomx
+
+#define __ev_stwheu                __builtin_spe2_evstwheu
+#define __ev_stwhemx               __builtin_spe2_evstwhemx
+
+#define __ev_stwhou                __builtin_spe2_evstwhou
+#define __ev_stwhomx               __builtin_spe2_evstwhomx
+
+#define __ev_stwweu                __builtin_spe2_evstwweu
+#define __ev_stwwemx               __builtin_spe2_evstwwemx
+
+#define __ev_stwwou                __builtin_spe2_evstwwou
+#define __ev_stwwomx               __builtin_spe2_evstwwomx
+#define __ev_subf2add2h            __builtin_spe2_evsubf2add2h
+#define __ev_subf2add2hss          __builtin_spe2_evsubf2add2hss
+#define __ev_subfaddh              __builtin_spe2_evsubfaddh
+#define __ev_subfaddhss            __builtin_spe2_evsubfaddhss
+#define __ev_subfaddhx             __builtin_spe2_evsubfaddhx
+#define __ev_subfaddhxss           __builtin_spe2_evsubfaddhxss
+#define __ev_subfaddw              __builtin_spe2_evsubfaddw
+#define __ev_subfaddwss            __builtin_spe2_evsubfaddwss
+#define __ev_subfaddwx             __builtin_spe2_evsubfaddwx
+#define __ev_subfaddwxss           __builtin_spe2_evsubfaddwxss
+#define __ev_subfb                 __builtin_spe2_evsubfb
+#define __ev_subfbss               __builtin_spe2_evsubfbss
+#define __ev_subfbus               __builtin_spe2_evsubfbus
+#define __ev_subfd                 __builtin_spe2_evsubfd
+#define __ev_subfdss               __builtin_spe2_evsubfdss
+#define __ev_subfdus               __builtin_spe2_evsubfdus
+#define __ev_subfh                 __builtin_spe2_evsubfh
+#define __ev_subfhhisw             __builtin_spe2_evsubfhhisw
+#define __ev_subfhhiuw             __builtin_spe2_evsubfhhiuw
+#define __ev_subfhlosw             __builtin_spe2_evsubfhlosw
+#define __ev_subfhlouw             __builtin_spe2_evsubfhlouw
+#define __ev_subfhss               __builtin_spe2_evsubfhss
+#define __ev_subfhus               __builtin_spe2_evsubfhus
+#define __ev_subfhx                __builtin_spe2_evsubfhx
+#define __ev_subfhxss              __builtin_spe2_evsubfhxss
+#define __ev_subfhxus              __builtin_spe2_evsubfhxus
+#define __ev_subfsmiaa             __builtin_spe2_evsubfsmiaa
+
+#define __ev_subfssiaa             __builtin_spe2_evsubfssiaa
+
+#define __ev_subfusiaa             __builtin_spe2_evsubfusiaa
+
+#define __ev_subfwegsf             __builtin_spe2_evsubfwegsf
+#define __ev_subfwegsi             __builtin_spe2_evsubfwegsi
+#define __ev_subfwogsf             __builtin_spe2_evsubfwogsf
+#define __ev_subfwogsi             __builtin_spe2_evsubfwogsi
+#define __ev_subfwss               __builtin_spe2_evsubfwss
+#define __ev_subfwus               __builtin_spe2_evsubfwus
+#define __ev_subfwx                __builtin_spe2_evsubfwx
+#define __ev_subfwxss              __builtin_spe2_evsubfwxss
+#define __ev_subfwxus              __builtin_spe2_evsubfwxus
+#define __ev_subifb(a,b)           __builtin_spe2_evsubifb ((b), (a))
+#define __ev_subifh(a,b)           __builtin_spe2_evsubifh ((b), (a))
+
+#define __ev_sum2his               __builtin_spe2_evsum2his
+#define __ev_sum2hisa              __builtin_spe2_evsum2hisa
+#define __ev_sum2hisaaw            __builtin_spe2_evsum2hisaaw
+#define __ev_sum2hs                __builtin_spe2_evsum2hs
+#define __ev_sum2hsa               __builtin_spe2_evsum2hsa
+#define __ev_sum2hsaaw             __builtin_spe2_evsum2hsaaw
+#define __ev_sum2hu                __builtin_spe2_evsum2hu
+#define __ev_sum2hua               __builtin_spe2_evsum2hua
+#define __ev_sum2huaaw             __builtin_spe2_evsum2huaaw
+#define __ev_sum4bs                __builtin_spe2_evsum4bs
+#define __ev_sum4bsa               __builtin_spe2_evsum4bsa
+#define __ev_sum4bsaaw             __builtin_spe2_evsum4bsaaw
+#define __ev_sum4bu                __builtin_spe2_evsum4bu
+#define __ev_sum4bua               __builtin_spe2_evsum4bua
+#define __ev_sum4buaaw             __builtin_spe2_evsum4buaaw
+#define __ev_sumws                 __builtin_spe2_evsumws
+#define __ev_sumwsa                __builtin_spe2_evsumwsa
+#define __ev_sumwsaa               __builtin_spe2_evsumwsaa
+#define __ev_sumwu                 __builtin_spe2_evsumwu
+#define __ev_sumwua                __builtin_spe2_evsumwua
+#define __ev_sumwuaa               __builtin_spe2_evsumwuaa
+#define __ev_swapbhilo             __builtin_spe2_evswapbhilo
+#define __ev_swapblohi             __builtin_spe2_evswapblohi
+#define __ev_swaphe                __builtin_spe2_evswaphe
+#define __ev_swaphhi               __builtin_spe2_evswaphhi
+#define __ev_swaphhilo             __builtin_spe2_evswaphhilo
+#define __ev_swaphlo               __builtin_spe2_evswaphlo
+#define __ev_swaphlohi             __builtin_spe2_evswaphlohi
+#define __ev_swapho                __builtin_spe2_evswapho
+#define __ev_unpkhibsi             __builtin_spe2_evunpkhibsi
+#define __ev_unpkhibui             __builtin_spe2_evunpkhibui
+#define __ev_unpkhihf              __builtin_spe2_evunpkhihf
+#define __ev_unpkhihsi             __builtin_spe2_evunpkhihsi
+#define __ev_unpkhihui             __builtin_spe2_evunpkhihui
+#define __ev_unpkhiwgsf            __builtin_spe2_evunpkhiwgsf
+#define __ev_unpklobsi             __builtin_spe2_evunpklobsi
+#define __ev_unpklobui             __builtin_spe2_evunpklobui
+#define __ev_unpklohf              __builtin_spe2_evunpklohf
+#define __ev_unpklohsi             __builtin_spe2_evunpklohsi
+#define __ev_unpklohui             __builtin_spe2_evunpklohui
+#define __ev_unpklowgsf            __builtin_spe2_evunpklowgsf
+
+#define __ev_xtrb                  __builtin_spe2_evxtrb
+#define __ev_xtrd                  __builtin_spe2_evxtrd
+#define __ev_xtrh                  __builtin_spe2_evxtrh
+
+#define __ev_fsaddsub              __builtin_spe2_evfsaddsub
+#define __ev_fsaddsubx             __builtin_spe2_evfsaddsubx
+#define __ev_fsaddx                __builtin_spe2_evfsaddx
+
+#define __ev_fscfh                 __builtin_spe2_evfscfh
+#define __ev_fscth                 __builtin_spe2_evfscth
+
+#define __ev_fsdiff                __builtin_spe2_evfsdiff
+#define __ev_fsdiffsum             __builtin_spe2_evfsdiffsum
+
+#define __ev_fsmax                 __builtin_spe2_evfsmax
+#define __ev_fsmin                 __builtin_spe2_evfsmin
+
+#define __ev_fsmule                __builtin_spe2_evfsmule
+#define __ev_fsmulo                __builtin_spe2_evfsmulo
+#define __ev_fsmulx                __builtin_spe2_evfsmulx
+
+#define __ev_fssqrt                __builtin_spe2_evfssqrt
+
+#define __ev_fssubadd              __builtin_spe2_evfssubadd
+#define __ev_fssubaddx             __builtin_spe2_evfssubaddx
+#define __ev_fssubx                __builtin_spe2_evfssubx
+#define __ev_fssum                 __builtin_spe2_evfssum
+#define __ev_fssumdiff             __builtin_spe2_evfssumdiff
+
+#define __ev_select_eqd            __builtin_spe2_evselect_eqd
+#define __ev_select_gtds           __builtin_spe2_evselect_gtds
+#define __ev_select_gtdu           __builtin_spe2_evselect_gtdu
+#define __ev_select_ltds           __builtin_spe2_evselect_ltds
+#define __ev_select_ltdu           __builtin_spe2_evselect_ltdu
+
+#define __ev_any_gtds(a, b)	   __builtin_spe2_evcmpgtds (__pred_any, (a), (b))
+#define __ev_all_gtds(a, b)	   __builtin_spe2_evcmpgtds (__pred_all, (a), (b))
+#define __ev_upper_gtds(a, b)	   __builtin_spe2_evcmpgtds (__pred_upper, (a), (b))
+#define __ev_lower_gtds(a, b)	   __builtin_spe2_evcmpgtds (__pred_lower, (a), (b))
+
+#define __ev_any_gtdu(a, b)	   __builtin_spe2_evcmpgtdu (__pred_any, (a), (b))
+#define __ev_all_gtdu(a, b)	   __builtin_spe2_evcmpgtdu (__pred_all, (a), (b))
+#define __ev_upper_gtdu(a, b)	   __builtin_spe2_evcmpgtdu (__pred_upper, (a), (b))
+#define __ev_lower_gtdu(a, b)	   __builtin_spe2_evcmpgtdu (__pred_lower, (a), (b))
+
+#define __ev_any_ltds(a, b)	   __builtin_spe2_evcmpltds (__pred_any, (a), (b))
+#define __ev_all_ltds(a, b)	   __builtin_spe2_evcmpltds (__pred_all, (a), (b))
+#define __ev_upper_ltds(a, b)	   __builtin_spe2_evcmpltds (__pred_upper, (a), (b))
+#define __ev_lower_ltds(a, b)	   __builtin_spe2_evcmpltds (__pred_lower, (a), (b))
+
+#define __ev_any_ltdu(a, b)	   __builtin_spe2_evcmpltdu (__pred_any, (a), (b))
+#define __ev_all_ltdu(a, b)	   __builtin_spe2_evcmpltdu (__pred_all, (a), (b))
+#define __ev_upper_ltdu(a, b)	   __builtin_spe2_evcmpltdu (__pred_upper, (a), (b))
+#define __ev_lower_ltdu(a, b)	   __builtin_spe2_evcmpltdu (__pred_lower, (a), (b))
+
+#define __ev_any_eqd(a, b)	   __builtin_spe2_evcmpeqd (__pred_any, (a), (b))
+#define __ev_all_eqd(a, b)	   __builtin_spe2_evcmpeqd (__pred_all, (a), (b))
+#define __ev_upper_eqd(a, b)	   __builtin_spe2_evcmpeqd (__pred_upper, (a), (b))
+#define __ev_lower_eqd(a, b)	   __builtin_spe2_evcmpeqd (__pred_lower, (a), (b))
+
+#endif /* __SPE2__ */
+
+#endif /* _S_H */
diff --git a/gcc/config/rs6000/spe2.md b/gcc/config/rs6000/spe2.md
new file mode 100644
index 0000000..2e68b42
--- /dev/null
+++ b/gcc/config/rs6000/spe2.md
@@ -0,0 +1,7392 @@
+;; Freescale SPE2 description
+;; Copyright (C) 2017 Free Software Foundation, Inc.
+;; Contributed by Alexander Fedotov (alexander.fedotov@nxp.com)
+
+(define_insn "spe2_circinc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3000))]
+  "TARGET_SPE2"
+  "circinc %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evabsb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3001))]
+  "TARGET_SPE2"
+  "evabsb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3002))]
+  "TARGET_SPE2"
+  "evabsbs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3003))]
+  "TARGET_SPE2"
+  "evabsd %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsdifsb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3004))]
+  "TARGET_SPE2"
+  "evabsdifsb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsdifsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3005))]
+  "TARGET_SPE2"
+  "evabsdifsh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsdifsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3006))]
+  "TARGET_SPE2"
+  "evabsdifsw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsdifub"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3007))]
+  "TARGET_SPE2"
+  "evabsdifub %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsdifuh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3008))]
+  "TARGET_SPE2"
+  "evabsdifuh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsdifuw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3009))]
+  "TARGET_SPE2"
+  "evabsdifuw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsds"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3010))]
+  "TARGET_SPE2"
+  "evabsds %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3011))]
+  "TARGET_SPE2"
+  "evabsh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabshs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3012))]
+  "TARGET_SPE2"
+  "evabshs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evabss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3013))]
+  "TARGET_SPE2"
+  "evabss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evadd2subf2h"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3014))]
+  "TARGET_SPE2"
+  "evadd2subf2h %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evadd2subf2hss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3015))]
+  "TARGET_SPE2"
+  "evadd2subf2hss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3034))]
+  "TARGET_SPE2"
+  "evaddsmiaa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3016))]
+  "TARGET_SPE2"
+  "evaddb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddbss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3017))]
+  "TARGET_SPE2"
+  "evaddbss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddbus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3018))]
+  "TARGET_SPE2"
+  "evaddbus %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3019))]
+  "TARGET_SPE2"
+  "evaddd %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evadddss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3020))]
+  "TARGET_SPE2"
+  "evadddss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evadddus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3021))]
+  "TARGET_SPE2"
+  "evadddus %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3022))]
+  "TARGET_SPE2"
+  "evaddh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhhisw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3023))]
+  "TARGET_SPE2"
+  "evaddhhisw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhhiuw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3024))]
+  "TARGET_SPE2"
+  "evaddhhiuw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhlosw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3025))]
+  "TARGET_SPE2"
+  "evaddhlosw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhlouw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3026))]
+  "TARGET_SPE2"
+  "evaddhlouw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3027))]
+  "TARGET_SPE2"
+  "evaddhss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3028))]
+  "TARGET_SPE2"
+  "evaddhus %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3029))]
+  "TARGET_SPE2"
+  "evaddhx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3030))]
+  "TARGET_SPE2"
+  "evaddhxss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddhxus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3031))]
+  "TARGET_SPE2"
+  "evaddhxus %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddib"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3032))]
+  "TARGET_SPE2"
+  "evaddib %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+(define_insn "spe2_evaddih"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3033))]
+  "TARGET_SPE2"
+  "evaddih %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evaddssiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3035))]
+  "TARGET_SPE2"
+  "evaddssiaa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evaddsubfh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3036))]
+  "TARGET_SPE2"
+  "evaddsubfh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfhss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3037))]
+  "TARGET_SPE2"
+  "evaddsubfhss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfhx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3038))]
+  "TARGET_SPE2"
+  "evaddsubfhx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfhxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3039))]
+  "TARGET_SPE2"
+  "evaddsubfhxss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3040))]
+  "TARGET_SPE2"
+  "evaddsubfw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfwss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3041))]
+  "TARGET_SPE2"
+  "evaddsubfwss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfwx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3042))]
+  "TARGET_SPE2"
+  "evaddsubfwx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddsubfwxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3043))]
+  "TARGET_SPE2"
+  "evaddsubfwxss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evaddusiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3044))]
+  "TARGET_SPE2"
+  "evaddusiaa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evaddwegsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3045))]
+  "TARGET_SPE2"
+  "evaddwegsf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwegsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3046))]
+  "TARGET_SPE2"
+  "evaddwegsi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwogsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3047))]
+  "TARGET_SPE2"
+  "evaddwogsf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwogsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3048))]
+  "TARGET_SPE2"
+  "evaddwogsi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3049))]
+  "TARGET_SPE2"
+  "evaddwss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3050))]
+  "TARGET_SPE2"
+  "evaddwus %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3051))]
+  "TARGET_SPE2"
+  "evaddwx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3052))]
+  "TARGET_SPE2"
+  "evaddwxss %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evaddwxus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3053))]
+  "TARGET_SPE2"
+  "evaddwxus %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evavgbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3054))]
+  "TARGET_SPE2"
+  "evavgbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgbsr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3055))]
+  "TARGET_SPE2"
+  "evavgbsr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgbu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3056))]
+  "TARGET_SPE2"
+  "evavgbu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgbur"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3057))]
+  "TARGET_SPE2"
+  "evavgbur %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgds"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3058))]
+  "TARGET_SPE2"
+  "evavgds %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgdsr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3059))]
+  "TARGET_SPE2"
+  "evavgdsr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgdu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3060))]
+  "TARGET_SPE2"
+  "evavgdu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgdur"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3061))]
+  "TARGET_SPE2"
+  "evavgdur %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavghs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3062))]
+  "TARGET_SPE2"
+  "evavghs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavghsr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3063))]
+  "TARGET_SPE2"
+  "evavghsr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavghu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3064))]
+  "TARGET_SPE2"
+  "evavghu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavghur"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3065))]
+  "TARGET_SPE2"
+  "evavghur %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3066))]
+  "TARGET_SPE2"
+  "evavgws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgwsr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3067))]
+  "TARGET_SPE2"
+  "evavgwsr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgwu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3068))]
+  "TARGET_SPE2"
+  "evavgwu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evavgwur"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3069))]
+  "TARGET_SPE2"
+  "evavgwur %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evclrbe"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3070))]
+  "TARGET_SPE2"
+  "evclrbe %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+(define_insn "spe2_evclrbo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3071))]
+  "TARGET_SPE2"
+  "evclrbo %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+(define_insn "spe2_evclrh"
+  [(set(match_operand:V2SI 0 "gpc_reg_operand" "=r")
+       (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                     (match_operand:QI 2 "immediate_operand" "i")] 3072))]
+  "TARGET_SPE2"
+  "evclrh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evcntlsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3078))]
+  "TARGET_SPE2"
+  "evcntlsh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evcntlzh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3079))]
+  "TARGET_SPE2"
+  "evcntlzh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evdiff2his"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3080))]
+  "TARGET_SPE2"
+  "evdiff2his %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdiff2hisa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3081))]
+  "TARGET_SPE2"
+  "evdiff2hisa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdiff2hisaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3082))]
+  "TARGET_SPE2"
+  "evdiff2hisaaw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdivs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3083))]
+  "TARGET_SPE2"
+  "evdivs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdivu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3084))]
+  "TARGET_SPE2"
+  "evdivu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evdivwsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3085))]
+  "TARGET_SPE2"
+  "evdivwsf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evdivwuf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3086))]
+  "TARGET_SPE2"
+  "evdivwuf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlveb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3087))]
+  "TARGET_SPE2"
+  "evdlveb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlveh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3088))]
+  "TARGET_SPE2"
+  "evdlveh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlveob"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3089))]
+  "TARGET_SPE2"
+  "evdlveob %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlveoh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3090))]
+  "TARGET_SPE2"
+  "evdlveoh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlvob"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3091))]
+  "TARGET_SPE2"
+  "evdlvob %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlvoeb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3092))]
+  "TARGET_SPE2"
+  "evdlvoeb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlvoeh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3093))]
+  "TARGET_SPE2"
+  "evdlvoeh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdlvoh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3094))]
+  "TARGET_SPE2"
+  "evdlvoh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3095))]
+  "TARGET_SPE2"
+  "evdotp4hgasmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3096))]
+  "TARGET_SPE2"
+  "evdotp4hgasmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3097))]
+  "TARGET_SPE2"
+  "evdotp4hgasmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hgasmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3098))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hgasmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3099))]
+  "TARGET_SPE2"
+  "evdotp4hgasmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3100))]
+  "TARGET_SPE2"
+  "evdotp4hgasmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3101))]
+  "TARGET_SPE2"
+  "evdotp4hgasmiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hgasmiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3102))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hgasmiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3103))]
+  "TARGET_SPE2"
+  "evdotp4hgasumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3104))]
+  "TARGET_SPE2"
+  "evdotp4hgasumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgasumiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3105))]
+  "TARGET_SPE2"
+  "evdotp4hgasumiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hgasumiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3106))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hgasumiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgaumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3107))]
+  "TARGET_SPE2"
+  "evdotp4hgaumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgaumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3108))]
+  "TARGET_SPE2"
+  "evdotp4hgaumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgaumiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3109))]
+  "TARGET_SPE2"
+  "evdotp4hgaumiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hgaumiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3110))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hgaumiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgssmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3111))]
+  "TARGET_SPE2"
+  "evdotp4hgssmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgssmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3112))]
+  "TARGET_SPE2"
+  "evdotp4hgssmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgssmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3113))]
+  "TARGET_SPE2"
+  "evdotp4hgssmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hgssmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3114))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hgssmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgssmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3115))]
+  "TARGET_SPE2"
+  "evdotp4hgssmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgssmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3116))]
+  "TARGET_SPE2"
+  "evdotp4hgssmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hgssmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3117))]
+  "TARGET_SPE2"
+  "evdotp4hgssmiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hgssmiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3118))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hgssmiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgasmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3119))]
+  "TARGET_SPE2"
+  "evdotp4hxgasmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgasmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3120))]
+  "TARGET_SPE2"
+  "evdotp4hxgasmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgasmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3121))]
+  "TARGET_SPE2"
+  "evdotp4hxgasmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hxgasmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3122))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hxgasmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgasmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3123))]
+  "TARGET_SPE2"
+  "evdotp4hxgasmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgasmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3124))]
+  "TARGET_SPE2"
+  "evdotp4hxgasmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgasmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3125))]
+  "TARGET_SPE2"
+  "evdotp4hxgasmiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hxgasmiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3126))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hxgasmiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgssmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3127))]
+  "TARGET_SPE2"
+  "evdotp4hxgssmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgssmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3128))]
+  "TARGET_SPE2"
+  "evdotp4hxgssmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgssmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3129))]
+  "TARGET_SPE2"
+  "evdotp4hxgssmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hxgssmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3130))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hxgssmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgssmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3131))]
+  "TARGET_SPE2"
+  "evdotp4hxgssmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgssmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3132))]
+  "TARGET_SPE2"
+  "evdotp4hxgssmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotp4hxgssmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3133))]
+  "TARGET_SPE2"
+  "evdotp4hxgssmiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotp4hxgssmiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3134))]
+;;   "TARGET_SPE2"
+;;   "evdotp4hxgssmiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbasmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3135))]
+  "TARGET_SPE2"
+  "evdotpbasmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbasmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3136))]
+  "TARGET_SPE2"
+  "evdotpbasmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbasmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3137))]
+  "TARGET_SPE2"
+  "evdotpbasmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpbasmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3138))]
+;;   "TARGET_SPE2"
+;;   "evdotpbasmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbasumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3139))]
+  "TARGET_SPE2"
+  "evdotpbasumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbasumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3140))]
+  "TARGET_SPE2"
+  "evdotpbasumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbasumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3141))]
+  "TARGET_SPE2"
+  "evdotpbasumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpbasumiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3142))]
+;;   "TARGET_SPE2"
+;;   "evdotpbasumiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbaumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3143))]
+  "TARGET_SPE2"
+  "evdotpbaumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbaumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3144))]
+  "TARGET_SPE2"
+  "evdotpbaumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpbaumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3145))]
+  "TARGET_SPE2"
+  "evdotpbaumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpbaumiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3146))]
+;;   "TARGET_SPE2"
+;;   "evdotpbaumiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3147))]
+  "TARGET_SPE2"
+  "evdotphasmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3148))]
+  "TARGET_SPE2"
+  "evdotphasmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3149))]
+  "TARGET_SPE2"
+  "evdotphasmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphasmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3150))]
+;;   "TARGET_SPE2"
+;;   "evdotphasmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3151))]
+  "TARGET_SPE2"
+  "evdotphassf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3152))]
+  "TARGET_SPE2"
+  "evdotphassfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassfaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3153))]
+  "TARGET_SPE2"
+  "evdotphassfaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphassfaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3154))]
+;;   "TARGET_SPE2"
+;;   "evdotphassfaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3155))]
+  "TARGET_SPE2"
+  "evdotphassfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3156))]
+  "TARGET_SPE2"
+  "evdotphassfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassfraaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3157))]
+  "TARGET_SPE2"
+  "evdotphassfraaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphassfraaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3158))]
+;;   "TARGET_SPE2"
+;;   "evdotphassfraaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evdotphassi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3159))]
+  "TARGET_SPE2"
+  "evdotphassi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphassia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3160))]
+  "TARGET_SPE2"
+  "evdotphassia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evdotphassiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3161))]
+  "TARGET_SPE2"
+  "evdotphassiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphassiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3162))]
+;;   "TARGET_SPE2"
+;;   "evdotphassiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evdotphasumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3163))]
+  "TARGET_SPE2"
+  "evdotphasumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3164))]
+  "TARGET_SPE2"
+  "evdotphasumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3165))]
+  "TARGET_SPE2"
+  "evdotphasumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphasumiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3166))]
+;;   "TARGET_SPE2"
+;;   "evdotphasumiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasusi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3167))]
+  "TARGET_SPE2"
+  "evdotphasusi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasusia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3168))]
+  "TARGET_SPE2"
+  "evdotphasusia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphasusiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3169))]
+  "TARGET_SPE2"
+  "evdotphasusiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphasusiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3170))]
+;;   "TARGET_SPE2"
+;;   "evdotphasusiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphaumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3171))]
+  "TARGET_SPE2"
+  "evdotphaumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphaumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3172))]
+  "TARGET_SPE2"
+  "evdotphaumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphaumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3173))]
+  "TARGET_SPE2"
+  "evdotphaumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphaumiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3174))]
+;;   "TARGET_SPE2"
+;;   "evdotphaumiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphausi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3175))]
+  "TARGET_SPE2"
+  "evdotphausi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphausia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3176))]
+  "TARGET_SPE2"
+  "evdotphausia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphausiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3177))]
+  "TARGET_SPE2"
+  "evdotphausiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphausiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3178))]
+;;   "TARGET_SPE2"
+;;   "evdotphausiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcsmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3179))]
+  "TARGET_SPE2"
+  "evdotphihcsmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcsmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3180))]
+  "TARGET_SPE2"
+  "evdotphihcsmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcsmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3181))]
+  "TARGET_SPE2"
+  "evdotphihcsmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphihcsmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3182))]
+;;   "TARGET_SPE2"
+;;   "evdotphihcsmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3183))]
+  "TARGET_SPE2"
+  "evdotphihcssf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3184))]
+  "TARGET_SPE2"
+  "evdotphihcssfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssfaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3185))]
+  "TARGET_SPE2"
+  "evdotphihcssfaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphihcssfaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3186))]
+;;   "TARGET_SPE2"
+;;   "evdotphihcssfaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3187))]
+  "TARGET_SPE2"
+  "evdotphihcssfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3188))]
+  "TARGET_SPE2"
+  "evdotphihcssfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssfraaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3189))]
+  "TARGET_SPE2"
+  "evdotphihcssfraaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphihcssfraaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3190))]
+;;   "TARGET_SPE2"
+;;   "evdotphihcssfraaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3191))]
+  "TARGET_SPE2"
+  "evdotphihcssi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3192))]
+  "TARGET_SPE2"
+  "evdotphihcssia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphihcssiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3193))]
+  "TARGET_SPE2"
+  "evdotphihcssiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphihcssiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3194))]
+;;   "TARGET_SPE2"
+;;   "evdotphihcssiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphssmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3195))]
+  "TARGET_SPE2"
+  "evdotphssmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphssmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3196))]
+  "TARGET_SPE2"
+  "evdotphssmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphssmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3197))]
+  "TARGET_SPE2"
+  "evdotphssmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphssmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3198))]
+;;   "TARGET_SPE2"
+;;   "evdotphssmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3199))]
+  "TARGET_SPE2"
+  "evdotphsssf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3200))]
+  "TARGET_SPE2"
+  "evdotphsssfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssfaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3201))]
+  "TARGET_SPE2"
+  "evdotphsssfaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphsssfaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3202))]
+;;   "TARGET_SPE2"
+;;   "evdotphsssfaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3203))]
+  "TARGET_SPE2"
+  "evdotphsssfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3204))]
+  "TARGET_SPE2"
+  "evdotphsssfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssfraaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3205))]
+  "TARGET_SPE2"
+  "evdotphsssfraaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphsssfraaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3206))]
+;;   "TARGET_SPE2"
+;;   "evdotphsssfraaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotphsssiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3207))]
+  "TARGET_SPE2"
+  "evdotphsssiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotphsssiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3208))]
+;;   "TARGET_SPE2"
+;;   "evdotphsssiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcsmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3209))]
+  "TARGET_SPE2"
+  "evdotplohcsmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcsmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3210))]
+  "TARGET_SPE2"
+  "evdotplohcsmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcsmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3211))]
+  "TARGET_SPE2"
+  "evdotplohcsmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotplohcsmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3212))]
+;;   "TARGET_SPE2"
+;;   "evdotplohcsmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3213))]
+  "TARGET_SPE2"
+  "evdotplohcssf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3214))]
+  "TARGET_SPE2"
+  "evdotplohcssfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssfaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3215))]
+  "TARGET_SPE2"
+  "evdotplohcssfaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotplohcssfaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3216))]
+;;   "TARGET_SPE2"
+;;   "evdotplohcssfaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3217))]
+  "TARGET_SPE2"
+  "evdotplohcssfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3218))]
+  "TARGET_SPE2"
+  "evdotplohcssfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssfraaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3219))]
+  "TARGET_SPE2"
+  "evdotplohcssfraaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotplohcssfraaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3220))]
+;;   "TARGET_SPE2"
+;;   "evdotplohcssfraaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3221))]
+  "TARGET_SPE2"
+  "evdotplohcssi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3222))]
+  "TARGET_SPE2"
+  "evdotplohcssia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotplohcssiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3223))]
+  "TARGET_SPE2"
+  "evdotplohcssiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotplohcssiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3224))]
+;;   "TARGET_SPE2"
+;;   "evdotplohcssiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3225))]
+  "TARGET_SPE2"
+  "evdotpwasmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3226))]
+  "TARGET_SPE2"
+  "evdotpwasmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3227))]
+  "TARGET_SPE2"
+  "evdotpwasmiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwasmiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3228))]
+;;   "TARGET_SPE2"
+;;   "evdotpwasmiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwassi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3229))]
+  "TARGET_SPE2"
+  "evdotpwassi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwassia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3230))]
+  "TARGET_SPE2"
+  "evdotpwassia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwassiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3231))]
+  "TARGET_SPE2"
+  "evdotpwassiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwassiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3232))]
+;;   "TARGET_SPE2"
+;;   "evdotpwassiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3233))]
+  "TARGET_SPE2"
+  "evdotpwasumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3234))]
+  "TARGET_SPE2"
+  "evdotpwasumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasumiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3235))]
+  "TARGET_SPE2"
+  "evdotpwasumiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwasumiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3236))]
+;;   "TARGET_SPE2"
+;;   "evdotpwasumiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasusi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3237))]
+  "TARGET_SPE2"
+  "evdotpwasusi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasusia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3238))]
+  "TARGET_SPE2"
+  "evdotpwasusia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwasusiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3239))]
+  "TARGET_SPE2"
+  "evdotpwasusiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwasusiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3240))]
+;;   "TARGET_SPE2"
+;;   "evdotpwasusiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwaumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3241))]
+  "TARGET_SPE2"
+  "evdotpwaumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwaumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3242))]
+  "TARGET_SPE2"
+  "evdotpwaumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwaumiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3243))]
+  "TARGET_SPE2"
+  "evdotpwaumiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwaumiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3244))]
+;;   "TARGET_SPE2"
+;;   "evdotpwaumiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwausi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3245))]
+  "TARGET_SPE2"
+  "evdotpwausi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwausia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3246))]
+  "TARGET_SPE2"
+  "evdotpwausia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwausiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3247))]
+  "TARGET_SPE2"
+  "evdotpwausiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwausiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3248))]
+;;   "TARGET_SPE2"
+;;   "evdotpwausiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcsmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3249))]
+  "TARGET_SPE2"
+  "evdotpwcsmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcsmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3250))]
+  "TARGET_SPE2"
+  "evdotpwcsmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcsmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3251))]
+  "TARGET_SPE2"
+  "evdotpwcsmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwcsmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3252))]
+;;   "TARGET_SPE2"
+;;   "evdotpwcsmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3253))]
+  "TARGET_SPE2"
+  "evdotpwcssf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3254))]
+  "TARGET_SPE2"
+  "evdotpwcssfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssfaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3255))]
+  "TARGET_SPE2"
+  "evdotpwcssfaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwcssfaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3256))]
+;;   "TARGET_SPE2"
+;;   "evdotpwcssfaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3257))]
+  "TARGET_SPE2"
+  "evdotpwcssfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3258))]
+  "TARGET_SPE2"
+  "evdotpwcssfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssfraaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3259))]
+  "TARGET_SPE2"
+  "evdotpwcssfraaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwcssfraaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3260))]
+;;   "TARGET_SPE2"
+;;   "evdotpwcssfraaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3261))]
+  "TARGET_SPE2"
+  "evdotpwcssi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3262))]
+  "TARGET_SPE2"
+  "evdotpwcssia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwcssiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3263))]
+  "TARGET_SPE2"
+  "evdotpwcssiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwcssiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3264))]
+;;   "TARGET_SPE2"
+;;   "evdotpwcssiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgasmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3265))]
+  "TARGET_SPE2"
+  "evdotpwgasmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgasmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3266))]
+  "TARGET_SPE2"
+  "evdotpwgasmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgasmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3267))]
+  "TARGET_SPE2"
+  "evdotpwgasmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwgasmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3268))]
+;;   "TARGET_SPE2"
+;;   "evdotpwgasmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgasmfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3269))]
+  "TARGET_SPE2"
+  "evdotpwgasmfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgasmfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3270))]
+  "TARGET_SPE2"
+  "evdotpwgasmfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgasmfraa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3271))]
+  "TARGET_SPE2"
+  "evdotpwgasmfraa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwgasmfraa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3272))]
+;;   "TARGET_SPE2"
+;;   "evdotpwgasmfraa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgssmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3273))]
+  "TARGET_SPE2"
+  "evdotpwgssmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgssmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3274))]
+  "TARGET_SPE2"
+  "evdotpwgssmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgssmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3275))]
+  "TARGET_SPE2"
+  "evdotpwgssmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwgssmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3276))]
+;;   "TARGET_SPE2"
+;;   "evdotpwgssmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgssmfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3277))]
+  "TARGET_SPE2"
+  "evdotpwgssmfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgssmfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3278))]
+  "TARGET_SPE2"
+  "evdotpwgssmfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwgssmfraa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3279))]
+  "TARGET_SPE2"
+  "evdotpwgssmfraa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwgssmfraa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3280))]
+;;   "TARGET_SPE2"
+;;   "evdotpwgssmfraa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwssmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3281))]
+  "TARGET_SPE2"
+  "evdotpwssmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwssmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3282))]
+  "TARGET_SPE2"
+  "evdotpwssmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwssmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3283))]
+  "TARGET_SPE2"
+  "evdotpwssmiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwssmiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3284))]
+;;   "TARGET_SPE2"
+;;   "evdotpwssmiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwsssiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3285))]
+  "TARGET_SPE2"
+  "evdotpwsssiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwsssiaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3286))]
+;;   "TARGET_SPE2"
+;;   "evdotpwsssiaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgasmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3287))]
+  "TARGET_SPE2"
+  "evdotpwxgasmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgasmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3288))]
+  "TARGET_SPE2"
+  "evdotpwxgasmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgasmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3289))]
+  "TARGET_SPE2"
+  "evdotpwxgasmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwxgasmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3290))]
+;;   "TARGET_SPE2"
+;;   "evdotpwxgasmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgasmfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3291))]
+  "TARGET_SPE2"
+  "evdotpwxgasmfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgasmfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3292))]
+  "TARGET_SPE2"
+  "evdotpwxgasmfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgasmfraa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3293))]
+  "TARGET_SPE2"
+  "evdotpwxgasmfraa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwxgasmfraa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3294))]
+;;   "TARGET_SPE2"
+;;   "evdotpwxgasmfraa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgssmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3295))]
+  "TARGET_SPE2"
+  "evdotpwxgssmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgssmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3296))]
+  "TARGET_SPE2"
+  "evdotpwxgssmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgssmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3297))]
+  "TARGET_SPE2"
+  "evdotpwxgssmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwxgssmfaa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3298))]
+;;   "TARGET_SPE2"
+;;   "evdotpwxgssmfaa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgssmfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3299))]
+  "TARGET_SPE2"
+  "evdotpwxgssmfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgssmfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3300))]
+  "TARGET_SPE2"
+  "evdotpwxgssmfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evdotpwxgssmfraa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3301))]
+  "TARGET_SPE2"
+  "evdotpwxgssmfraa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evdotpwxgssmfraa3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3302))]
+;;   "TARGET_SPE2"
+;;   "evdotpwxgssmfraa3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evextsbh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3303))]
+  "TARGET_SPE2"
+  "evextsbh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evextsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3304))]
+  "TARGET_SPE2"
+  "evextsw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evextzb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3305))]
+  "TARGET_SPE2"
+  "evextzb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evilveh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3324))]
+  "TARGET_SPE2"
+  "evilveh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilveoh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3325))]
+  "TARGET_SPE2"
+  "evilveoh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilvhih"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3326))]
+  "TARGET_SPE2"
+  "evilvhih %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilvhiloh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3327))]
+  "TARGET_SPE2"
+  "evilvhiloh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilvloh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3328))]
+  "TARGET_SPE2"
+  "evilvloh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilvlohih"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3329))]
+  "TARGET_SPE2"
+  "evilvlohih %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilvoeh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3330))]
+  "TARGET_SPE2"
+  "evilvoeh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evilvoh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3331))]
+  "TARGET_SPE2"
+  "evilvoh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evinsb"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3332))]
+;;   "TARGET_SPE2"
+;;   "evinsb %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+;; (define_insn "spe2_evinsh"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3333))]
+;;   "TARGET_SPE2"
+;;   "evinsh %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+
+(define_insn "spe2_evlbbsplatb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3334)]
+  "TARGET_SPE2"
+  "evlbbsplatb %0,%2*1(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlbbsplatbu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3336)]
+;;  "TARGET_SPE2"
+;;  "evlbbsplatbu %0,%2*1(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlbbsplatbx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3337)]
+  "TARGET_SPE2"
+  "evlbbsplatbx %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlbbsplatbmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3335))]
+;;  "TARGET_SPE2"
+;;  "evlbbsplatbmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evldb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3338)]
+  "TARGET_SPE2"
+  "evldb %0,%2*8(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evldbu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3340)]
+;;  "TARGET_SPE2"
+;;  "evldbu %0,%2*8(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evldbx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3341)]
+  "TARGET_SPE2"
+  "evldbx %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evldbmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3339))]
+;;  "TARGET_SPE2"
+;;  "evldbmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+
+;;(define_insn "spe2_evlddu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3343)]
+;;  "TARGET_SPE2"
+;;  "evlddu %0,%2*8(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlddmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3342))]
+;;  "TARGET_SPE2"
+;;  "evlddmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evldhu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3345)]
+;;  "TARGET_SPE2"
+;;  "evldhu %0,%2*8(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evldhmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3344))]
+;;  "TARGET_SPE2"
+;;  "evldhmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evldwu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3347)]
+;;  "TARGET_SPE2"
+;;  "evldwu %0,%2*8(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evldwmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3346))]
+;;  "TARGET_SPE2"
+;;  "evldwmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlhhesplatu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3349)]
+;;  "TARGET_SPE2"
+;;  "evlhhesplatu %0,%2*2(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlhhesplatmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3348))]
+;;  "TARGET_SPE2"
+;;  "evlhhesplatmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlhhossplatu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3351)]
+;;  "TARGET_SPE2"
+;;  "evlhhossplatu %0,%2*2(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlhhossplatmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3350))]
+;;  "TARGET_SPE2"
+;;  "evlhhossplatmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlhhousplatu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3353)]
+;;  "TARGET_SPE2"
+;;  "evlhhousplatu %0,%2*2(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlhhousplatmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3352))]
+;;  "TARGET_SPE2"
+;;  "evlhhousplatmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evlhhsplath"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3354)]
+  "TARGET_SPE2"
+  "evlhhsplath %0,%2*2(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlhhsplathu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3356)]
+;;  "TARGET_SPE2"
+;;  "evlhhsplathu %0,%2*2(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+(define_insn "spe2_evlhhsplathx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3357)]
+  "TARGET_SPE2"
+  "evlhhsplathx %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlhhsplathmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3355))]
+;;  "TARGET_SPE2"
+;;  "evlhhsplathmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evlvsl"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "b")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3358))]
+  "TARGET_SPE2"
+  "evlvsl %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evlvsr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "b")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3359))]
+  "TARGET_SPE2"
+  "evlvsr %0,%1,%2"
+  [(set_attr "type" "vecload")
+  (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbe"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3360)]
+  "TARGET_SPE2"
+  "evlwbe %0,%2*4(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbeu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3362)]
+;;  "TARGET_SPE2"
+;;  "evlwbeu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbex"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3363)]
+  "TARGET_SPE2"
+  "evlwbex %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbemx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3361)]
+;;  "TARGET_SPE2"
+;;  "evlwbemx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbos"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3364)]
+  "TARGET_SPE2"
+  "evlwbos %0,%2*4(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbosu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3366)]
+;;  "TARGET_SPE2"
+;;  "evlwbosu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbosx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3367)]
+  "TARGET_SPE2"
+  "evlwbosx %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbosmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3365)]
+;;  "TARGET_SPE2"
+;;  "evlwbosmx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbou"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3368)]
+  "TARGET_SPE2"
+  "evlwbou %0,%2*4(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwboumx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3369)]
+;;  "TARGET_SPE2"
+;;  "evlwboumx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbouu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3370)]
+;;  "TARGET_SPE2"
+;;  "evlwbouu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwboux"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3371)]
+  "TARGET_SPE2"
+  "evlwboux %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbsplatw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3372)]
+  "TARGET_SPE2"
+  "evlwbsplatw %0,%2*4(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbsplatwu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3374)]
+;;  "TARGET_SPE2"
+;;  "evlwbsplatwu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwbsplatwx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3375)]
+  "TARGET_SPE2"
+  "evlwbsplatwx %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwbsplatwmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3373)]
+;;  "TARGET_SPE2"
+;;  "evlwbsplatwmx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlwheu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3377)]
+;;  "TARGET_SPE2"
+;;  "evlwheu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwhemx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3376)]
+;;  "TARGET_SPE2"
+;;  "evlwhemx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlwhosu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3379)]
+;;  "TARGET_SPE2"
+;;  "evlwhosu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwhosmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3378)]
+;;  "TARGET_SPE2"
+;;  "evlwhosmx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlwhouu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3381)]
+;;  "TARGET_SPE2"
+;;  "evlwhouu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwhoumx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3380)]
+;;  "TARGET_SPE2"
+;;  "evlwhoumx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlwhsplatu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3383)]
+;;  "TARGET_SPE2"
+;;  "evlwhsplatu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evlwhsplatw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:QI 2 "immediate_operand" "i"))))
+    (unspec [(const_int 0)] 3384)]
+  "TARGET_SPE2"
+  "evlwhsplatw %0,%2*4(%1)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwhsplatwu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3386)]
+;;  "TARGET_SPE2"
+;;  "evlwhsplatwu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evlwhsplatwx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+   (unspec [(const_int 0)] 3387)]
+  "TARGET_SPE2"
+  "evlwhsplatwx %0,%1,%2"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwhsplatwmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3385)]
+;;  "TARGET_SPE2"
+;;  "evlwhsplatwmx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwhsplatmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3382)]
+;;  "TARGET_SPE2"
+;;  "evlwhsplatmx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evlwwsplatu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:QI 2 "immediate_operand" "i"))))
+;;    (unspec [(const_int 0)] 3389)]
+;;  "TARGET_SPE2"
+;;  "evlwwsplatu %0,%2*4(%1)"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evlwwsplatmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (mem:V2SI (plus:SI (match_operand:SI 1 "gpc_reg_operand" "b")
+;;                           (match_operand:SI 2 "gpc_reg_operand" "r"))))
+;;   (unspec [(const_int 0)] 3388)]
+;;  "TARGET_SPE2"
+;;  "evlwwsplatmx %0,%1,%2"
+;;  [(set_attr "type" "vecload")
+;;   (set_attr "length" "4")])
+
+
+
+;; (define_insn "spe2_evmar"
+;;   [(unspec_volatile [(const_int 0)] 3390)]
+;;   "TARGET_SPE2"
+;;   "evmar"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxbpsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3391))]
+  "TARGET_SPE2"
+  "evmaxbpsh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxbpuh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3392))]
+  "TARGET_SPE2"
+  "evmaxbpuh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3393))]
+  "TARGET_SPE2"
+  "evmaxbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxbu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3394))]
+  "TARGET_SPE2"
+  "evmaxbu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxds"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3395))]
+  "TARGET_SPE2"
+  "evmaxds %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxdu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3396))]
+  "TARGET_SPE2"
+  "evmaxdu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxhpsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3397))]
+  "TARGET_SPE2"
+  "evmaxhpsw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxhpuw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3398))]
+  "TARGET_SPE2"
+  "evmaxhpuw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxhs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3399))]
+  "TARGET_SPE2"
+  "evmaxhs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxhu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3400))]
+  "TARGET_SPE2"
+  "evmaxhu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxmagws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3401))]
+  "TARGET_SPE2"
+  "evmaxmagws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxwpsd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3402))]
+  "TARGET_SPE2"
+  "evmaxwpsd %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxwpud"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3403))]
+  "TARGET_SPE2"
+  "evmaxwpud %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3404))]
+  "TARGET_SPE2"
+  "evmaxws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmaxwu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3405))]
+  "TARGET_SPE2"
+  "evmaxwu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3406))]
+  "TARGET_SPE2"
+  "evmbesmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3407))]
+  "TARGET_SPE2"
+  "evmbesmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesmiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3408))]
+  "TARGET_SPE2"
+  "evmbesmiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesmianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3409))]
+  "TARGET_SPE2"
+  "evmbesmianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbessiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3410))]
+  "TARGET_SPE2"
+  "evmbessiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbessianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3411))]
+  "TARGET_SPE2"
+  "evmbessianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3412))]
+  "TARGET_SPE2"
+  "evmbesumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3413))]
+  "TARGET_SPE2"
+  "evmbesumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesumiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3414))]
+  "TARGET_SPE2"
+  "evmbesumiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesumianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3415))]
+  "TARGET_SPE2"
+  "evmbesumianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesusiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3416))]
+  "TARGET_SPE2"
+  "evmbesusiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbesusianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3417))]
+  "TARGET_SPE2"
+  "evmbesusianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbeumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3418))]
+  "TARGET_SPE2"
+  "evmbeumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbeumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3419))]
+  "TARGET_SPE2"
+  "evmbeumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbeumiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3420))]
+  "TARGET_SPE2"
+  "evmbeumiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbeumianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3421))]
+  "TARGET_SPE2"
+  "evmbeumianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbeusiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3422))]
+  "TARGET_SPE2"
+  "evmbeusiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbeusianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3423))]
+  "TARGET_SPE2"
+  "evmbeusianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosmi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3424))]
+  "TARGET_SPE2"
+  "evmbosmi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosmia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3425))]
+  "TARGET_SPE2"
+  "evmbosmia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosmiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3426))]
+  "TARGET_SPE2"
+  "evmbosmiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosmianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3427))]
+  "TARGET_SPE2"
+  "evmbosmianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbossiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3428))]
+  "TARGET_SPE2"
+  "evmbossiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbossianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3429))]
+  "TARGET_SPE2"
+  "evmbossianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3430))]
+  "TARGET_SPE2"
+  "evmbosumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3431))]
+  "TARGET_SPE2"
+  "evmbosumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosumiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3432))]
+  "TARGET_SPE2"
+  "evmbosumiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosumianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3433))]
+  "TARGET_SPE2"
+  "evmbosumianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosusiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3434))]
+  "TARGET_SPE2"
+  "evmbosusiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbosusianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3435))]
+  "TARGET_SPE2"
+  "evmbosusianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmboumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3436))]
+  "TARGET_SPE2"
+  "evmboumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmboumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3437))]
+  "TARGET_SPE2"
+  "evmboumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmboumiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3438))]
+  "TARGET_SPE2"
+  "evmboumiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmboumianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3439))]
+  "TARGET_SPE2"
+  "evmboumianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbousiaah"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3440))]
+  "TARGET_SPE2"
+  "evmbousiaah %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmbousianh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3441))]
+  "TARGET_SPE2"
+  "evmbousianh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhesumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3442))]
+  "TARGET_SPE2"
+  "evmhesumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhesumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3443))]
+  "TARGET_SPE2"
+  "evmhesumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhesumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3444))]
+  "TARGET_SPE2"
+  "evmhesumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhesumianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3445))]
+  "TARGET_SPE2"
+  "evmhesumianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhesusiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3446))]
+  "TARGET_SPE2"
+  "evmhesusiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhesusianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3447))]
+  "TARGET_SPE2"
+  "evmhesusianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhosumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3448))]
+  "TARGET_SPE2"
+  "evmhosumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhosumia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3449))]
+  "TARGET_SPE2"
+  "evmhosumia %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhosumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3450))]
+  "TARGET_SPE2"
+  "evmhosumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhosumianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3451))]
+  "TARGET_SPE2"
+  "evmhosumianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhosusiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3452))]
+  "TARGET_SPE2"
+  "evmhosusiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhosusianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3453))]
+  "TARGET_SPE2"
+  "evmhosusianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhssf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3454))]
+  "TARGET_SPE2"
+  "evmhssf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhssfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3455))]
+  "TARGET_SPE2"
+  "evmhssfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhssi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3456))]
+  "TARGET_SPE2"
+  "evmhssi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhsusi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3457))]
+  "TARGET_SPE2"
+  "evmhsusi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhumi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3458))]
+  "TARGET_SPE2"
+  "evmhumi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmhusi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3459))]
+  "TARGET_SPE2"
+  "evmhusi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminbpsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3460))]
+  "TARGET_SPE2"
+  "evminbpsh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminbpuh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3461))]
+  "TARGET_SPE2"
+  "evminbpuh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3462))]
+  "TARGET_SPE2"
+  "evminbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminbu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3463))]
+  "TARGET_SPE2"
+  "evminbu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminds"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3464))]
+  "TARGET_SPE2"
+  "evminds %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmindu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3465))]
+  "TARGET_SPE2"
+  "evmindu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminhpsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3466))]
+  "TARGET_SPE2"
+  "evminhpsw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminhpuw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3467))]
+  "TARGET_SPE2"
+  "evminhpuw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminhs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3468))]
+  "TARGET_SPE2"
+  "evminhs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminhu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3469))]
+  "TARGET_SPE2"
+  "evminhu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminwpsd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3470))]
+  "TARGET_SPE2"
+  "evminwpsd %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminwpud"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3471))]
+  "TARGET_SPE2"
+  "evminwpud %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3472))]
+  "TARGET_SPE2"
+  "evminws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evminwu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3473))]
+  "TARGET_SPE2"
+  "evminwu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3474))]
+  "TARGET_SPE2"
+  "evmwehgsmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3475))]
+  "TARGET_SPE2"
+  "evmwehgsmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3476))]
+  "TARGET_SPE2"
+  "evmwehgsmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfan"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3477))]
+  "TARGET_SPE2"
+  "evmwehgsmfan %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3478))]
+  "TARGET_SPE2"
+  "evmwehgsmfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3479))]
+  "TARGET_SPE2"
+  "evmwehgsmfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfraa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3480))]
+  "TARGET_SPE2"
+  "evmwehgsmfraa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwehgsmfran"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3481))]
+  "TARGET_SPE2"
+  "evmwehgsmfran %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwhssfaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3482))]
+  "TARGET_SPE2"
+  "evmwhssfaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwhssfaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3483))]
+;;   "TARGET_SPE2"
+;;   "evmwhssfaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwhssfanw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3484))]
+  "TARGET_SPE2"
+  "evmwhssfanw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwhssfanw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3485))]
+;;   "TARGET_SPE2"
+;;   "evmwhssfanw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwhssfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3486))]
+  "TARGET_SPE2"
+  "evmwhssfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwhssfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3487))]
+  "TARGET_SPE2"
+  "evmwhssfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwhssfraaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3488))]
+  "TARGET_SPE2"
+  "evmwhssfraaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwhssfraaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3489))]
+;;   "TARGET_SPE2"
+;;   "evmwhssfraaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwhssfranw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3490))]
+  "TARGET_SPE2"
+  "evmwhssfranw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwhssfranw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3491))]
+;;   "TARGET_SPE2"
+;;   "evmwhssfranw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlsmiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3492))]
+  "TARGET_SPE2"
+  "evmwlsmiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlsmiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3493))]
+;;   "TARGET_SPE2"
+;;   "evmwlsmiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlsmianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3494))]
+  "TARGET_SPE2"
+  "evmwlsmianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlsmianw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3495))]
+;;   "TARGET_SPE2"
+;;   "evmwlsmianw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlssiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3496))]
+  "TARGET_SPE2"
+  "evmwlssiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlssiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3497))]
+;;   "TARGET_SPE2"
+;;   "evmwlssiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlssianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3498))]
+  "TARGET_SPE2"
+  "evmwlssianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlssianw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3499))]
+;;   "TARGET_SPE2"
+;;   "evmwlssianw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlumiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3500))]
+  "TARGET_SPE2"
+  "evmwlumiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlumiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3501))]
+;;   "TARGET_SPE2"
+;;   "evmwlumiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlumianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3502))]
+  "TARGET_SPE2"
+  "evmwlumianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlumianw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3503))]
+;;   "TARGET_SPE2"
+;;   "evmwlumianw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlusiaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3504))]
+  "TARGET_SPE2"
+  "evmwlusiaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlusiaaw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3505))]
+;;   "TARGET_SPE2"
+;;   "evmwlusiaaw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwlusianw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3506))]
+  "TARGET_SPE2"
+  "evmwlusianw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evmwlusianw3"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 3 "gpc_reg_operand" "r")] 3507))]
+;;   "TARGET_SPE2"
+;;   "evmwlusianw3 %0,%1,%2,%3"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3508))]
+  "TARGET_SPE2"
+  "evmwohgsmf %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3509))]
+  "TARGET_SPE2"
+  "evmwohgsmfa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3510))]
+  "TARGET_SPE2"
+  "evmwohgsmfaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfan"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3511))]
+  "TARGET_SPE2"
+  "evmwohgsmfan %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfr"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3512))]
+  "TARGET_SPE2"
+  "evmwohgsmfr %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfra"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3513))]
+  "TARGET_SPE2"
+  "evmwohgsmfra %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfraa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3514))]
+  "TARGET_SPE2"
+  "evmwohgsmfraa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwohgsmfran"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3515))]
+  "TARGET_SPE2"
+  "evmwohgsmfran %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwssiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3516))]
+  "TARGET_SPE2"
+  "evmwssiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwssian"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3517))]
+  "TARGET_SPE2"
+  "evmwssian %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwssiw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3518))]
+  "TARGET_SPE2"
+  "evmwssiw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwusiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3519))]
+  "TARGET_SPE2"
+  "evmwusiaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwusian"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3520))]
+  "TARGET_SPE2"
+  "evmwusian %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evmwusiw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3521))]
+  "TARGET_SPE2"
+  "evmwusiw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3522))]
+  "TARGET_SPE2"
+  "evnegb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegbo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3523))]
+  "TARGET_SPE2"
+  "evnegbo %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegbos"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3524))]
+  "TARGET_SPE2"
+  "evnegbos %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3525))]
+  "TARGET_SPE2"
+  "evnegbs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3526))]
+  "TARGET_SPE2"
+  "evnegd %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegds"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3527))]
+  "TARGET_SPE2"
+  "evnegds %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3528))]
+  "TARGET_SPE2"
+  "evnegh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegho"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3529))]
+  "TARGET_SPE2"
+  "evnegho %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evneghos"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3530))]
+  "TARGET_SPE2"
+  "evneghos %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evneghs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3531))]
+  "TARGET_SPE2"
+  "evneghs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3532))]
+  "TARGET_SPE2"
+  "evnegs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegwo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3533))]
+  "TARGET_SPE2"
+  "evnegwo %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evnegwos"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3534))]
+  "TARGET_SPE2"
+  "evnegwos %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evperm"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3535))]
+  "TARGET_SPE2"
+  "evperm %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpksdshefrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3538))]
+  "TARGET_SPE2"
+  "evpksdshefrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpksdswfrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3539))]
+  "TARGET_SPE2"
+  "evpksdswfrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpksdsws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3540))]
+  "TARGET_SPE2"
+  "evpksdsws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkshsbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3541))]
+  "TARGET_SPE2"
+  "evpkshsbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkshubs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3542))]
+  "TARGET_SPE2"
+  "evpkshubs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswgshefrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3543))]
+  "TARGET_SPE2"
+  "evpkswgshefrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswgswfrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3544))]
+  "TARGET_SPE2"
+  "evpkswgswfrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswshfrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3545))]
+  "TARGET_SPE2"
+  "evpkswshfrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswshilvfrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3546))]
+  "TARGET_SPE2"
+  "evpkswshilvfrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswshilvs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3547))]
+  "TARGET_SPE2"
+  "evpkswshilvs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswshs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3548))]
+  "TARGET_SPE2"
+  "evpkswshs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkswuhs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3549))]
+  "TARGET_SPE2"
+  "evpkswuhs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkuduws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3550))]
+  "TARGET_SPE2"
+  "evpkuduws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkuhubs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3551))]
+  "TARGET_SPE2"
+  "evpkuhubs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpkuwuhs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3552))]
+  "TARGET_SPE2"
+  "evpkuwuhs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evpopcntb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3553))]
+  "TARGET_SPE2"
+  "evpopcntb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrlb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3554))]
+  "TARGET_SPE2"
+  "evrlb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrlbi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3555))]
+  "TARGET_SPE2"
+  "evrlbi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrlh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3556))]
+  "TARGET_SPE2"
+  "evrlh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrlhi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3557))]
+  "TARGET_SPE2"
+  "evrlhi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrnddnw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3558))]
+  "TARGET_SPE2"
+  "evrnddnw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrnddnwss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3559))]
+  "TARGET_SPE2"
+  "evrnddnwss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrnddnwus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3560))]
+  "TARGET_SPE2"
+  "evrnddnwus %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrnddw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3561))]
+  "TARGET_SPE2"
+  "evrnddw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrnddwss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3562))]
+  "TARGET_SPE2"
+  "evrnddwss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrnddwus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3563))]
+  "TARGET_SPE2"
+  "evrnddwus %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndhb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3564))]
+  "TARGET_SPE2"
+  "evrndhb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndhbss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3565))]
+  "TARGET_SPE2"
+  "evrndhbss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndhbus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3566))]
+  "TARGET_SPE2"
+  "evrndhbus %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndhnb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3567))]
+  "TARGET_SPE2"
+  "evrndhnb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndhnbss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3568))]
+  "TARGET_SPE2"
+  "evrndhnbss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndhnbus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3569))]
+  "TARGET_SPE2"
+  "evrndhnbus %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndwh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3570))]
+  "TARGET_SPE2"
+  "evrndwh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndwhss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3571))]
+  "TARGET_SPE2"
+  "evrndwhss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndwhus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3572))]
+  "TARGET_SPE2"
+  "evrndwhus %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndwnh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3573))]
+  "TARGET_SPE2"
+  "evrndwnh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndwnhss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3574))]
+  "TARGET_SPE2"
+  "evrndwnhss %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evrndwnhus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3575))]
+  "TARGET_SPE2"
+  "evrndwnhus %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad2sh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3576))]
+  "TARGET_SPE2"
+  "evsad2sh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad2sha"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3577))]
+  "TARGET_SPE2"
+  "evsad2sha %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad2shaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3578))]
+  "TARGET_SPE2"
+  "evsad2shaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad2uh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3579))]
+  "TARGET_SPE2"
+  "evsad2uh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad2uha"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3580))]
+  "TARGET_SPE2"
+  "evsad2uha %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad2uhaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3581))]
+  "TARGET_SPE2"
+  "evsad2uhaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad4sb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3582))]
+  "TARGET_SPE2"
+  "evsad4sb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad4sba"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3583))]
+  "TARGET_SPE2"
+  "evsad4sba %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad4sbaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3584))]
+  "TARGET_SPE2"
+  "evsad4sbaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad4ub"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3585))]
+  "TARGET_SPE2"
+  "evsad4ub %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad4uba"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3586))]
+  "TARGET_SPE2"
+  "evsad4uba %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsad4ubaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3587))]
+  "TARGET_SPE2"
+  "evsad4ubaaw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsadsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3588))]
+  "TARGET_SPE2"
+  "evsadsw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsadswa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3589))]
+  "TARGET_SPE2"
+  "evsadswa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsadswaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3590))]
+  "TARGET_SPE2"
+  "evsadswaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsaduw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3591))]
+  "TARGET_SPE2"
+  "evsaduw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsaduwa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3592))]
+  "TARGET_SPE2"
+  "evsaduwa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsaduwaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3593))]
+  "TARGET_SPE2"
+  "evsaduwaa %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatsbub"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3594))]
+  "TARGET_SPE2"
+  "evsatsbub %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatsdsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3595))]
+  "TARGET_SPE2"
+  "evsatsdsw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatsduw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3596))]
+  "TARGET_SPE2"
+  "evsatsduw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatshsb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3597))]
+  "TARGET_SPE2"
+  "evsatshsb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatshub"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3598))]
+  "TARGET_SPE2"
+  "evsatshub %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatshuh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3599))]
+  "TARGET_SPE2"
+  "evsatshuh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatswgsdf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3600))]
+  "TARGET_SPE2"
+  "evsatswgsdf %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatswsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3601))]
+  "TARGET_SPE2"
+  "evsatswsh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatswuh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3602))]
+  "TARGET_SPE2"
+  "evsatswuh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatswuw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3603))]
+  "TARGET_SPE2"
+  "evsatswuw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatubsb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3604))]
+  "TARGET_SPE2"
+  "evsatubsb %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatuduw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3605))]
+  "TARGET_SPE2"
+  "evsatuduw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatuhsh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3606))]
+  "TARGET_SPE2"
+  "evsatuhsh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatuhub"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3607))]
+  "TARGET_SPE2"
+  "evsatuhub %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatuwsw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3608))]
+  "TARGET_SPE2"
+  "evsatuwsw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsatuwuh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3609))]
+  "TARGET_SPE2"
+  "evsatuwuh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;; (define_insn "spe2_evselbit"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3610))]
+;;   "TARGET_SPE2"
+;;   "evselbit %0,%1,%2"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+;; (define_insn "spe2_evselbitm0"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3611))]
+;;   "TARGET_SPE2"
+;;   "evselbitm0 %0,%1,%2"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+;; (define_insn "spe2_evselbitm1"
+;;   [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;         (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                       (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3612))]
+;;   "TARGET_SPE2"
+;;   "evselbitm1 %0,%1,%2"
+;;   [(set_attr "type" "vecsimple")
+;;    (set_attr "length" "4")])
+
+(define_insn "spe2_evseteqb_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3613))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evseteqb. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evseteqb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3614))]
+  "TARGET_SPE2"
+  "evseteqb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evseteqh_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3615))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evseteqh. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evseteqh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3616))]
+  "TARGET_SPE2"
+  "evseteqh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evseteqw_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3617))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evseteqw. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evseteqw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3618))]
+  "TARGET_SPE2"
+  "evseteqw %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtbs_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3619))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetgtbs. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3620))]
+  "TARGET_SPE2"
+  "evsetgtbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtbu_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3621))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetgtbu. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtbu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3622))]
+  "TARGET_SPE2"
+  "evsetgtbu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgths_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3623))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetgths. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgths"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3624))]
+  "TARGET_SPE2"
+  "evsetgths %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgthu_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3625))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetgthu. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgthu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3626))]
+  "TARGET_SPE2"
+  "evsetgthu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtws_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3627))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetgtws. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3628))]
+  "TARGET_SPE2"
+  "evsetgtws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtwu_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3629))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetgtwu. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetgtwu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3630))]
+  "TARGET_SPE2"
+  "evsetgtwu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltbs_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3631))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetltbs. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3632))]
+  "TARGET_SPE2"
+  "evsetltbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltbu_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3633))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetltbu. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltbu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3634))]
+  "TARGET_SPE2"
+  "evsetltbu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetlths_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3635))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetlths. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetlths"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3636))]
+  "TARGET_SPE2"
+  "evsetlths %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetlthu_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3637))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetlthu. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetlthu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3638))]
+  "TARGET_SPE2"
+  "evsetlthu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltws_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3639))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetltws. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3640))]
+  "TARGET_SPE2"
+  "evsetltws %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltwu_rc"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3641))
+   (clobber (match_scratch:CC 3 "=x"))]
+  "TARGET_SPE2"
+  "evsetltwu. %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsetltwu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3642))]
+  "TARGET_SPE2"
+  "evsetltwu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsl"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3643))]
+  "TARGET_SPE2"
+  "evsl %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsli"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3648))]
+  "TARGET_SPE2"
+  "evsli %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evslb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3644))]
+  "TARGET_SPE2"
+  "evslb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evslbi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3645))]
+  "TARGET_SPE2"
+  "evslbi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evslh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3646))]
+  "TARGET_SPE2"
+  "evslh %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evslhi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3647))]
+  "TARGET_SPE2"
+  "evslhi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsloi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3649))]
+  "TARGET_SPE2"
+  "evsloi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evsplatb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3650))]
+  "TARGET_SPE2"
+  "evsplatb %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evsplatfia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3651))]
+  "TARGET_SPE2"
+  "evsplatfia %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfib"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3652))]
+  "TARGET_SPE2"
+  "evsplatfib %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfiba"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3653))]
+  "TARGET_SPE2"
+  "evsplatfiba %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfibo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3654))]
+  "TARGET_SPE2"
+  "evsplatfibo %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfiboa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3655))]
+  "TARGET_SPE2"
+  "evsplatfiboa %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfid"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3656))]
+  "TARGET_SPE2"
+  "evsplatfid %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfida"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3657))]
+  "TARGET_SPE2"
+  "evsplatfida %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfih"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3658))]
+  "TARGET_SPE2"
+  "evsplatfih %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfiha"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3659))]
+  "TARGET_SPE2"
+  "evsplatfiha %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfiho"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3660))]
+  "TARGET_SPE2"
+  "evsplatfiho %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfihoa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3661))]
+  "TARGET_SPE2"
+  "evsplatfihoa %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfio"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3662))]
+  "TARGET_SPE2"
+  "evsplatfio %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatfioa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3663))]
+  "TARGET_SPE2"
+  "evsplatfioa %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplath"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3664))]
+  "TARGET_SPE2"
+  "evsplath %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatia"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3665))]
+  "TARGET_SPE2"
+  "evsplatia %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatib"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3666))]
+  "TARGET_SPE2"
+  "evsplatib %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatiba"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3667))]
+  "TARGET_SPE2"
+  "evsplatiba %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatibe"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3668))]
+  "TARGET_SPE2"
+  "evsplatibe %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatibea"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3669))]
+  "TARGET_SPE2"
+  "evsplatibea %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatid"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3670))]
+  "TARGET_SPE2"
+  "evsplatid %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatida"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3671))]
+  "TARGET_SPE2"
+  "evsplatida %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatie"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3672))]
+  "TARGET_SPE2"
+  "evsplatie %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatiea"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3673))]
+  "TARGET_SPE2"
+  "evsplatiea %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatih"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3674))]
+  "TARGET_SPE2"
+  "evsplatih %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatiha"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3675))]
+  "TARGET_SPE2"
+  "evsplatiha %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatihe"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3676))]
+  "TARGET_SPE2"
+  "evsplatihe %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsplatihea"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:QI 1 "immediate_operand" "i")] 3677))]
+  "TARGET_SPE2"
+  "evsplatihea %0,%1"
+  [(set_attr "type" "vecperm")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrbis"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3678))]
+  "TARGET_SPE2"
+  "evsrbis %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrbiu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3679))]
+  "TARGET_SPE2"
+  "evsrbiu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrbs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3680))]
+  "TARGET_SPE2"
+  "evsrbs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrbu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3681))]
+  "TARGET_SPE2"
+  "evsrbu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrhis"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3682))]
+  "TARGET_SPE2"
+  "evsrhis %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrhiu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3683))]
+  "TARGET_SPE2"
+  "evsrhiu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrhs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3684))]
+  "TARGET_SPE2"
+  "evsrhs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrhu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3685))]
+  "TARGET_SPE2"
+  "evsrhu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsris"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3686))]
+  "TARGET_SPE2"
+  "evsris %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsriu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3687))]
+  "TARGET_SPE2"
+  "evsriu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrois"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3688))]
+  "TARGET_SPE2"
+  "evsrois %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsroiu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3689))]
+  "TARGET_SPE2"
+  "evsroiu %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsrs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3690))]
+  "TARGET_SPE2"
+  "evsrs %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsru"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3691))]
+  "TARGET_SPE2"
+  "evsru %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evstdb"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:QI 1 "immediate_operand" "i")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3692)]
+  "TARGET_SPE2"
+  "evstdb %2,%1*8(%0)"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstdbu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3694))]
+;;  "TARGET_SPE2"
+;;  "evstdbu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstdbx"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:SI 1 "gpc_reg_operand" "r")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3695)]
+  "TARGET_SPE2"
+  "evstdbx %2,%0,%1"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstdbmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3693))]
+;;  "TARGET_SPE2"
+;;  "evstdbmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;; (define_insn "spe2_evstddu"
+;;   [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+;;                            (match_operand:QI 1 "immediate_operand" "i")))
+;;         (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+;;    (unspec [(const_int 0)] 3697)]
+;;   "TARGET_SPE2"
+;;   "evstddu %2,%1*8(%0)"
+;;   [(set_attr "type" "vecstore")
+;;    (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstddmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3696))]
+;;  "TARGET_SPE2"
+;;  "evstddmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;; (define_insn "spe2_evstdhu"
+;;   [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+;;                            (match_operand:QI 1 "immediate_operand" "i")))
+;;         (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+;;    (unspec [(const_int 0)] 3699)]
+;;   "TARGET_SPE2"
+;;   "evstdhu %2,%1*8(%0)"
+;;   [(set_attr "type" "vecstore")
+;;    (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstdhmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3698))]
+;;  "TARGET_SPE2"
+;;  "evstdhmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evstdwu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3701))]
+;;  "TARGET_SPE2"
+;;  "evstdwu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstdwmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3700))]
+;;  "TARGET_SPE2"
+;;  "evstdwmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evsthb"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:QI 1 "immediate_operand" "i")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3702)]
+  "TARGET_SPE2"
+  "evsthb %2,%1*2(%0)"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evsthbu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3704))]
+;;  "TARGET_SPE2"
+;;  "evsthbu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evsthbx"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:SI 1 "gpc_reg_operand" "r")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3705)]
+  "TARGET_SPE2"
+  "evsthbx %2,%0,%1"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evsthbmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3703))]
+;;  "TARGET_SPE2"
+;;  "evsthbmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstwb"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:QI 1 "immediate_operand" "i")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3706)]
+  "TARGET_SPE2"
+  "evstwb %2,%1*4(%0)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwbu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3716))]
+;;  "TARGET_SPE2"
+;;  "evstwbu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstwbx"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:SI 1 "gpc_reg_operand" "r")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3717)]
+  "TARGET_SPE2"
+  "evstwbx %2,%0,%1"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwbmx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3711))]
+;;  "TARGET_SPE2"
+;;  "evstwbmx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstwbe"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:QI 1 "immediate_operand" "i")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3707)]
+  "TARGET_SPE2"
+  "evstwbe %2,%1*4(%0)"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwbeu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3709))]
+;;  "TARGET_SPE2"
+;;  "evstwbeu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstwbex"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:SI 1 "gpc_reg_operand" "r")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3710)]
+  "TARGET_SPE2"
+  "evstwbex %2,%0,%1"
+  [(set_attr "type" "vecstore")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwbemx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3708))]
+;;  "TARGET_SPE2"
+;;  "evstwbemx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstwbo"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:QI 1 "immediate_operand" "i")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3712)]
+  "TARGET_SPE2"
+  "evstwbo %2,%1*4(%0)"
+  [(set_attr "type" "vecload")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwbou"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3714))]
+;;  "TARGET_SPE2"
+;;  "evstwbou %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+(define_insn "spe2_evstwbox"
+  [(set (mem:V2SI (plus:SI (match_operand:SI 0 "gpc_reg_operand" "b")
+                           (match_operand:SI 1 "gpc_reg_operand" "r")))
+        (match_operand:V2SI 2 "gpc_reg_operand" "r"))
+   (unspec [(const_int 0)] 3715)]
+  "TARGET_SPE2"
+  "evstwbox %2,%0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwbomx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3713))]
+;;  "TARGET_SPE2"
+;;  "evstwbomx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evstwheu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3719))]
+;;  "TARGET_SPE2"
+;;  "evstwheu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwhemx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3718))]
+;;  "TARGET_SPE2"
+;;  "evstwhemx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evstwhou"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3721))]
+;;  "TARGET_SPE2"
+;;  "evstwhou %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwhomx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3720))]
+;;  "TARGET_SPE2"
+;;  "evstwhomx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evstwweu"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3723))]
+;;  "TARGET_SPE2"
+;;  "evstwweu %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwwemx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3722))]
+;;  "TARGET_SPE2"
+;;  "evstwwemx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+;;(define_insn "spe2_evstwwou"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3725))]
+;;  "TARGET_SPE2"
+;;  "evstwwou %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+;;(define_insn "spe2_evstwwomx"
+;;  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+;;        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+;;                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3724))]
+;;  "TARGET_SPE2"
+;;  "evstwwomx %0,%1,%2"
+;;  [(set_attr "type" "vecsimple")
+;;   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evsubf2add2h"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3726))]
+  "TARGET_SPE2"
+  "evsubf2add2h %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubf2add2hss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3727))]
+  "TARGET_SPE2"
+  "evsubf2add2hss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3728))]
+  "TARGET_SPE2"
+  "evsubfaddh %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddhss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3729))]
+  "TARGET_SPE2"
+  "evsubfaddhss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddhx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3730))]
+  "TARGET_SPE2"
+  "evsubfaddhx %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddhxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3731))]
+  "TARGET_SPE2"
+  "evsubfaddhxss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3732))]
+  "TARGET_SPE2"
+  "evsubfaddw %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddwss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3733))]
+  "TARGET_SPE2"
+  "evsubfaddwss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddwx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3734))]
+  "TARGET_SPE2"
+  "evsubfaddwx %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfaddwxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3735))]
+  "TARGET_SPE2"
+  "evsubfaddwxss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3736))]
+  "TARGET_SPE2"
+  "evsubfb %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfbss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3737))]
+  "TARGET_SPE2"
+  "evsubfbss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfbus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3738))]
+  "TARGET_SPE2"
+  "evsubfbus %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3739))]
+  "TARGET_SPE2"
+  "evsubfd %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfdss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3740))]
+  "TARGET_SPE2"
+  "evsubfdss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfdus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3741))]
+  "TARGET_SPE2"
+  "evsubfdus %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3742))]
+  "TARGET_SPE2"
+  "evsubfh %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhhisw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3743))]
+  "TARGET_SPE2"
+  "evsubfhhisw %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhhiuw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3744))]
+  "TARGET_SPE2"
+  "evsubfhhiuw %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhlosw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3745))]
+  "TARGET_SPE2"
+  "evsubfhlosw %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhlouw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3746))]
+  "TARGET_SPE2"
+  "evsubfhlouw %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3747))]
+  "TARGET_SPE2"
+  "evsubfhss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3748))]
+  "TARGET_SPE2"
+  "evsubfhus %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3749))]
+  "TARGET_SPE2"
+  "evsubfhx %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3750))]
+  "TARGET_SPE2"
+  "evsubfhxss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfhxus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3751))]
+  "TARGET_SPE2"
+  "evsubfhxus %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfsmiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3752))]
+  "TARGET_SPE2"
+  "evsubfsmiaa %0,%1"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfssiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3753))]
+  "TARGET_SPE2"
+  "evsubfssiaa %0,%1"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfusiaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3754))]
+  "TARGET_SPE2"
+  "evsubfusiaa %0,%1"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwegsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3755))]
+  "TARGET_SPE2"
+  "evsubfwegsf %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwegsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3756))]
+  "TARGET_SPE2"
+  "evsubfwegsi %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwogsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3757))]
+  "TARGET_SPE2"
+  "evsubfwogsf %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwogsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3758))]
+  "TARGET_SPE2"
+  "evsubfwogsi %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3759))]
+  "TARGET_SPE2"
+  "evsubfwss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3760))]
+  "TARGET_SPE2"
+  "evsubfwus %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3761))]
+  "TARGET_SPE2"
+  "evsubfwx %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwxss"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3762))]
+  "TARGET_SPE2"
+  "evsubfwxss %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubfwxus"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3763))]
+  "TARGET_SPE2"
+  "evsubfwxus %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsubifb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3764))]
+  "TARGET_SPE2"
+  "evsubifb %0,%2,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+(define_insn "spe2_evsubifh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")] 3765))]
+  "TARGET_SPE2"
+  "evsubifh %0,%2,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2his"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3766))]
+  "TARGET_SPE2"
+  "evsum2his %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hisa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3767))]
+  "TARGET_SPE2"
+  "evsum2hisa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hisaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3768))]
+  "TARGET_SPE2"
+  "evsum2hisaaw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3769))]
+  "TARGET_SPE2"
+  "evsum2hs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hsa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3770))]
+  "TARGET_SPE2"
+  "evsum2hsa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hsaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3771))]
+  "TARGET_SPE2"
+  "evsum2hsaaw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3772))]
+  "TARGET_SPE2"
+  "evsum2hu %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2hua"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3773))]
+  "TARGET_SPE2"
+  "evsum2hua %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum2huaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3774))]
+  "TARGET_SPE2"
+  "evsum2huaaw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum4bs"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3775))]
+  "TARGET_SPE2"
+  "evsum4bs %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum4bsa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3776))]
+  "TARGET_SPE2"
+  "evsum4bsa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum4bsaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3777))]
+  "TARGET_SPE2"
+  "evsum4bsaaw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum4bu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3778))]
+  "TARGET_SPE2"
+  "evsum4bu %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum4bua"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3779))]
+  "TARGET_SPE2"
+  "evsum4bua %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsum4buaaw"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3780))]
+  "TARGET_SPE2"
+  "evsum4buaaw %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsumws"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3781))]
+  "TARGET_SPE2"
+  "evsumws %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsumwsa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3782))]
+  "TARGET_SPE2"
+  "evsumwsa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsumwsaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3783))]
+  "TARGET_SPE2"
+  "evsumwsaa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsumwu"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3784))]
+  "TARGET_SPE2"
+  "evsumwu %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsumwua"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3785))]
+  "TARGET_SPE2"
+  "evsumwua %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evsumwuaa"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3786))]
+  "TARGET_SPE2"
+  "evsumwuaa %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswapbhilo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3787))]
+  "TARGET_SPE2"
+  "evswapbhilo %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswapblohi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3788))]
+  "TARGET_SPE2"
+  "evswapblohi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswaphe"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3789))]
+  "TARGET_SPE2"
+  "evswaphe %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswaphhi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3790))]
+  "TARGET_SPE2"
+  "evswaphhi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswaphhilo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3791))]
+  "TARGET_SPE2"
+  "evswaphhilo %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswaphlo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3792))]
+  "TARGET_SPE2"
+  "evswaphlo %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswaphlohi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3793))]
+  "TARGET_SPE2"
+  "evswaphlohi %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evswapho"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3794))]
+  "TARGET_SPE2"
+  "evswapho %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpkhibsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3795))]
+  "TARGET_SPE2"
+  "evunpkhibsi %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpkhibui"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3796))]
+  "TARGET_SPE2"
+  "evunpkhibui %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpkhihf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3797))]
+  "TARGET_SPE2"
+  "evunpkhihf %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpkhihsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3798))]
+  "TARGET_SPE2"
+  "evunpkhihsi %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpkhihui"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3799))]
+  "TARGET_SPE2"
+  "evunpkhihui %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpkhiwgsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3800))]
+  "TARGET_SPE2"
+  "evunpkhiwgsf %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpklobsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3801))]
+  "TARGET_SPE2"
+  "evunpklobsi %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpklobui"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3802))]
+  "TARGET_SPE2"
+  "evunpklobui %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpklohf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3803))]
+  "TARGET_SPE2"
+  "evunpklohf %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpklohsi"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3804))]
+  "TARGET_SPE2"
+  "evunpklohsi %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpklohui"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3805))]
+  "TARGET_SPE2"
+  "evunpklohui %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evunpklowgsf"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3806))]
+  "TARGET_SPE2"
+  "evunpklowgsf %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evxtrb"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")
+                      (match_operand:QI 3 "immediate_operand" "i")] 3807))]
+  "TARGET_SPE2"
+  "evxtrb %0,%1,%2,%3"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evxtrd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")
+                      (match_operand:QI 3 "immediate_operand" "i")] 3808))]
+  "TARGET_SPE2"
+  "evxtrd %0,%1,%2,%3"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evxtrh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:QI 2 "immediate_operand" "i")
+                      (match_operand:QI 3 "immediate_operand" "i")] 3809))]
+  "TARGET_SPE2"
+  "evxtrh %0,%1,%2,%3"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfsaddsub"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3306))]
+  "TARGET_SPE2"
+  "evfsaddsub %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfsaddsubx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3307))]
+  "TARGET_SPE2"
+  "evfsaddsubx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfsaddx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3308))]
+  "TARGET_SPE2"
+  "evfsaddx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfscfh"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3309))]
+  "TARGET_SPE2"
+  "evfscfh %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfscth"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3310))]
+  "TARGET_SPE2"
+  "evfscth %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfsdiff"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3311))]
+  "TARGET_SPE2"
+  "evfsdiff %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfsdiffsum"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3312))]
+  "TARGET_SPE2"
+  "evfsdiffsum %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfsmax"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3313))]
+  "TARGET_SPE2"
+  "evfsmax %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfsmin"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3314))]
+  "TARGET_SPE2"
+  "evfsmin %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfsmule"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3315))]
+  "TARGET_SPE2"
+  "evfsmule %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfsmulo"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3316))]
+  "TARGET_SPE2"
+  "evfsmulo %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfsmulx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3317))]
+  "TARGET_SPE2"
+  "evfsmulx %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfssqrt"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")] 3318))]
+  "TARGET_SPE2"
+  "evfssqrt %0,%1"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+(define_insn "spe2_evfssubadd"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3319))]
+  "TARGET_SPE2"
+  "evfssubadd %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfssubaddx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3320))]
+  "TARGET_SPE2"
+  "evfssubaddx %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfssubx"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3321))]
+  "TARGET_SPE2"
+  "evfssubx %0,%1,%2"
+  [(set_attr "type" "veccomplex")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfssum"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3322))]
+  "TARGET_SPE2"
+  "evfssum %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evfssumdiff"
+  [(set (match_operand:V2SI 0 "gpc_reg_operand" "=r")
+        (unspec:V2SI [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                      (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3323))]
+  "TARGET_SPE2"
+  "evfssumdiff %0,%1,%2"
+  [(set_attr "type" "vecsimple")
+   (set_attr "length" "4")])
+
+
+
+;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
+;; Vector compare Doubleword instructions
+
+(define_insn "spe2_evcmpeqd"
+  [(set (match_operand:CC 0 "cc_reg_operand" "=y")
+        (unspec:CC [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                    (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3073))]
+  "TARGET_SPE2"
+  "evcmpeqd %0,%1,%2"
+  [(set_attr "type" "veccmp")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evcmpgtds"
+  [(set (match_operand:CC 0 "cc_reg_operand" "=y")
+        (unspec:CC [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                    (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3074))]
+  "TARGET_SPE2"
+  "evcmpgtds %0,%1,%2"
+  [(set_attr "type" "veccmp")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evcmpgtdu"
+  [(set (match_operand:CC 0 "cc_reg_operand" "=y")
+        (unspec:CC [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                    (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3075))]
+  "TARGET_SPE2"
+  "evcmpgtdu %0,%1,%2"
+  [(set_attr "type" "veccmp")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evcmpltds"
+  [(set (match_operand:CC 0 "cc_reg_operand" "=y")
+        (unspec:CC [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                    (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3076))]
+  "TARGET_SPE2"
+  "evcmpltds %0,%1,%2"
+  [(set_attr "type" "veccmp")
+   (set_attr "length" "4")])
+
+(define_insn "spe2_evcmpltdu"
+  [(set (match_operand:CC 0 "cc_reg_operand" "=y")
+        (unspec:CC [(match_operand:V2SI 1 "gpc_reg_operand" "r")
+                    (match_operand:V2SI 2 "gpc_reg_operand" "r")] 3077))]
+  "TARGET_SPE2"
+  "evcmpltdu %0,%1,%2"
+  [(set_attr "type" "veccmp")
+   (set_attr "length" "4")])
diff --git a/gcc/config/rs6000/t-e200 b/gcc/config/rs6000/t-e200
index 9572d97..7f2d644 100644
--- a/gcc/config/rs6000/t-e200
+++ b/gcc/config/rs6000/t-e200
@@ -4,7 +4,7 @@
 #	-mcpu=e200z[023467]
 #	-mcpu=e200z[023467] -fshort-double
 #	-mcpu=e200z[023467] -msoft-float
-#	-mcpu=e200z[3467] -mspe
+#	-mcpu=e200z[3467] -mspe (and -mspe2)
 # so we'll need to create exceptions later below.
 
 MULTILIB_OPTIONS    = mcpu=e200z2/mcpu=e200z3/mcpu=e200z4/mcpu=e200z6/mcpu=e200z7 mhard-float mspe mno-vle
@@ -16,3 +16,4 @@ MULTILIB_EXTRA_OPTS	= mstrict-align
 MULTILIB_EXCEPTIONS	= mhard-float mhard-float/* mspe mspe/* mno-vle mno-vle/* \
 			  mcpu=e200z2/*mspe*
 
+MULTILIB_MATCHES	= mspe=mspe2
diff --git a/gcc/testsuite/gcc.target/powerpc/e200-spe-abi.c b/gcc/testsuite/gcc.target/powerpc/e200-spe-abi.c
new file mode 100644
index 0000000..84d2832
--- /dev/null
+++ b/gcc/testsuite/gcc.target/powerpc/e200-spe-abi.c
@@ -0,0 +1,17 @@
+/* { dg-do compile { target { powerpc-*-*vle } } } */
+/* { dg-skip-if "not a VLE target" { !powerpc-*-*vle } { "*" } { "" } } */
+/* { dg-options "-O1 -mcpu=e200z2 -mspe2" } */
+
+/* { dg-final { scan-assembler "evstdd 3," } } */
+/* { dg-final { scan-assembler "evstdd 4," } } */
+/* { dg-final { scan-assembler "evstdd 5," } } */
+
+#include <spe.h>
+void use_builtins (__ev64_opaque__   i_eva, __ev64_opaque__ i_evb, __ev64_opaque__ i_evc)
+{
+  __ev64_opaque__   volatile a, b, c;
+  
+  a = i_eva;
+  b = i_evb;
+  c = i_evc;
+}
diff --git a/gcc/testsuite/gcc.target/powerpc/spe2-api.c b/gcc/testsuite/gcc.target/powerpc/spe2-api.c
new file mode 100644
index 0000000..49d34ed
--- /dev/null
+++ b/gcc/testsuite/gcc.target/powerpc/spe2-api.c
@@ -0,0 +1,1736 @@
+/* { dg-do compile { target { powerpc-*-*vle } } } */
+/* { dg-skip-if "not a VLE target" { !powerpc-*-*vle } { "*" } { "" } } */
+/* { dg-options "-O1 -mcpu=e200z2 -mspe2" } */
+
+/* { dg-final { scan-assembler-not "__builtin_spe2" } } */
+
+/* { dg-final { scan-assembler "circinc" } } */
+/* { dg-final { scan-assembler "evabsb" } } */
+/* { dg-final { scan-assembler "evabsbs" } } */
+/* { dg-final { scan-assembler "evabsd" } } */
+/* { dg-final { scan-assembler "evabsdifsb" } } */
+/* { dg-final { scan-assembler "evabsdifsh" } } */
+/* { dg-final { scan-assembler "evabsdifsw" } } */
+/* { dg-final { scan-assembler "evabsdifub" } } */
+/* { dg-final { scan-assembler "evabsdifuh" } } */
+/* { dg-final { scan-assembler "evabsdifuw" } } */
+/* { dg-final { scan-assembler "evabsds" } } */
+/* { dg-final { scan-assembler "evabsh" } } */
+/* { dg-final { scan-assembler "evabshs" } } */
+/* { dg-final { scan-assembler "evabss" } } */
+/* { dg-final { scan-assembler "evadd2subf2h" } } */
+/* { dg-final { scan-assembler "evadd2subf2hss" } } */
+/* { dg-final { scan-assembler "evaddsmiaa" } } */
+/* { dg-final { scan-assembler "evaddb" } } */
+/* { dg-final { scan-assembler "evaddbss" } } */
+/* { dg-final { scan-assembler "evaddbus" } } */
+/* { dg-final { scan-assembler "evaddd" } } */
+/* { dg-final { scan-assembler "evadddss" } } */
+/* { dg-final { scan-assembler "evadddus" } } */
+/* { dg-final { scan-assembler "evaddh" } } */
+/* { dg-final { scan-assembler "evaddhhisw" } } */
+/* { dg-final { scan-assembler "evaddhhiuw" } } */
+/* { dg-final { scan-assembler "evaddhlosw" } } */
+/* { dg-final { scan-assembler "evaddhlouw" } } */
+/* { dg-final { scan-assembler "evaddhss" } } */
+/* { dg-final { scan-assembler "evaddhus" } } */
+/* { dg-final { scan-assembler "evaddhx" } } */
+/* { dg-final { scan-assembler "evaddhxss" } } */
+/* { dg-final { scan-assembler "evaddhxus" } } */
+/* { dg-final { scan-assembler "evaddib" } } */
+/* { dg-final { scan-assembler "evaddih" } } */
+/* { dg-final { scan-assembler "evaddssiaa" } } */
+/* { dg-final { scan-assembler "evaddsubfh" } } */
+/* { dg-final { scan-assembler "evaddsubfhss" } } */
+/* { dg-final { scan-assembler "evaddsubfhx" } } */
+/* { dg-final { scan-assembler "evaddsubfhxss" } } */
+/* { dg-final { scan-assembler "evaddsubfw" } } */
+/* { dg-final { scan-assembler "evaddsubfwss" } } */
+/* { dg-final { scan-assembler "evaddsubfwx" } } */
+/* { dg-final { scan-assembler "evaddsubfwxss" } } */
+/* { dg-final { scan-assembler "evaddusiaa" } } */
+/* { dg-final { scan-assembler "evaddwegsf" } } */
+/* { dg-final { scan-assembler "evaddwegsi" } } */
+/* { dg-final { scan-assembler "evaddwogsf" } } */
+/* { dg-final { scan-assembler "evaddwogsi" } } */
+/* { dg-final { scan-assembler "evaddwss" } } */
+/* { dg-final { scan-assembler "evaddwus" } } */
+/* { dg-final { scan-assembler "evaddwx" } } */
+/* { dg-final { scan-assembler "evaddwxss" } } */
+/* { dg-final { scan-assembler "evaddwxus" } } */
+/* { dg-final { scan-assembler "evavgbs" } } */
+/* { dg-final { scan-assembler "evavgbsr" } } */
+/* { dg-final { scan-assembler "evavgbu" } } */
+/* { dg-final { scan-assembler "evavgbur" } } */
+/* { dg-final { scan-assembler "evavgds" } } */
+/* { dg-final { scan-assembler "evavgdsr" } } */
+/* { dg-final { scan-assembler "evavgdu" } } */
+/* { dg-final { scan-assembler "evavgdur" } } */
+/* { dg-final { scan-assembler "evavghs" } } */
+/* { dg-final { scan-assembler "evavghsr" } } */
+/* { dg-final { scan-assembler "evavghu" } } */
+/* { dg-final { scan-assembler "evavghur" } } */
+/* { dg-final { scan-assembler "evavgws" } } */
+/* { dg-final { scan-assembler "evavgwsr" } } */
+/* { dg-final { scan-assembler "evavgwu" } } */
+/* { dg-final { scan-assembler "evavgwur" } } */
+/* { dg-final { scan-assembler "evclrbe" } } */
+/* { dg-final { scan-assembler "evclrbo" } } */
+/* { dg-final { scan-assembler "evclrh" } } */
+/* { dg-final { scan-assembler "evcntlsh" } } */
+/* { dg-final { scan-assembler "evcntlzh" } } */
+/* { dg-final { scan-assembler "evdiff2his" } } */
+/* { dg-final { scan-assembler "evdiff2hisa" } } */
+/* { dg-final { scan-assembler "evdiff2hisaaw" } } */
+/* { dg-final { scan-assembler "evdivs" } } */
+/* { dg-final { scan-assembler "evdivu" } } */
+/* { dg-final { scan-assembler "evdivwsf" } } */
+/* { dg-final { scan-assembler "evdivwuf" } } */
+/* { dg-final { scan-assembler "evdlveb" } } */
+/* { dg-final { scan-assembler "evdlveh" } } */
+/* { dg-final { scan-assembler "evdlveob" } } */
+/* { dg-final { scan-assembler "evdlveoh" } } */
+/* { dg-final { scan-assembler "evdlvob" } } */
+/* { dg-final { scan-assembler "evdlvoeb" } } */
+/* { dg-final { scan-assembler "evdlvoeh" } } */
+/* { dg-final { scan-assembler "evdlvoh" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmf" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmi" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmia" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumi" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumia" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumi" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumia" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmf" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmi" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmia" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmf" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmi" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmia" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmf" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmi" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmia" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmiaa3" } } */
+/* { dg-final { scan-assembler "evdotpbasmi" } } */
+/* { dg-final { scan-assembler "evdotpbasmia" } } */
+/* { dg-final { scan-assembler "evdotpbasmiaaw" } } */
+/* { dg-final { scan-assembler "evdotpbasmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpbasumi" } } */
+/* { dg-final { scan-assembler "evdotpbasumia" } } */
+/* { dg-final { scan-assembler "evdotpbasumiaaw" } } */
+/* { dg-final { scan-assembler "evdotpbasumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpbaumi" } } */
+/* { dg-final { scan-assembler "evdotpbaumia" } } */
+/* { dg-final { scan-assembler "evdotpbaumiaaw" } } */
+/* { dg-final { scan-assembler "evdotpbaumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphasmi" } } */
+/* { dg-final { scan-assembler "evdotphasmia" } } */
+/* { dg-final { scan-assembler "evdotphasmiaaw" } } */
+/* { dg-final { scan-assembler "evdotphasmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphassf" } } */
+/* { dg-final { scan-assembler "evdotphassfa" } } */
+/* { dg-final { scan-assembler "evdotphassfaaw" } } */
+/* { dg-final { scan-assembler "evdotphassfaaw3" } } */
+/* { dg-final { scan-assembler "evdotphassfr" } } */
+/* { dg-final { scan-assembler "evdotphassfra" } } */
+/* { dg-final { scan-assembler "evdotphassfraaw" } } */
+/* { dg-final { scan-assembler "evdotphassfraaw3" } } */
+/* { dg-final { scan-assembler "evdotphassi" } } */
+/* { dg-final { scan-assembler "evdotphassia" } } */
+/* { dg-final { scan-assembler "evdotphassiaaw" } } */
+/* { dg-final { scan-assembler "evdotphassiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphasumi" } } */
+/* { dg-final { scan-assembler "evdotphasumia" } } */
+/* { dg-final { scan-assembler "evdotphasumiaaw" } } */
+/* { dg-final { scan-assembler "evdotphasumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphasusi" } } */
+/* { dg-final { scan-assembler "evdotphasusia" } } */
+/* { dg-final { scan-assembler "evdotphasusiaaw" } } */
+/* { dg-final { scan-assembler "evdotphasusiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphaumi" } } */
+/* { dg-final { scan-assembler "evdotphaumia" } } */
+/* { dg-final { scan-assembler "evdotphaumiaaw" } } */
+/* { dg-final { scan-assembler "evdotphaumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphausi" } } */
+/* { dg-final { scan-assembler "evdotphausia" } } */
+/* { dg-final { scan-assembler "evdotphausiaaw" } } */
+/* { dg-final { scan-assembler "evdotphausiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcsmi" } } */
+/* { dg-final { scan-assembler "evdotphihcsmia" } } */
+/* { dg-final { scan-assembler "evdotphihcsmiaaw" } } */
+/* { dg-final { scan-assembler "evdotphihcsmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcssf" } } */
+/* { dg-final { scan-assembler "evdotphihcssfa" } } */
+/* { dg-final { scan-assembler "evdotphihcssfaaw" } } */
+/* { dg-final { scan-assembler "evdotphihcssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcssfr" } } */
+/* { dg-final { scan-assembler "evdotphihcssfra" } } */
+/* { dg-final { scan-assembler "evdotphihcssfraaw" } } */
+/* { dg-final { scan-assembler "evdotphihcssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcssi" } } */
+/* { dg-final { scan-assembler "evdotphihcssia" } } */
+/* { dg-final { scan-assembler "evdotphihcssiaaw" } } */
+/* { dg-final { scan-assembler "evdotphihcssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphssmi" } } */
+/* { dg-final { scan-assembler "evdotphssmia" } } */
+/* { dg-final { scan-assembler "evdotphssmiaaw" } } */
+/* { dg-final { scan-assembler "evdotphssmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphsssf" } } */
+/* { dg-final { scan-assembler "evdotphsssfa" } } */
+/* { dg-final { scan-assembler "evdotphsssfaaw" } } */
+/* { dg-final { scan-assembler "evdotphsssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotphsssfr" } } */
+/* { dg-final { scan-assembler "evdotphsssfra" } } */
+/* { dg-final { scan-assembler "evdotphsssfraaw" } } */
+/* { dg-final { scan-assembler "evdotphsssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotphsssiaaw" } } */
+/* { dg-final { scan-assembler "evdotphsssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcsmi" } } */
+/* { dg-final { scan-assembler "evdotplohcsmia" } } */
+/* { dg-final { scan-assembler "evdotplohcsmiaaw" } } */
+/* { dg-final { scan-assembler "evdotplohcsmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcssf" } } */
+/* { dg-final { scan-assembler "evdotplohcssfa" } } */
+/* { dg-final { scan-assembler "evdotplohcssfaaw" } } */
+/* { dg-final { scan-assembler "evdotplohcssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcssfr" } } */
+/* { dg-final { scan-assembler "evdotplohcssfra" } } */
+/* { dg-final { scan-assembler "evdotplohcssfraaw" } } */
+/* { dg-final { scan-assembler "evdotplohcssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcssi" } } */
+/* { dg-final { scan-assembler "evdotplohcssia" } } */
+/* { dg-final { scan-assembler "evdotplohcssiaaw" } } */
+/* { dg-final { scan-assembler "evdotplohcssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwasmi" } } */
+/* { dg-final { scan-assembler "evdotpwasmia" } } */
+/* { dg-final { scan-assembler "evdotpwasmiaa" } } */
+/* { dg-final { scan-assembler "evdotpwasmiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwassi" } } */
+/* { dg-final { scan-assembler "evdotpwassia" } } */
+/* { dg-final { scan-assembler "evdotpwassiaa" } } */
+/* { dg-final { scan-assembler "evdotpwassiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwasumi" } } */
+/* { dg-final { scan-assembler "evdotpwasumia" } } */
+/* { dg-final { scan-assembler "evdotpwasumiaa" } } */
+/* { dg-final { scan-assembler "evdotpwasumiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwasusi" } } */
+/* { dg-final { scan-assembler "evdotpwasusia" } } */
+/* { dg-final { scan-assembler "evdotpwasusiaa" } } */
+/* { dg-final { scan-assembler "evdotpwasusiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwaumi" } } */
+/* { dg-final { scan-assembler "evdotpwaumia" } } */
+/* { dg-final { scan-assembler "evdotpwaumiaa" } } */
+/* { dg-final { scan-assembler "evdotpwaumiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwausi" } } */
+/* { dg-final { scan-assembler "evdotpwausia" } } */
+/* { dg-final { scan-assembler "evdotpwausiaa" } } */
+/* { dg-final { scan-assembler "evdotpwausiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwcsmi" } } */
+/* { dg-final { scan-assembler "evdotpwcsmia" } } */
+/* { dg-final { scan-assembler "evdotpwcsmiaaw" } } */
+/* { dg-final { scan-assembler "evdotpwcsmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwcssf" } } */
+/* { dg-final { scan-assembler "evdotpwcssfa" } } */
+/* { dg-final { scan-assembler "evdotpwcssfaaw" } } */
+/* { dg-final { scan-assembler "evdotpwcssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwcssfr" } } */
+/* { dg-final { scan-assembler "evdotpwcssfra" } } */
+/* { dg-final { scan-assembler "evdotpwcssfraaw" } } */
+/* { dg-final { scan-assembler "evdotpwcssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotpwcssi" } } */
+/* { dg-final { scan-assembler "evdotpwcssia" } } */
+/* { dg-final { scan-assembler "evdotpwcssiaaw" } } */
+/* { dg-final { scan-assembler "evdotpwcssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwgasmf" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfa" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfr" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfra" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfraa3" } } */
+/* { dg-final { scan-assembler "evdotpwgssmf" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfa" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfr" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfra" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfraa3" } } */
+/* { dg-final { scan-assembler "evdotpwssmi" } } */
+/* { dg-final { scan-assembler "evdotpwssmia" } } */
+/* { dg-final { scan-assembler "evdotpwssmiaa" } } */
+/* { dg-final { scan-assembler "evdotpwssmiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwsssiaa" } } */
+/* { dg-final { scan-assembler "evdotpwsssiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmf" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfa" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfr" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfra" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfraa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmf" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfa" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfr" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfra" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfraa3" } } */
+/* { dg-final { scan-assembler "evextsbh" } } */
+/* { dg-final { scan-assembler "evextsw" } } */
+/* { dg-final { scan-assembler "evextzb" } } */
+/* { dg-final { scan-assembler "evinsb" } } */
+/* { dg-final { scan-assembler "evinsh" } } */
+/* { dg-final { scan-assembler "evilveh" } } */
+/* { dg-final { scan-assembler "evilveoh" } } */
+/* { dg-final { scan-assembler "evilvhih" } } */
+/* { dg-final { scan-assembler "evilvhiloh" } } */
+/* { dg-final { scan-assembler "evilvloh" } } */
+/* { dg-final { scan-assembler "evilvlohih" } } */
+/* { dg-final { scan-assembler "evilvoeh" } } */
+/* { dg-final { scan-assembler "evilvoh" } } */
+/* { dg-final { scan-assembler "evlbbsplatb" } } */
+/* { dg-final { scan-assembler "evlbbsplatbu" } } */
+/* { dg-final { scan-assembler "evlbbsplatbx" } } */
+/* { dg-final { scan-assembler "evlbbsplatbmx" } } */
+/* { dg-final { scan-assembler "evldb" } } */
+/* { dg-final { scan-assembler "evldbu" } } */
+/* { dg-final { scan-assembler "evldbx" } } */
+/* { dg-final { scan-assembler "evldbmx" } } */
+/* { dg-final { scan-assembler "evlddu" } } */
+/* { dg-final { scan-assembler "evlddmx" } } */
+/* { dg-final { scan-assembler "evldhu" } } */
+/* { dg-final { scan-assembler "evldhmx" } } */
+/* { dg-final { scan-assembler "evldwu" } } */
+/* { dg-final { scan-assembler "evldwmx" } } */
+/* { dg-final { scan-assembler "evlhhesplatu" } } */
+/* { dg-final { scan-assembler "evlhhesplatmx" } } */
+/* { dg-final { scan-assembler "evlhhossplatu" } } */
+/* { dg-final { scan-assembler "evlhhossplatmx" } } */
+/* { dg-final { scan-assembler "evlhhousplatu" } } */
+/* { dg-final { scan-assembler "evlhhousplatmx" } } */
+/* { dg-final { scan-assembler "evlhhsplath" } } */
+/* { dg-final { scan-assembler "evlhhsplathu" } } */
+/* { dg-final { scan-assembler "evlhhsplathx" } } */
+/* { dg-final { scan-assembler "evlhhsplathmx" } } */
+/* { dg-final { scan-assembler "evlvsl" } } */
+/* { dg-final { scan-assembler "evlvsr" } } */
+/* { dg-final { scan-assembler "evlwbe" } } */
+/* { dg-final { scan-assembler "evlwbeu" } } */
+/* { dg-final { scan-assembler "evlwbex" } } */
+/* { dg-final { scan-assembler "evlwbemx" } } */
+/* { dg-final { scan-assembler "evlwbos" } } */
+/* { dg-final { scan-assembler "evlwbosu" } } */
+/* { dg-final { scan-assembler "evlwbosx" } } */
+/* { dg-final { scan-assembler "evlwbosmx" } } */
+/* { dg-final { scan-assembler "evlwbou" } } */
+/* { dg-final { scan-assembler "evlwbouu" } } */
+/* { dg-final { scan-assembler "evlwboux" } } */
+/* { dg-final { scan-assembler "evlwboumx" } } */
+/* { dg-final { scan-assembler "evlwbsplatw" } } */
+/* { dg-final { scan-assembler "evlwbsplatwu" } } */
+/* { dg-final { scan-assembler "evlwbsplatwx" } } */
+/* { dg-final { scan-assembler "evlwbsplatwmx" } } */
+/* { dg-final { scan-assembler "evlwheu" } } */
+/* { dg-final { scan-assembler "evlwhemx" } } */
+/* { dg-final { scan-assembler "evlwhosu" } } */
+/* { dg-final { scan-assembler "evlwhosmx" } } */
+/* { dg-final { scan-assembler "evlwhouu" } } */
+/* { dg-final { scan-assembler "evlwhoumx" } } */
+/* { dg-final { scan-assembler "evlwhsplatu" } } */
+/* { dg-final { scan-assembler "evlwhsplatw" } } */
+/* { dg-final { scan-assembler "evlwhsplatwu" } } */
+/* { dg-final { scan-assembler "evlwhsplatwx" } } */
+/* { dg-final { scan-assembler "evlwhsplatwmx" } } */
+/* { dg-final { scan-assembler "evlwhsplatmx" } } */
+/* { dg-final { scan-assembler "evlwwsplatu" } } */
+/* { dg-final { scan-assembler "evlwwsplatmx" } } */
+/* { dg-final { scan-assembler "evmar" } } */
+/* { dg-final { scan-assembler "evmaxbpsh" } } */
+/* { dg-final { scan-assembler "evmaxbpuh" } } */
+/* { dg-final { scan-assembler "evmaxbs" } } */
+/* { dg-final { scan-assembler "evmaxbu" } } */
+/* { dg-final { scan-assembler "evmaxds" } } */
+/* { dg-final { scan-assembler "evmaxdu" } } */
+/* { dg-final { scan-assembler "evmaxhpsw" } } */
+/* { dg-final { scan-assembler "evmaxhpuw" } } */
+/* { dg-final { scan-assembler "evmaxhs" } } */
+/* { dg-final { scan-assembler "evmaxhu" } } */
+/* { dg-final { scan-assembler "evmaxmagws" } } */
+/* { dg-final { scan-assembler "evmaxwpsd" } } */
+/* { dg-final { scan-assembler "evmaxwpud" } } */
+/* { dg-final { scan-assembler "evmaxws" } } */
+/* { dg-final { scan-assembler "evmaxwu" } } */
+/* { dg-final { scan-assembler "evmbesmi" } } */
+/* { dg-final { scan-assembler "evmbesmia" } } */
+/* { dg-final { scan-assembler "evmbesmiaah" } } */
+/* { dg-final { scan-assembler "evmbesmianh" } } */
+/* { dg-final { scan-assembler "evmbessiaah" } } */
+/* { dg-final { scan-assembler "evmbessianh" } } */
+/* { dg-final { scan-assembler "evmbesumi" } } */
+/* { dg-final { scan-assembler "evmbesumia" } } */
+/* { dg-final { scan-assembler "evmbesumiaah" } } */
+/* { dg-final { scan-assembler "evmbesumianh" } } */
+/* { dg-final { scan-assembler "evmbesusiaah" } } */
+/* { dg-final { scan-assembler "evmbesusianh" } } */
+/* { dg-final { scan-assembler "evmbeumi" } } */
+/* { dg-final { scan-assembler "evmbeumia" } } */
+/* { dg-final { scan-assembler "evmbeumiaah" } } */
+/* { dg-final { scan-assembler "evmbeumianh" } } */
+/* { dg-final { scan-assembler "evmbeusiaah" } } */
+/* { dg-final { scan-assembler "evmbeusianh" } } */
+/* { dg-final { scan-assembler "evmbosmi" } } */
+/* { dg-final { scan-assembler "evmbosmia" } } */
+/* { dg-final { scan-assembler "evmbosmiaah" } } */
+/* { dg-final { scan-assembler "evmbosmianh" } } */
+/* { dg-final { scan-assembler "evmbossiaah" } } */
+/* { dg-final { scan-assembler "evmbossianh" } } */
+/* { dg-final { scan-assembler "evmbosumi" } } */
+/* { dg-final { scan-assembler "evmbosumia" } } */
+/* { dg-final { scan-assembler "evmbosumiaah" } } */
+/* { dg-final { scan-assembler "evmbosumianh" } } */
+/* { dg-final { scan-assembler "evmbosusiaah" } } */
+/* { dg-final { scan-assembler "evmbosusianh" } } */
+/* { dg-final { scan-assembler "evmboumi" } } */
+/* { dg-final { scan-assembler "evmboumia" } } */
+/* { dg-final { scan-assembler "evmboumiaah" } } */
+/* { dg-final { scan-assembler "evmboumianh" } } */
+/* { dg-final { scan-assembler "evmbousiaah" } } */
+/* { dg-final { scan-assembler "evmbousianh" } } */
+/* { dg-final { scan-assembler "evmhesumi" } } */
+/* { dg-final { scan-assembler "evmhesumia" } } */
+/* { dg-final { scan-assembler "evmhesumiaaw" } } */
+/* { dg-final { scan-assembler "evmhesumianw" } } */
+/* { dg-final { scan-assembler "evmhesusiaaw" } } */
+/* { dg-final { scan-assembler "evmhesusianw" } } */
+/* { dg-final { scan-assembler "evmhosumi" } } */
+/* { dg-final { scan-assembler "evmhosumia" } } */
+/* { dg-final { scan-assembler "evmhosumiaaw" } } */
+/* { dg-final { scan-assembler "evmhosumianw" } } */
+/* { dg-final { scan-assembler "evmhosusiaaw" } } */
+/* { dg-final { scan-assembler "evmhosusianw" } } */
+/* { dg-final { scan-assembler "evmhssf" } } */
+/* { dg-final { scan-assembler "evmhssfr" } } */
+/* { dg-final { scan-assembler "evmhssi" } } */
+/* { dg-final { scan-assembler "evmhsusi" } } */
+/* { dg-final { scan-assembler "evmhumi" } } */
+/* { dg-final { scan-assembler "evmhusi" } } */
+/* { dg-final { scan-assembler "evminbpsh" } } */
+/* { dg-final { scan-assembler "evminbpuh" } } */
+/* { dg-final { scan-assembler "evminbs" } } */
+/* { dg-final { scan-assembler "evminbu" } } */
+/* { dg-final { scan-assembler "evminds" } } */
+/* { dg-final { scan-assembler "evmindu" } } */
+/* { dg-final { scan-assembler "evminhpsw" } } */
+/* { dg-final { scan-assembler "evminhpuw" } } */
+/* { dg-final { scan-assembler "evminhs" } } */
+/* { dg-final { scan-assembler "evminhu" } } */
+/* { dg-final { scan-assembler "evminwpsd" } } */
+/* { dg-final { scan-assembler "evminwpud" } } */
+/* { dg-final { scan-assembler "evminws" } } */
+/* { dg-final { scan-assembler "evminwu" } } */
+/* { dg-final { scan-assembler "evmwehgsmf" } } */
+/* { dg-final { scan-assembler "evmwehgsmfa" } } */
+/* { dg-final { scan-assembler "evmwehgsmfaa" } } */
+/* { dg-final { scan-assembler "evmwehgsmfan" } } */
+/* { dg-final { scan-assembler "evmwehgsmfr" } } */
+/* { dg-final { scan-assembler "evmwehgsmfra" } } */
+/* { dg-final { scan-assembler "evmwehgsmfraa" } } */
+/* { dg-final { scan-assembler "evmwehgsmfran" } } */
+/* { dg-final { scan-assembler "evmwhssfaaw" } } */
+/* { dg-final { scan-assembler "evmwhssfaaw3" } } */
+/* { dg-final { scan-assembler "evmwhssfanw" } } */
+/* { dg-final { scan-assembler "evmwhssfanw3" } } */
+/* { dg-final { scan-assembler "evmwhssfr" } } */
+/* { dg-final { scan-assembler "evmwhssfra" } } */
+/* { dg-final { scan-assembler "evmwhssfraaw" } } */
+/* { dg-final { scan-assembler "evmwhssfraaw3" } } */
+/* { dg-final { scan-assembler "evmwhssfranw" } } */
+/* { dg-final { scan-assembler "evmwhssfranw3" } } */
+/* { dg-final { scan-assembler "evmwlsmiaaw" } } */
+/* { dg-final { scan-assembler "evmwlsmiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlsmianw" } } */
+/* { dg-final { scan-assembler "evmwlsmianw3" } } */
+/* { dg-final { scan-assembler "evmwlssiaaw" } } */
+/* { dg-final { scan-assembler "evmwlssiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlssianw" } } */
+/* { dg-final { scan-assembler "evmwlssianw3" } } */
+/* { dg-final { scan-assembler "evmwlumiaaw" } } */
+/* { dg-final { scan-assembler "evmwlumiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlumianw" } } */
+/* { dg-final { scan-assembler "evmwlumianw3" } } */
+/* { dg-final { scan-assembler "evmwlusiaaw" } } */
+/* { dg-final { scan-assembler "evmwlusiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlusianw" } } */
+/* { dg-final { scan-assembler "evmwlusianw3" } } */
+/* { dg-final { scan-assembler "evmwohgsmf" } } */
+/* { dg-final { scan-assembler "evmwohgsmfa" } } */
+/* { dg-final { scan-assembler "evmwohgsmfaa" } } */
+/* { dg-final { scan-assembler "evmwohgsmfan" } } */
+/* { dg-final { scan-assembler "evmwohgsmfr" } } */
+/* { dg-final { scan-assembler "evmwohgsmfra" } } */
+/* { dg-final { scan-assembler "evmwohgsmfraa" } } */
+/* { dg-final { scan-assembler "evmwohgsmfran" } } */
+/* { dg-final { scan-assembler "evmwssiaa" } } */
+/* { dg-final { scan-assembler "evmwssian" } } */
+/* { dg-final { scan-assembler "evmwssiw" } } */
+/* { dg-final { scan-assembler "evmwusiaa" } } */
+/* { dg-final { scan-assembler "evmwusian" } } */
+/* { dg-final { scan-assembler "evmwusiw" } } */
+/* { dg-final { scan-assembler "evnegb" } } */
+/* { dg-final { scan-assembler "evnegbo" } } */
+/* { dg-final { scan-assembler "evnegbos" } } */
+/* { dg-final { scan-assembler "evnegbs" } } */
+/* { dg-final { scan-assembler "evnegd" } } */
+/* { dg-final { scan-assembler "evnegds" } } */
+/* { dg-final { scan-assembler "evnegh" } } */
+/* { dg-final { scan-assembler "evnegho" } } */
+/* { dg-final { scan-assembler "evneghos" } } */
+/* { dg-final { scan-assembler "evneghs" } } */
+/* { dg-final { scan-assembler "evnegs" } } */
+/* { dg-final { scan-assembler "evnegwo" } } */
+/* { dg-final { scan-assembler "evnegwos" } } */
+/* { dg-final { scan-assembler "evperm" } } */
+/* { dg-final { scan-assembler "evperm2" } } */
+/* { dg-final { scan-assembler "evperm3" } } */
+/* { dg-final { scan-assembler "evpksdshefrs" } } */
+/* { dg-final { scan-assembler "evpksdswfrs" } } */
+/* { dg-final { scan-assembler "evpksdsws" } } */
+/* { dg-final { scan-assembler "evpkshsbs" } } */
+/* { dg-final { scan-assembler "evpkshubs" } } */
+/* { dg-final { scan-assembler "evpkswgshefrs" } } */
+/* { dg-final { scan-assembler "evpkswgswfrs" } } */
+/* { dg-final { scan-assembler "evpkswshfrs" } } */
+/* { dg-final { scan-assembler "evpkswshilvfrs" } } */
+/* { dg-final { scan-assembler "evpkswshilvs" } } */
+/* { dg-final { scan-assembler "evpkswshs" } } */
+/* { dg-final { scan-assembler "evpkswuhs" } } */
+/* { dg-final { scan-assembler "evpkuduws" } } */
+/* { dg-final { scan-assembler "evpkuhubs" } } */
+/* { dg-final { scan-assembler "evpkuwuhs" } } */
+/* { dg-final { scan-assembler "evpopcntb" } } */
+/* { dg-final { scan-assembler "evrlb" } } */
+/* { dg-final { scan-assembler "evrlbi" } } */
+/* { dg-final { scan-assembler "evrlh" } } */
+/* { dg-final { scan-assembler "evrlhi" } } */
+/* { dg-final { scan-assembler "evrnddnw" } } */
+/* { dg-final { scan-assembler "evrnddnwss" } } */
+/* { dg-final { scan-assembler "evrnddnwus" } } */
+/* { dg-final { scan-assembler "evrnddw" } } */
+/* { dg-final { scan-assembler "evrnddwss" } } */
+/* { dg-final { scan-assembler "evrnddwus" } } */
+/* { dg-final { scan-assembler "evrndhb" } } */
+/* { dg-final { scan-assembler "evrndhbss" } } */
+/* { dg-final { scan-assembler "evrndhbus" } } */
+/* { dg-final { scan-assembler "evrndhnb" } } */
+/* { dg-final { scan-assembler "evrndhnbss" } } */
+/* { dg-final { scan-assembler "evrndhnbus" } } */
+/* { dg-final { scan-assembler "evrndwh" } } */
+/* { dg-final { scan-assembler "evrndwhss" } } */
+/* { dg-final { scan-assembler "evrndwhus" } } */
+/* { dg-final { scan-assembler "evrndwnh" } } */
+/* { dg-final { scan-assembler "evrndwnhss" } } */
+/* { dg-final { scan-assembler "evrndwnhus" } } */
+/* { dg-final { scan-assembler "evsad2sh" } } */
+/* { dg-final { scan-assembler "evsad2sha" } } */
+/* { dg-final { scan-assembler "evsad2shaaw" } } */
+/* { dg-final { scan-assembler "evsad2uh" } } */
+/* { dg-final { scan-assembler "evsad2uha" } } */
+/* { dg-final { scan-assembler "evsad2uhaaw" } } */
+/* { dg-final { scan-assembler "evsad4sb" } } */
+/* { dg-final { scan-assembler "evsad4sba" } } */
+/* { dg-final { scan-assembler "evsad4sbaaw" } } */
+/* { dg-final { scan-assembler "evsad4ub" } } */
+/* { dg-final { scan-assembler "evsad4uba" } } */
+/* { dg-final { scan-assembler "evsad4ubaaw" } } */
+/* { dg-final { scan-assembler "evsadsw" } } */
+/* { dg-final { scan-assembler "evsadswa" } } */
+/* { dg-final { scan-assembler "evsadswaa" } } */
+/* { dg-final { scan-assembler "evsaduw" } } */
+/* { dg-final { scan-assembler "evsaduwa" } } */
+/* { dg-final { scan-assembler "evsaduwaa" } } */
+/* { dg-final { scan-assembler "evsatsbub" } } */
+/* { dg-final { scan-assembler "evsatsdsw" } } */
+/* { dg-final { scan-assembler "evsatsduw" } } */
+/* { dg-final { scan-assembler "evsatshsb" } } */
+/* { dg-final { scan-assembler "evsatshub" } } */
+/* { dg-final { scan-assembler "evsatshuh" } } */
+/* { dg-final { scan-assembler "evsatswgsdf" } } */
+/* { dg-final { scan-assembler "evsatswsh" } } */
+/* { dg-final { scan-assembler "evsatswuh" } } */
+/* { dg-final { scan-assembler "evsatswuw" } } */
+/* { dg-final { scan-assembler "evsatubsb" } } */
+/* { dg-final { scan-assembler "evsatuduw" } } */
+/* { dg-final { scan-assembler "evsatuhsh" } } */
+/* { dg-final { scan-assembler "evsatuhub" } } */
+/* { dg-final { scan-assembler "evsatuwsw" } } */
+/* { dg-final { scan-assembler "evsatuwuh" } } */
+/* { dg-final { scan-assembler "evselbit" } } */
+/* { dg-final { scan-assembler "evselbitm0" } } */
+/* { dg-final { scan-assembler "evselbitm1" } } */
+/* { dg-final { scan-assembler "evseteqb" } } */
+/* { dg-final { scan-assembler "evseteqb\\." } } */
+/* { dg-final { scan-assembler "evseteqh" } } */
+/* { dg-final { scan-assembler "evseteqh\\." } } */
+/* { dg-final { scan-assembler "evseteqw" } } */
+/* { dg-final { scan-assembler "evseteqw\\." } } */
+/* { dg-final { scan-assembler "evsetgtbs" } } */
+/* { dg-final { scan-assembler "evsetgtbs\\." } } */
+/* { dg-final { scan-assembler "evsetgtbu" } } */
+/* { dg-final { scan-assembler "evsetgtbu\\." } } */
+/* { dg-final { scan-assembler "evsetgths" } } */
+/* { dg-final { scan-assembler "evsetgths\\." } } */
+/* { dg-final { scan-assembler "evsetgthu" } } */
+/* { dg-final { scan-assembler "evsetgthu\\." } } */
+/* { dg-final { scan-assembler "evsetgtws" } } */
+/* { dg-final { scan-assembler "evsetgtws\\." } } */
+/* { dg-final { scan-assembler "evsetgtwu" } } */
+/* { dg-final { scan-assembler "evsetgtwu\\." } } */
+/* { dg-final { scan-assembler "evsetltbs" } } */
+/* { dg-final { scan-assembler "evsetltbs\\." } } */
+/* { dg-final { scan-assembler "evsetltbu" } } */
+/* { dg-final { scan-assembler "evsetltbu\\." } } */
+/* { dg-final { scan-assembler "evsetlths" } } */
+/* { dg-final { scan-assembler "evsetlths\\." } } */
+/* { dg-final { scan-assembler "evsetlthu" } } */
+/* { dg-final { scan-assembler "evsetlthu\\." } } */
+/* { dg-final { scan-assembler "evsetltws" } } */
+/* { dg-final { scan-assembler "evsetltws\\." } } */
+/* { dg-final { scan-assembler "evsetltwu" } } */
+/* { dg-final { scan-assembler "evsetltwu\\." } } */
+/* { dg-final { scan-assembler "evsl" } } */
+/* { dg-final { scan-assembler "evsli" } } */
+/* { dg-final { scan-assembler "evslb" } } */
+/* { dg-final { scan-assembler "evslbi" } } */
+/* { dg-final { scan-assembler "evslh" } } */
+/* { dg-final { scan-assembler "evslhi" } } */
+/* { dg-final { scan-assembler "evsloi" } } */
+/* { dg-final { scan-assembler "evsplatb" } } */
+/* { dg-final { scan-assembler "evsplatfia" } } */
+/* { dg-final { scan-assembler "evsplatfib" } } */
+/* { dg-final { scan-assembler "evsplatfiba" } } */
+/* { dg-final { scan-assembler "evsplatfibo" } } */
+/* { dg-final { scan-assembler "evsplatfiboa" } } */
+/* { dg-final { scan-assembler "evsplatfid" } } */
+/* { dg-final { scan-assembler "evsplatfida" } } */
+/* { dg-final { scan-assembler "evsplatfih" } } */
+/* { dg-final { scan-assembler "evsplatfiha" } } */
+/* { dg-final { scan-assembler "evsplatfiho" } } */
+/* { dg-final { scan-assembler "evsplatfihoa" } } */
+/* { dg-final { scan-assembler "evsplatfio" } } */
+/* { dg-final { scan-assembler "evsplatfioa" } } */
+/* { dg-final { scan-assembler "evsplath" } } */
+/* { dg-final { scan-assembler "evsplatia" } } */
+/* { dg-final { scan-assembler "evsplatib" } } */
+/* { dg-final { scan-assembler "evsplatiba" } } */
+/* { dg-final { scan-assembler "evsplatibe" } } */
+/* { dg-final { scan-assembler "evsplatibea" } } */
+/* { dg-final { scan-assembler "evsplatid" } } */
+/* { dg-final { scan-assembler "evsplatida" } } */
+/* { dg-final { scan-assembler "evsplatie" } } */
+/* { dg-final { scan-assembler "evsplatiea" } } */
+/* { dg-final { scan-assembler "evsplatih" } } */
+/* { dg-final { scan-assembler "evsplatiha" } } */
+/* { dg-final { scan-assembler "evsplatihe" } } */
+/* { dg-final { scan-assembler "evsplatihea" } } */
+/* { dg-final { scan-assembler "evsrbis" } } */
+/* { dg-final { scan-assembler "evsrbiu" } } */
+/* { dg-final { scan-assembler "evsrbs" } } */
+/* { dg-final { scan-assembler "evsrbu" } } */
+/* { dg-final { scan-assembler "evsrhis" } } */
+/* { dg-final { scan-assembler "evsrhiu" } } */
+/* { dg-final { scan-assembler "evsrhs" } } */
+/* { dg-final { scan-assembler "evsrhu" } } */
+/* { dg-final { scan-assembler "evsris" } } */
+/* { dg-final { scan-assembler "evsriu" } } */
+/* { dg-final { scan-assembler "evsrois" } } */
+/* { dg-final { scan-assembler "evsroiu" } } */
+/* { dg-final { scan-assembler "evsrs" } } */
+/* { dg-final { scan-assembler "evsru" } } */
+/* { dg-final { scan-assembler "evstdb" } } */
+/* { dg-final { scan-assembler "evstdbu" } } */
+/* { dg-final { scan-assembler "evstdbx" } } */
+/* { dg-final { scan-assembler "evstdbmx" } } */
+/* { dg-final { scan-assembler "evstddu" } } */
+/* { dg-final { scan-assembler "evstddmx" } } */
+/* { dg-final { scan-assembler "evstdhu" } } */
+/* { dg-final { scan-assembler "evstdhmx" } } */
+/* { dg-final { scan-assembler "evstdwu" } } */
+/* { dg-final { scan-assembler "evstdwmx" } } */
+/* { dg-final { scan-assembler "evsthb" } } */
+/* { dg-final { scan-assembler "evsthbu" } } */
+/* { dg-final { scan-assembler "evsthbx" } } */
+/* { dg-final { scan-assembler "evsthbmx" } } */
+/* { dg-final { scan-assembler "evstwb" } } */
+/* { dg-final { scan-assembler "evstwbu" } } */
+/* { dg-final { scan-assembler "evstwbx" } } */
+/* { dg-final { scan-assembler "evstwbmx" } } */
+/* { dg-final { scan-assembler "evstwbe" } } */
+/* { dg-final { scan-assembler "evstwbeu" } } */
+/* { dg-final { scan-assembler "evstwbex" } } */
+/* { dg-final { scan-assembler "evstwbemx" } } */
+/* { dg-final { scan-assembler "evstwbo" } } */
+/* { dg-final { scan-assembler "evstwbou" } } */
+/* { dg-final { scan-assembler "evstwbox" } } */
+/* { dg-final { scan-assembler "evstwbomx" } } */
+/* { dg-final { scan-assembler "evstwheu" } } */
+/* { dg-final { scan-assembler "evstwhemx" } } */
+/* { dg-final { scan-assembler "evstwhou" } } */
+/* { dg-final { scan-assembler "evstwhomx" } } */
+/* { dg-final { scan-assembler "evstwweu" } } */
+/* { dg-final { scan-assembler "evstwwemx" } } */
+/* { dg-final { scan-assembler "evstwwou" } } */
+/* { dg-final { scan-assembler "evstwwomx" } } */
+/* { dg-final { scan-assembler "evsubf2add2h" } } */
+/* { dg-final { scan-assembler "evsubf2add2hss" } } */
+/* { dg-final { scan-assembler "evsubfaddh" } } */
+/* { dg-final { scan-assembler "evsubfaddhss" } } */
+/* { dg-final { scan-assembler "evsubfaddhx" } } */
+/* { dg-final { scan-assembler "evsubfaddhxss" } } */
+/* { dg-final { scan-assembler "evsubfaddw" } } */
+/* { dg-final { scan-assembler "evsubfaddwss" } } */
+/* { dg-final { scan-assembler "evsubfaddwx" } } */
+/* { dg-final { scan-assembler "evsubfaddwxss" } } */
+/* { dg-final { scan-assembler "evsubfb" } } */
+/* { dg-final { scan-assembler "evsubfbss" } } */
+/* { dg-final { scan-assembler "evsubfbus" } } */
+/* { dg-final { scan-assembler "evsubfd" } } */
+/* { dg-final { scan-assembler "evsubfdss" } } */
+/* { dg-final { scan-assembler "evsubfdus" } } */
+/* { dg-final { scan-assembler "evsubfh" } } */
+/* { dg-final { scan-assembler "evsubfhhisw" } } */
+/* { dg-final { scan-assembler "evsubfhhiuw" } } */
+/* { dg-final { scan-assembler "evsubfhlosw" } } */
+/* { dg-final { scan-assembler "evsubfhlouw" } } */
+/* { dg-final { scan-assembler "evsubfhss" } } */
+/* { dg-final { scan-assembler "evsubfhus" } } */
+/* { dg-final { scan-assembler "evsubfhx" } } */
+/* { dg-final { scan-assembler "evsubfhxss" } } */
+/* { dg-final { scan-assembler "evsubfhxus" } } */
+/* { dg-final { scan-assembler "evsubfsmiaa" } } */
+/* { dg-final { scan-assembler "evsubfssiaa" } } */
+/* { dg-final { scan-assembler "evsubfusiaa" } } */
+/* { dg-final { scan-assembler "evsubfwegsf" } } */
+/* { dg-final { scan-assembler "evsubfwegsi" } } */
+/* { dg-final { scan-assembler "evsubfwogsf" } } */
+/* { dg-final { scan-assembler "evsubfwogsi" } } */
+/* { dg-final { scan-assembler "evsubfwss" } } */
+/* { dg-final { scan-assembler "evsubfwus" } } */
+/* { dg-final { scan-assembler "evsubfwx" } } */
+/* { dg-final { scan-assembler "evsubfwxss" } } */
+/* { dg-final { scan-assembler "evsubfwxus" } } */
+/* { dg-final { scan-assembler "evsubifb" } } */
+/* { dg-final { scan-assembler "evsubifh" } } */
+/* { dg-final { scan-assembler "evsum2his" } } */
+/* { dg-final { scan-assembler "evsum2hisa" } } */
+/* { dg-final { scan-assembler "evsum2hisaaw" } } */
+/* { dg-final { scan-assembler "evsum2hs" } } */
+/* { dg-final { scan-assembler "evsum2hsa" } } */
+/* { dg-final { scan-assembler "evsum2hsaaw" } } */
+/* { dg-final { scan-assembler "evsum2hu" } } */
+/* { dg-final { scan-assembler "evsum2hua" } } */
+/* { dg-final { scan-assembler "evsum2huaaw" } } */
+/* { dg-final { scan-assembler "evsum4bs" } } */
+/* { dg-final { scan-assembler "evsum4bsa" } } */
+/* { dg-final { scan-assembler "evsum4bsaaw" } } */
+/* { dg-final { scan-assembler "evsum4bu" } } */
+/* { dg-final { scan-assembler "evsum4bua" } } */
+/* { dg-final { scan-assembler "evsum4buaaw" } } */
+/* { dg-final { scan-assembler "evsumws" } } */
+/* { dg-final { scan-assembler "evsumwsa" } } */
+/* { dg-final { scan-assembler "evsumwsaa" } } */
+/* { dg-final { scan-assembler "evsumwu" } } */
+/* { dg-final { scan-assembler "evsumwua" } } */
+/* { dg-final { scan-assembler "evsumwuaa" } } */
+/* { dg-final { scan-assembler "evswapbhilo" } } */
+/* { dg-final { scan-assembler "evswapblohi" } } */
+/* { dg-final { scan-assembler "evswaphe" } } */
+/* { dg-final { scan-assembler "evswaphhi" } } */
+/* { dg-final { scan-assembler "evswaphhilo" } } */
+/* { dg-final { scan-assembler "evswaphlo" } } */
+/* { dg-final { scan-assembler "evswaphlohi" } } */
+/* { dg-final { scan-assembler "evswapho" } } */
+/* { dg-final { scan-assembler "evunpkhibsi" } } */
+/* { dg-final { scan-assembler "evunpkhibui" } } */
+/* { dg-final { scan-assembler "evunpkhihf" } } */
+/* { dg-final { scan-assembler "evunpkhihsi" } } */
+/* { dg-final { scan-assembler "evunpkhihui" } } */
+/* { dg-final { scan-assembler "evunpkhiwgsf" } } */
+/* { dg-final { scan-assembler "evunpklobsi" } } */
+/* { dg-final { scan-assembler "evunpklobui" } } */
+/* { dg-final { scan-assembler "evunpklohf" } } */
+/* { dg-final { scan-assembler "evunpklohsi" } } */
+/* { dg-final { scan-assembler "evunpklohui" } } */
+/* { dg-final { scan-assembler "evunpklowgsf" } } */
+/* { dg-final { scan-assembler "evxtrb" } } */
+/* { dg-final { scan-assembler "evxtrd" } } */
+/* { dg-final { scan-assembler "evxtrh" } } */
+/* { dg-final { scan-assembler "evfsaddsub" } } */
+/* { dg-final { scan-assembler "evfsaddsubx" } } */
+/* { dg-final { scan-assembler "evfsaddx" } } */
+/* { dg-final { scan-assembler "evfscfh" } } */
+/* { dg-final { scan-assembler "evfscth" } } */
+/* { dg-final { scan-assembler "evfsdiff" } } */
+/* { dg-final { scan-assembler "evfsdiffsum" } } */
+/* { dg-final { scan-assembler "evfsmax" } } */
+/* { dg-final { scan-assembler "evfsmin" } } */
+/* { dg-final { scan-assembler "evfsmule" } } */
+/* { dg-final { scan-assembler "evfsmulo" } } */
+/* { dg-final { scan-assembler "evfsmulx" } } */
+/* { dg-final { scan-assembler "evfssqrt" } } */
+/* { dg-final { scan-assembler "evfssubadd" } } */
+/* { dg-final { scan-assembler "evfssubaddx" } } */
+/* { dg-final { scan-assembler "evfssubx" } } */
+/* { dg-final { scan-assembler "evfssum" } } */
+/* { dg-final { scan-assembler "evfssumdiff" } } */
+/* { dg-final { scan-assembler "evsel" } } */
+/* { dg-final { scan-assembler "evcmpgtds" } } */
+/* { dg-final { scan-assembler "evcmpgtdu" } } */
+/* { dg-final { scan-assembler "evcmpltds" } } */
+/* { dg-final { scan-assembler "evcmpltdu" } } */
+/* { dg-final { scan-assembler "evcmpeqd" } } */
+
+#ifdef __SPE__
+/* CMPE200GCC-3 -mspe2 needs to define __SPE__. We test for this using the test bellow */
+#warning SPE builtin macro is defined /* { dg-message "SPE builtin macro is defined" } */
+#endif
+
+#ifndef __SPE2__
+#error __SPE2__ macro not defined
+#endif
+
+#include <spe.h>
+
+#define SIMM5  -16
+#define UIMM2  3
+#define UIMM3  7
+#define UIMM4  15
+#define UIMM5  31
+
+void test_api()
+{
+  /* input variables */
+  __ev64_opaque__ * volatile evp;
+  unsigned char   * volatile ucp;
+  unsigned int    * volatile uip;
+  unsigned short  * volatile usp;
+  __ev64_opaque__   volatile i_eva, i_evb, i_evc, i_evd;
+  int               volatile i_int;
+
+  /* outputs variables */
+  __ev64_opaque__   volatile o_v64;
+  int               volatile o_int;
+
+  o_v64 = __ev_circinc         (i_eva, i_evb);
+
+  o_v64 = __ev_absb            (i_eva);
+  o_v64 = __ev_absbs           (i_eva);
+  o_v64 = __ev_absd            (i_eva);
+  o_v64 = __ev_absdifsb        (i_eva, i_evb);
+  o_v64 = __ev_absdifsh        (i_eva, i_evb);
+  o_v64 = __ev_absdifsw        (i_eva, i_evb);
+  o_v64 = __ev_absdifub        (i_eva, i_evb);
+  o_v64 = __ev_absdifuh        (i_eva, i_evb);
+  o_v64 = __ev_absdifuw        (i_eva, i_evb);
+  o_v64 = __ev_absds           (i_eva);
+  o_v64 = __ev_absh            (i_eva);
+  o_v64 = __ev_abshs           (i_eva);
+  o_v64 = __ev_abss            (i_eva);
+  o_v64 = __ev_add2subf2h      (i_eva, i_evb);
+  o_v64 = __ev_add2subf2hss    (i_eva, i_evb);
+  o_v64 = __ev_addsmiaa        (i_eva);
+  o_v64 = __ev_addb            (i_eva, i_evb);
+  o_v64 = __ev_addbss          (i_eva, i_evb);
+  o_v64 = __ev_addbus          (i_eva, i_evb);
+  o_v64 = __ev_addd            (i_eva, i_evb);
+  o_v64 = __ev_adddss          (i_eva, i_evb);
+  o_v64 = __ev_adddus          (i_eva, i_evb);
+  o_v64 = __ev_addh            (i_eva, i_evb);
+  o_v64 = __ev_addhhisw        (i_eva, i_evb);
+  o_v64 = __ev_addhhiuw        (i_eva, i_evb);
+  o_v64 = __ev_addhlosw        (i_eva, i_evb);
+  o_v64 = __ev_addhlouw        (i_eva, i_evb);
+  o_v64 = __ev_addhss          (i_eva, i_evb);
+  o_v64 = __ev_addhus          (i_eva, i_evb);
+  o_v64 = __ev_addhx           (i_eva, i_evb);
+  o_v64 = __ev_addhxss         (i_eva, i_evb);
+  o_v64 = __ev_addhxus         (i_eva, i_evb);
+  o_v64 = __ev_addib           (i_eva, UIMM5);
+  o_v64 = __ev_addih           (i_eva, UIMM5);
+
+  o_v64 = __ev_addssiaa        (i_eva);
+
+  o_v64 = __ev_addsubfh        (i_eva, i_evb);
+  o_v64 = __ev_addsubfhss      (i_eva, i_evb);
+  o_v64 = __ev_addsubfhx       (i_eva, i_evb);
+  o_v64 = __ev_addsubfhxss     (i_eva, i_evb);
+  o_v64 = __ev_addsubfw        (i_eva, i_evb);
+  o_v64 = __ev_addsubfwss      (i_eva, i_evb);
+  o_v64 = __ev_addsubfwx       (i_eva, i_evb);
+  o_v64 = __ev_addsubfwxss     (i_eva, i_evb);
+
+  o_v64 = __ev_addusiaa        (i_eva);
+
+  o_v64 = __ev_addwegsf        (i_eva, i_evb);
+  o_v64 = __ev_addwegsi        (i_eva, i_evb);
+  o_v64 = __ev_addwogsf        (i_eva, i_evb);
+  o_v64 = __ev_addwogsi        (i_eva, i_evb);
+  o_v64 = __ev_addwss          (i_eva, i_evb);
+  o_v64 = __ev_addwus          (i_eva, i_evb);
+  o_v64 = __ev_addwx           (i_eva, i_evb);
+  o_v64 = __ev_addwxss         (i_eva, i_evb);
+  o_v64 = __ev_addwxus         (i_eva, i_evb);
+
+  o_v64 = __ev_avgbs           (i_eva, i_evb);
+  o_v64 = __ev_avgbsr          (i_eva, i_evb);
+  o_v64 = __ev_avgbu           (i_eva, i_evb);
+  o_v64 = __ev_avgbur          (i_eva, i_evb);
+  o_v64 = __ev_avgds           (i_eva, i_evb);
+  o_v64 = __ev_avgdsr          (i_eva, i_evb);
+  o_v64 = __ev_avgdu           (i_eva, i_evb);
+  o_v64 = __ev_avgdur          (i_eva, i_evb);
+  o_v64 = __ev_avghs           (i_eva, i_evb);
+  o_v64 = __ev_avghsr          (i_eva, i_evb);
+  o_v64 = __ev_avghu           (i_eva, i_evb);
+  o_v64 = __ev_avghur          (i_eva, i_evb);
+  o_v64 = __ev_avgws           (i_eva, i_evb);
+  o_v64 = __ev_avgwsr          (i_eva, i_evb);
+  o_v64 = __ev_avgwu           (i_eva, i_evb);
+  o_v64 = __ev_avgwur          (i_eva, i_evb);
+  o_v64 = __ev_clrbe           (i_eva, UIMM4);
+  o_v64 = __ev_clrbo           (i_eva, UIMM4);
+  o_v64 = __ev_clrh            (i_eva, UIMM4);
+
+  o_v64 = __ev_cntlsh          (i_eva);
+
+  o_v64 = __ev_cntlzh          (i_eva);
+
+  o_v64 = __ev_diff2his        (i_eva);
+  o_v64 = __ev_diff2hisa       (i_eva);
+  o_v64 = __ev_diff2hisaaw     (i_eva);
+  o_v64 = __ev_divs            (i_eva, i_evb);
+  o_v64 = __ev_divu            (i_eva, i_evb);
+
+  o_v64 = __ev_divwsf          (i_eva, i_evb);
+
+  o_v64 = __ev_divwuf          (i_eva, i_evb);
+  o_v64 = __ev_dlveb           (i_eva, i_evb);
+  o_v64 = __ev_dlveh           (i_eva, i_evb);
+  o_v64 = __ev_dlveob          (i_eva, i_evb);
+  o_v64 = __ev_dlveoh          (i_eva, i_evb);
+  o_v64 = __ev_dlvob           (i_eva, i_evb);
+  o_v64 = __ev_dlvoeb          (i_eva, i_evb);
+  o_v64 = __ev_dlvoeh          (i_eva, i_evb);
+  o_v64 = __ev_dlvoh           (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmf     (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmfa    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmfaa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hgasmi     (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmia    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmiaa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasmiaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hgasumi    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasumia   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasumiaa  (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgasumiaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hgaumi     (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgaumia    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgaumiaa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgaumiaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hgssmf     (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgssmfa    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgssmfaa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgssmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hgssmi     (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgssmia    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgssmiaa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hgssmiaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hxgasmf    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgasmfa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgasmfaa  (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgasmfaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hxgasmi    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgasmia   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgasmiaa  (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgasmiaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hxgssmf    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgssmfa   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgssmfaa  (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgssmfaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotp4hxgssmi    (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgssmia   (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgssmiaa  (i_eva, i_evb);
+  o_v64 = __ev_dotp4hxgssmiaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpbasmi       (i_eva, i_evb);
+  o_v64 = __ev_dotpbasmia      (i_eva, i_evb);
+  o_v64 = __ev_dotpbasmiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotpbasmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpbasumi      (i_eva, i_evb);
+  o_v64 = __ev_dotpbasumia     (i_eva, i_evb);
+  o_v64 = __ev_dotpbasumiaaw   (i_eva, i_evb);
+  o_v64 = __ev_dotpbasumiaaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpbaumi       (i_eva, i_evb);
+  o_v64 = __ev_dotpbaumia      (i_eva, i_evb);
+  o_v64 = __ev_dotpbaumiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotpbaumiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphasmi       (i_eva, i_evb);
+  o_v64 = __ev_dotphasmia      (i_eva, i_evb);
+  o_v64 = __ev_dotphasmiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphasmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphassf       (i_eva, i_evb);
+  o_v64 = __ev_dotphassfa      (i_eva, i_evb);
+  o_v64 = __ev_dotphassfaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphassfaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphassfr      (i_eva, i_evb);
+  o_v64 = __ev_dotphassfra     (i_eva, i_evb);
+  o_v64 = __ev_dotphassfraaw   (i_eva, i_evb);
+  o_v64 = __ev_dotphassfraaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphassi       (i_eva, i_evb);
+  o_v64 = __ev_dotphassia      (i_eva, i_evb);
+  o_v64 = __ev_dotphassiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphassiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphasumi      (i_eva, i_evb);
+  o_v64 = __ev_dotphasumia     (i_eva, i_evb);
+  o_v64 = __ev_dotphasumiaaw   (i_eva, i_evb);
+  o_v64 = __ev_dotphasumiaaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphasusi      (i_eva, i_evb);
+  o_v64 = __ev_dotphasusia     (i_eva, i_evb);
+  o_v64 = __ev_dotphasusiaaw   (i_eva, i_evb);
+  o_v64 = __ev_dotphasusiaaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphaumi       (i_eva, i_evb);
+  o_v64 = __ev_dotphaumia      (i_eva, i_evb);
+  o_v64 = __ev_dotphaumiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphaumiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphausi       (i_eva, i_evb);
+  o_v64 = __ev_dotphausia      (i_eva, i_evb);
+  o_v64 = __ev_dotphausiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphausiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphihcsmi     (i_eva, i_evb);
+  o_v64 = __ev_dotphihcsmia    (i_eva, i_evb);
+  o_v64 = __ev_dotphihcsmiaaw  (i_eva, i_evb);
+  o_v64 = __ev_dotphihcsmiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphihcssf     (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssfa    (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssfaaw  (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssfaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphihcssfr    (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssfra   (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssfraaw (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssfraaw3(i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphihcssi     (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssia    (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssiaaw  (i_eva, i_evb);
+  o_v64 = __ev_dotphihcssiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphssmi       (i_eva, i_evb);
+  o_v64 = __ev_dotphssmia      (i_eva, i_evb);
+  o_v64 = __ev_dotphssmiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphssmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphsssf       (i_eva, i_evb);
+  o_v64 = __ev_dotphsssfa      (i_eva, i_evb);
+  o_v64 = __ev_dotphsssfaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphsssfaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotphsssfr      (i_eva, i_evb);
+  o_v64 = __ev_dotphsssfra     (i_eva, i_evb);
+  o_v64 = __ev_dotphsssfraaw   (i_eva, i_evb);
+  o_v64 = __ev_dotphsssfraaw3  (i_eva, i_evb, i_evc);
+
+  o_v64 = __ev_dotphsssiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotphsssiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotplohcsmi     (i_eva, i_evb);
+  o_v64 = __ev_dotplohcsmia    (i_eva, i_evb);
+  o_v64 = __ev_dotplohcsmiaaw  (i_eva, i_evb);
+  o_v64 = __ev_dotplohcsmiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotplohcssf     (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssfa    (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssfaaw  (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssfaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotplohcssfr    (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssfra   (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssfraaw (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssfraaw3(i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotplohcssi     (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssia    (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssiaaw  (i_eva, i_evb);
+  o_v64 = __ev_dotplohcssiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwasmi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwasmia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwasmiaa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwasmiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwassi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwassia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwassiaa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwassiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwasumi      (i_eva, i_evb);
+  o_v64 = __ev_dotpwasumia     (i_eva, i_evb);
+  o_v64 = __ev_dotpwasumiaa    (i_eva, i_evb);
+  o_v64 = __ev_dotpwasumiaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwasusi      (i_eva, i_evb);
+  o_v64 = __ev_dotpwasusia     (i_eva, i_evb);
+  o_v64 = __ev_dotpwasusiaa    (i_eva, i_evb);
+  o_v64 = __ev_dotpwasusiaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwaumi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwaumia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwaumiaa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwaumiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwausi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwausia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwausiaa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwausiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwcsmi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwcsmia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwcsmiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotpwcsmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwcssf       (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssfa      (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssfaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssfaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwcssfr      (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssfra     (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssfraaw   (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssfraaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwcssi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssiaaw    (i_eva, i_evb);
+  o_v64 = __ev_dotpwcssiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwgasmf      (i_eva, i_evb);
+  o_v64 = __ev_dotpwgasmfa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwgasmfaa    (i_eva, i_evb);
+  o_v64 = __ev_dotpwgasmfaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwgasmfr     (i_eva, i_evb);
+  o_v64 = __ev_dotpwgasmfra    (i_eva, i_evb);
+  o_v64 = __ev_dotpwgasmfraa   (i_eva, i_evb);
+  o_v64 = __ev_dotpwgasmfraa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwgssmf      (i_eva, i_evb);
+  o_v64 = __ev_dotpwgssmfa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwgssmfaa    (i_eva, i_evb);
+  o_v64 = __ev_dotpwgssmfaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwgssmfr     (i_eva, i_evb);
+  o_v64 = __ev_dotpwgssmfra    (i_eva, i_evb);
+  o_v64 = __ev_dotpwgssmfraa   (i_eva, i_evb);
+  o_v64 = __ev_dotpwgssmfraa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwssmi       (i_eva, i_evb);
+  o_v64 = __ev_dotpwssmia      (i_eva, i_evb);
+  o_v64 = __ev_dotpwssmiaa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwssmiaa3    (i_eva, i_evb, i_evc);
+
+  o_v64 = __ev_dotpwsssiaa     (i_eva, i_evb);
+  o_v64 = __ev_dotpwsssiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwxgasmf     (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgasmfa    (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgasmfaa   (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgasmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwxgasmfr    (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgasmfra   (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgasmfraa  (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgasmfraa3 (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwxgssmf     (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgssmfa    (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgssmfaa   (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgssmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __ev_dotpwxgssmfr    (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgssmfra   (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgssmfraa  (i_eva, i_evb);
+  o_v64 = __ev_dotpwxgssmfraa3 (i_eva, i_evb, i_evc);
+
+  o_v64 = __ev_extsbh          (i_eva);
+
+  o_v64 = __ev_extsw           (i_eva);
+  o_v64 = __ev_extzb           (i_eva);
+
+  o_v64 = __ev_insb            (i_eva, i_evb, UIMM3, UIMM3);
+  o_v64 = __ev_insh            (i_eva, i_evb, UIMM2, UIMM2);
+
+  o_v64 = __ev_ilveh           (i_eva, i_evb);
+  o_v64 = __ev_ilveoh          (i_eva, i_evb);
+  o_v64 = __ev_ilvhih          (i_eva, i_evb);
+  o_v64 = __ev_ilvhiloh        (i_eva, i_evb);
+  o_v64 = __ev_ilvloh          (i_eva, i_evb);
+  o_v64 = __ev_ilvlohih        (i_eva, i_evb);
+  o_v64 = __ev_ilvoeh          (i_eva, i_evb);
+  o_v64 = __ev_ilvoh           (i_eva, i_evb);
+  o_v64 = __ev_lbbsplatb       (ucp, UIMM5);
+  o_v64 = __ev_lbbsplatbu      (ucp, UIMM5);
+  o_v64 = __ev_lbbsplatbx      (ucp, i_int);
+  o_v64 = __ev_lbbsplatbmx     (ucp, i_int);
+  o_v64 = __ev_ldb             (evp, UIMM5);
+  o_v64 = __ev_ldbu            (evp, UIMM5);
+  o_v64 = __ev_ldbx            (evp, i_int);
+  o_v64 = __ev_ldbmx           (evp, i_int);
+
+  o_v64 = __ev_lddu            (evp, UIMM5);
+  o_v64 = __ev_lddmx           (evp, i_int);
+
+  o_v64 = __ev_ldhu            (evp, UIMM5);
+  o_v64 = __ev_ldhmx           (evp, i_int);
+
+  o_v64 = __ev_ldwu            (evp, UIMM5);
+  o_v64 = __ev_ldwmx           (evp, i_int);
+
+  o_v64 = __ev_lhhesplatu      (usp, UIMM5);
+  o_v64 = __ev_lhhesplatmx     (usp, i_int);
+
+  o_v64 = __ev_lhhossplatu     (usp, UIMM5);
+  o_v64 = __ev_lhhossplatmx    (usp, i_int);
+
+  o_v64 = __ev_lhhousplatu     (usp, UIMM5);
+  o_v64 = __ev_lhhousplatmx    (usp, i_int);
+  o_v64 = __ev_lhhsplath       (usp, UIMM5);
+  o_v64 = __ev_lhhsplathu      (usp, UIMM5);
+  o_v64 = __ev_lhhsplathx      (usp, i_int);
+  o_v64 = __ev_lhhsplathmx     (usp, i_int);
+
+  o_v64 = __ev_lvsl            (i_eva, i_evb);
+  o_v64 = __ev_lvsr            (i_eva, i_evb);
+  o_v64 = __ev_lwbe            (uip, UIMM5);
+  o_v64 = __ev_lwbeu           (uip, UIMM5);
+  o_v64 = __ev_lwbex           (uip, i_int);
+  o_v64 = __ev_lwbemx          (uip, i_int);
+  o_v64 = __ev_lwbos           (uip, UIMM5);
+  o_v64 = __ev_lwbosu          (uip, UIMM5);
+  o_v64 = __ev_lwbosx          (uip, i_int);
+  o_v64 = __ev_lwbosmx         (uip, i_int);
+  o_v64 = __ev_lwbou           (uip, UIMM5);
+  o_v64 = __ev_lwbouu          (uip, UIMM5);
+  o_v64 = __ev_lwboux          (uip, i_int);
+  o_v64 = __ev_lwboumx         (uip, i_int);
+  o_v64 = __ev_lwbsplatw       (uip, UIMM5);
+  o_v64 = __ev_lwbsplatwu      (uip, UIMM5);
+  o_v64 = __ev_lwbsplatwx      (uip, i_int);
+  o_v64 = __ev_lwbsplatwmx     (uip, i_int);
+
+  o_v64 = __ev_lwheu           (uip, UIMM5);
+  o_v64 = __ev_lwhemx          (uip, i_int);
+
+  o_v64 = __ev_lwhosu          (uip, UIMM5);
+  o_v64 = __ev_lwhosmx         (uip, i_int);
+
+  o_v64 = __ev_lwhouu          (uip, UIMM5);
+  o_v64 = __ev_lwhoumx         (uip, i_int);
+
+  o_v64 = __ev_lwhsplatu       (uip, UIMM5);
+
+  o_v64 = __ev_lwhsplatw       (uip, UIMM5);
+  o_v64 = __ev_lwhsplatwu      (uip, UIMM5);
+  o_v64 = __ev_lwhsplatwx      (uip, i_int);
+  o_v64 = __ev_lwhsplatwmx     (uip, i_int);
+  o_v64 = __ev_lwhsplatmx      (uip, i_int);
+
+  o_v64 = __ev_lwwsplatu       (uip, UIMM5);
+  o_v64 = __ev_lwwsplatmx      (uip, i_int);
+
+  o_v64 = __ev_mar             ();
+  o_v64 = __ev_maxbpsh         (i_eva);
+  o_v64 = __ev_maxbpuh         (i_eva);
+  o_v64 = __ev_maxbs           (i_eva, i_evb);
+  o_v64 = __ev_maxbu           (i_eva, i_evb);
+  o_v64 = __ev_maxds           (i_eva, i_evb);
+  o_v64 = __ev_maxdu           (i_eva, i_evb);
+  o_v64 = __ev_maxhpsw         (i_eva);
+  o_v64 = __ev_maxhpuw         (i_eva);
+  o_v64 = __ev_maxhs           (i_eva, i_evb);
+  o_v64 = __ev_maxhu           (i_eva, i_evb);
+  o_v64 = __ev_maxmagws        (i_eva, i_evb);
+  o_v64 = __ev_maxwpsd         (i_eva);
+  o_v64 = __ev_maxwpud         (i_eva);
+  o_v64 = __ev_maxws           (i_eva, i_evb);
+  o_v64 = __ev_maxwu           (i_eva, i_evb);
+  o_v64 = __ev_mbesmi          (i_eva, i_evb);
+  o_v64 = __ev_mbesmia         (i_eva, i_evb);
+  o_v64 = __ev_mbesmiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbesmianh       (i_eva, i_evb);
+  o_v64 = __ev_mbessiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbessianh       (i_eva, i_evb);
+  o_v64 = __ev_mbesumi         (i_eva, i_evb);
+  o_v64 = __ev_mbesumia        (i_eva, i_evb);
+  o_v64 = __ev_mbesumiaah      (i_eva, i_evb);
+  o_v64 = __ev_mbesumianh      (i_eva, i_evb);
+  o_v64 = __ev_mbesusiaah      (i_eva, i_evb);
+  o_v64 = __ev_mbesusianh      (i_eva, i_evb);
+  o_v64 = __ev_mbeumi          (i_eva, i_evb);
+  o_v64 = __ev_mbeumia         (i_eva, i_evb);
+  o_v64 = __ev_mbeumiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbeumianh       (i_eva, i_evb);
+  o_v64 = __ev_mbeusiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbeusianh       (i_eva, i_evb);
+  o_v64 = __ev_mbosmi          (i_eva, i_evb);
+  o_v64 = __ev_mbosmia         (i_eva, i_evb);
+  o_v64 = __ev_mbosmiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbosmianh       (i_eva, i_evb);
+  o_v64 = __ev_mbossiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbossianh       (i_eva, i_evb);
+  o_v64 = __ev_mbosumi         (i_eva, i_evb);
+  o_v64 = __ev_mbosumia        (i_eva, i_evb);
+  o_v64 = __ev_mbosumiaah      (i_eva, i_evb);
+  o_v64 = __ev_mbosumianh      (i_eva, i_evb);
+  o_v64 = __ev_mbosusiaah      (i_eva, i_evb);
+  o_v64 = __ev_mbosusianh      (i_eva, i_evb);
+  o_v64 = __ev_mboumi          (i_eva, i_evb);
+  o_v64 = __ev_mboumia         (i_eva, i_evb);
+  o_v64 = __ev_mboumiaah       (i_eva, i_evb);
+  o_v64 = __ev_mboumianh       (i_eva, i_evb);
+  o_v64 = __ev_mbousiaah       (i_eva, i_evb);
+  o_v64 = __ev_mbousianh       (i_eva, i_evb);
+
+  o_v64 = __ev_mhesumi         (i_eva, i_evb);
+  o_v64 = __ev_mhesumia        (i_eva, i_evb);
+  o_v64 = __ev_mhesumiaaw      (i_eva, i_evb);
+  o_v64 = __ev_mhesumianw      (i_eva, i_evb);
+  o_v64 = __ev_mhesusiaaw      (i_eva, i_evb);
+  o_v64 = __ev_mhesusianw      (i_eva, i_evb);
+
+  o_v64 = __ev_mhosumi         (i_eva, i_evb);
+  o_v64 = __ev_mhosumia        (i_eva, i_evb);
+  o_v64 = __ev_mhosumiaaw      (i_eva, i_evb);
+  o_v64 = __ev_mhosumianw      (i_eva, i_evb);
+  o_v64 = __ev_mhosusiaaw      (i_eva, i_evb);
+  o_v64 = __ev_mhosusianw      (i_eva, i_evb);
+
+  o_v64 = __ev_mhssf           (i_eva, i_evb);
+  o_v64 = __ev_mhssfr          (i_eva, i_evb);
+  o_v64 = __ev_mhssi           (i_eva, i_evb);
+  o_v64 = __ev_mhsusi          (i_eva, i_evb);
+  o_v64 = __ev_mhumi           (i_eva, i_evb);
+  o_v64 = __ev_mhusi           (i_eva, i_evb);
+  o_v64 = __ev_minbpsh         (i_eva);
+  o_v64 = __ev_minbpuh         (i_eva);
+  o_v64 = __ev_minbs           (i_eva, i_evb);
+  o_v64 = __ev_minbu           (i_eva, i_evb);
+  o_v64 = __ev_minds           (i_eva, i_evb);
+  o_v64 = __ev_mindu           (i_eva, i_evb);
+  o_v64 = __ev_minhpsw         (i_eva);
+  o_v64 = __ev_minhpuw         (i_eva);
+  o_v64 = __ev_minhs           (i_eva, i_evb);
+  o_v64 = __ev_minhu           (i_eva, i_evb);
+  o_v64 = __ev_minwpsd         (i_eva);
+  o_v64 = __ev_minwpud         (i_eva);
+  o_v64 = __ev_minws           (i_eva, i_evb);
+  o_v64 = __ev_minwu           (i_eva, i_evb);
+
+  o_v64 = __ev_mwehgsmf        (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfa       (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfaa      (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfan      (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfr       (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfra      (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfraa     (i_eva, i_evb);
+  o_v64 = __ev_mwehgsmfran     (i_eva, i_evb);
+
+  o_v64 = __ev_mwhssfaaw       (i_eva, i_evb);
+  o_v64 = __ev_mwhssfaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwhssfanw       (i_eva, i_evb);
+  o_v64 = __ev_mwhssfanw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwhssfr         (i_eva, i_evb);
+  o_v64 = __ev_mwhssfra        (i_eva, i_evb);
+  o_v64 = __ev_mwhssfraaw      (i_eva, i_evb);
+  o_v64 = __ev_mwhssfraaw3     (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwhssfranw      (i_eva, i_evb);
+  o_v64 = __ev_mwhssfranw3     (i_eva, i_evb, i_evc);
+
+  o_v64 = __ev_mwlsmiaaw       (i_eva, i_evb);
+  o_v64 = __ev_mwlsmiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwlsmianw       (i_eva, i_evb);
+  o_v64 = __ev_mwlsmianw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwlssiaaw       (i_eva, i_evb);
+  o_v64 = __ev_mwlssiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwlssianw       (i_eva, i_evb);
+  o_v64 = __ev_mwlssianw3      (i_eva, i_evb, i_evc);
+
+  o_v64 = __ev_mwlumiaaw       (i_eva, i_evb);
+  o_v64 = __ev_mwlumiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwlumianw       (i_eva, i_evb);
+  o_v64 = __ev_mwlumianw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwlusiaaw       (i_eva, i_evb);
+  o_v64 = __ev_mwlusiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwlusianw       (i_eva, i_evb);
+  o_v64 = __ev_mwlusianw3      (i_eva, i_evb, i_evc);
+  o_v64 = __ev_mwohgsmf        (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfa       (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfaa      (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfan      (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfr       (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfra      (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfraa     (i_eva, i_evb);
+  o_v64 = __ev_mwohgsmfran     (i_eva, i_evb);
+
+  o_v64 = __ev_mwssiaa         (i_eva, i_evb);
+  o_v64 = __ev_mwssian         (i_eva, i_evb);
+  o_v64 = __ev_mwssiw          (i_eva, i_evb);
+
+  o_v64 = __ev_mwusiaa         (i_eva, i_evb);
+  o_v64 = __ev_mwusian         (i_eva, i_evb);
+  o_v64 = __ev_mwusiw          (i_eva, i_evb);
+
+  o_v64 = __ev_negb            (i_eva);
+  o_v64 = __ev_negbo           (i_eva);
+  o_v64 = __ev_negbos          (i_eva);
+  o_v64 = __ev_negbs           (i_eva);
+  o_v64 = __ev_negd            (i_eva);
+  o_v64 = __ev_negds           (i_eva);
+  o_v64 = __ev_negh            (i_eva);
+  o_v64 = __ev_negho           (i_eva);
+  o_v64 = __ev_neghos          (i_eva);
+  o_v64 = __ev_neghs           (i_eva);
+  o_v64 = __ev_negs            (i_eva);
+  o_v64 = __ev_negwo           (i_eva);
+  o_v64 = __ev_negwos          (i_eva);
+
+  o_v64 = __ev_perm            (i_eva, i_evb);
+  o_v64 = __ev_perm2           (i_eva, i_evb, i_evc);
+  o_v64 = __ev_perm3           (i_eva, i_evb, i_evc);
+  o_v64 = __ev_pksdshefrs      (i_eva, i_evb);
+  o_v64 = __ev_pksdswfrs       (i_eva, i_evb);
+  o_v64 = __ev_pksdsws         (i_eva, i_evb);
+  o_v64 = __ev_pkshsbs         (i_eva, i_evb);
+  o_v64 = __ev_pkshubs         (i_eva, i_evb);
+  o_v64 = __ev_pkswgshefrs     (i_eva, i_evb);
+  o_v64 = __ev_pkswgswfrs      (i_eva, i_evb);
+  o_v64 = __ev_pkswshfrs       (i_eva, i_evb);
+  o_v64 = __ev_pkswshilvfrs    (i_eva, i_evb);
+  o_v64 = __ev_pkswshilvs      (i_eva, i_evb);
+  o_v64 = __ev_pkswshs         (i_eva, i_evb);
+  o_v64 = __ev_pkswuhs         (i_eva, i_evb);
+  o_v64 = __ev_pkuduws         (i_eva, i_evb);
+  o_v64 = __ev_pkuhubs         (i_eva, i_evb);
+  o_v64 = __ev_pkuwuhs         (i_eva, i_evb);
+  o_v64 = __ev_popcntb         (i_eva);
+  o_v64 = __ev_rlb             (i_eva, i_evb);
+  o_v64 = __ev_rlbi            (i_eva, UIMM3);
+  o_v64 = __ev_rlh             (i_eva, i_evb);
+  o_v64 = __ev_rlhi            (i_eva, UIMM4);
+
+  o_v64 = __ev_rnddnw          (i_eva);
+  o_v64 = __ev_rnddnwss        (i_eva);
+  o_v64 = __ev_rnddnwus        (i_eva);
+  o_v64 = __ev_rnddw           (i_eva);
+  o_v64 = __ev_rnddwss         (i_eva);
+  o_v64 = __ev_rnddwus         (i_eva);
+  o_v64 = __ev_rndhb           (i_eva);
+  o_v64 = __ev_rndhbss         (i_eva);
+  o_v64 = __ev_rndhbus         (i_eva);
+  o_v64 = __ev_rndhnb          (i_eva);
+  o_v64 = __ev_rndhnbss        (i_eva);
+  o_v64 = __ev_rndhnbus        (i_eva);
+  o_v64 = __ev_rndwh           (i_eva);
+  o_v64 = __ev_rndwhss         (i_eva);
+  o_v64 = __ev_rndwhus         (i_eva);
+  o_v64 = __ev_rndwnh          (i_eva);
+  o_v64 = __ev_rndwnhss        (i_eva);
+  o_v64 = __ev_rndwnhus        (i_eva);
+  o_v64 = __ev_sad2sh          (i_eva, i_evb);
+  o_v64 = __ev_sad2sha         (i_eva, i_evb);
+  o_v64 = __ev_sad2shaaw       (i_eva, i_evb);
+  o_v64 = __ev_sad2uh          (i_eva, i_evb);
+  o_v64 = __ev_sad2uha         (i_eva, i_evb);
+  o_v64 = __ev_sad2uhaaw       (i_eva, i_evb);
+  o_v64 = __ev_sad4sb          (i_eva, i_evb);
+  o_v64 = __ev_sad4sba         (i_eva, i_evb);
+  o_v64 = __ev_sad4sbaaw       (i_eva, i_evb);
+  o_v64 = __ev_sad4ub          (i_eva, i_evb);
+  o_v64 = __ev_sad4uba         (i_eva, i_evb);
+  o_v64 = __ev_sad4ubaaw       (i_eva, i_evb);
+  o_v64 = __ev_sadsw           (i_eva, i_evb);
+  o_v64 = __ev_sadswa          (i_eva, i_evb);
+  o_v64 = __ev_sadswaa         (i_eva, i_evb);
+  o_v64 = __ev_saduw           (i_eva, i_evb);
+  o_v64 = __ev_saduwa          (i_eva, i_evb);
+  o_v64 = __ev_saduwaa         (i_eva, i_evb);
+  o_v64 = __ev_satsbub         (i_eva);
+  o_v64 = __ev_satsdsw         (i_eva);
+  o_v64 = __ev_satsduw         (i_eva);
+  o_v64 = __ev_satshsb         (i_eva);
+  o_v64 = __ev_satshub         (i_eva);
+  o_v64 = __ev_satshuh         (i_eva);
+  o_v64 = __ev_satswgsdf       (i_eva);
+  o_v64 = __ev_satswsh         (i_eva);
+  o_v64 = __ev_satswuh         (i_eva);
+  o_v64 = __ev_satswuw         (i_eva);
+  o_v64 = __ev_satubsb         (i_eva);
+  o_v64 = __ev_satuduw         (i_eva);
+  o_v64 = __ev_satuhsh         (i_eva);
+  o_v64 = __ev_satuhub         (i_eva);
+  o_v64 = __ev_satuwsw         (i_eva);
+  o_v64 = __ev_satuwuh         (i_eva);
+
+  o_v64 = __ev_selbit          (i_eva, i_evb, i_evc);
+  o_v64 = __ev_selbitm0        (i_eva, i_evb, i_evc);
+  o_v64 = __ev_selbitm1        (i_eva, i_evb, i_evc);
+
+  o_v64 = __ev_seteqb          (i_eva, i_evb);
+  o_v64 = __ev_seteqb_rc       (i_eva, i_evb);
+  o_v64 = __ev_seteqh          (i_eva, i_evb);
+  o_v64 = __ev_seteqh_rc       (i_eva, i_evb);
+  o_v64 = __ev_seteqw          (i_eva, i_evb);
+  o_v64 = __ev_seteqw_rc       (i_eva, i_evb);
+  o_v64 = __ev_setgtbs         (i_eva, i_evb);
+  o_v64 = __ev_setgtbs_rc      (i_eva, i_evb);
+  o_v64 = __ev_setgtbu         (i_eva, i_evb);
+  o_v64 = __ev_setgtbu_rc      (i_eva, i_evb);
+  o_v64 = __ev_setgths         (i_eva, i_evb);
+  o_v64 = __ev_setgths_rc      (i_eva, i_evb);
+  o_v64 = __ev_setgthu         (i_eva, i_evb);
+  o_v64 = __ev_setgthu_rc      (i_eva, i_evb);
+  o_v64 = __ev_setgtws         (i_eva, i_evb);
+  o_v64 = __ev_setgtws_rc      (i_eva, i_evb);
+  o_v64 = __ev_setgtwu         (i_eva, i_evb);
+  o_v64 = __ev_setgtwu_rc      (i_eva, i_evb);
+  o_v64 = __ev_setltbs         (i_eva, i_evb);
+  o_v64 = __ev_setltbs_rc      (i_eva, i_evb);
+  o_v64 = __ev_setltbu         (i_eva, i_evb);
+  o_v64 = __ev_setltbu_rc      (i_eva, i_evb);
+  o_v64 = __ev_setlths         (i_eva, i_evb);
+  o_v64 = __ev_setlths_rc      (i_eva, i_evb);
+  o_v64 = __ev_setlthu         (i_eva, i_evb);
+  o_v64 = __ev_setlthu_rc      (i_eva, i_evb);
+  o_v64 = __ev_setltws         (i_eva, i_evb);
+  o_v64 = __ev_setltws_rc      (i_eva, i_evb);
+  o_v64 = __ev_setltwu         (i_eva, i_evb);
+  o_v64 = __ev_setltwu_rc      (i_eva, i_evb);
+  o_v64 = __ev_sl              (i_eva, i_evb);
+  o_v64 = __ev_sli             (i_eva, UIMM5);
+  o_v64 = __ev_slb             (i_eva, i_evb);
+  o_v64 = __ev_slbi            (i_eva, UIMM3);
+  o_v64 = __ev_slh             (i_eva, i_evb);
+  o_v64 = __ev_slhi            (i_eva, UIMM4);
+  o_v64 = __ev_sloi            (i_eva, UIMM3);
+
+  o_v64 = __ev_splatb          (i_eva, UIMM3);
+
+  o_v64 = __ev_splatfia        (SIMM5);
+  o_v64 = __ev_splatfib        (SIMM5);
+  o_v64 = __ev_splatfiba       (SIMM5);
+  o_v64 = __ev_splatfibo       (SIMM5);
+  o_v64 = __ev_splatfiboa      (SIMM5);
+  o_v64 = __ev_splatfid        (SIMM5);
+  o_v64 = __ev_splatfida       (SIMM5);
+  o_v64 = __ev_splatfih        (SIMM5);
+  o_v64 = __ev_splatfiha       (SIMM5);
+  o_v64 = __ev_splatfiho       (SIMM5);
+  o_v64 = __ev_splatfihoa      (SIMM5);
+  o_v64 = __ev_splatfio        (SIMM5);
+  o_v64 = __ev_splatfioa       (SIMM5);
+  o_v64 = __ev_splath          (i_eva, UIMM2);
+  o_v64 = __ev_splatia         (SIMM5);
+  o_v64 = __ev_splatib         (SIMM5);
+  o_v64 = __ev_splatiba        (SIMM5);
+  o_v64 = __ev_splatibe        (SIMM5);
+  o_v64 = __ev_splatibea       (SIMM5);
+  o_v64 = __ev_splatid         (SIMM5);
+  o_v64 = __ev_splatida        (SIMM5);
+  o_v64 = __ev_splatie         (SIMM5);
+  o_v64 = __ev_splatiea        (SIMM5);
+  o_v64 = __ev_splatih         (SIMM5);
+  o_v64 = __ev_splatiha        (SIMM5);
+  o_v64 = __ev_splatihe        (SIMM5);
+  o_v64 = __ev_splatihea       (SIMM5);
+  o_v64 = __ev_srbis           (i_eva, UIMM3);
+  o_v64 = __ev_srbiu           (i_eva, UIMM3);
+  o_v64 = __ev_srbs            (i_eva, i_evb);
+  o_v64 = __ev_srbu            (i_eva, i_evb);
+  o_v64 = __ev_srhis           (i_eva, UIMM4);
+  o_v64 = __ev_srhiu           (i_eva, UIMM4);
+  o_v64 = __ev_srhs            (i_eva, i_evb);
+  o_v64 = __ev_srhu            (i_eva, i_evb);
+  o_v64 = __ev_sris            (i_eva, UIMM5);
+  o_v64 = __ev_sriu            (i_eva, UIMM5);
+  o_v64 = __ev_srois           (i_eva, UIMM3);
+  o_v64 = __ev_sroiu           (i_eva, UIMM3);
+  o_v64 = __ev_srs             (i_eva, i_evb);
+  o_v64 = __ev_sru             (i_eva, i_evb);
+
+          __ev_stdb            (i_eva, evp, UIMM5);
+          __ev_stdbu           (i_eva, evp, UIMM5);
+          __ev_stdbx           (i_eva, evp, i_int);
+          __ev_stdbmx          (i_eva, evp, i_int);
+
+          __ev_stddu           (i_eva, evp, UIMM5);
+          __ev_stddmx          (i_eva, evp, i_int);
+
+          __ev_stdhu           (i_eva, evp, UIMM5);
+          __ev_stdhmx          (i_eva, evp, i_int);
+
+          __ev_stdwu           (i_eva, evp, UIMM5);
+          __ev_stdwmx          (i_eva, evp, i_int);
+
+          __ev_sthb            (i_eva, usp, UIMM5);
+          __ev_sthbu           (i_eva, usp, UIMM5);
+          __ev_sthbx           (i_eva, usp, i_int);
+          __ev_sthbmx          (i_eva, usp, i_int);
+          __ev_stwb            (i_eva, uip, UIMM5);
+          __ev_stwbu           (i_eva, uip, UIMM5);
+          __ev_stwbx           (i_eva, uip, i_int);
+          __ev_stwbmx          (i_eva, uip, i_int);
+          __ev_stwbe           (i_eva, uip, UIMM5);
+          __ev_stwbeu          (i_eva, uip, UIMM5);
+          __ev_stwbex          (i_eva, uip, i_int);
+          __ev_stwbemx         (i_eva, uip, i_int);
+          __ev_stwbo           (i_eva, uip, UIMM5);
+          __ev_stwbou          (i_eva, uip, UIMM5);
+          __ev_stwbox          (i_eva, uip, i_int);
+          __ev_stwbomx         (i_eva, uip, i_int);
+
+          __ev_stwheu          (i_eva, uip, UIMM5);
+          __ev_stwhemx         (i_eva, uip, i_int);
+
+          __ev_stwhou          (i_eva, uip, UIMM5);
+          __ev_stwhomx         (i_eva, uip, i_int);
+
+          __ev_stwweu          (i_eva, uip, UIMM5);
+          __ev_stwwemx         (i_eva, uip, i_int);
+
+          __ev_stwwou          (i_eva, uip, UIMM5);
+          __ev_stwwomx         (i_eva, uip, i_int);
+  o_v64 = __ev_subf2add2h      (i_eva, i_evb);
+  o_v64 = __ev_subf2add2hss    (i_eva, i_evb);
+  o_v64 = __ev_subfaddh        (i_eva, i_evb);
+  o_v64 = __ev_subfaddhss      (i_eva, i_evb);
+  o_v64 = __ev_subfaddhx       (i_eva, i_evb);
+  o_v64 = __ev_subfaddhxss     (i_eva, i_evb);
+  o_v64 = __ev_subfaddw        (i_eva, i_evb);
+  o_v64 = __ev_subfaddwss      (i_eva, i_evb);
+  o_v64 = __ev_subfaddwx       (i_eva, i_evb);
+  o_v64 = __ev_subfaddwxss     (i_eva, i_evb);
+  o_v64 = __ev_subfb           (i_eva, i_evb);
+  o_v64 = __ev_subfbss         (i_eva, i_evb);
+  o_v64 = __ev_subfbus         (i_eva, i_evb);
+  o_v64 = __ev_subfd           (i_eva, i_evb);
+  o_v64 = __ev_subfdss         (i_eva, i_evb);
+  o_v64 = __ev_subfdus         (i_eva, i_evb);
+  o_v64 = __ev_subfh           (i_eva, i_evb);
+  o_v64 = __ev_subfhhisw       (i_eva, i_evb);
+  o_v64 = __ev_subfhhiuw       (i_eva, i_evb);
+  o_v64 = __ev_subfhlosw       (i_eva, i_evb);
+  o_v64 = __ev_subfhlouw       (i_eva, i_evb);
+  o_v64 = __ev_subfhss         (i_eva, i_evb);
+  o_v64 = __ev_subfhus         (i_eva, i_evb);
+  o_v64 = __ev_subfhx          (i_eva, i_evb);
+  o_v64 = __ev_subfhxss        (i_eva, i_evb);
+  o_v64 = __ev_subfhxus        (i_eva, i_evb);
+  o_v64 = __ev_subfsmiaa       (i_eva);
+
+  o_v64 = __ev_subfssiaa       (i_eva);
+
+  o_v64 = __ev_subfusiaa       (i_eva);
+
+  o_v64 = __ev_subfwegsf       (i_eva, i_evb);
+  o_v64 = __ev_subfwegsi       (i_eva, i_evb);
+  o_v64 = __ev_subfwogsf       (i_eva, i_evb);
+  o_v64 = __ev_subfwogsi       (i_eva, i_evb);
+  o_v64 = __ev_subfwss         (i_eva, i_evb);
+  o_v64 = __ev_subfwus         (i_eva, i_evb);
+  o_v64 = __ev_subfwx          (i_eva, i_evb);
+  o_v64 = __ev_subfwxss        (i_eva, i_evb);
+  o_v64 = __ev_subfwxus        (i_eva, i_evb);
+  o_v64 = __ev_subifb          (UIMM5, i_eva);
+  o_v64 = __ev_subifh          (UIMM5, i_eva);
+
+  o_v64 = __ev_sum2his         (i_eva);
+  o_v64 = __ev_sum2hisa        (i_eva);
+  o_v64 = __ev_sum2hisaaw      (i_eva);
+  o_v64 = __ev_sum2hs          (i_eva);
+  o_v64 = __ev_sum2hsa         (i_eva);
+  o_v64 = __ev_sum2hsaaw       (i_eva);
+  o_v64 = __ev_sum2hu          (i_eva);
+  o_v64 = __ev_sum2hua         (i_eva);
+  o_v64 = __ev_sum2huaaw       (i_eva);
+  o_v64 = __ev_sum4bs          (i_eva);
+  o_v64 = __ev_sum4bsa         (i_eva);
+  o_v64 = __ev_sum4bsaaw       (i_eva);
+  o_v64 = __ev_sum4bu          (i_eva);
+  o_v64 = __ev_sum4bua         (i_eva);
+  o_v64 = __ev_sum4buaaw       (i_eva);
+  o_v64 = __ev_sumws           (i_eva);
+  o_v64 = __ev_sumwsa          (i_eva);
+  o_v64 = __ev_sumwsaa         (i_eva);
+  o_v64 = __ev_sumwu           (i_eva);
+  o_v64 = __ev_sumwua          (i_eva);
+  o_v64 = __ev_sumwuaa         (i_eva);
+  o_v64 = __ev_swapbhilo       (i_eva, i_evb);
+  o_v64 = __ev_swapblohi       (i_eva, i_evb);
+  o_v64 = __ev_swaphe          (i_eva, i_evb);
+  o_v64 = __ev_swaphhi         (i_eva, i_evb);
+  o_v64 = __ev_swaphhilo       (i_eva, i_evb);
+  o_v64 = __ev_swaphlo         (i_eva, i_evb);
+  o_v64 = __ev_swaphlohi       (i_eva, i_evb);
+  o_v64 = __ev_swapho          (i_eva, i_evb);
+  o_v64 = __ev_unpkhibsi       (i_eva);
+  o_v64 = __ev_unpkhibui       (i_eva);
+  o_v64 = __ev_unpkhihf        (i_eva);
+  o_v64 = __ev_unpkhihsi       (i_eva);
+  o_v64 = __ev_unpkhihui       (i_eva);
+  o_v64 = __ev_unpkhiwgsf      (i_eva);
+  o_v64 = __ev_unpklobsi       (i_eva);
+  o_v64 = __ev_unpklobui       (i_eva);
+  o_v64 = __ev_unpklohf        (i_eva);
+  o_v64 = __ev_unpklohsi       (i_eva);
+  o_v64 = __ev_unpklohui       (i_eva);
+  o_v64 = __ev_unpklowgsf      (i_eva);
+
+  o_v64 = __ev_xtrb            (i_eva, UIMM3, UIMM3);
+  o_v64 = __ev_xtrd            (i_eva, i_evb, UIMM3);
+  o_v64 = __ev_xtrh            (i_eva, UIMM2, UIMM2);
+
+  o_v64 = __ev_fsaddsub        (i_eva, i_evb);
+  o_v64 = __ev_fsaddsubx       (i_eva, i_evb);
+  o_v64 = __ev_fsaddx          (i_eva, i_evb);
+
+  o_v64 = __ev_fscfh           (i_eva);
+  o_v64 = __ev_fscth           (i_eva);
+
+  o_v64 = __ev_fsdiff          (i_eva, i_evb);
+  o_v64 = __ev_fsdiffsum       (i_eva, i_evb);
+
+  o_v64 = __ev_fsmax           (i_eva, i_evb);
+  o_v64 = __ev_fsmin           (i_eva, i_evb);
+
+  o_v64 = __ev_fsmule          (i_eva, i_evb);
+  o_v64 = __ev_fsmulo          (i_eva, i_evb);
+  o_v64 = __ev_fsmulx          (i_eva, i_evb);
+
+  o_v64 = __ev_fssqrt          (i_eva);
+
+  o_v64 = __ev_fssubadd        (i_eva, i_evb);
+  o_v64 = __ev_fssubaddx       (i_eva, i_evb);
+  o_v64 = __ev_fssubx          (i_eva, i_evb);
+  o_v64 = __ev_fssum           (i_eva, i_evb);
+  o_v64 = __ev_fssumdiff       (i_eva, i_evb);
+
+  o_v64 = __ev_select_eqd      (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __ev_select_gtds     (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __ev_select_gtdu     (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __ev_select_ltds     (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __ev_select_ltdu     (i_eva, i_evb, i_evc, i_evd);
+
+  o_int = __ev_any_gtds        (i_eva, i_evb);
+  o_int = __ev_all_gtdu        (i_eva, i_evb);
+  o_int = __ev_upper_ltds      (i_eva, i_evb);
+  o_int = __ev_lower_ltdu      (i_eva, i_evb);
+  o_int = __ev_any_eqd         (i_eva, i_evb);
+
+}
diff --git a/gcc/testsuite/gcc.target/powerpc/spe2-builtin.c b/gcc/testsuite/gcc.target/powerpc/spe2-builtin.c
new file mode 100644
index 0000000..5037431
--- /dev/null
+++ b/gcc/testsuite/gcc.target/powerpc/spe2-builtin.c
@@ -0,0 +1,1736 @@
+/* { dg-do compile { target { powerpc-*-*vle } } } */
+/* { dg-skip-if "not a VLE target" { !powerpc-*-*vle } { "*" } { "" } } */
+/* { dg-options "-O1 -mcpu=e200z2 -mspe2" } */
+
+/* { dg-final { scan-assembler-not "__builtin_spe2" } } */
+
+/* { dg-final { scan-assembler "circinc" } } */
+/* { dg-final { scan-assembler "evabsb" } } */
+/* { dg-final { scan-assembler "evabsbs" } } */
+/* { dg-final { scan-assembler "evabsd" } } */
+/* { dg-final { scan-assembler "evabsdifsb" } } */
+/* { dg-final { scan-assembler "evabsdifsh" } } */
+/* { dg-final { scan-assembler "evabsdifsw" } } */
+/* { dg-final { scan-assembler "evabsdifub" } } */
+/* { dg-final { scan-assembler "evabsdifuh" } } */
+/* { dg-final { scan-assembler "evabsdifuw" } } */
+/* { dg-final { scan-assembler "evabsds" } } */
+/* { dg-final { scan-assembler "evabsh" } } */
+/* { dg-final { scan-assembler "evabshs" } } */
+/* { dg-final { scan-assembler "evabss" } } */
+/* { dg-final { scan-assembler "evadd2subf2h" } } */
+/* { dg-final { scan-assembler "evadd2subf2hss" } } */
+/* { dg-final { scan-assembler "evaddsmiaa" } } */
+/* { dg-final { scan-assembler "evaddb" } } */
+/* { dg-final { scan-assembler "evaddbss" } } */
+/* { dg-final { scan-assembler "evaddbus" } } */
+/* { dg-final { scan-assembler "evaddd" } } */
+/* { dg-final { scan-assembler "evadddss" } } */
+/* { dg-final { scan-assembler "evadddus" } } */
+/* { dg-final { scan-assembler "evaddh" } } */
+/* { dg-final { scan-assembler "evaddhhisw" } } */
+/* { dg-final { scan-assembler "evaddhhiuw" } } */
+/* { dg-final { scan-assembler "evaddhlosw" } } */
+/* { dg-final { scan-assembler "evaddhlouw" } } */
+/* { dg-final { scan-assembler "evaddhss" } } */
+/* { dg-final { scan-assembler "evaddhus" } } */
+/* { dg-final { scan-assembler "evaddhx" } } */
+/* { dg-final { scan-assembler "evaddhxss" } } */
+/* { dg-final { scan-assembler "evaddhxus" } } */
+/* { dg-final { scan-assembler "evaddib" } } */
+/* { dg-final { scan-assembler "evaddih" } } */
+/* { dg-final { scan-assembler "evaddssiaa" } } */
+/* { dg-final { scan-assembler "evaddsubfh" } } */
+/* { dg-final { scan-assembler "evaddsubfhss" } } */
+/* { dg-final { scan-assembler "evaddsubfhx" } } */
+/* { dg-final { scan-assembler "evaddsubfhxss" } } */
+/* { dg-final { scan-assembler "evaddsubfw" } } */
+/* { dg-final { scan-assembler "evaddsubfwss" } } */
+/* { dg-final { scan-assembler "evaddsubfwx" } } */
+/* { dg-final { scan-assembler "evaddsubfwxss" } } */
+/* { dg-final { scan-assembler "evaddusiaa" } } */
+/* { dg-final { scan-assembler "evaddwegsf" } } */
+/* { dg-final { scan-assembler "evaddwegsi" } } */
+/* { dg-final { scan-assembler "evaddwogsf" } } */
+/* { dg-final { scan-assembler "evaddwogsi" } } */
+/* { dg-final { scan-assembler "evaddwss" } } */
+/* { dg-final { scan-assembler "evaddwus" } } */
+/* { dg-final { scan-assembler "evaddwx" } } */
+/* { dg-final { scan-assembler "evaddwxss" } } */
+/* { dg-final { scan-assembler "evaddwxus" } } */
+/* { dg-final { scan-assembler "evavgbs" } } */
+/* { dg-final { scan-assembler "evavgbsr" } } */
+/* { dg-final { scan-assembler "evavgbu" } } */
+/* { dg-final { scan-assembler "evavgbur" } } */
+/* { dg-final { scan-assembler "evavgds" } } */
+/* { dg-final { scan-assembler "evavgdsr" } } */
+/* { dg-final { scan-assembler "evavgdu" } } */
+/* { dg-final { scan-assembler "evavgdur" } } */
+/* { dg-final { scan-assembler "evavghs" } } */
+/* { dg-final { scan-assembler "evavghsr" } } */
+/* { dg-final { scan-assembler "evavghu" } } */
+/* { dg-final { scan-assembler "evavghur" } } */
+/* { dg-final { scan-assembler "evavgws" } } */
+/* { dg-final { scan-assembler "evavgwsr" } } */
+/* { dg-final { scan-assembler "evavgwu" } } */
+/* { dg-final { scan-assembler "evavgwur" } } */
+/* { dg-final { scan-assembler "evclrbe" } } */
+/* { dg-final { scan-assembler "evclrbo" } } */
+/* { dg-final { scan-assembler "evclrh" } } */
+/* { dg-final { scan-assembler "evcntlsh" } } */
+/* { dg-final { scan-assembler "evcntlzh" } } */
+/* { dg-final { scan-assembler "evdiff2his" } } */
+/* { dg-final { scan-assembler "evdiff2hisa" } } */
+/* { dg-final { scan-assembler "evdiff2hisaaw" } } */
+/* { dg-final { scan-assembler "evdivs" } } */
+/* { dg-final { scan-assembler "evdivu" } } */
+/* { dg-final { scan-assembler "evdivwsf" } } */
+/* { dg-final { scan-assembler "evdivwuf" } } */
+/* { dg-final { scan-assembler "evdlveb" } } */
+/* { dg-final { scan-assembler "evdlveh" } } */
+/* { dg-final { scan-assembler "evdlveob" } } */
+/* { dg-final { scan-assembler "evdlveoh" } } */
+/* { dg-final { scan-assembler "evdlvob" } } */
+/* { dg-final { scan-assembler "evdlvoeb" } } */
+/* { dg-final { scan-assembler "evdlvoeh" } } */
+/* { dg-final { scan-assembler "evdlvoh" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmf" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmi" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmia" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasmiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumi" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumia" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgasumiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumi" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumia" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgaumiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmf" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmi" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmia" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hgssmiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmf" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmi" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmia" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgasmiaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmf" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmfa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmi" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmia" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmiaa" } } */
+/* { dg-final { scan-assembler "evdotp4hxgssmiaa3" } } */
+/* { dg-final { scan-assembler "evdotpbasmi" } } */
+/* { dg-final { scan-assembler "evdotpbasmia" } } */
+/* { dg-final { scan-assembler "evdotpbasmiaaw" } } */
+/* { dg-final { scan-assembler "evdotpbasmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpbasumi" } } */
+/* { dg-final { scan-assembler "evdotpbasumia" } } */
+/* { dg-final { scan-assembler "evdotpbasumiaaw" } } */
+/* { dg-final { scan-assembler "evdotpbasumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpbaumi" } } */
+/* { dg-final { scan-assembler "evdotpbaumia" } } */
+/* { dg-final { scan-assembler "evdotpbaumiaaw" } } */
+/* { dg-final { scan-assembler "evdotpbaumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphasmi" } } */
+/* { dg-final { scan-assembler "evdotphasmia" } } */
+/* { dg-final { scan-assembler "evdotphasmiaaw" } } */
+/* { dg-final { scan-assembler "evdotphasmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphassf" } } */
+/* { dg-final { scan-assembler "evdotphassfa" } } */
+/* { dg-final { scan-assembler "evdotphassfaaw" } } */
+/* { dg-final { scan-assembler "evdotphassfaaw3" } } */
+/* { dg-final { scan-assembler "evdotphassfr" } } */
+/* { dg-final { scan-assembler "evdotphassfra" } } */
+/* { dg-final { scan-assembler "evdotphassfraaw" } } */
+/* { dg-final { scan-assembler "evdotphassfraaw3" } } */
+/* { dg-final { scan-assembler "evdotphassi" } } */
+/* { dg-final { scan-assembler "evdotphassia" } } */
+/* { dg-final { scan-assembler "evdotphassiaaw" } } */
+/* { dg-final { scan-assembler "evdotphassiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphasumi" } } */
+/* { dg-final { scan-assembler "evdotphasumia" } } */
+/* { dg-final { scan-assembler "evdotphasumiaaw" } } */
+/* { dg-final { scan-assembler "evdotphasumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphasusi" } } */
+/* { dg-final { scan-assembler "evdotphasusia" } } */
+/* { dg-final { scan-assembler "evdotphasusiaaw" } } */
+/* { dg-final { scan-assembler "evdotphasusiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphaumi" } } */
+/* { dg-final { scan-assembler "evdotphaumia" } } */
+/* { dg-final { scan-assembler "evdotphaumiaaw" } } */
+/* { dg-final { scan-assembler "evdotphaumiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphausi" } } */
+/* { dg-final { scan-assembler "evdotphausia" } } */
+/* { dg-final { scan-assembler "evdotphausiaaw" } } */
+/* { dg-final { scan-assembler "evdotphausiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcsmi" } } */
+/* { dg-final { scan-assembler "evdotphihcsmia" } } */
+/* { dg-final { scan-assembler "evdotphihcsmiaaw" } } */
+/* { dg-final { scan-assembler "evdotphihcsmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcssf" } } */
+/* { dg-final { scan-assembler "evdotphihcssfa" } } */
+/* { dg-final { scan-assembler "evdotphihcssfaaw" } } */
+/* { dg-final { scan-assembler "evdotphihcssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcssfr" } } */
+/* { dg-final { scan-assembler "evdotphihcssfra" } } */
+/* { dg-final { scan-assembler "evdotphihcssfraaw" } } */
+/* { dg-final { scan-assembler "evdotphihcssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotphihcssi" } } */
+/* { dg-final { scan-assembler "evdotphihcssia" } } */
+/* { dg-final { scan-assembler "evdotphihcssiaaw" } } */
+/* { dg-final { scan-assembler "evdotphihcssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphssmi" } } */
+/* { dg-final { scan-assembler "evdotphssmia" } } */
+/* { dg-final { scan-assembler "evdotphssmiaaw" } } */
+/* { dg-final { scan-assembler "evdotphssmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotphsssf" } } */
+/* { dg-final { scan-assembler "evdotphsssfa" } } */
+/* { dg-final { scan-assembler "evdotphsssfaaw" } } */
+/* { dg-final { scan-assembler "evdotphsssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotphsssfr" } } */
+/* { dg-final { scan-assembler "evdotphsssfra" } } */
+/* { dg-final { scan-assembler "evdotphsssfraaw" } } */
+/* { dg-final { scan-assembler "evdotphsssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotphsssiaaw" } } */
+/* { dg-final { scan-assembler "evdotphsssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcsmi" } } */
+/* { dg-final { scan-assembler "evdotplohcsmia" } } */
+/* { dg-final { scan-assembler "evdotplohcsmiaaw" } } */
+/* { dg-final { scan-assembler "evdotplohcsmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcssf" } } */
+/* { dg-final { scan-assembler "evdotplohcssfa" } } */
+/* { dg-final { scan-assembler "evdotplohcssfaaw" } } */
+/* { dg-final { scan-assembler "evdotplohcssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcssfr" } } */
+/* { dg-final { scan-assembler "evdotplohcssfra" } } */
+/* { dg-final { scan-assembler "evdotplohcssfraaw" } } */
+/* { dg-final { scan-assembler "evdotplohcssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotplohcssi" } } */
+/* { dg-final { scan-assembler "evdotplohcssia" } } */
+/* { dg-final { scan-assembler "evdotplohcssiaaw" } } */
+/* { dg-final { scan-assembler "evdotplohcssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwasmi" } } */
+/* { dg-final { scan-assembler "evdotpwasmia" } } */
+/* { dg-final { scan-assembler "evdotpwasmiaa" } } */
+/* { dg-final { scan-assembler "evdotpwasmiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwassi" } } */
+/* { dg-final { scan-assembler "evdotpwassia" } } */
+/* { dg-final { scan-assembler "evdotpwassiaa" } } */
+/* { dg-final { scan-assembler "evdotpwassiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwasumi" } } */
+/* { dg-final { scan-assembler "evdotpwasumia" } } */
+/* { dg-final { scan-assembler "evdotpwasumiaa" } } */
+/* { dg-final { scan-assembler "evdotpwasumiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwasusi" } } */
+/* { dg-final { scan-assembler "evdotpwasusia" } } */
+/* { dg-final { scan-assembler "evdotpwasusiaa" } } */
+/* { dg-final { scan-assembler "evdotpwasusiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwaumi" } } */
+/* { dg-final { scan-assembler "evdotpwaumia" } } */
+/* { dg-final { scan-assembler "evdotpwaumiaa" } } */
+/* { dg-final { scan-assembler "evdotpwaumiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwausi" } } */
+/* { dg-final { scan-assembler "evdotpwausia" } } */
+/* { dg-final { scan-assembler "evdotpwausiaa" } } */
+/* { dg-final { scan-assembler "evdotpwausiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwcsmi" } } */
+/* { dg-final { scan-assembler "evdotpwcsmia" } } */
+/* { dg-final { scan-assembler "evdotpwcsmiaaw" } } */
+/* { dg-final { scan-assembler "evdotpwcsmiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwcssf" } } */
+/* { dg-final { scan-assembler "evdotpwcssfa" } } */
+/* { dg-final { scan-assembler "evdotpwcssfaaw" } } */
+/* { dg-final { scan-assembler "evdotpwcssfaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwcssfr" } } */
+/* { dg-final { scan-assembler "evdotpwcssfra" } } */
+/* { dg-final { scan-assembler "evdotpwcssfraaw" } } */
+/* { dg-final { scan-assembler "evdotpwcssfraaw3" } } */
+/* { dg-final { scan-assembler "evdotpwcssi" } } */
+/* { dg-final { scan-assembler "evdotpwcssia" } } */
+/* { dg-final { scan-assembler "evdotpwcssiaaw" } } */
+/* { dg-final { scan-assembler "evdotpwcssiaaw3" } } */
+/* { dg-final { scan-assembler "evdotpwgasmf" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfa" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfr" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfra" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwgasmfraa3" } } */
+/* { dg-final { scan-assembler "evdotpwgssmf" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfa" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfr" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfra" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwgssmfraa3" } } */
+/* { dg-final { scan-assembler "evdotpwssmi" } } */
+/* { dg-final { scan-assembler "evdotpwssmia" } } */
+/* { dg-final { scan-assembler "evdotpwssmiaa" } } */
+/* { dg-final { scan-assembler "evdotpwssmiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwsssiaa" } } */
+/* { dg-final { scan-assembler "evdotpwsssiaa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmf" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfa" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfr" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfra" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwxgasmfraa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmf" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfa" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfaa" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfaa3" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfr" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfra" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfraa" } } */
+/* { dg-final { scan-assembler "evdotpwxgssmfraa3" } } */
+/* { dg-final { scan-assembler "evextsbh" } } */
+/* { dg-final { scan-assembler "evextsw" } } */
+/* { dg-final { scan-assembler "evextzb" } } */
+/* { dg-final { scan-assembler "evinsb" } } */
+/* { dg-final { scan-assembler "evinsh" } } */
+/* { dg-final { scan-assembler "evilveh" } } */
+/* { dg-final { scan-assembler "evilveoh" } } */
+/* { dg-final { scan-assembler "evilvhih" } } */
+/* { dg-final { scan-assembler "evilvhiloh" } } */
+/* { dg-final { scan-assembler "evilvloh" } } */
+/* { dg-final { scan-assembler "evilvlohih" } } */
+/* { dg-final { scan-assembler "evilvoeh" } } */
+/* { dg-final { scan-assembler "evilvoh" } } */
+/* { dg-final { scan-assembler "evlbbsplatb" } } */
+/* { dg-final { scan-assembler "evlbbsplatbu" } } */
+/* { dg-final { scan-assembler "evlbbsplatbx" } } */
+/* { dg-final { scan-assembler "evlbbsplatbmx" } } */
+/* { dg-final { scan-assembler "evldb" } } */
+/* { dg-final { scan-assembler "evldbu" } } */
+/* { dg-final { scan-assembler "evldbx" } } */
+/* { dg-final { scan-assembler "evldbmx" } } */
+/* { dg-final { scan-assembler "evlddu" } } */
+/* { dg-final { scan-assembler "evlddmx" } } */
+/* { dg-final { scan-assembler "evldhu" } } */
+/* { dg-final { scan-assembler "evldhmx" } } */
+/* { dg-final { scan-assembler "evldwu" } } */
+/* { dg-final { scan-assembler "evldwmx" } } */
+/* { dg-final { scan-assembler "evlhhesplatu" } } */
+/* { dg-final { scan-assembler "evlhhesplatmx" } } */
+/* { dg-final { scan-assembler "evlhhossplatu" } } */
+/* { dg-final { scan-assembler "evlhhossplatmx" } } */
+/* { dg-final { scan-assembler "evlhhousplatu" } } */
+/* { dg-final { scan-assembler "evlhhousplatmx" } } */
+/* { dg-final { scan-assembler "evlhhsplath" } } */
+/* { dg-final { scan-assembler "evlhhsplathu" } } */
+/* { dg-final { scan-assembler "evlhhsplathx" } } */
+/* { dg-final { scan-assembler "evlhhsplathmx" } } */
+/* { dg-final { scan-assembler "evlvsl" } } */
+/* { dg-final { scan-assembler "evlvsr" } } */
+/* { dg-final { scan-assembler "evlwbe" } } */
+/* { dg-final { scan-assembler "evlwbeu" } } */
+/* { dg-final { scan-assembler "evlwbex" } } */
+/* { dg-final { scan-assembler "evlwbemx" } } */
+/* { dg-final { scan-assembler "evlwbos" } } */
+/* { dg-final { scan-assembler "evlwbosu" } } */
+/* { dg-final { scan-assembler "evlwbosx" } } */
+/* { dg-final { scan-assembler "evlwbosmx" } } */
+/* { dg-final { scan-assembler "evlwbou" } } */
+/* { dg-final { scan-assembler "evlwbouu" } } */
+/* { dg-final { scan-assembler "evlwboux" } } */
+/* { dg-final { scan-assembler "evlwboumx" } } */
+/* { dg-final { scan-assembler "evlwbsplatw" } } */
+/* { dg-final { scan-assembler "evlwbsplatwu" } } */
+/* { dg-final { scan-assembler "evlwbsplatwx" } } */
+/* { dg-final { scan-assembler "evlwbsplatwmx" } } */
+/* { dg-final { scan-assembler "evlwheu" } } */
+/* { dg-final { scan-assembler "evlwhemx" } } */
+/* { dg-final { scan-assembler "evlwhosu" } } */
+/* { dg-final { scan-assembler "evlwhosmx" } } */
+/* { dg-final { scan-assembler "evlwhouu" } } */
+/* { dg-final { scan-assembler "evlwhoumx" } } */
+/* { dg-final { scan-assembler "evlwhsplatu" } } */
+/* { dg-final { scan-assembler "evlwhsplatw" } } */
+/* { dg-final { scan-assembler "evlwhsplatwu" } } */
+/* { dg-final { scan-assembler "evlwhsplatwx" } } */
+/* { dg-final { scan-assembler "evlwhsplatwmx" } } */
+/* { dg-final { scan-assembler "evlwhsplatmx" } } */
+/* { dg-final { scan-assembler "evlwwsplatu" } } */
+/* { dg-final { scan-assembler "evlwwsplatmx" } } */
+/* { dg-final { scan-assembler "evmar" } } */
+/* { dg-final { scan-assembler "evmaxbpsh" } } */
+/* { dg-final { scan-assembler "evmaxbpuh" } } */
+/* { dg-final { scan-assembler "evmaxbs" } } */
+/* { dg-final { scan-assembler "evmaxbu" } } */
+/* { dg-final { scan-assembler "evmaxds" } } */
+/* { dg-final { scan-assembler "evmaxdu" } } */
+/* { dg-final { scan-assembler "evmaxhpsw" } } */
+/* { dg-final { scan-assembler "evmaxhpuw" } } */
+/* { dg-final { scan-assembler "evmaxhs" } } */
+/* { dg-final { scan-assembler "evmaxhu" } } */
+/* { dg-final { scan-assembler "evmaxmagws" } } */
+/* { dg-final { scan-assembler "evmaxwpsd" } } */
+/* { dg-final { scan-assembler "evmaxwpud" } } */
+/* { dg-final { scan-assembler "evmaxws" } } */
+/* { dg-final { scan-assembler "evmaxwu" } } */
+/* { dg-final { scan-assembler "evmbesmi" } } */
+/* { dg-final { scan-assembler "evmbesmia" } } */
+/* { dg-final { scan-assembler "evmbesmiaah" } } */
+/* { dg-final { scan-assembler "evmbesmianh" } } */
+/* { dg-final { scan-assembler "evmbessiaah" } } */
+/* { dg-final { scan-assembler "evmbessianh" } } */
+/* { dg-final { scan-assembler "evmbesumi" } } */
+/* { dg-final { scan-assembler "evmbesumia" } } */
+/* { dg-final { scan-assembler "evmbesumiaah" } } */
+/* { dg-final { scan-assembler "evmbesumianh" } } */
+/* { dg-final { scan-assembler "evmbesusiaah" } } */
+/* { dg-final { scan-assembler "evmbesusianh" } } */
+/* { dg-final { scan-assembler "evmbeumi" } } */
+/* { dg-final { scan-assembler "evmbeumia" } } */
+/* { dg-final { scan-assembler "evmbeumiaah" } } */
+/* { dg-final { scan-assembler "evmbeumianh" } } */
+/* { dg-final { scan-assembler "evmbeusiaah" } } */
+/* { dg-final { scan-assembler "evmbeusianh" } } */
+/* { dg-final { scan-assembler "evmbosmi" } } */
+/* { dg-final { scan-assembler "evmbosmia" } } */
+/* { dg-final { scan-assembler "evmbosmiaah" } } */
+/* { dg-final { scan-assembler "evmbosmianh" } } */
+/* { dg-final { scan-assembler "evmbossiaah" } } */
+/* { dg-final { scan-assembler "evmbossianh" } } */
+/* { dg-final { scan-assembler "evmbosumi" } } */
+/* { dg-final { scan-assembler "evmbosumia" } } */
+/* { dg-final { scan-assembler "evmbosumiaah" } } */
+/* { dg-final { scan-assembler "evmbosumianh" } } */
+/* { dg-final { scan-assembler "evmbosusiaah" } } */
+/* { dg-final { scan-assembler "evmbosusianh" } } */
+/* { dg-final { scan-assembler "evmboumi" } } */
+/* { dg-final { scan-assembler "evmboumia" } } */
+/* { dg-final { scan-assembler "evmboumiaah" } } */
+/* { dg-final { scan-assembler "evmboumianh" } } */
+/* { dg-final { scan-assembler "evmbousiaah" } } */
+/* { dg-final { scan-assembler "evmbousianh" } } */
+/* { dg-final { scan-assembler "evmhesumi" } } */
+/* { dg-final { scan-assembler "evmhesumia" } } */
+/* { dg-final { scan-assembler "evmhesumiaaw" } } */
+/* { dg-final { scan-assembler "evmhesumianw" } } */
+/* { dg-final { scan-assembler "evmhesusiaaw" } } */
+/* { dg-final { scan-assembler "evmhesusianw" } } */
+/* { dg-final { scan-assembler "evmhosumi" } } */
+/* { dg-final { scan-assembler "evmhosumia" } } */
+/* { dg-final { scan-assembler "evmhosumiaaw" } } */
+/* { dg-final { scan-assembler "evmhosumianw" } } */
+/* { dg-final { scan-assembler "evmhosusiaaw" } } */
+/* { dg-final { scan-assembler "evmhosusianw" } } */
+/* { dg-final { scan-assembler "evmhssf" } } */
+/* { dg-final { scan-assembler "evmhssfr" } } */
+/* { dg-final { scan-assembler "evmhssi" } } */
+/* { dg-final { scan-assembler "evmhsusi" } } */
+/* { dg-final { scan-assembler "evmhumi" } } */
+/* { dg-final { scan-assembler "evmhusi" } } */
+/* { dg-final { scan-assembler "evminbpsh" } } */
+/* { dg-final { scan-assembler "evminbpuh" } } */
+/* { dg-final { scan-assembler "evminbs" } } */
+/* { dg-final { scan-assembler "evminbu" } } */
+/* { dg-final { scan-assembler "evminds" } } */
+/* { dg-final { scan-assembler "evmindu" } } */
+/* { dg-final { scan-assembler "evminhpsw" } } */
+/* { dg-final { scan-assembler "evminhpuw" } } */
+/* { dg-final { scan-assembler "evminhs" } } */
+/* { dg-final { scan-assembler "evminhu" } } */
+/* { dg-final { scan-assembler "evminwpsd" } } */
+/* { dg-final { scan-assembler "evminwpud" } } */
+/* { dg-final { scan-assembler "evminws" } } */
+/* { dg-final { scan-assembler "evminwu" } } */
+/* { dg-final { scan-assembler "evmwehgsmf" } } */
+/* { dg-final { scan-assembler "evmwehgsmfa" } } */
+/* { dg-final { scan-assembler "evmwehgsmfaa" } } */
+/* { dg-final { scan-assembler "evmwehgsmfan" } } */
+/* { dg-final { scan-assembler "evmwehgsmfr" } } */
+/* { dg-final { scan-assembler "evmwehgsmfra" } } */
+/* { dg-final { scan-assembler "evmwehgsmfraa" } } */
+/* { dg-final { scan-assembler "evmwehgsmfran" } } */
+/* { dg-final { scan-assembler "evmwhssfaaw" } } */
+/* { dg-final { scan-assembler "evmwhssfaaw3" } } */
+/* { dg-final { scan-assembler "evmwhssfanw" } } */
+/* { dg-final { scan-assembler "evmwhssfanw3" } } */
+/* { dg-final { scan-assembler "evmwhssfr" } } */
+/* { dg-final { scan-assembler "evmwhssfra" } } */
+/* { dg-final { scan-assembler "evmwhssfraaw" } } */
+/* { dg-final { scan-assembler "evmwhssfraaw3" } } */
+/* { dg-final { scan-assembler "evmwhssfranw" } } */
+/* { dg-final { scan-assembler "evmwhssfranw3" } } */
+/* { dg-final { scan-assembler "evmwlsmiaaw" } } */
+/* { dg-final { scan-assembler "evmwlsmiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlsmianw" } } */
+/* { dg-final { scan-assembler "evmwlsmianw3" } } */
+/* { dg-final { scan-assembler "evmwlssiaaw" } } */
+/* { dg-final { scan-assembler "evmwlssiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlssianw" } } */
+/* { dg-final { scan-assembler "evmwlssianw3" } } */
+/* { dg-final { scan-assembler "evmwlumiaaw" } } */
+/* { dg-final { scan-assembler "evmwlumiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlumianw" } } */
+/* { dg-final { scan-assembler "evmwlumianw3" } } */
+/* { dg-final { scan-assembler "evmwlusiaaw" } } */
+/* { dg-final { scan-assembler "evmwlusiaaw3" } } */
+/* { dg-final { scan-assembler "evmwlusianw" } } */
+/* { dg-final { scan-assembler "evmwlusianw3" } } */
+/* { dg-final { scan-assembler "evmwohgsmf" } } */
+/* { dg-final { scan-assembler "evmwohgsmfa" } } */
+/* { dg-final { scan-assembler "evmwohgsmfaa" } } */
+/* { dg-final { scan-assembler "evmwohgsmfan" } } */
+/* { dg-final { scan-assembler "evmwohgsmfr" } } */
+/* { dg-final { scan-assembler "evmwohgsmfra" } } */
+/* { dg-final { scan-assembler "evmwohgsmfraa" } } */
+/* { dg-final { scan-assembler "evmwohgsmfran" } } */
+/* { dg-final { scan-assembler "evmwssiaa" } } */
+/* { dg-final { scan-assembler "evmwssian" } } */
+/* { dg-final { scan-assembler "evmwssiw" } } */
+/* { dg-final { scan-assembler "evmwusiaa" } } */
+/* { dg-final { scan-assembler "evmwusian" } } */
+/* { dg-final { scan-assembler "evmwusiw" } } */
+/* { dg-final { scan-assembler "evnegb" } } */
+/* { dg-final { scan-assembler "evnegbo" } } */
+/* { dg-final { scan-assembler "evnegbos" } } */
+/* { dg-final { scan-assembler "evnegbs" } } */
+/* { dg-final { scan-assembler "evnegd" } } */
+/* { dg-final { scan-assembler "evnegds" } } */
+/* { dg-final { scan-assembler "evnegh" } } */
+/* { dg-final { scan-assembler "evnegho" } } */
+/* { dg-final { scan-assembler "evneghos" } } */
+/* { dg-final { scan-assembler "evneghs" } } */
+/* { dg-final { scan-assembler "evnegs" } } */
+/* { dg-final { scan-assembler "evnegwo" } } */
+/* { dg-final { scan-assembler "evnegwos" } } */
+/* { dg-final { scan-assembler "evperm" } } */
+/* { dg-final { scan-assembler "evperm2" } } */
+/* { dg-final { scan-assembler "evperm3" } } */
+/* { dg-final { scan-assembler "evpksdshefrs" } } */
+/* { dg-final { scan-assembler "evpksdswfrs" } } */
+/* { dg-final { scan-assembler "evpksdsws" } } */
+/* { dg-final { scan-assembler "evpkshsbs" } } */
+/* { dg-final { scan-assembler "evpkshubs" } } */
+/* { dg-final { scan-assembler "evpkswgshefrs" } } */
+/* { dg-final { scan-assembler "evpkswgswfrs" } } */
+/* { dg-final { scan-assembler "evpkswshfrs" } } */
+/* { dg-final { scan-assembler "evpkswshilvfrs" } } */
+/* { dg-final { scan-assembler "evpkswshilvs" } } */
+/* { dg-final { scan-assembler "evpkswshs" } } */
+/* { dg-final { scan-assembler "evpkswuhs" } } */
+/* { dg-final { scan-assembler "evpkuduws" } } */
+/* { dg-final { scan-assembler "evpkuhubs" } } */
+/* { dg-final { scan-assembler "evpkuwuhs" } } */
+/* { dg-final { scan-assembler "evpopcntb" } } */
+/* { dg-final { scan-assembler "evrlb" } } */
+/* { dg-final { scan-assembler "evrlbi" } } */
+/* { dg-final { scan-assembler "evrlh" } } */
+/* { dg-final { scan-assembler "evrlhi" } } */
+/* { dg-final { scan-assembler "evrnddnw" } } */
+/* { dg-final { scan-assembler "evrnddnwss" } } */
+/* { dg-final { scan-assembler "evrnddnwus" } } */
+/* { dg-final { scan-assembler "evrnddw" } } */
+/* { dg-final { scan-assembler "evrnddwss" } } */
+/* { dg-final { scan-assembler "evrnddwus" } } */
+/* { dg-final { scan-assembler "evrndhb" } } */
+/* { dg-final { scan-assembler "evrndhbss" } } */
+/* { dg-final { scan-assembler "evrndhbus" } } */
+/* { dg-final { scan-assembler "evrndhnb" } } */
+/* { dg-final { scan-assembler "evrndhnbss" } } */
+/* { dg-final { scan-assembler "evrndhnbus" } } */
+/* { dg-final { scan-assembler "evrndwh" } } */
+/* { dg-final { scan-assembler "evrndwhss" } } */
+/* { dg-final { scan-assembler "evrndwhus" } } */
+/* { dg-final { scan-assembler "evrndwnh" } } */
+/* { dg-final { scan-assembler "evrndwnhss" } } */
+/* { dg-final { scan-assembler "evrndwnhus" } } */
+/* { dg-final { scan-assembler "evsad2sh" } } */
+/* { dg-final { scan-assembler "evsad2sha" } } */
+/* { dg-final { scan-assembler "evsad2shaaw" } } */
+/* { dg-final { scan-assembler "evsad2uh" } } */
+/* { dg-final { scan-assembler "evsad2uha" } } */
+/* { dg-final { scan-assembler "evsad2uhaaw" } } */
+/* { dg-final { scan-assembler "evsad4sb" } } */
+/* { dg-final { scan-assembler "evsad4sba" } } */
+/* { dg-final { scan-assembler "evsad4sbaaw" } } */
+/* { dg-final { scan-assembler "evsad4ub" } } */
+/* { dg-final { scan-assembler "evsad4uba" } } */
+/* { dg-final { scan-assembler "evsad4ubaaw" } } */
+/* { dg-final { scan-assembler "evsadsw" } } */
+/* { dg-final { scan-assembler "evsadswa" } } */
+/* { dg-final { scan-assembler "evsadswaa" } } */
+/* { dg-final { scan-assembler "evsaduw" } } */
+/* { dg-final { scan-assembler "evsaduwa" } } */
+/* { dg-final { scan-assembler "evsaduwaa" } } */
+/* { dg-final { scan-assembler "evsatsbub" } } */
+/* { dg-final { scan-assembler "evsatsdsw" } } */
+/* { dg-final { scan-assembler "evsatsduw" } } */
+/* { dg-final { scan-assembler "evsatshsb" } } */
+/* { dg-final { scan-assembler "evsatshub" } } */
+/* { dg-final { scan-assembler "evsatshuh" } } */
+/* { dg-final { scan-assembler "evsatswgsdf" } } */
+/* { dg-final { scan-assembler "evsatswsh" } } */
+/* { dg-final { scan-assembler "evsatswuh" } } */
+/* { dg-final { scan-assembler "evsatswuw" } } */
+/* { dg-final { scan-assembler "evsatubsb" } } */
+/* { dg-final { scan-assembler "evsatuduw" } } */
+/* { dg-final { scan-assembler "evsatuhsh" } } */
+/* { dg-final { scan-assembler "evsatuhub" } } */
+/* { dg-final { scan-assembler "evsatuwsw" } } */
+/* { dg-final { scan-assembler "evsatuwuh" } } */
+/* { dg-final { scan-assembler "evselbit" } } */
+/* { dg-final { scan-assembler "evselbitm0" } } */
+/* { dg-final { scan-assembler "evselbitm1" } } */
+/* { dg-final { scan-assembler "evseteqb" } } */
+/* { dg-final { scan-assembler "evseteqb\\." } } */
+/* { dg-final { scan-assembler "evseteqh" } } */
+/* { dg-final { scan-assembler "evseteqh\\." } } */
+/* { dg-final { scan-assembler "evseteqw" } } */
+/* { dg-final { scan-assembler "evseteqw\\." } } */
+/* { dg-final { scan-assembler "evsetgtbs" } } */
+/* { dg-final { scan-assembler "evsetgtbs\\." } } */
+/* { dg-final { scan-assembler "evsetgtbu" } } */
+/* { dg-final { scan-assembler "evsetgtbu\\." } } */
+/* { dg-final { scan-assembler "evsetgths" } } */
+/* { dg-final { scan-assembler "evsetgths\\." } } */
+/* { dg-final { scan-assembler "evsetgthu" } } */
+/* { dg-final { scan-assembler "evsetgthu\\." } } */
+/* { dg-final { scan-assembler "evsetgtws" } } */
+/* { dg-final { scan-assembler "evsetgtws\\." } } */
+/* { dg-final { scan-assembler "evsetgtwu" } } */
+/* { dg-final { scan-assembler "evsetgtwu\\." } } */
+/* { dg-final { scan-assembler "evsetltbs" } } */
+/* { dg-final { scan-assembler "evsetltbs\\." } } */
+/* { dg-final { scan-assembler "evsetltbu" } } */
+/* { dg-final { scan-assembler "evsetltbu\\." } } */
+/* { dg-final { scan-assembler "evsetlths" } } */
+/* { dg-final { scan-assembler "evsetlths\\." } } */
+/* { dg-final { scan-assembler "evsetlthu" } } */
+/* { dg-final { scan-assembler "evsetlthu\\." } } */
+/* { dg-final { scan-assembler "evsetltws" } } */
+/* { dg-final { scan-assembler "evsetltws\\." } } */
+/* { dg-final { scan-assembler "evsetltwu" } } */
+/* { dg-final { scan-assembler "evsetltwu\\." } } */
+/* { dg-final { scan-assembler "evsl" } } */
+/* { dg-final { scan-assembler "evsli" } } */
+/* { dg-final { scan-assembler "evslb" } } */
+/* { dg-final { scan-assembler "evslbi" } } */
+/* { dg-final { scan-assembler "evslh" } } */
+/* { dg-final { scan-assembler "evslhi" } } */
+/* { dg-final { scan-assembler "evsloi" } } */
+/* { dg-final { scan-assembler "evsplatb" } } */
+/* { dg-final { scan-assembler "evsplatfia" } } */
+/* { dg-final { scan-assembler "evsplatfib" } } */
+/* { dg-final { scan-assembler "evsplatfiba" } } */
+/* { dg-final { scan-assembler "evsplatfibo" } } */
+/* { dg-final { scan-assembler "evsplatfiboa" } } */
+/* { dg-final { scan-assembler "evsplatfid" } } */
+/* { dg-final { scan-assembler "evsplatfida" } } */
+/* { dg-final { scan-assembler "evsplatfih" } } */
+/* { dg-final { scan-assembler "evsplatfiha" } } */
+/* { dg-final { scan-assembler "evsplatfiho" } } */
+/* { dg-final { scan-assembler "evsplatfihoa" } } */
+/* { dg-final { scan-assembler "evsplatfio" } } */
+/* { dg-final { scan-assembler "evsplatfioa" } } */
+/* { dg-final { scan-assembler "evsplath" } } */
+/* { dg-final { scan-assembler "evsplatia" } } */
+/* { dg-final { scan-assembler "evsplatib" } } */
+/* { dg-final { scan-assembler "evsplatiba" } } */
+/* { dg-final { scan-assembler "evsplatibe" } } */
+/* { dg-final { scan-assembler "evsplatibea" } } */
+/* { dg-final { scan-assembler "evsplatid" } } */
+/* { dg-final { scan-assembler "evsplatida" } } */
+/* { dg-final { scan-assembler "evsplatie" } } */
+/* { dg-final { scan-assembler "evsplatiea" } } */
+/* { dg-final { scan-assembler "evsplatih" } } */
+/* { dg-final { scan-assembler "evsplatiha" } } */
+/* { dg-final { scan-assembler "evsplatihe" } } */
+/* { dg-final { scan-assembler "evsplatihea" } } */
+/* { dg-final { scan-assembler "evsrbis" } } */
+/* { dg-final { scan-assembler "evsrbiu" } } */
+/* { dg-final { scan-assembler "evsrbs" } } */
+/* { dg-final { scan-assembler "evsrbu" } } */
+/* { dg-final { scan-assembler "evsrhis" } } */
+/* { dg-final { scan-assembler "evsrhiu" } } */
+/* { dg-final { scan-assembler "evsrhs" } } */
+/* { dg-final { scan-assembler "evsrhu" } } */
+/* { dg-final { scan-assembler "evsris" } } */
+/* { dg-final { scan-assembler "evsriu" } } */
+/* { dg-final { scan-assembler "evsrois" } } */
+/* { dg-final { scan-assembler "evsroiu" } } */
+/* { dg-final { scan-assembler "evsrs" } } */
+/* { dg-final { scan-assembler "evsru" } } */
+/* { dg-final { scan-assembler "evstdb" } } */
+/* { dg-final { scan-assembler "evstdbu" } } */
+/* { dg-final { scan-assembler "evstdbx" } } */
+/* { dg-final { scan-assembler "evstdbmx" } } */
+/* { dg-final { scan-assembler "evstddu" } } */
+/* { dg-final { scan-assembler "evstddmx" } } */
+/* { dg-final { scan-assembler "evstdhu" } } */
+/* { dg-final { scan-assembler "evstdhmx" } } */
+/* { dg-final { scan-assembler "evstdwu" } } */
+/* { dg-final { scan-assembler "evstdwmx" } } */
+/* { dg-final { scan-assembler "evsthb" } } */
+/* { dg-final { scan-assembler "evsthbu" } } */
+/* { dg-final { scan-assembler "evsthbx" } } */
+/* { dg-final { scan-assembler "evsthbmx" } } */
+/* { dg-final { scan-assembler "evstwb" } } */
+/* { dg-final { scan-assembler "evstwbu" } } */
+/* { dg-final { scan-assembler "evstwbx" } } */
+/* { dg-final { scan-assembler "evstwbmx" } } */
+/* { dg-final { scan-assembler "evstwbe" } } */
+/* { dg-final { scan-assembler "evstwbeu" } } */
+/* { dg-final { scan-assembler "evstwbex" } } */
+/* { dg-final { scan-assembler "evstwbemx" } } */
+/* { dg-final { scan-assembler "evstwbo" } } */
+/* { dg-final { scan-assembler "evstwbou" } } */
+/* { dg-final { scan-assembler "evstwbox" } } */
+/* { dg-final { scan-assembler "evstwbomx" } } */
+/* { dg-final { scan-assembler "evstwheu" } } */
+/* { dg-final { scan-assembler "evstwhemx" } } */
+/* { dg-final { scan-assembler "evstwhou" } } */
+/* { dg-final { scan-assembler "evstwhomx" } } */
+/* { dg-final { scan-assembler "evstwweu" } } */
+/* { dg-final { scan-assembler "evstwwemx" } } */
+/* { dg-final { scan-assembler "evstwwou" } } */
+/* { dg-final { scan-assembler "evstwwomx" } } */
+/* { dg-final { scan-assembler "evsubf2add2h" } } */
+/* { dg-final { scan-assembler "evsubf2add2hss" } } */
+/* { dg-final { scan-assembler "evsubfaddh" } } */
+/* { dg-final { scan-assembler "evsubfaddhss" } } */
+/* { dg-final { scan-assembler "evsubfaddhx" } } */
+/* { dg-final { scan-assembler "evsubfaddhxss" } } */
+/* { dg-final { scan-assembler "evsubfaddw" } } */
+/* { dg-final { scan-assembler "evsubfaddwss" } } */
+/* { dg-final { scan-assembler "evsubfaddwx" } } */
+/* { dg-final { scan-assembler "evsubfaddwxss" } } */
+/* { dg-final { scan-assembler "evsubfb" } } */
+/* { dg-final { scan-assembler "evsubfbss" } } */
+/* { dg-final { scan-assembler "evsubfbus" } } */
+/* { dg-final { scan-assembler "evsubfd" } } */
+/* { dg-final { scan-assembler "evsubfdss" } } */
+/* { dg-final { scan-assembler "evsubfdus" } } */
+/* { dg-final { scan-assembler "evsubfh" } } */
+/* { dg-final { scan-assembler "evsubfhhisw" } } */
+/* { dg-final { scan-assembler "evsubfhhiuw" } } */
+/* { dg-final { scan-assembler "evsubfhlosw" } } */
+/* { dg-final { scan-assembler "evsubfhlouw" } } */
+/* { dg-final { scan-assembler "evsubfhss" } } */
+/* { dg-final { scan-assembler "evsubfhus" } } */
+/* { dg-final { scan-assembler "evsubfhx" } } */
+/* { dg-final { scan-assembler "evsubfhxss" } } */
+/* { dg-final { scan-assembler "evsubfhxus" } } */
+/* { dg-final { scan-assembler "evsubfsmiaa" } } */
+/* { dg-final { scan-assembler "evsubfssiaa" } } */
+/* { dg-final { scan-assembler "evsubfusiaa" } } */
+/* { dg-final { scan-assembler "evsubfwegsf" } } */
+/* { dg-final { scan-assembler "evsubfwegsi" } } */
+/* { dg-final { scan-assembler "evsubfwogsf" } } */
+/* { dg-final { scan-assembler "evsubfwogsi" } } */
+/* { dg-final { scan-assembler "evsubfwss" } } */
+/* { dg-final { scan-assembler "evsubfwus" } } */
+/* { dg-final { scan-assembler "evsubfwx" } } */
+/* { dg-final { scan-assembler "evsubfwxss" } } */
+/* { dg-final { scan-assembler "evsubfwxus" } } */
+/* { dg-final { scan-assembler "evsubifb" } } */
+/* { dg-final { scan-assembler "evsubifh" } } */
+/* { dg-final { scan-assembler "evsum2his" } } */
+/* { dg-final { scan-assembler "evsum2hisa" } } */
+/* { dg-final { scan-assembler "evsum2hisaaw" } } */
+/* { dg-final { scan-assembler "evsum2hs" } } */
+/* { dg-final { scan-assembler "evsum2hsa" } } */
+/* { dg-final { scan-assembler "evsum2hsaaw" } } */
+/* { dg-final { scan-assembler "evsum2hu" } } */
+/* { dg-final { scan-assembler "evsum2hua" } } */
+/* { dg-final { scan-assembler "evsum2huaaw" } } */
+/* { dg-final { scan-assembler "evsum4bs" } } */
+/* { dg-final { scan-assembler "evsum4bsa" } } */
+/* { dg-final { scan-assembler "evsum4bsaaw" } } */
+/* { dg-final { scan-assembler "evsum4bu" } } */
+/* { dg-final { scan-assembler "evsum4bua" } } */
+/* { dg-final { scan-assembler "evsum4buaaw" } } */
+/* { dg-final { scan-assembler "evsumws" } } */
+/* { dg-final { scan-assembler "evsumwsa" } } */
+/* { dg-final { scan-assembler "evsumwsaa" } } */
+/* { dg-final { scan-assembler "evsumwu" } } */
+/* { dg-final { scan-assembler "evsumwua" } } */
+/* { dg-final { scan-assembler "evsumwuaa" } } */
+/* { dg-final { scan-assembler "evswapbhilo" } } */
+/* { dg-final { scan-assembler "evswapblohi" } } */
+/* { dg-final { scan-assembler "evswaphe" } } */
+/* { dg-final { scan-assembler "evswaphhi" } } */
+/* { dg-final { scan-assembler "evswaphhilo" } } */
+/* { dg-final { scan-assembler "evswaphlo" } } */
+/* { dg-final { scan-assembler "evswaphlohi" } } */
+/* { dg-final { scan-assembler "evswapho" } } */
+/* { dg-final { scan-assembler "evunpkhibsi" } } */
+/* { dg-final { scan-assembler "evunpkhibui" } } */
+/* { dg-final { scan-assembler "evunpkhihf" } } */
+/* { dg-final { scan-assembler "evunpkhihsi" } } */
+/* { dg-final { scan-assembler "evunpkhihui" } } */
+/* { dg-final { scan-assembler "evunpkhiwgsf" } } */
+/* { dg-final { scan-assembler "evunpklobsi" } } */
+/* { dg-final { scan-assembler "evunpklobui" } } */
+/* { dg-final { scan-assembler "evunpklohf" } } */
+/* { dg-final { scan-assembler "evunpklohsi" } } */
+/* { dg-final { scan-assembler "evunpklohui" } } */
+/* { dg-final { scan-assembler "evunpklowgsf" } } */
+/* { dg-final { scan-assembler "evxtrb" } } */
+/* { dg-final { scan-assembler "evxtrd" } } */
+/* { dg-final { scan-assembler "evxtrh" } } */
+/* { dg-final { scan-assembler "evfsaddsub" } } */
+/* { dg-final { scan-assembler "evfsaddsubx" } } */
+/* { dg-final { scan-assembler "evfsaddx" } } */
+/* { dg-final { scan-assembler "evfscfh" } } */
+/* { dg-final { scan-assembler "evfscth" } } */
+/* { dg-final { scan-assembler "evfsdiff" } } */
+/* { dg-final { scan-assembler "evfsdiffsum" } } */
+/* { dg-final { scan-assembler "evfsmax" } } */
+/* { dg-final { scan-assembler "evfsmin" } } */
+/* { dg-final { scan-assembler "evfsmule" } } */
+/* { dg-final { scan-assembler "evfsmulo" } } */
+/* { dg-final { scan-assembler "evfsmulx" } } */
+/* { dg-final { scan-assembler "evfssqrt" } } */
+/* { dg-final { scan-assembler "evfssubadd" } } */
+/* { dg-final { scan-assembler "evfssubaddx" } } */
+/* { dg-final { scan-assembler "evfssubx" } } */
+/* { dg-final { scan-assembler "evfssum" } } */
+/* { dg-final { scan-assembler "evfssumdiff" } } */
+/* { dg-final { scan-assembler "evsel" } } */
+/* { dg-final { scan-assembler "evcmpgtds" } } */
+/* { dg-final { scan-assembler "evcmpgtdu" } } */
+/* { dg-final { scan-assembler "evcmpltds" } } */
+/* { dg-final { scan-assembler "evcmpltdu" } } */
+/* { dg-final { scan-assembler "evcmpeqd" } } */
+
+#ifdef __SPE__
+/* CMPE200GCC-3 -mspe2 needs to define __SPE__. We test for this using the test bellow */
+#warning SPE builtin macro is defined /* { dg-message "SPE builtin macro is defined" } */
+#endif
+
+#ifndef __SPE2__
+#error __SPE2__ macro not defined
+#endif
+
+#include <spe.h>
+
+#define SIMM5  -16
+#define UIMM2  3
+#define UIMM3  7
+#define UIMM4  15
+#define UIMM5  31
+
+void use_builtins ()
+{
+  /* input variables */
+  __ev64_opaque__ * volatile evp;
+  unsigned char   * volatile ucp;
+  unsigned int    * volatile uip;
+  unsigned short  * volatile usp;
+  __ev64_opaque__   volatile i_eva, i_evb, i_evc, i_evd;
+  int               volatile i_int;
+
+  /* outputs variables */
+  __ev64_opaque__   volatile o_v64;
+  int               volatile o_int;
+
+  o_v64 = __builtin_spe2_circinc           (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evabsb            (i_eva);
+  o_v64 = __builtin_spe2_evabsbs           (i_eva);
+  o_v64 = __builtin_spe2_evabsd            (i_eva);
+  o_v64 = __builtin_spe2_evabsdifsb        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evabsdifsh        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evabsdifsw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evabsdifub        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evabsdifuh        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evabsdifuw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evabsds           (i_eva);
+  o_v64 = __builtin_spe2_evabsh            (i_eva);
+  o_v64 = __builtin_spe2_evabshs           (i_eva);
+  o_v64 = __builtin_spe2_evabss            (i_eva);
+  o_v64 = __builtin_spe2_evadd2subf2h      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evadd2subf2hss    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsmiaa        (i_eva);
+  o_v64 = __builtin_spe2_evaddb            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddbss          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddbus          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddd            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evadddss          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evadddus          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddh            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhhisw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhhiuw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhlosw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhlouw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhss          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhus          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhx           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhxss         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddhxus         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddib           (i_eva, UIMM5);
+  o_v64 = __builtin_spe2_evaddih           (i_eva, UIMM5);
+
+  o_v64 = __builtin_spe2_evaddssiaa        (i_eva);
+
+  o_v64 = __builtin_spe2_evaddsubfh        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfhss      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfhx       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfhxss     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfwss      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfwx       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddsubfwxss     (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evaddusiaa        (i_eva);
+
+  o_v64 = __builtin_spe2_evaddwegsf        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwegsi        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwogsf        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwogsi        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwss          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwus          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwx           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwxss         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evaddwxus         (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evavgbs           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgbsr          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgbu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgbur          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgds           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgdsr          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgdu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgdur          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavghs           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavghsr          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavghu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavghur          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgws           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgwsr          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgwu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evavgwur          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evclrbe           (i_eva, UIMM4);
+  o_v64 = __builtin_spe2_evclrbo           (i_eva, UIMM4);
+  o_v64 = __builtin_spe2_evclrh            (i_eva, UIMM4);
+
+  o_v64 = __builtin_spe2_evcntlsh          (i_eva);
+
+  o_v64 = __builtin_spe2_evcntlzh          (i_eva);
+
+  o_v64 = __builtin_spe2_evdiff2his        (i_eva);
+  o_v64 = __builtin_spe2_evdiff2hisa       (i_eva);
+  o_v64 = __builtin_spe2_evdiff2hisaaw     (i_eva);
+  o_v64 = __builtin_spe2_evdivs            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdivu            (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evdivwsf          (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evdivwuf          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlveb           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlveh           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlveob          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlveoh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlvob           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlvoeb          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlvoeh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdlvoh           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmf     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmfa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmfaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hgasmi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmiaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasmiaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hgasumi    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasumia   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasumiaa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgasumiaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hgaumi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgaumia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgaumiaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgaumiaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hgssmf     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgssmfa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgssmfaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgssmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hgssmi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgssmia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgssmiaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hgssmiaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hxgasmf    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgasmfa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgasmfaa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgasmfaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hxgasmi    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgasmia   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgasmiaa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgasmiaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hxgssmf    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgssmfa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgssmfaa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgssmfaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotp4hxgssmi    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgssmia   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgssmiaa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotp4hxgssmiaa3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpbasmi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbasmia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbasmiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbasmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpbasumi      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbasumia     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbasumiaaw   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbasumiaaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpbaumi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbaumia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbaumiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpbaumiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphasmi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasmia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasmiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphassf       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassfa      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassfaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassfaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphassfr      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassfra     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassfraaw   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassfraaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphassi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphassiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphasumi      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasumia     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasumiaaw   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasumiaaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphasusi      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasusia     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasusiaaw   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphasusiaaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphaumi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphaumia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphaumiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphaumiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphausi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphausia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphausiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphausiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphihcsmi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcsmia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcsmiaaw  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcsmiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphihcssf     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssfa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssfaaw  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssfaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphihcssfr    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssfra   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssfraaw (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssfraaw3(i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphihcssi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssiaaw  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphihcssiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphssmi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphssmia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphssmiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphssmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphsssf       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssfa      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssfaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssfaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotphsssfr      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssfra     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssfraaw   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssfraaw3  (i_eva, i_evb, i_evc);
+
+  o_v64 = __builtin_spe2_evdotphsssiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotphsssiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotplohcsmi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcsmia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcsmiaaw  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcsmiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotplohcssf     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssfa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssfaaw  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssfaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotplohcssfr    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssfra   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssfraaw (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssfraaw3(i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotplohcssi     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssia    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssiaaw  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotplohcssiaaw3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwasmi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasmia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasmiaa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasmiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwassi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwassia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwassiaa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwassiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwasumi      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasumia     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasumiaa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasumiaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwasusi      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasusia     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasusiaa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwasusiaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwaumi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwaumia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwaumiaa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwaumiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwausi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwausia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwausiaa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwausiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwcsmi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcsmia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcsmiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcsmiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwcssf       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssfa      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssfaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssfaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwcssfr      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssfra     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssfraaw   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssfraaw3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwcssi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssiaaw    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwcssiaaw3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwgasmf      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgasmfa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgasmfaa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgasmfaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwgasmfr     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgasmfra    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgasmfraa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgasmfraa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwgssmf      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgssmfa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgssmfaa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgssmfaa3   (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwgssmfr     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgssmfra    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgssmfraa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwgssmfraa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwssmi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwssmia      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwssmiaa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwssmiaa3    (i_eva, i_evb, i_evc);
+
+  o_v64 = __builtin_spe2_evdotpwsssiaa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwsssiaa3    (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwxgasmf     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgasmfa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgasmfaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgasmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwxgasmfr    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgasmfra   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgasmfraa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgasmfraa3 (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwxgssmf     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgssmfa    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgssmfaa   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgssmfaa3  (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evdotpwxgssmfr    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgssmfra   (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgssmfraa  (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evdotpwxgssmfraa3 (i_eva, i_evb, i_evc);
+
+  o_v64 = __builtin_spe2_evextsbh          (i_eva);
+
+  o_v64 = __builtin_spe2_evextsw           (i_eva);
+  o_v64 = __builtin_spe2_evextzb           (i_eva);
+
+  o_v64 = __builtin_spe2_evinsb            (i_eva, i_evb, UIMM3, UIMM3);
+  o_v64 = __builtin_spe2_evinsh            (i_eva, i_evb, UIMM2, UIMM2);
+
+  o_v64 = __builtin_spe2_evilveh           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilveoh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilvhih          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilvhiloh        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilvloh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilvlohih        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilvoeh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evilvoh           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evlbbsplatb       (ucp, UIMM5);
+  o_v64 = __builtin_spe2_evlbbsplatbu      (ucp, UIMM5);
+  o_v64 = __builtin_spe2_evlbbsplatbx      (ucp, i_int);
+  o_v64 = __builtin_spe2_evlbbsplatbmx     (ucp, i_int);
+  o_v64 = __builtin_spe2_evldb             (evp, UIMM5);
+  o_v64 = __builtin_spe2_evldbu            (evp, UIMM5);
+  o_v64 = __builtin_spe2_evldbx            (evp, i_int);
+  o_v64 = __builtin_spe2_evldbmx           (evp, i_int);
+
+  o_v64 = __builtin_spe2_evlddu            (evp, UIMM5);
+  o_v64 = __builtin_spe2_evlddmx           (evp, i_int);
+
+  o_v64 = __builtin_spe2_evldhu            (evp, UIMM5);
+  o_v64 = __builtin_spe2_evldhmx           (evp, i_int);
+
+  o_v64 = __builtin_spe2_evldwu            (evp, UIMM5);
+  o_v64 = __builtin_spe2_evldwmx           (evp, i_int);
+
+  o_v64 = __builtin_spe2_evlhhesplatu      (usp, UIMM5);
+  o_v64 = __builtin_spe2_evlhhesplatmx     (usp, i_int);
+
+  o_v64 = __builtin_spe2_evlhhossplatu     (usp, UIMM5);
+  o_v64 = __builtin_spe2_evlhhossplatmx    (usp, i_int);
+
+  o_v64 = __builtin_spe2_evlhhousplatu     (usp, UIMM5);
+  o_v64 = __builtin_spe2_evlhhousplatmx    (usp, i_int);
+  o_v64 = __builtin_spe2_evlhhsplath       (usp, UIMM5);
+  o_v64 = __builtin_spe2_evlhhsplathu      (usp, UIMM5);
+  o_v64 = __builtin_spe2_evlhhsplathx      (usp, i_int);
+  o_v64 = __builtin_spe2_evlhhsplathmx     (usp, i_int);
+
+  o_v64 = __builtin_spe2_evlvsl            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evlvsr            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evlwbe            (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbeu           (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbex           (uip, i_int);
+  o_v64 = __builtin_spe2_evlwbemx          (uip, i_int);
+  o_v64 = __builtin_spe2_evlwbos           (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbosu          (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbosx          (uip, i_int);
+  o_v64 = __builtin_spe2_evlwbosmx         (uip, i_int);
+  o_v64 = __builtin_spe2_evlwbou           (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbouu          (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwboux          (uip, i_int);
+  o_v64 = __builtin_spe2_evlwboumx         (uip, i_int);
+  o_v64 = __builtin_spe2_evlwbsplatw       (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbsplatwu      (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwbsplatwx      (uip, i_int);
+  o_v64 = __builtin_spe2_evlwbsplatwmx     (uip, i_int);
+
+  o_v64 = __builtin_spe2_evlwheu           (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwhemx          (uip, i_int);
+
+  o_v64 = __builtin_spe2_evlwhosu          (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwhosmx         (uip, i_int);
+
+  o_v64 = __builtin_spe2_evlwhouu          (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwhoumx         (uip, i_int);
+
+  o_v64 = __builtin_spe2_evlwhsplatu       (uip, UIMM5);
+
+  o_v64 = __builtin_spe2_evlwhsplatw       (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwhsplatwu      (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwhsplatwx      (uip, i_int);
+  o_v64 = __builtin_spe2_evlwhsplatwmx     (uip, i_int);
+  o_v64 = __builtin_spe2_evlwhsplatmx      (uip, i_int);
+
+  o_v64 = __builtin_spe2_evlwwsplatu       (uip, UIMM5);
+  o_v64 = __builtin_spe2_evlwwsplatmx      (uip, i_int);
+
+  o_v64 = __builtin_spe2_evmar             ();
+  o_v64 = __builtin_spe2_evmaxbpsh         (i_eva);
+  o_v64 = __builtin_spe2_evmaxbpuh         (i_eva);
+  o_v64 = __builtin_spe2_evmaxbs           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxbu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxds           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxdu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxhpsw         (i_eva);
+  o_v64 = __builtin_spe2_evmaxhpuw         (i_eva);
+  o_v64 = __builtin_spe2_evmaxhs           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxhu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxmagws        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxwpsd         (i_eva);
+  o_v64 = __builtin_spe2_evmaxwpud         (i_eva);
+  o_v64 = __builtin_spe2_evmaxws           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmaxwu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesmi          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesmia         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesmiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesmianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbessiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbessianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesumi         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesumia        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesumiaah      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesumianh      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesusiaah      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbesusianh      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbeumi          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbeumia         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbeumiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbeumianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbeusiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbeusianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosmi          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosmia         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosmiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosmianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbossiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbossianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosumi         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosumia        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosumiaah      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosumianh      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosusiaah      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbosusianh      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmboumi          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmboumia         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmboumiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmboumianh       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbousiaah       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmbousianh       (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmhesumi         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhesumia        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhesumiaaw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhesumianw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhesusiaaw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhesusianw      (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmhosumi         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhosumia        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhosumiaaw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhosumianw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhosusiaaw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhosusianw      (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmhssf           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhssfr          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhssi           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhsusi          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhumi           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmhusi           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminbpsh         (i_eva);
+  o_v64 = __builtin_spe2_evminbpuh         (i_eva);
+  o_v64 = __builtin_spe2_evminbs           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminbu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminds           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmindu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminhpsw         (i_eva);
+  o_v64 = __builtin_spe2_evminhpuw         (i_eva);
+  o_v64 = __builtin_spe2_evminhs           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminhu           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminwpsd         (i_eva);
+  o_v64 = __builtin_spe2_evminwpud         (i_eva);
+  o_v64 = __builtin_spe2_evminws           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evminwu           (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmwehgsmf        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfa       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfaa      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfan      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfr       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfra      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfraa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwehgsmfran     (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmwhssfaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwhssfaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwhssfanw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwhssfanw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwhssfr         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwhssfra        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwhssfraaw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwhssfraaw3     (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwhssfranw      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwhssfranw3     (i_eva, i_evb, i_evc);
+
+  o_v64 = __builtin_spe2_evmwlsmiaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlsmiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwlsmianw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlsmianw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwlssiaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlssiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwlssianw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlssianw3      (i_eva, i_evb, i_evc);
+
+  o_v64 = __builtin_spe2_evmwlumiaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlumiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwlumianw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlumianw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwlusiaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlusiaaw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwlusianw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwlusianw3      (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evmwohgsmf        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfa       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfaa      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfan      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfr       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfra      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfraa     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwohgsmfran     (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmwssiaa         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwssian         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwssiw          (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evmwusiaa         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwusian         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evmwusiw          (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evnegb            (i_eva);
+  o_v64 = __builtin_spe2_evnegbo           (i_eva);
+  o_v64 = __builtin_spe2_evnegbos          (i_eva);
+  o_v64 = __builtin_spe2_evnegbs           (i_eva);
+  o_v64 = __builtin_spe2_evnegd            (i_eva);
+  o_v64 = __builtin_spe2_evnegds           (i_eva);
+  o_v64 = __builtin_spe2_evnegh            (i_eva);
+  o_v64 = __builtin_spe2_evnegho           (i_eva);
+  o_v64 = __builtin_spe2_evneghos          (i_eva);
+  o_v64 = __builtin_spe2_evneghs           (i_eva);
+  o_v64 = __builtin_spe2_evnegs            (i_eva);
+  o_v64 = __builtin_spe2_evnegwo           (i_eva);
+  o_v64 = __builtin_spe2_evnegwos          (i_eva);
+
+  o_v64 = __builtin_spe2_evperm            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evperm2           (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evperm3           (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evpksdshefrs      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpksdswfrs       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpksdsws         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkshsbs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkshubs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswgshefrs     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswgswfrs      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswshfrs       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswshilvfrs    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswshilvs      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswshs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkswuhs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkuduws         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkuhubs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpkuwuhs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evpopcntb         (i_eva);
+  o_v64 = __builtin_spe2_evrlb             (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evrlbi            (i_eva, UIMM3);
+  o_v64 = __builtin_spe2_evrlh             (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evrlhi            (i_eva, UIMM4);
+
+  o_v64 = __builtin_spe2_evrnddnw          (i_eva);
+  o_v64 = __builtin_spe2_evrnddnwss        (i_eva);
+  o_v64 = __builtin_spe2_evrnddnwus        (i_eva);
+  o_v64 = __builtin_spe2_evrnddw           (i_eva);
+  o_v64 = __builtin_spe2_evrnddwss         (i_eva);
+  o_v64 = __builtin_spe2_evrnddwus         (i_eva);
+  o_v64 = __builtin_spe2_evrndhb           (i_eva);
+  o_v64 = __builtin_spe2_evrndhbss         (i_eva);
+  o_v64 = __builtin_spe2_evrndhbus         (i_eva);
+  o_v64 = __builtin_spe2_evrndhnb          (i_eva);
+  o_v64 = __builtin_spe2_evrndhnbss        (i_eva);
+  o_v64 = __builtin_spe2_evrndhnbus        (i_eva);
+  o_v64 = __builtin_spe2_evrndwh           (i_eva);
+  o_v64 = __builtin_spe2_evrndwhss         (i_eva);
+  o_v64 = __builtin_spe2_evrndwhus         (i_eva);
+  o_v64 = __builtin_spe2_evrndwnh          (i_eva);
+  o_v64 = __builtin_spe2_evrndwnhss        (i_eva);
+  o_v64 = __builtin_spe2_evrndwnhus        (i_eva);
+  o_v64 = __builtin_spe2_evsad2sh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad2sha         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad2shaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad2uh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad2uha         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad2uhaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad4sb          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad4sba         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad4sbaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad4ub          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad4uba         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsad4ubaaw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsadsw           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsadswa          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsadswaa         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsaduw           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsaduwa          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsaduwaa         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsatsbub         (i_eva);
+  o_v64 = __builtin_spe2_evsatsdsw         (i_eva);
+  o_v64 = __builtin_spe2_evsatsduw         (i_eva);
+  o_v64 = __builtin_spe2_evsatshsb         (i_eva);
+  o_v64 = __builtin_spe2_evsatshub         (i_eva);
+  o_v64 = __builtin_spe2_evsatshuh         (i_eva);
+  o_v64 = __builtin_spe2_evsatswgsdf       (i_eva);
+  o_v64 = __builtin_spe2_evsatswsh         (i_eva);
+  o_v64 = __builtin_spe2_evsatswuh         (i_eva);
+  o_v64 = __builtin_spe2_evsatswuw         (i_eva);
+  o_v64 = __builtin_spe2_evsatubsb         (i_eva);
+  o_v64 = __builtin_spe2_evsatuduw         (i_eva);
+  o_v64 = __builtin_spe2_evsatuhsh         (i_eva);
+  o_v64 = __builtin_spe2_evsatuhub         (i_eva);
+  o_v64 = __builtin_spe2_evsatuwsw         (i_eva);
+  o_v64 = __builtin_spe2_evsatuwuh         (i_eva);
+
+  o_v64 = __builtin_spe2_evselbit          (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evselbitm0        (i_eva, i_evb, i_evc);
+  o_v64 = __builtin_spe2_evselbitm1        (i_eva, i_evb, i_evc);
+
+  o_v64 = __builtin_spe2_evseteqb          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evseteqb_rc       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evseteqh          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evseteqh_rc       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evseteqw          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evseteqw_rc       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtbs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtbs_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtbu         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtbu_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgths         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgths_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgthu         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgthu_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtws         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtws_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtwu         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetgtwu_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltbs         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltbs_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltbu         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltbu_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetlths         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetlths_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetlthu         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetlthu_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltws         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltws_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltwu         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsetltwu_rc      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsl              (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsli             (i_eva, UIMM5);
+  o_v64 = __builtin_spe2_evslb             (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evslbi            (i_eva, UIMM3);
+  o_v64 = __builtin_spe2_evslh             (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evslhi            (i_eva, UIMM4);
+  o_v64 = __builtin_spe2_evsloi            (i_eva, UIMM3);
+
+  o_v64 = __builtin_spe2_evsplatb          (i_eva, UIMM3);
+
+  o_v64 = __builtin_spe2_evsplatfia        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfib        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfiba       (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfibo       (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfiboa      (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfid        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfida       (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfih        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfiha       (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfiho       (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfihoa      (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfio        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatfioa       (SIMM5);
+  o_v64 = __builtin_spe2_evsplath          (i_eva, UIMM2);
+  o_v64 = __builtin_spe2_evsplatia         (SIMM5);
+  o_v64 = __builtin_spe2_evsplatib         (SIMM5);
+  o_v64 = __builtin_spe2_evsplatiba        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatibe        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatibea       (SIMM5);
+  o_v64 = __builtin_spe2_evsplatid         (SIMM5);
+  o_v64 = __builtin_spe2_evsplatida        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatie         (SIMM5);
+  o_v64 = __builtin_spe2_evsplatiea        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatih         (SIMM5);
+  o_v64 = __builtin_spe2_evsplatiha        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatihe        (SIMM5);
+  o_v64 = __builtin_spe2_evsplatihea       (SIMM5);
+  o_v64 = __builtin_spe2_evsrbis           (i_eva, UIMM3);
+  o_v64 = __builtin_spe2_evsrbiu           (i_eva, UIMM3);
+  o_v64 = __builtin_spe2_evsrbs            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsrbu            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsrhis           (i_eva, UIMM4);
+  o_v64 = __builtin_spe2_evsrhiu           (i_eva, UIMM4);
+  o_v64 = __builtin_spe2_evsrhs            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsrhu            (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsris            (i_eva, UIMM5);
+  o_v64 = __builtin_spe2_evsriu            (i_eva, UIMM5);
+  o_v64 = __builtin_spe2_evsrois           (i_eva, UIMM3);
+  o_v64 = __builtin_spe2_evsroiu           (i_eva, UIMM3);
+  o_v64 = __builtin_spe2_evsrs             (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsru             (i_eva, i_evb);
+
+          __builtin_spe2_evstdb            (i_eva, evp, UIMM5);
+          __builtin_spe2_evstdbu           (i_eva, evp, UIMM5);
+          __builtin_spe2_evstdbx           (i_eva, evp, i_int);
+          __builtin_spe2_evstdbmx          (i_eva, evp, i_int);
+
+          __builtin_spe2_evstddu           (i_eva, evp, UIMM5);
+          __builtin_spe2_evstddmx          (i_eva, evp, i_int);
+
+          __builtin_spe2_evstdhu           (i_eva, evp, UIMM5);
+          __builtin_spe2_evstdhmx          (i_eva, evp, i_int);
+
+          __builtin_spe2_evstdwu           (i_eva, evp, UIMM5);
+          __builtin_spe2_evstdwmx          (i_eva, evp, i_int);
+
+          __builtin_spe2_evsthb            (i_eva, usp, UIMM5);
+          __builtin_spe2_evsthbu           (i_eva, usp, UIMM5);
+          __builtin_spe2_evsthbx           (i_eva, usp, i_int);
+          __builtin_spe2_evsthbmx          (i_eva, usp, i_int);
+          __builtin_spe2_evstwb            (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwbu           (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwbx           (i_eva, uip, i_int);
+          __builtin_spe2_evstwbmx          (i_eva, uip, i_int);
+          __builtin_spe2_evstwbe           (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwbeu          (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwbex          (i_eva, uip, i_int);
+          __builtin_spe2_evstwbemx         (i_eva, uip, i_int);
+          __builtin_spe2_evstwbo           (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwbou          (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwbox          (i_eva, uip, i_int);
+          __builtin_spe2_evstwbomx         (i_eva, uip, i_int);
+
+          __builtin_spe2_evstwheu          (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwhemx         (i_eva, uip, i_int);
+
+          __builtin_spe2_evstwhou          (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwhomx         (i_eva, uip, i_int);
+
+          __builtin_spe2_evstwweu          (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwwemx         (i_eva, uip, i_int);
+
+          __builtin_spe2_evstwwou          (i_eva, uip, UIMM5);
+          __builtin_spe2_evstwwomx         (i_eva, uip, i_int);
+  o_v64 = __builtin_spe2_evsubf2add2h      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubf2add2hss    (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddh        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddhss      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddhx       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddhxss     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddw        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddwss      (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddwx       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfaddwxss     (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfb           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfbss         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfbus         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfd           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfdss         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfdus         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfh           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhhisw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhhiuw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhlosw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhlouw       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhss         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhus         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhx          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhxss        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfhxus        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfsmiaa       (i_eva);
+
+  o_v64 = __builtin_spe2_evsubfssiaa       (i_eva);
+
+  o_v64 = __builtin_spe2_evsubfusiaa       (i_eva);
+
+  o_v64 = __builtin_spe2_evsubfwegsf       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwegsi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwogsf       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwogsi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwss         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwus         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwx          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwxss        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubfwxus        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evsubifb          (i_eva, UIMM5);
+  o_v64 = __builtin_spe2_evsubifh          (i_eva, UIMM5);
+
+  o_v64 = __builtin_spe2_evsum2his         (i_eva);
+  o_v64 = __builtin_spe2_evsum2hisa        (i_eva);
+  o_v64 = __builtin_spe2_evsum2hisaaw      (i_eva);
+  o_v64 = __builtin_spe2_evsum2hs          (i_eva);
+  o_v64 = __builtin_spe2_evsum2hsa         (i_eva);
+  o_v64 = __builtin_spe2_evsum2hsaaw       (i_eva);
+  o_v64 = __builtin_spe2_evsum2hu          (i_eva);
+  o_v64 = __builtin_spe2_evsum2hua         (i_eva);
+  o_v64 = __builtin_spe2_evsum2huaaw       (i_eva);
+  o_v64 = __builtin_spe2_evsum4bs          (i_eva);
+  o_v64 = __builtin_spe2_evsum4bsa         (i_eva);
+  o_v64 = __builtin_spe2_evsum4bsaaw       (i_eva);
+  o_v64 = __builtin_spe2_evsum4bu          (i_eva);
+  o_v64 = __builtin_spe2_evsum4bua         (i_eva);
+  o_v64 = __builtin_spe2_evsum4buaaw       (i_eva);
+  o_v64 = __builtin_spe2_evsumws           (i_eva);
+  o_v64 = __builtin_spe2_evsumwsa          (i_eva);
+  o_v64 = __builtin_spe2_evsumwsaa         (i_eva);
+  o_v64 = __builtin_spe2_evsumwu           (i_eva);
+  o_v64 = __builtin_spe2_evsumwua          (i_eva);
+  o_v64 = __builtin_spe2_evsumwuaa         (i_eva);
+  o_v64 = __builtin_spe2_evswapbhilo       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswapblohi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswaphe          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswaphhi         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswaphhilo       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswaphlo         (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswaphlohi       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evswapho          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evunpkhibsi       (i_eva);
+  o_v64 = __builtin_spe2_evunpkhibui       (i_eva);
+  o_v64 = __builtin_spe2_evunpkhihf        (i_eva);
+  o_v64 = __builtin_spe2_evunpkhihsi       (i_eva);
+  o_v64 = __builtin_spe2_evunpkhihui       (i_eva);
+  o_v64 = __builtin_spe2_evunpkhiwgsf      (i_eva);
+  o_v64 = __builtin_spe2_evunpklobsi       (i_eva);
+  o_v64 = __builtin_spe2_evunpklobui       (i_eva);
+  o_v64 = __builtin_spe2_evunpklohf        (i_eva);
+  o_v64 = __builtin_spe2_evunpklohsi       (i_eva);
+  o_v64 = __builtin_spe2_evunpklohui       (i_eva);
+  o_v64 = __builtin_spe2_evunpklowgsf      (i_eva);
+
+  o_v64 = __builtin_spe2_evxtrb            (i_eva, UIMM3, UIMM3);
+  o_v64 = __builtin_spe2_evxtrd            (i_eva, i_evb, UIMM3);
+  o_v64 = __builtin_spe2_evxtrh            (i_eva, UIMM2, UIMM2);
+
+  o_v64 = __builtin_spe2_evfsaddsub        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfsaddsubx       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfsaddx          (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evfscfh           (i_eva);
+  o_v64 = __builtin_spe2_evfscth           (i_eva);
+
+  o_v64 = __builtin_spe2_evfsdiff          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfsdiffsum       (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evfsmax           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfsmin           (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evfsmule          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfsmulo          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfsmulx          (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evfssqrt          (i_eva);
+
+  o_v64 = __builtin_spe2_evfssubadd        (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfssubaddx       (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfssubx          (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfssum           (i_eva, i_evb);
+  o_v64 = __builtin_spe2_evfssumdiff       (i_eva, i_evb);
+
+  o_v64 = __builtin_spe2_evselect_eqd      (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __builtin_spe2_evselect_gtds     (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __builtin_spe2_evselect_gtdu     (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __builtin_spe2_evselect_ltds     (i_eva, i_evb, i_evc, i_evd);
+  o_v64 = __builtin_spe2_evselect_ltdu     (i_eva, i_evb, i_evc, i_evd);
+
+  o_int = __builtin_spe2_evcmpgtds         (__pred_any,   i_eva, i_evb);
+  o_int = __builtin_spe2_evcmpgtdu         (__pred_all,   i_eva, i_evb);
+  o_int = __builtin_spe2_evcmpltds         (__pred_upper, i_eva, i_evb);
+  o_int = __builtin_spe2_evcmpltdu         (__pred_lower, i_eva, i_evb);
+  o_int = __builtin_spe2_evcmpeqd          (__pred_any,   i_eva, i_evb);
+
+}
diff --git a/gcc/tree-core.h b/gcc/tree-core.h
index 40443d4..3c8c444 100644
--- a/gcc/tree-core.h
+++ b/gcc/tree-core.h
@@ -1493,7 +1493,7 @@ struct GTY(()) tree_function_decl {
      DECL_FUNCTION_CODE.  Otherwise unused.
      ???  The bitfield needs to be able to hold all target function
 	  codes as well.  */
-  ENUM_BITFIELD(built_in_function) function_code : 11;
+  ENUM_BITFIELD(built_in_function) function_code;
   ENUM_BITFIELD(built_in_class) built_in_class : 2;
 
   unsigned static_ctor_flag : 1;
