Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 1d665329f888406db14d1f705846e948 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RAM_behav xil_defaultlib.tb_RAM xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1292] randc variables cannot be used in distribution and solve-before [/home/yonn/vivado_project/20240522_RAM_SystemVerilog_Verification/20240522_RAM_SystemVerilog_Verification.srcs/sim_1/new/tb_RAM.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
