verilog xil_defaultlib  \
"../../../bd/MEM_Design/ip/MEM_Design_blk_mem_gen_0_0/sim/MEM_Design_blk_mem_gen_0_0.v" \
"../../../bd/MEM_Design/ip/MEM_Design_CADA_MEMControl_0_0/sim/MEM_Design_CADA_MEMControl_0_0.v" \
"../../../bd/MEM_Design/ip/MEM_Design_ArrayTop_0_0/sim/MEM_Design_ArrayTop_0_0.v" \
"../../../bd/MEM_Design/ip/MEM_Design_CADA_LaneSplit_0_0/sim/MEM_Design_CADA_LaneSplit_0_0.v" \
"../../../bd/MEM_Design/sim/MEM_Design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
