#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 10 11:57:50 2022
# Process ID: 30192
# Current directory: C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1
# Command line: vivado.exe -log Atelier2_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Atelier2_bd_wrapper.tcl
# Log file: C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/Atelier2_bd_wrapper.vds
# Journal file: C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Atelier2_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/Atelier2/ip_repo/myColorRegister_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/freed/Desktop/Atelier2/ip_repo/myColorRegister_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/Atelier2/ip_repo/myColorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/FichiersAtelier2/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/FichiersAtelier2/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/Atelier2/ip_repo/myColorRegister_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/freed/Desktop/Atelier2/ip_repo/myColorRegister_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/Atelier2/ip_repo/myColorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/FichiersAtelier2/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/freed/Desktop/FichiersAtelier2/tmds_v1_0'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1115.922 ; gain = 0.000
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
Command: synth_design -top Atelier2_bd_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.020 ; gain = 18.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_wrapper' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/hdl/Atelier2_bd_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'Atelier2_bd' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:14' bound to instance 'Atelier2_bd_i' of component 'Atelier2_bd' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/hdl/Atelier2_bd_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:50]
INFO: [Synth 8-3491] module 'Atelier2_bd_clk_wiz_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0.v:70' bound to instance 'clk_wiz_0' of component 'Atelier2_bd_clk_wiz_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:564]
INFO: [Synth 8-6157] synthesizing module 'Atelier2_bd_clk_wiz_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'Atelier2_bd_clk_wiz_0_0_clk_wiz' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'Atelier2_bd_clk_wiz_0_0_clk_wiz' (4#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Atelier2_bd_clk_wiz_0_0' (5#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0.v:70]
INFO: [Synth 8-3491] module 'Atelier2_bd_myColorRegister_0_1' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_myColorRegister_0_1/synth/Atelier2_bd_myColorRegister_0_1.vhd:56' bound to instance 'myColorRegister_0' of component 'Atelier2_bd_myColorRegister_0_1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:571]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_myColorRegister_0_1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_myColorRegister_0_1/synth/Atelier2_bd_myColorRegister_0_1.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myColorRegister_v1_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0.vhd:5' bound to instance 'U0' of component 'myColorRegister_v1_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_myColorRegister_0_1/synth/Atelier2_bd_myColorRegister_0_1.vhd:150]
INFO: [Synth 8-638] synthesizing module 'myColorRegister_v1_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myColorRegister_v1_0_S00_AXI' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0_S00_AXI.vhd:5' bound to instance 'myColorRegister_v1_0_S00_AXI_inst' of component 'myColorRegister_v1_0_S00_AXI' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'myColorRegister_v1_0_S00_AXI' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'myColorRegister_v1_0_S00_AXI' (6#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myColorRegister_v1_0' (7#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/7950/hdl/myColorRegister_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_myColorRegister_0_1' (8#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_myColorRegister_0_1/synth/Atelier2_bd_myColorRegister_0_1.vhd:84]
INFO: [Synth 8-3491] module 'Atelier2_bd_proc_sys_reset_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/synth/Atelier2_bd_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'Atelier2_bd_proc_sys_reset_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:597]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_proc_sys_reset_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/synth/Atelier2_bd_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/synth/Atelier2_bd_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (9#1) [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (10#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (11#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (12#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (13#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (14#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_proc_sys_reset_0_0' (15#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/synth/Atelier2_bd_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'Atelier2_bd_processing_system7_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'Atelier2_bd_processing_system7_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:610]
INFO: [Synth 8-6157] synthesizing module 'Atelier2_bd_processing_system7_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (16#1) [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (17#1) [C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (18#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:323]
INFO: [Synth 8-6155] done synthesizing module 'Atelier2_bd_processing_system7_0_0' (19#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/synth/Atelier2_bd_processing_system7_0_0.v:60]
INFO: [Synth 8-3491] module 'Atelier2_bd_rgb2dvi_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/synth/Atelier2_bd_rgb2dvi_0_0.vhd:56' bound to instance 'rgb2dvi_0' of component 'Atelier2_bd_rgb2dvi_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:678]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_rgb2dvi_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/synth/Atelier2_bd_rgb2dvi_0_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/rgb2dvi.vhd:62' bound to instance 'U0' of component 'rgb2dvi' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/synth/Atelier2_bd_rgb2dvi_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 3 - type: integer 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/ClockGen.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (20#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (21#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/ClockGen.vhd:90]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (21#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/SyncAsync.vhd:72]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 20 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 18.750000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'PLLE2_ADV' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/ClockGen.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (22#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (23#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (24#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (25#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/d57c/src/rgb2dvi.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_rgb2dvi_0_0' (26#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/synth/Atelier2_bd_rgb2dvi_0_0.vhd:71]
INFO: [Synth 8-3491] module 'Atelier2_bd_smartconnect_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/synth/Atelier2_bd_smartconnect_0_0.v:57' bound to instance 'smartconnect_0' of component 'Atelier2_bd_smartconnect_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:691]
INFO: [Synth 8-6157] synthesizing module 'Atelier2_bd_smartconnect_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/synth/Atelier2_bd_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_QN86CH' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1256]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_one_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_10d0_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (27#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_one_0' (28#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_10d0_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_10d0_psr0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_10d0_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_10d0_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (28#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (28#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_10d0_psr0_0' (29#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_10d0_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_10d0_psr0_0' is unconnected for instance 'psr0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1303]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_10d0_psr0_0' is unconnected for instance 'psr0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1303]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_10d0_psr0_0' is unconnected for instance 'psr0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1303]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_10d0_psr0_0' is unconnected for instance 'psr0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1303]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_10d0_psr0_0' has 10 connections declared, but only 6 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1303]
INFO: [Synth 8-638] synthesizing module 'bd_10d0_psr_aclk_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_10d0_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_10d0_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_10d0_psr_aclk_0' (30#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_10d0_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_10d0_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1310]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_10d0_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1310]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_10d0_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1310]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_10d0_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1310]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_10d0_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1310]
INFO: [Synth 8-638] synthesizing module 'bd_10d0_psr_aclk1_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_10d0_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_10d0_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_10d0_psr_aclk1_0' (31#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_10d0_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_10d0_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1317]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_10d0_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1317]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_10d0_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1317]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_10d0_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1317]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_10d0_psr_aclk1_0' has 10 connections declared, but only 6 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_QN86CH' (32#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1256]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_16CVGU2' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1622]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00e_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_10d0_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (33#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00e_0' (40#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_10d0_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_16CVGU2' (41#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1622]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1JNWDLI' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1923]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00arn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_10d0_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00arn_0' (51#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_10d0_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00awn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_10d0_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00awn_0' (52#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_10d0_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00bn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_10d0_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00bn_0' (53#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_10d0_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00rn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_10d0_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00rn_0' (54#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_10d0_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00wn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_10d0_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00wn_0' (55#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_10d0_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1JNWDLI' (56#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1923]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m00s2a_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_10d0_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m00s2a_0' (58#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_10d0_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_13TERZU' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:2219]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01e_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_10d0_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01e_0' (59#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_10d0_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_13TERZU' (60#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:2219]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_NQR34W' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:2520]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01arn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_10d0_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01arn_0' (61#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_10d0_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01awn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_10d0_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01awn_0' (62#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_10d0_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01bn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_10d0_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01bn_0' (63#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_10d0_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01rn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_10d0_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01rn_0' (64#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_10d0_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01wn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_10d0_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01wn_0' (65#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_10d0_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_NQR34W' (66#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:2520]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_m01s2a_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_10d0_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_m01s2a_0' (67#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_10d0_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_s00a2s_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_10d0_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_s00a2s_0' (69#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_10d0_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_7MQK8P' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:2816]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_s00mmu_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_10d0_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_s00mmu_0' (74#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_10d0_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_s00sic_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_10d0_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_s00sic_0' (77#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_10d0_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_s00tr_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_10d0_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_s00tr_0' (80#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_10d0_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_7MQK8P' (81#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:2816]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_3Y1MUB' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:3470]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_sarn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_10d0_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_sarn_0' (82#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_10d0_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_sawn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_10d0_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_sawn_0' (83#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_10d0_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_sbn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_10d0_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_sbn_0' (84#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_10d0_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_srn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_10d0_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_srn_0' (85#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_10d0_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_swn_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_10d0_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_swn_0' (86#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_10d0_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_3Y1MUB' (87#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:3470]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_S8Z4S7' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:3766]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_arinsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_10d0_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_arinsw_0' (90#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_10d0_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_aroutsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_10d0_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_aroutsw_0' (91#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_10d0_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_awinsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_10d0_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_awinsw_0' (92#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_10d0_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_awoutsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_10d0_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_awoutsw_0' (93#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_10d0_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_binsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_10d0_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_binsw_0' (94#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_10d0_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_boutsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_10d0_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_boutsw_0' (95#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_10d0_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_18XAEHB' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1326]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_arni_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_10d0_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (97#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (98#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_arni_0' (101#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_10d0_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_awni_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_10d0_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_awni_0' (102#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_10d0_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_bni_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_10d0_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (104#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_bni_0' (105#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_10d0_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_rni_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_10d0_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (105#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_rni_0' (106#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_10d0_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_wni_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_10d0_wni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (106#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_wni_0' (107#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_10d0_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_18XAEHB' (108#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:1326]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_rinsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_10d0_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_rinsw_0' (109#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_10d0_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_routsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_10d0_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_routsw_0' (110#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_10d0_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_winsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_10d0_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_winsw_0' (111#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_10d0_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_10d0_woutsw_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_10d0_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0_woutsw_0' (112#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_10d0_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_S8Z4S7' (113#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:3766]
INFO: [Synth 8-6155] done synthesizing module 'bd_10d0' (114#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/synth/bd_10d0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Atelier2_bd_smartconnect_0_0' (115#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/synth/Atelier2_bd_smartconnect_0_0.v:57]
INFO: [Synth 8-3491] module 'Atelier2_bd_testPatternGenerator_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_testPatternGenerator_0_0/synth/Atelier2_bd_testPatternGenerator_0_0.vhd:56' bound to instance 'testPatternGenerator_0' of component 'Atelier2_bd_testPatternGenerator_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:773]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_testPatternGenerator_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_testPatternGenerator_0_0/synth/Atelier2_bd_testPatternGenerator_0_0.vhd:70]
INFO: [Synth 8-3491] module 'testPatternGenerator' declared at 'C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/sources_1/imports/FichiersAtelier2/testPatternGenerator.vhd:34' bound to instance 'U0' of component 'testPatternGenerator' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_testPatternGenerator_0_0/synth/Atelier2_bd_testPatternGenerator_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'testPatternGenerator' [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/sources_1/imports/FichiersAtelier2/testPatternGenerator.vhd:48]
WARNING: [Synth 8-614] signal 'rstn' is read in the process but is not in the sensitivity list [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/sources_1/imports/FichiersAtelier2/testPatternGenerator.vhd:58]
WARNING: [Synth 8-614] signal 'i_colorDataA' is read in the process but is not in the sensitivity list [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/sources_1/imports/FichiersAtelier2/testPatternGenerator.vhd:103]
WARNING: [Synth 8-614] signal 'i_colorDataB' is read in the process but is not in the sensitivity list [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/sources_1/imports/FichiersAtelier2/testPatternGenerator.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'testPatternGenerator' (116#1) [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/sources_1/imports/FichiersAtelier2/testPatternGenerator.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_testPatternGenerator_0_0' (117#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_testPatternGenerator_0_0/synth/Atelier2_bd_testPatternGenerator_0_0.vhd:70]
INFO: [Synth 8-3491] module 'Atelier2_bd_v_axi4s_vid_out_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_axi4s_vid_out_0_0/synth/Atelier2_bd_v_axi4s_vid_out_0_0.v:58' bound to instance 'v_axi4s_vid_out_0' of component 'Atelier2_bd_v_axi4s_vid_out_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:785]
INFO: [Synth 8-6157] synthesizing module 'Atelier2_bd_v_axi4s_vid_out_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_axi4s_vid_out_0_0/synth/Atelier2_bd_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_11' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2108]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_ASYNC_CLK bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_INCLUDE_PIXEL_REPEAT bound to: 0 - type: integer 
	Parameter C_INCLUDE_PIXEL_REMAP_420 bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH_PIXEL_REMAP_420 bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_11_cdc_single' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:208]
	Parameter C_SYNC_FF bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (117#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_11_cdc_single' (118#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:208]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_11_coupler' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:295]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_ASYNC_CLK bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PIXELS_PER_CLOCK bound to: 1 - type: integer 
	Parameter C_COMPONENTS_PER_PIXEL bound to: 3 - type: integer 
	Parameter C_S_AXIS_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_NATIVE_COMPONENT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DO_TRIM bound to: 1'b0 
	Parameter C_DO_PAD bound to: 1'b0 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
	Parameter C_DIFF_COMPONENT_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_11_fifo_sync' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:136]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 27 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 27 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 27648 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 27648 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 27 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 27 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 27 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 27 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 27 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 27 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (119#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (120#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1902]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (121#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (122#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (122#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (122#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (122#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1854]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (123#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (124#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1947]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'XPM_FIFO_SYNC_INST' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
WARNING: [Synth 8-7023] instance 'XPM_FIFO_SYNC_INST' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:182]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_11_fifo_sync' (125#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:136]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_11_coupler' (126#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:295]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_11_sync' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:507]
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_VTG_MASTER_SLAVE bound to: 0 - type: integer 
	Parameter C_HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter C_SYNC_LOCK_THRESHOLD bound to: 4 - type: integer 
	Parameter C_SYNC_VTG_LAG_MAX bound to: 32'b00000000000000000000010000000000 
	Parameter C_SYNC_IDLE bound to: 4'b0000 
	Parameter C_SYNC_CALN_SOF_VTG bound to: 4'b0001 
	Parameter C_SYNC_CALN_SOF_FIFO bound to: 4'b0010 
	Parameter C_SYNC_FALN_EOL_LEADING bound to: 4'b0011 
	Parameter C_SYNC_FALN_EOL_LAGGING bound to: 4'b0100 
	Parameter C_SYNC_FALN_SOF_LEADING bound to: 4'b0101 
	Parameter C_SYNC_FALN_SOF_LAGGING bound to: 4'b0110 
	Parameter C_SYNC_FALN_ACTIVE bound to: 4'b0111 
	Parameter C_SYNC_FALN_LOCK bound to: 4'b1000 
	Parameter C_SYNC_LALN_EOL_LEADING bound to: 4'b1001 
	Parameter C_SYNC_LALN_EOL_LAGGING bound to: 4'b1010 
	Parameter C_SYNC_LALN_SOF_LEADING bound to: 4'b1011 
	Parameter C_SYNC_LALN_SOF_LAGGING bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:821]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:649]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_11_sync' (127#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:507]
INFO: [Synth 8-6157] synthesizing module 'v_axi4s_vid_out_v4_0_11_formatter' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1143]
	Parameter C_NATIVE_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_11_formatter' (128#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'v_axi4s_vid_out_v4_0_11' (129#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/1a1e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2108]
INFO: [Synth 8-6155] done synthesizing module 'Atelier2_bd_v_axi4s_vid_out_0_0' (130#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_axi4s_vid_out_0_0/synth/Atelier2_bd_v_axi4s_vid_out_0_0.v:58]
INFO: [Synth 8-3491] module 'Atelier2_bd_v_proc_ss_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/synth/Atelier2_bd_v_proc_ss_0_0.vhd:56' bound to instance 'v_proc_ss_0' of component 'Atelier2_bd_v_proc_ss_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:818]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_v_proc_ss_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/synth/Atelier2_bd_v_proc_ss_0_0.vhd:102]
INFO: [Synth 8-3491] module 'bd_c800' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:11' bound to instance 'U0' of component 'bd_c800' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/synth/Atelier2_bd_v_proc_ss_0_0.vhd:209]
INFO: [Synth 8-638] synthesizing module 'bd_c800' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:61]
INFO: [Synth 8-3491] module 'bd_c800_axis_fifo_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_7/synth/bd_c800_axis_fifo_0.v:58' bound to instance 'axis_fifo' of component 'bd_c800_axis_fifo_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:589]
INFO: [Synth 8-6157] synthesizing module 'bd_c800_axis_fifo_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_7/synth/bd_c800_axis_fifo_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_4_top' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/abd4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: common_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (131#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 24 - type: integer 
	Parameter P_TKEEP_INDX bound to: 27 - type: integer 
	Parameter P_TLAST_INDX bound to: 30 - type: integer 
	Parameter P_TID_INDX bound to: 31 - type: integer 
	Parameter P_TDEST_INDX bound to: 32 - type: integer 
	Parameter P_TUSER_INDX bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (132#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (133#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2339]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter TDATA_WIDTH bound to: 24 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 3 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001000000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001000000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825241648 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 10 - type: integer 
	Parameter TDATA_OFFSET bound to: 24 - type: integer 
	Parameter TSTRB_OFFSET bound to: 27 - type: integer 
	Parameter TKEEP_OFFSET bound to: 30 - type: integer 
	Parameter TID_OFFSET bound to: 31 - type: integer 
	Parameter TDEST_OFFSET bound to: 32 - type: integer 
	Parameter TUSER_OFFSET bound to: 33 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 34 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 34 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4063 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (134#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825241648 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 34816 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter READ_MODE_LL bound to: 1 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001000000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 34816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 34 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 34 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 34 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (134#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
INFO: [Synth 8-226] default block is never used [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1271]
INFO: [Synth 8-226] default block is never used [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (134#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (134#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (135#1) [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2339]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_4_top' (136#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/abd4/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-6155] done synthesizing module 'bd_c800_axis_fifo_0' (137#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_7/synth/bd_c800_axis_fifo_0.v:58]
INFO: [Synth 8-3491] module 'bd_c800_axis_register_slice_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_6/synth/bd_c800_axis_register_slice_0_0.v:57' bound to instance 'axis_register_slice_0' of component 'bd_c800_axis_register_slice_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:612]
INFO: [Synth 8-6157] synthesizing module 'bd_c800_axis_register_slice_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_6/synth/bd_c800_axis_register_slice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axis_register_slice' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ebcc/hdl/axis_register_slice_v1_1_vl_rfs.v:2838]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ebcc/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axisc_register_slice' (138#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ebcc/hdl/axis_register_slice_v1_1_vl_rfs.v:1936]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_22_axis_register_slice' (139#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ebcc/hdl/axis_register_slice_v1_1_vl_rfs.v:2838]
INFO: [Synth 8-6155] done synthesizing module 'bd_c800_axis_register_slice_0_0' (140#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_6/synth/bd_c800_axis_register_slice_0_0.v:57]
INFO: [Synth 8-3491] module 'bd_c800_hsc_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_c800_hsc_0.v:57' bound to instance 'hsc' of component 'bd_c800_hsc_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:635]
INFO: [Synth 8-6157] synthesizing module 'bd_c800_hsc_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_c800_hsc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_c800_hsc_0_v_hscaler' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_v_hscaler.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_c800_hsc_0_CTRL_s_axi' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_CTRL_s_axi.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 15'b000000000000000 
	Parameter ADDR_GIE bound to: 15'b000000000000100 
	Parameter ADDR_IER bound to: 15'b000000000001000 
	Parameter ADDR_ISR bound to: 15'b000000000001100 
	Parameter ADDR_HEIGHT_DATA_0 bound to: 15'b000000000010000 
	Parameter ADDR_HEIGHT_CTRL bound to: 15'b000000000010100 
	Parameter ADDR_WIDTHIN_DATA_0 bound to: 15'b000000000011000 
	Parameter ADDR_WIDTHIN_CTRL bound to: 15'b000000000011100 
	Parameter ADDR_WIDTHOUT_DATA_0 bound to: 15'b000000000100000 
	Parameter ADDR_WIDTHOUT_CTRL bound to: 15'b000000000100100 
	Parameter ADDR_COLORMODE_DATA_0 bound to: 15'b000000000101000 
	Parameter ADDR_COLORMODE_CTRL bound to: 15'b000000000101100 
	Parameter ADDR_PIXELRATE_DATA_0 bound to: 15'b000000000110000 
	Parameter ADDR_PIXELRATE_CTRL bound to: 15'b000000000110100 
	Parameter ADDR_COLORMODEOUT_DATA_0 bound to: 15'b000000000111000 
	Parameter ADDR_COLORMODEOUT_CTRL bound to: 15'b000000000111100 
	Parameter ADDR_HFLTCOEFF_BASE bound to: 15'b000100000000000 
	Parameter ADDR_HFLTCOEFF_HIGH bound to: 15'b000101111111111 
	Parameter ADDR_PHASESH_BASE bound to: 15'b100000000000000 
	Parameter ADDR_PHASESH_HIGH bound to: 15'b100111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 15 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 192 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_c800_hsc_0_CTRL_s_axi_ram' (141#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_CTRL_s_axi.v:629]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 640 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_c800_hsc_0_CTRL_s_axi_ram__parameterized0' (141#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_CTRL_s_axi.v:629]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_CTRL_s_axi.v:321]
INFO: [Synth 8-6155] done synthesizing module 'bd_c800_hsc_0_CTRL_s_axi' (142#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_CTRL_s_axi.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state20 bound to: 6'b100000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state9 bound to: 6'b100000 
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './bd_c800_hsc_0_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_c800_hsc_0_MultiPixStream2AXIvideo_mapComp.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-3491] module 'bd_c800_input_size_set_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_3/synth/bd_c800_input_size_set_0.v:58' bound to instance 'input_size_set' of component 'bd_c800_input_size_set_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:676]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_DEFAULT_TLAST bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SIGNAL_SET_XOR bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_ADD bound to: 32'b00000000000000000000000000000000 
	Parameter P_SIGNAL_SET_REM bound to: 32'b00000000000000000000000000000000 
	Parameter P_TLAST_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'bd_c800_reset_sel_axis_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_c800_reset_sel_axis_0.vhd:59' bound to instance 'reset_sel_axis' of component 'bd_c800_reset_sel_axis_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:699]
INFO: [Synth 8-638] synthesizing module 'bd_c800_reset_sel_axis_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_c800_reset_sel_axis_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_c800_reset_sel_axis_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (212#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (212#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (212#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (212#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (213#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (214#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (215#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (215#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (216#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (217#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'bd_c800_reset_sel_axis_0' (218#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_c800_reset_sel_axis_0.vhd:86]
INFO: [Synth 8-3491] module 'bd_c800_rst_axis_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/synth/bd_c800_rst_axis_0.vhd:59' bound to instance 'rst_axis' of component 'bd_c800_rst_axis_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:724]
INFO: [Synth 8-638] synthesizing module 'bd_c800_rst_axis_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/synth/bd_c800_rst_axis_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/synth/bd_c800_rst_axis_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized3' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Programs/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (218#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized3' (218#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_c800_rst_axis_0' (219#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/synth/bd_c800_rst_axis_0.vhd:74]
INFO: [Synth 8-3491] module 'bd_c800_smartconnect_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_0/synth/bd_c800_smartconnect_0_0.v:57' bound to instance 'smartconnect_0' of component 'bd_c800_smartconnect_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:737]
INFO: [Synth 8-638] synthesizing module 'bd_47db_psr_aclk_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/synth/bd_47db_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/synth/bd_47db_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_47db_psr_aclk_0' (221#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/synth/bd_47db_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_47db_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:1583]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_47db_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:1583]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_47db_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:1583]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_47db_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:1583]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_47db_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:1583]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_47db_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:4137]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_47db_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:4137]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_47db_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/synth/bd_47db.v:4137]
INFO: [Synth 8-3491] module 'bd_c800_vsc_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_1/synth/bd_c800_vsc_0.v:57' bound to instance 'vsc' of component 'bd_c800_vsc_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:819]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 12'b000000000000 
	Parameter ADDR_GIE bound to: 12'b000000000100 
	Parameter ADDR_IER bound to: 12'b000000001000 
	Parameter ADDR_ISR bound to: 12'b000000001100 
	Parameter ADDR_HEIGHTIN_DATA_0 bound to: 12'b000000010000 
	Parameter ADDR_HEIGHTIN_CTRL bound to: 12'b000000010100 
	Parameter ADDR_WIDTH_DATA_0 bound to: 12'b000000011000 
	Parameter ADDR_WIDTH_CTRL bound to: 12'b000000011100 
	Parameter ADDR_HEIGHTOUT_DATA_0 bound to: 12'b000000100000 
	Parameter ADDR_HEIGHTOUT_CTRL bound to: 12'b000000100100 
	Parameter ADDR_LINERATE_DATA_0 bound to: 12'b000000101000 
	Parameter ADDR_LINERATE_CTRL bound to: 12'b000000101100 
	Parameter ADDR_COLORMODE_DATA_0 bound to: 12'b000000110000 
	Parameter ADDR_COLORMODE_CTRL bound to: 12'b000000110100 
	Parameter ADDR_VFLTCOEFF_BASE bound to: 12'b100000000000 
	Parameter ADDR_VFLTCOEFF_HIGH bound to: 12'b101111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 12 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 192 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_c800_vsc_0_CTRL_s_axi.v:269]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state8 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state10 bound to: 9'b100000000 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-3876] $readmem data file './bd_c800_vsc_0_v_vcresampler_core_linebuf_c_val_V_2_rom.dat' is read successfully [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_1/hdl/verilog/bd_c800_vsc_0_v_vcresampler_core_linebuf_c_val_V_2.v:21]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state4 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state16 bound to: 6'b100000 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-3491] module 'bd_c800_xlslice_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_8/synth/bd_c800_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'bd_c800_xlslice_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:860]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bd_c800_xlslice_1_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_9/synth/bd_c800_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'bd_c800_xlslice_1_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:865]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_c800' (339#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/synth/bd_c800.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_v_proc_ss_0_0' (340#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/synth/Atelier2_bd_v_proc_ss_0_0.vhd:102]
INFO: [Synth 8-3491] module 'Atelier2_bd_v_tc_0_0' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_tc_0_0/synth/Atelier2_bd_v_tc_0_0.vhd:59' bound to instance 'v_tc_0' of component 'Atelier2_bd_v_tc_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:862]
INFO: [Synth 8-638] synthesizing module 'Atelier2_bd_v_tc_0_0' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_tc_0_0/synth/Atelier2_bd_v_tc_0_0.vhd:75]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ipshared/cd2e/hdl/v_tc_v6_2_vh_rfs.vhd:7343' bound to instance 'U0' of component 'v_tc' [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_tc_0_0/synth/Atelier2_bd_v_tc_0_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_v_tc_0_0' (345#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_tc_0_0/synth/Atelier2_bd_v_tc_0_0.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd' (346#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/synth/Atelier2_bd.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Atelier2_bd_wrapper' (347#1) [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/hdl/Atelier2_bd_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1580.301 ; gain = 464.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1601.512 ; gain = 485.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1601.512 ; gain = 485.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1842.477 ; gain = 7.840
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/Atelier2_bd_processing_system7_0_0.xdc] for cell 'Atelier2_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/Atelier2_bd_processing_system7_0_0.xdc] for cell 'Atelier2_bd_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_processing_system7_0_0/Atelier2_bd_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0_board.xdc] for cell 'Atelier2_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0_board.xdc] for cell 'Atelier2_bd_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0.xdc] for cell 'Atelier2_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0.xdc] for cell 'Atelier2_bd_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_clk_wiz_0_0/Atelier2_bd_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/Atelier2_bd_proc_sys_reset_0_0_board.xdc] for cell 'Atelier2_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/Atelier2_bd_proc_sys_reset_0_0_board.xdc] for cell 'Atelier2_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/Atelier2_bd_proc_sys_reset_0_0.xdc] for cell 'Atelier2_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_proc_sys_reset_0_0/Atelier2_bd_proc_sys_reset_0_0.xdc] for cell 'Atelier2_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'Atelier2_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'Atelier2_bd_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/bd_47db_psr_aclk_0_board.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/bd_47db_psr_aclk_0_board.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/bd_47db_psr_aclk_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_1/ip/ip_1/bd_47db_psr_aclk_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/bd_c800_rst_axis_0_board.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/bd_c800_rst_axis_0_board.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/bd_c800_rst_axis_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_4/bd_c800_rst_axis_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/bd_c800_reset_sel_axis_0_board.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/bd_c800_reset_sel_axis_0_board.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/bd_c800_reset_sel_axis_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_5/bd_c800_reset_sel_axis_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_10d0_psr0_0_board.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_10d0_psr0_0_board.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_10d0_psr0_0.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_10d0_psr0_0.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/bd_10d0_psr_aclk_0_board.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/bd_10d0_psr_aclk_0_board.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/bd_10d0_psr_aclk_0.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_2/bd_10d0_psr_aclk_0.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/bd_10d0_psr_aclk1_0_board.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/bd_10d0_psr_aclk1_0_board.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/bd_10d0_psr_aclk1_0.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_smartconnect_0_0/bd_0/ip/ip_3/bd_10d0_psr_aclk1_0.xdc] for cell 'Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_tc_0_0/Atelier2_bd_v_tc_0_0_clocks.xdc] for cell 'Atelier2_bd_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_tc_0_0/Atelier2_bd_v_tc_0_0_clocks.xdc] for cell 'Atelier2_bd_i/v_tc_0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_axi4s_vid_out_0_0/Atelier2_bd_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'Atelier2_bd_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_axi4s_vid_out_0_0/Atelier2_bd_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'Atelier2_bd_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'Atelier2_bd_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'Atelier2_bd_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_1/bd_c800_vsc_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_1/bd_c800_vsc_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/bd_c800_hsc_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_2/bd_c800_hsc_0.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst'
Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_6/bd_c800_axis_register_slice_0_0_clocks.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.gen/sources_1/bd/Atelier2_bd/ip/Atelier2_bd_v_proc_ss_0_0/bd_0/ip/ip_6/bd_c800_axis_register_slice_0_0_clocks.xdc] for cell 'Atelier2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Programs/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Atelier2_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Atelier2_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2281.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  FDR => FDRE: 84 instances
  SRL16 => SRL16E: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2281.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/processing_system7_0/inst. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 346).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/clk_wiz_0/inst. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 349).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/proc_sys_reset_0/U0. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 357).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_tc_0/U0. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 363).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_axi4s_vid_out_0/inst. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 366).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/rgb2dvi_0/U0. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 369).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 463).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 466).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/rst_axis/U0. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 471).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 477).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst. (constraint file  C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/dont_touch.xdc, line 485).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/rgb2dvi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/vsc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/hsc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/input_size_set. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/rst_axis. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/axis_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/myColorRegister_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/testPatternGenerator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_reg_fifo_async.inst_reg_fifo_async /\gen_xpm_cdc_handshake_array[0].inst_cdc_handshake /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_tc_0/U0/xpm_cdc_single_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Atelier2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/\generate_sync_fifo.FIFO_INST /XPM_FIFO_SYNC_INST. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'testPatternGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_11_sync'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              110
*
              SM_WR_IDLE |                            00010 |                              000
              SM_WR_FULL |                            00100 |                              011
              SM_WR_WAIT |                            01000 |                              010
                  iSTATE |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              SM_RD_IDLE |                              001 |                               10
             SM_RD_VALID |                              010 |                               00
              SM_RD_WAIT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'sc_node_v1_0_12_reg_fifo_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                              001 |                               00
               streaming |                              010 |                               01
                     eol |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'testPatternGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                             0001 |                             0000
     C_SYNC_CALN_SOF_VTG |                             1000 |                             0001
    C_SYNC_CALN_SOF_FIFO |                             0100 |                             0010
      C_SYNC_FALN_ACTIVE |                             0010 |                             0111
 C_SYNC_FALN_EOL_LEADING |                             0000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                             0011 |                             0100
 C_SYNC_FALN_SOF_LEADING |                             1001 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                             1010 |                             0110
        C_SYNC_FALN_LOCK |                             1011 |                             1000
 C_SYNC_LALN_EOL_LEADING |                             1100 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                             0111 |                             1010
 C_SYNC_LALN_SOF_LEADING |                             0110 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                             0101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'v_axi4s_vid_out_v4_0_11_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-3971] The signal "bd_c800_hsc_0_CTRL_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "bd_c800_hsc_0_CTRL_s_axi_ram__parameterized0:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-3971] The signal "bd_c800_vsc_0_CTRL_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (bd_c800_hsc_0_regslice_both__parameterized1) to 'Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'
INFO: [Synth 8-223] decloning instance 'Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_id_V_U' (bd_c800_vsc_0_regslice_both__parameterized1) to 'Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 7     
	   4 Input   11 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 15    
	   4 Input   10 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 7     
	   4 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 11    
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 53    
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 9     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 31    
	   3 Input    1 Bit       Adders := 18    
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 252   
+---Registers : 
	             2178 Bit    Registers := 4     
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 4     
	              148 Bit    Registers := 2     
	               76 Bit    Registers := 1     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 5     
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 30    
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 26    
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 36    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 25    
	               15 Bit    Registers := 9     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 26    
	               11 Bit    Registers := 44    
	               10 Bit    Registers := 37    
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 247   
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 73    
	                3 Bit    Registers := 171   
	                2 Bit    Registers := 121   
	                1 Bit    Registers := 1168  
+---RAMs : 
	              34K Bit	(1024 X 34 bit)          RAMs := 1     
	              30K Bit	(1280 X 24 bit)          RAMs := 6     
	              27K Bit	(1024 X 27 bit)          RAMs := 1     
	              20K Bit	(640 X 32 bit)          RAMs := 1     
	              10K Bit	(1280 X 8 bit)          RAMs := 7     
	               6K Bit	(192 X 32 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   2 Input  145 Bit        Muxes := 6     
	   2 Input  128 Bit        Muxes := 8     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 4     
	   2 Input   55 Bit        Muxes := 5     
	   2 Input   53 Bit        Muxes := 1     
	   4 Input   53 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 61    
	  11 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 27    
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 24    
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 13    
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 217   
	   3 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 23    
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 17    
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	  30 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 51    
	   3 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 186   
	   4 Input    2 Bit        Muxes := 42    
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 713   
	   5 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U37/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U46/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U38/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U47/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U53/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A''*B'')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_13ns_24_4_1_U39/bd_c800_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_c800_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_c800_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_26_4_1_U48/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_c800_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U54/bd_c800_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U46/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U49/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U52/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U55/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U58/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U61/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U47/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U50/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U53/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U56/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U59/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U62/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x800)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_16s_13ns_24_4_1_U48/bd_c800_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_16s_24s_25_4_1_U51/bd_c800_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_16s_25s_26_4_1_U54/bd_c800_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_26_4_1_U57/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_16s_26s_27_4_1_U60/bd_c800_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_16s_27s_27_4_1_U63/bd_c800_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 27 bits, new ram width 26 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------------------+-----------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                    | Depth x Width | Implemented As | 
+---------------------------------+-----------------------------------------------+---------------+----------------+
|bd_c800_vsc_0_v_vcresampler_core | idxprom5_i241_i_reg_896_pp0_iter1_reg_reg_rep | 2048x1        | Block RAM      | 
+---------------------------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                    | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Atelier2_bd_i/v_proc_ss_0/U0/axis_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                     | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U                                                                                                             | int_hfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U                                                                                                             | int_phasesH/gen_write[1].mem_reg                                                     | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_y_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_1_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U                                                                                                             | int_vfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_y_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_y_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_0_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_1_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_2_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_3_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_4_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_5_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/i_4_0/v_axi4s_vid_out_0/inst/\COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                     | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                    | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_1_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_2_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_4_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_5_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_0_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_1_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_2_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_3_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_4_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_5_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
+---------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_c800_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C:0x800)+(A''*B'')' | 24     | 17     | 13     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_hsc_0_hscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')'  | 24     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')'  | 24     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C:0x800)+(A2*B'')'  | 24     | 17     | 13     | -      | 24     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 24     | -      | 25     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 25     | -      | 26     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (C+(A''*B'')')'      | 25     | 17     | 26     | -      | 27     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|bd_c800_vsc_0_vscale_core_polyphase | (PCIN+(A''*B'')')'   | 25     | 17     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                    | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Atelier2_bd_i/v_proc_ss_0/U0/axis_fifo/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg                                                     | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U                                                                                                             | int_hfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U                                                                                                             | int_phasesH/gen_write[1].mem_reg                                                     | 0 K x 32(READ_FIRST)   | W | R | 0 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_y_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_1_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U                                                                                                             | int_vfltCoeff/gen_write[1].mem_reg                                                   | 192 x 32(READ_FIRST)   | W | R | 192 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_y_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_y_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0                                                                                                    | linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_0_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_1_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_2_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_3_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_4_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0                                                                                                 | LineBuf_val_V_5_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg  | 1 K x 24(READ_FIRST)   | W |   | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|Atelier2_bd_i/i_4_0/v_axi4s_vid_out_0/inst/\COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                     | 1 K x 27(READ_FIRST)   | W |   | 1 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                    | RTL Object                                                                      | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_1_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_2_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_4_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0 | FiltCoeff_5_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_0_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_1_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_2_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_3_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_4_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
|Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0 | FiltCoeff_5_U/bd_c800_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg     | User Attribute | 64 x 16              | RAM64X1S x 16	 | 
+---------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_1_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_2_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_3_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_4_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_c800_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:02:25 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_c800_hsc_0_v_hscaler | v_hcresampler_core26_U0/pixbuf_y_val_V_1_0_05_fu_96_reg[7]                                         | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_10_reg_1308_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_12_reg_1313_pp0_iter3_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_13_reg_1318_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_24_reg_1338_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_26_reg_1343_pp0_iter3_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_27_reg_1348_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_38_reg_1368_pp0_iter2_reg_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_40_reg_1373_pp0_iter3_reg_reg[7] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_41_reg_1378_pp0_iter4_reg_reg[7] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/icmp_ln636_reg_1568_pp1_iter12_reg_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/icmp_ln696_reg_1572_pp1_iter12_reg_reg[0]                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_c800_hsc_0_v_hscaler | hscale_core_polyphase_U0/and_ln736_reg_1621_pp1_iter12_reg_reg[0]                                  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bd_c800_hsc_0_v_hscaler | v_hcresampler_core_U0/pixbuf_y_val_V_1_0_05_i_fu_116_reg[7]                                        | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_tc                    | U_TC_TOP/detect_en_d_reg[3]                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc                    | U_TC_TOP/generate_en_d_reg[3]                                                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   253|
|4     |DSP48E1    |    36|
|7     |LUT1       |   475|
|8     |LUT2       |   613|
|9     |LUT3       |  1517|
|10    |LUT4       |  1249|
|11    |LUT5       |  1112|
|12    |LUT6       |  1416|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |    32|
|15    |OSERDESE2  |     8|
|17    |PLLE2_ADV  |     1|
|18    |PS7        |     1|
|19    |RAM64X1S   |   192|
|20    |RAMB18E1   |    14|
|24    |RAMB36E1   |    11|
|27    |SRL16      |     6|
|28    |SRL16E     |   345|
|29    |FDCE       |   308|
|30    |FDPE       |     6|
|31    |FDR        |    40|
|32    |FDRE       |  6276|
|33    |FDSE       |   280|
|34    |IBUF       |     2|
|35    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2281.844 ; gain = 1165.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:49 . Memory (MB): peak = 2281.844 ; gain = 485.590
Synthesis Optimization Complete : Time (s): cpu = 00:02:28 ; elapsed = 00:02:31 . Memory (MB): peak = 2281.844 ; gain = 1165.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2281.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2281.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  FDR => FDRE: 40 instances
  RAM64X1S => RAM64X1S (RAMS64E): 192 instances
  SRL16 => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
512 Infos, 51 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:46 . Memory (MB): peak = 2281.844 ; gain = 1165.922
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/freed/Desktop/Atelier2/Atelier2/Atelier2.runs/synth_1/Atelier2_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Atelier2_bd_wrapper_utilization_synth.rpt -pb Atelier2_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 10 12:00:53 2022...
