Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct  5 21:32:28 2020
| Host         : MaHaoyuan-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |              67 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |              59 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------+------------------+------------------+----------------+
|  _uart/_recv/done_reg_0_BUFG |                                    |                  |                1 |              1 |
|  clk_IBUF_BUFG               | _timer/led_i_1_n_0                 | _timer/rst       |                1 |              1 |
|  clk_IBUF_BUFG               | _timer/timing_i_1_n_0              | _timer/rst       |                1 |              1 |
|  clk_IBUF_BUFG               | _uart/_recv/rx_cnt[3]_i_1_n_0      | _timer/rst       |                2 |              4 |
|  _uart/_recv/done_reg_0_BUFG | _buffer/FSM_onehot_cnt[4]_i_1_n_0  | _timer/rst       |                1 |              5 |
|  _timer/U1/count_reg[18]_0   |                                    |                  |                2 |              6 |
|  _timer/U1/count_reg[18]_0   | _timer/ls_h/pos[3]_i_1_n_0         |                  |                4 |              8 |
|  _timer/U1/count_reg[18]_0   | _timer/ls_l/pos[3]_i_1__0_n_0      |                  |                2 |              8 |
|  _uart/_recv/done_reg_0_BUFG | _buffer/FSM_onehot_cnt_reg_n_0_[0] | _timer/rst       |                2 |              8 |
|  _uart/_recv/done_reg_0_BUFG | _buffer/FSM_onehot_cnt_reg_n_0_[1] | _timer/rst       |                2 |              8 |
|  _uart/_recv/done_reg_0_BUFG | _buffer/FSM_onehot_cnt_reg_n_0_[2] | _timer/rst       |                1 |              8 |
|  clk_IBUF_BUFG               | _timer/sec[7]_i_1_n_0              | _timer/rst       |                5 |              8 |
|  clk_IBUF_BUFG               | _timer/hour[7]_i_1_n_0             | _timer/rst       |                2 |              8 |
|  clk_IBUF_BUFG               | _timer/min[7]_i_1_n_0              | _timer/rst       |                4 |              8 |
|  clk_IBUF_BUFG               |                                    |                  |                5 |             19 |
|  clk_IBUF_BUFG               |                                    | _timer/rst       |               27 |             67 |
+------------------------------+------------------------------------+------------------+------------------+----------------+


