{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@72:82@HdlIdDef", "reg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\ngenerate\n  for (i = 0; i < 64; i = i + 8) begin: g_link_data\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@75:85", "wire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\ngenerate\n  for (i = 0; i < 64; i = i + 8) begin: g_link_data\n    assign tx_data_msb_s[i+:8] = tx_data[64-1-i-:8];\n  end\nendgenerate\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@70:80", "reg lmc_edge_d2 = 'b0;\nreg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@71:81", "reg lmc_quarter_edge_d1 = 'b0;\nreg lmc_quarter_edge_d2 = 'b0;\nreg tx_ready_d1 = 'b0;\n\nwire [63:0] tx_data_msb_s;\nwire [63:0] scrambled_data_r;\nwire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\ngenerate\n"]], "Diff Content": {"Delete": [[77, "wire [11:0] crc12;\n"]], "Add": []}}