Analysis & Synthesis report for TopLevel
Sat Jun 11 15:35:29 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: reg_file:RF1
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Sat Jun 11 15:35:29 2022       ;
; Quartus Prime Version             ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                     ; TopLevel                                    ;
; Top-level Entity Name             ; TopLevel                                    ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A                                         ;
;     Combinational ALUTs           ; 2,248                                       ;
;     Memory ALUTs                  ; 0                                           ;
;     Dedicated logic registers     ; 2,185                                       ;
; Total registers                   ; 2185                                        ;
; Total pins                        ; 4                                           ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 0                                           ;
; DSP block 18-bit elements         ; 0                                           ;
; Total GXB Receiver Channel PCS    ; 0                                           ;
; Total GXB Receiver Channel PMA    ; 0                                           ;
; Total GXB Transmitter Channel PCS ; 0                                           ;
; Total GXB Transmitter Channel PMA ; 0                                           ;
; Total PLLs                        ; 0                                           ;
; Total DLLs                        ; 0                                           ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; TopLevel           ; TopLevel           ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; TopLevel.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv   ;         ;
; reg_file.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/reg_file.sv   ;         ;
; lookup.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv     ;         ;
; IF.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv         ;         ;
; DataMem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv    ;         ;
; Control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/Control.sv    ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/ALU.sv        ;         ;
; out.txt                          ; yes             ; Auto-Found File              ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/out.txt       ;         ;
; notrandom.txt                    ; yes             ; Auto-Found File              ; C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/notrandom.txt ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 2248      ;
;     -- Combinational ALUTs                    ; 2248      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 2185      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 22        ;
;     -- Due to unpartnered combinational logic ; 22        ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 2248      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 7         ;
;     -- 6 input functions                      ; 948       ;
;     -- 5 input functions                      ; 55        ;
;     -- 4 input functions                      ; 17        ;
;     -- <=3 input functions                    ; 1221      ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 2214      ;
;     -- extended LUT mode                      ; 7         ;
;     -- arithmetic mode                        ; 27        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 3367      ;
;                                               ;           ;
; Total registers                               ; 2185      ;
;     -- Dedicated logic registers              ; 2185      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 4         ;
;                                               ;           ;
; DSP block 18-bit elements                     ; 0         ;
;                                               ;           ;
; Maximum fan-out node                          ; Clk~input ;
; Maximum fan-out                               ; 2185      ;
; Total fan-out                                 ; 14509     ;
; Average fan-out                               ; 3.27      ;
+-----------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------+-------------+--------------+
; |TopLevel                  ; 2248 (81)           ; 2185 (1)                  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 4    ; 0            ; |TopLevel              ; TopLevel    ; work         ;
;    |ALU:alu|               ; 147 (147)           ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TopLevel|ALU:alu      ; ALU         ; work         ;
;    |Control:ctrl|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TopLevel|Control:ctrl ; Control     ; work         ;
;    |DataMem:DM1|           ; 1770 (1770)         ; 2048 (2048)               ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TopLevel|DataMem:DM1  ; DataMem     ; work         ;
;    |IF:PC1|                ; 54 (54)             ; 8 (8)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TopLevel|IF:PC1       ; IF          ; work         ;
;    |lookup:lk|             ; 168 (168)           ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TopLevel|lookup:lk    ; lookup      ; work         ;
;    |reg_file:RF1|          ; 21 (21)             ; 128 (128)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |TopLevel|reg_file:RF1 ; reg_file    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; lookup:lk|registers~7                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~39                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~71                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~103                              ; rtl~3               ; yes                    ;
; lookup:lk|registers~15                               ; rtl~4               ; yes                    ;
; lookup:lk|registers~47                               ; rtl~5               ; yes                    ;
; lookup:lk|registers~79                               ; rtl~6               ; yes                    ;
; lookup:lk|registers~111                              ; rtl~7               ; yes                    ;
; lookup:lk|registers~23                               ; rtl~8               ; yes                    ;
; lookup:lk|registers~55                               ; rtl~9               ; yes                    ;
; lookup:lk|registers~87                               ; rtl~10              ; yes                    ;
; lookup:lk|registers~119                              ; rtl~11              ; yes                    ;
; lookup:lk|registers~31                               ; rtl~12              ; yes                    ;
; lookup:lk|registers~63                               ; rtl~13              ; yes                    ;
; lookup:lk|registers~95                               ; rtl~14              ; yes                    ;
; lookup:lk|registers~127                              ; rtl~15              ; yes                    ;
; lookup:lk|registers~6                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~38                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~70                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~102                              ; rtl~3               ; yes                    ;
; lookup:lk|registers~14                               ; rtl~4               ; yes                    ;
; lookup:lk|registers~46                               ; rtl~5               ; yes                    ;
; lookup:lk|registers~78                               ; rtl~6               ; yes                    ;
; lookup:lk|registers~110                              ; rtl~7               ; yes                    ;
; lookup:lk|registers~22                               ; rtl~8               ; yes                    ;
; lookup:lk|registers~54                               ; rtl~9               ; yes                    ;
; lookup:lk|registers~86                               ; rtl~10              ; yes                    ;
; lookup:lk|registers~118                              ; rtl~11              ; yes                    ;
; lookup:lk|registers~30                               ; rtl~12              ; yes                    ;
; lookup:lk|registers~62                               ; rtl~13              ; yes                    ;
; lookup:lk|registers~94                               ; rtl~14              ; yes                    ;
; lookup:lk|registers~126                              ; rtl~15              ; yes                    ;
; lookup:lk|registers~5                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~37                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~69                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~101                              ; rtl~3               ; yes                    ;
; lookup:lk|registers~13                               ; rtl~4               ; yes                    ;
; lookup:lk|registers~45                               ; rtl~5               ; yes                    ;
; lookup:lk|registers~77                               ; rtl~6               ; yes                    ;
; lookup:lk|registers~109                              ; rtl~7               ; yes                    ;
; lookup:lk|registers~21                               ; rtl~8               ; yes                    ;
; lookup:lk|registers~53                               ; rtl~9               ; yes                    ;
; lookup:lk|registers~85                               ; rtl~10              ; yes                    ;
; lookup:lk|registers~117                              ; rtl~11              ; yes                    ;
; lookup:lk|registers~29                               ; rtl~12              ; yes                    ;
; lookup:lk|registers~61                               ; rtl~13              ; yes                    ;
; lookup:lk|registers~93                               ; rtl~14              ; yes                    ;
; lookup:lk|registers~125                              ; rtl~15              ; yes                    ;
; lookup:lk|registers~4                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~36                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~68                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~100                              ; rtl~3               ; yes                    ;
; lookup:lk|registers~12                               ; rtl~4               ; yes                    ;
; lookup:lk|registers~44                               ; rtl~5               ; yes                    ;
; lookup:lk|registers~76                               ; rtl~6               ; yes                    ;
; lookup:lk|registers~108                              ; rtl~7               ; yes                    ;
; lookup:lk|registers~20                               ; rtl~8               ; yes                    ;
; lookup:lk|registers~52                               ; rtl~9               ; yes                    ;
; lookup:lk|registers~84                               ; rtl~10              ; yes                    ;
; lookup:lk|registers~116                              ; rtl~11              ; yes                    ;
; lookup:lk|registers~28                               ; rtl~12              ; yes                    ;
; lookup:lk|registers~60                               ; rtl~13              ; yes                    ;
; lookup:lk|registers~92                               ; rtl~14              ; yes                    ;
; lookup:lk|registers~124                              ; rtl~15              ; yes                    ;
; lookup:lk|registers~3                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~35                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~67                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~99                               ; rtl~3               ; yes                    ;
; lookup:lk|registers~11                               ; rtl~4               ; yes                    ;
; lookup:lk|registers~43                               ; rtl~5               ; yes                    ;
; lookup:lk|registers~75                               ; rtl~6               ; yes                    ;
; lookup:lk|registers~107                              ; rtl~7               ; yes                    ;
; lookup:lk|registers~19                               ; rtl~8               ; yes                    ;
; lookup:lk|registers~51                               ; rtl~9               ; yes                    ;
; lookup:lk|registers~83                               ; rtl~10              ; yes                    ;
; lookup:lk|registers~115                              ; rtl~11              ; yes                    ;
; lookup:lk|registers~27                               ; rtl~12              ; yes                    ;
; lookup:lk|registers~59                               ; rtl~13              ; yes                    ;
; lookup:lk|registers~91                               ; rtl~14              ; yes                    ;
; lookup:lk|registers~123                              ; rtl~15              ; yes                    ;
; lookup:lk|registers~2                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~34                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~66                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~98                               ; rtl~3               ; yes                    ;
; lookup:lk|registers~10                               ; rtl~4               ; yes                    ;
; lookup:lk|registers~42                               ; rtl~5               ; yes                    ;
; lookup:lk|registers~74                               ; rtl~6               ; yes                    ;
; lookup:lk|registers~106                              ; rtl~7               ; yes                    ;
; lookup:lk|registers~18                               ; rtl~8               ; yes                    ;
; lookup:lk|registers~50                               ; rtl~9               ; yes                    ;
; lookup:lk|registers~82                               ; rtl~10              ; yes                    ;
; lookup:lk|registers~114                              ; rtl~11              ; yes                    ;
; lookup:lk|registers~26                               ; rtl~12              ; yes                    ;
; lookup:lk|registers~58                               ; rtl~13              ; yes                    ;
; lookup:lk|registers~90                               ; rtl~14              ; yes                    ;
; lookup:lk|registers~122                              ; rtl~15              ; yes                    ;
; lookup:lk|registers~0                                ; rtl~0               ; yes                    ;
; lookup:lk|registers~32                               ; rtl~1               ; yes                    ;
; lookup:lk|registers~64                               ; rtl~2               ; yes                    ;
; lookup:lk|registers~96                               ; rtl~3               ; yes                    ;
; Number of user-specified and inferred latches = 128  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2185  ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2184  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 4:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |TopLevel|IF:PC1|ProgCtr[1]   ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |TopLevel|ALU:alu|ShiftLeft0  ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |TopLevel|ALU:alu|ShiftLeft0  ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |TopLevel|ALU:alu|ShiftRight0 ;
; 18:1               ; 8 bits    ; 96 ALUTs      ; 96 ALUTs             ; 0 ALUTs                ; No         ; |TopLevel|comb                ;
; 26:1               ; 3 bits    ; 51 ALUTs      ; 36 ALUTs             ; 15 ALUTs               ; No         ; |TopLevel|ALU:alu|OUT[1]      ;
; 26:1               ; 4 bits    ; 68 ALUTs      ; 48 ALUTs             ; 20 ALUTs               ; No         ; |TopLevel|ALU:alu|OUT[7]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RF1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; W              ; 8     ; Signed Integer                   ;
; D              ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 2185                        ;
;     ENA               ; 2176                        ;
;     ENA SCLR SLD      ; 8                           ;
;     plain             ; 1                           ;
; boundary_port         ; 4                           ;
; stratixiv_lcell_comb  ; 2248                        ;
;     arith             ; 27                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 16                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 2214                        ;
;         1 data inputs ; 768                         ;
;         2 data inputs ; 265                         ;
;         3 data inputs ; 161                         ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 55                          ;
;         6 data inputs ; 948                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jun 11 15:35:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: TopLevel File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lookup.sv
    Info (12023): Found entity 1: lookup File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if.sv
    Info (12023): Found entity 1: IF File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: DataMem File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: Control File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/Control.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/ALU.sv Line: 1
Info (12127): Elaborating entity "TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "IF" for hierarchy "IF:PC1" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 43
Warning (10850): Verilog HDL warning at IF.sv(14): number of words (241) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 14
Warning (10030): Net "instructionMemory.data_a" at IF.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 11
Warning (10030): Net "instructionMemory.waddr_a" at IF.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 11
Warning (10030): Net "instructionMemory.we_a" at IF.sv(11) has no driver or initial value, using a default initial value '0' File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 11
Info (12128): Elaborating entity "Control" for hierarchy "Control:ctrl" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 59
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:RF1" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 70
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 82
Info (12128): Elaborating entity "lookup" for hierarchy "lookup:lk" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 90
Info (12128): Elaborating entity "DataMem" for hierarchy "DataMem:DM1" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 100
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[0]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[1]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[2]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[3]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[4]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[5]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[6]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
    Warning (13049): Converted tri-state buffer "DataMem:DM1|DataOut[7]" feeding internal logic into a wire File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 8
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "DataMem:DM1|Core" is uninferred due to asynchronous read logic File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/DataMem.sv Line: 10
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/db/TopLevel.ram0_IF_931.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13012): Latch lookup:lk|registers~7 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~39 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~71 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~103 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~15 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~47 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~79 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~111 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~23 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~55 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~87 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~119 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~31 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~63 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~95 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~127 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~6 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~38 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~70 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~102 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~14 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~46 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~78 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~110 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~22 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~54 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~86 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~118 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~30 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~62 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~94 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~126 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~5 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~37 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~69 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~101 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~13 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~45 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~77 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~109 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~21 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~53 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~85 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~117 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~29 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~61 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~93 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~125 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~4 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~36 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~68 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~100 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~12 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~44 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~76 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~108 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~20 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~52 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~84 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~116 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~28 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~60 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~92 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~124 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~3 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~35 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~67 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~99 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~11 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~43 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~75 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~107 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~19 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~51 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~83 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~115 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~27 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~59 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~91 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~123 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[7] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~2 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~34 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~66 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~98 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~10 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~42 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~74 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~106 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~18 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~50 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~82 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~114 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~26 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~58 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~90 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~122 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~0 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~32 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~64 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~96 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~8 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~40 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~72 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~104 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~16 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~48 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~80 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~112 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~24 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~56 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~88 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~120 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[4] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~1 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~33 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~65 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~97 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~9 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~41 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~73 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~105 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~17 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~49 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~81 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~113 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~25 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~57 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~89 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Warning (13012): Latch lookup:lk|registers~121 has unsafe behavior File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/lookup.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF:PC1|ProgCtr[6] File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/IF.sv Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/output_files/TopLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Reset" File: C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/TopLevel.sv Line: 3
Info (21057): Implemented 3660 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 3656 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Sat Jun 11 15:35:29 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/johnn/OneDrive/CS Assignments/CSE 141L project/final submission/program1/output_files/TopLevel.map.smsg.


