# Empty recipes for cpp files so they don't cause make to look for implicit rules to build them when they are prerequisites.
$(srcFiles) : ;

%.dep : %.cpp
	@ mkdir -p $$(dirname $@)
	$(cname) -MM $< > $@
	$(cname) -MM -MT $@ $< > $@Make
    # Build the depMake include file.
	@ echo -e "\t\$$(cname) -MM $$< > \$$@" >> $@Make
	@ echo -e "\t\$$(cname) -MM -MT \$$@ $$< > \$$@Make" >> $@Make

ifneq ($(MAKECMDGOALS),clean)
    include $(objFiles:.o=.dep)
    -include $(objFiles:.o=.depMake)
endif
