<!-- =========================== -->
<!--   MANGARATNAM KONDAPALLI    -->
<!-- =========================== -->

<h1 align="center">👋 Hi, I'm <b>Mangaratnam Kondapalli</b></h1>

<h3 align="center">🚀 Aspiring VLSI Design & Verification Engineer | B.Tech ECE (3rd Year) | Aditya University</h3>

<p align="center">
  📧 <a href="mailto:mangaratnamkondapalli@gmail.com">mangaratnamkondapalli@gmail.com</a> |
  🌐 <a href="https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/">LinkedIn</a> |
  💻 <a href="https://github.com/Mounika2327">GitHub</a>
</p>

---

## 🧠 About Me  

- 🎓 **B.Tech in Electronics & Communication Engineering (3rd Year)** — *Aditya University* (CGPA: **9.16**)  
- 💡 Passionate about **VLSI Design, RTL Coding, and Protocol Verification**  
- 🔍 Fascinated by how **millions of transistors** are integrated on a single chip  
- 💻 Skilled in **Verilog RTL Design** and **SystemVerilog Verification**  
- 🚀 Currently exploring **PCIe Protocol** and **UVM-based verification methodologies**

> “Bringing digital designs to life, one RTL block at a time.”

---

## ⚙️ Technical Skills  

### **Hardware Description & Verification Languages**
- Verilog  
- SystemVerilog  

### **Programming Languages**
- C  
- Python  

### **Protocols**
- UART  
- SPI  
- I2C  
- APB  
- AXI  
- PCIe *(Learning)*  

### **EDA Tools**
- Xilinx Vivado  
- Cadence Xcelium  
- MATLAB  
- PSpice  

### **Other Tools**
- Git & GitHub  
- Microsoft Office  

---

## 📂 Projects  

### **🔹 APB Protocol Interfacing**
- Designed and verified **APB protocol** with **1 master and 3 slaves**.  
- Developed **SystemVerilog testbenches** to verify Hold, Setup, and Active states.  
- Strengthened understanding of **APB communication and timing analysis**.

### **🔹 AXI to APB Bridge**
- Designed and verified a **bridge interface** for **AXI–APB communication**.  
- Focused on **data synchronization, handshaking, and latency reduction**.  
- Verified using **SystemVerilog testbenches**.  

### **🔹 AHB to APB Bridge**
- Implemented **inter-protocol communication** between **AHB** and **APB**.  
- Verified using **SystemVerilog**.  
- Enhanced understanding of **AMBA protocol hierarchy**.

---

## 🏅 Certifications  

- **Cisco:** C Programming  
- **IT Specialist:** HTML & CSS  
- **Cadence:**  
  - Semiconductor 101 v1.0  
  - Digital IC Design Fundamentals v2.0  
  - Behavioral Modeling with Verilog-AMS v24.03  
  - SystemVerilog for Design & Verification v21.10  
- **IIT Bombay Spoken Tutorial:** Python, C++  

---

## 📈 GitHub Analytics  

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=Mounika2327&show_icons=true&theme=default&hide_border=true&count_private=true" />
  <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=Mounika2327&theme=default&hide_border=true" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Mounika2327&layout=compact&theme=default&hide_border=true" />
</p>

---

## 🌍 Connect with Me  

- 📧 Email: [mangaratnamkondapalli@gmail.com](mailto:mangaratnamkondapalli@gmail.com)  
- 🔗 LinkedIn: [linkedin.com/in/mangaratnam-kondapalli-a2aa55353](https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/)  
- 💻 GitHub: [github.com/Mounika2327](https://github.com/Mounika2327)

---

<h3 align="center">⭐ “Design it. Verify it. Innovate it.” ⭐</h3>
