
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../tools/RocketChip/run_RocketChip_synthesis.tcl
# open_project RocketChip_Prj.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_44.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/BundleBridgeNexus_UInt1_1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_43.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/rockettile_dcache_tag_array_0.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/IntSyncCrossingSource_n1x1_Registered.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/rockettile_icache_tag_array_0.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/rockettile_icache_data_arrays_0_0.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/rockettile_icache_data_arrays_1_0.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/ClockCrossingReg_w15.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLMonitor_42.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/FixedClockBroadcast_4.sv'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.789 ; gain = 0.023 ; free physical = 14494 ; free virtual = 25186
# if { [llength $argv] < 1 } {
#     puts "No incremental checkpoint identified, starting synthesis from scratch."
#     # Remove any previous incremental checkpoint setting for a fresh start
#     set_property incremental_checkpoint {} [get_runs synth_1]
# } else {
#     # Retrieve the config name argument
#     set config_name [lindex $argv 0]
# 
#     set enable_incremental_synthesis [lindex $argv 1]
# 
#     # Define the path to the DCP file based on the config name
#     set dcp_path "/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/checkpoints/Rocket_Chip/Synthesis/${config_name}.dcp"
#     
#     if { $enable_incremental_synthesis == 0 } {
#         puts "Error: Incremental synthesis is disabled"
#         exit 1
#     } else {
#         # Check if the specified DCP file exists
#         if { ![file exists $dcp_path] } {
#             puts "Error: Checkpoint file $dcp_path not found. Exiting."
#             exit 1
#         }
#         
#         # Add the DCP file to the project (ensuring no file duplication or conflict)
#         add_files -fileset utils_1 -norecurse $dcp_path
#         
#         # Set incremental synthesis properties
#         set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE aggressive [get_runs synth_1]
#         set_property incremental_checkpoint $dcp_path [get_runs synth_1]
#     }
# 
# }
No incremental checkpoint identified, starting synthesis from scratch.
# reset_run synth_1
# launch_runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Nov 29 18:08:33 2024] Launched synth_1...
Run output will be captured here: /home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/Vivado_Prj/RocketChip_Prj/RocketChip_Prj.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Nov 29 18:08:33 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log RocketTile.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RocketTile.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source RocketTile.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.789 ; gain = 2.992 ; free physical = 14099 ; free virtual = 24792
ERROR: [Common 17-69] Command failed: File '/home/hw1020/Documents/Configurable-Processor-Design-Platform-and-Dataset/processors/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.CustomisedRocketConfig/gen-collateral/TLXbar_sbus_i2_o2_a32d64s6k3z4c.sv' does not exist
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 18:08:45 2024...
[Fri Nov 29 18:08:55 2024] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1347.727 ; gain = 0.000 ; free physical = 14625 ; free virtual = 25317
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "../../tools/RocketChip/run_RocketChip_synthesis.tcl" line 38)
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 18:08:55 2024...
