# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1170 6.4e-05 512 240 370 262144 14.0675 6.72154 62.1247 209.136 292.244 292.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000256 1024 380 800 68608 4.51334 3.40787 60.1452 104.672 172.837 172.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.000128 1024 360 1740 143104 9.01469 6.83347 281.51 209.871 507.329 507.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 6.4e-05 1024 240 1150 206848 34.3053 13.4874 297.726 418.013 763.715 763.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000512 2048 190 240 36480 3.47955 15.9259 104.876 124.324 124.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 0.000512 1024 200 770 26112 2.38934 1.66573 23.1502 52.4566 79.7611 79.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 270 0.000128 4096 55 3350 53248 59.5297 28.3404 888.591 838.725 1815.32 1815.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 6.4e-05 512 60 350 208896 19.175 6.71334 47.4555 209.11 282.665 282.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 0.000128 2048 170 4690 121856 23.4401 14.3626 1339.81 419.527 1797.28 1797.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 6.4e-05 1024 310 4310 163840 44.9559 13.5823 836.778 418.017 1313.55 1313.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1170 6.4e-05 512 240 370 260352 14.198 6.72746 70.9206 208.967 301.002 301.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000256 1024 380 800 68832 4.53648 3.42621 69.4165 104.982 182.46 182.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.000128 1024 360 1740 142848 9.04464 6.84646 330.199 209.725 555.914 556.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 6.4e-05 1024 240 1150 207360 34.3331 13.5031 345.805 417.679 811.506 811.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000512 2048 190 240 36504 3.49488 18.1465 104.96 126.645 126.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 0.000512 1024 200 770 26208 2.39133 1.66483 26.8136 52.4245 83.3943 83.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 270 0.000128 4096 55 3350 52992 59.7382 28.3863 1004.4 838.436 1931.09 1931.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 6.4e-05 512 60 350 207360 19.0194 6.66598 54.0981 207.401 287.398 287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 0.000128 2048 170 4690 121536 23.5055 14.3587 1595.12 419.822 2052.94 2053.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 6.4e-05 1024 310 4310 161280 44.8547 13.4004 1004.31 414.605 1477.39 1477.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1170 6.4e-05 512 240 370 261120 14.2578 6.73651 74.5435 209.629 305.352 305.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000256 1024 380 800 68480 4.50349 3.4096 71.9534 104.501 184.47 184.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.000128 1024 360 1740 143040 9.00963 6.84048 345.289 209.614 570.859 570.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 6.4e-05 1024 240 1150 207360 34.384 13.5136 360.638 419.001 827.719 827.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000512 2048 190 240 36480 3.49594 18.9139 104.814 127.265 127.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 0.000512 1024 200 770 25920 2.38064 1.6495 27.8023 52.1688 84.1015 84.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 270 0.000128 4096 55 3350 53120 59.5441 28.3771 1052.11 838.089 1978.25 1978.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 6.4e-05 512 60 350 209920 19.2226 6.72358 57.7266 209.599 293.486 293.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 0.000128 2048 170 4690 121600 23.4417 14.3544 1659.5 419.22 2116.65 2116.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 6.4e-05 1024 310 4310 163840 45.0979 13.7013 1065.76 419.006 1543.79 1543.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1170 6.4e-05 512 240 370 261120 14.0182 6.69526 69.1862 208.292 298.387 298.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000256 1024 380 800 68736 4.50643 3.41475 67.6635 104.798 180.486 180.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.000128 1024 360 1740 142848 8.99376 6.83331 320.637 209.322 545.886 545.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 6.4e-05 1024 240 1150 205824 34.2263 13.7658 333.762 416.334 798.274 798.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000512 2048 190 240 36480 3.48979 17.7234 104.868 126.123 126.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 0.000512 1024 200 770 26112 2.38182 1.66051 26.0553 52.2801 82.4766 82.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 270 0.000128 4096 55 3350 52992 59.3632 28.3322 979.035 836.828 1903.69 1903.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 6.4e-05 512 60 350 202752 19.1336 6.61914 51.7665 206.213 283.953 284.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 0.000128 2048 170 4690 121344 23.3874 14.332 1545.16 418.618 2001.63 2001.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 6.4e-05 1024 310 4310 159744 44.6503 13.3138 970.873 412.231 1441.29 1441.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1170 6.4e-05 512 240 370 259200 14.2071 6.71715 69.6165 208.386 299.12 299.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000256 1024 380 800 68800 4.53891 3.42381 68.4242 104.864 181.35 181.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.000128 1024 360 1740 142800 9.07117 6.84646 323.26 209.457 548.735 548.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 6.4e-05 1024 240 1150 204800 34.4777 13.4882 335.634 416.51 800.303 800.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000512 2048 190 240 36400 3.47555 17.9104 104.671 126.1 126.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 0.000512 1024 200 770 26000 2.39837 1.65594 26.3518 52.3104 82.8185 82.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 270 0.000128 4096 55 3350 52800 59.7881 28.4119 984.549 837.351 1910.24 1910.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 6.4e-05 512 60 350 204800 19.0524 6.6335 52.9505 206.213 285.061 285.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 0.000128 2048 170 4690 121600 23.52 14.3756 1569.41 419.5 2026.95 2027.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 6.4e-05 1024 310 4310 160000 44.8083 13.3618 976.163 412.232 1446.79 1446.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1170 6.4e-05 512 240 370 261632 14.1793 6.73216 72.8057 209.502 303.408 303.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000256 1024 380 800 68544 4.52582 3.41648 70.3153 104.906 183.262 183.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.000128 1024 360 1740 142464 9.01808 6.83418 333.049 209.511 558.513 558.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 6.4e-05 1024 240 1150 207872 34.2854 13.5108 350.943 418.762 817.687 817.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000512 2048 190 240 36400 3.47846 18.526 104.786 126.833 126.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 0.000512 1024 200 770 25536 2.3817 1.65002 26.8455 52.009 82.9822 83.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 270 0.000128 4096 55 3350 52864 59.4637 28.3567 1011.94 837.59 1937.48 1937.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 6.4e-05 512 60 350 207872 18.8964 6.64166 55.3124 207.079 288.138 288.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 0.000128 2048 170 4690 120960 23.4355 14.4056 1600.13 419.043 2057.14 2057.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 6.4e-05 1024 310 4310 157696 45.1577 13.4246 988.621 413.961 1461.38 1461.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1170 6.4e-05 512 240 370 261120 14.1571 6.73485 72.6563 209.017 302.754 302.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000256 1024 380 800 68160 4.53802 3.41843 70.0412 104.748 182.845 182.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.000128 1024 360 1740 142560 9.05005 7.7271 333.725 209.683 560.288 560.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 6.4e-05 1024 240 1150 207360 34.3316 13.513 351.392 417.798 817.224 817.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000512 2048 190 240 36360 3.46691 18.4422 104.712 126.666 126.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 0.000512 1024 200 770 25920 2.40454 1.66224 27.2033 52.4976 83.8692 83.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 270 0.000128 4096 55 3350 51840 59.7211 28.3668 998.036 835.682 1921.93 1922.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 6.4e-05 512 60 350 199680 19.4137 6.63552 53.6186 206.42 286.299 286.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 0.000128 2048 170 4690 120960 23.4401 14.3626 1607.82 418.052 2063.81 2063.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 6.4e-05 1024 310 4310 161280 44.538 13.4336 1016.97 412.657 1487.81 1487.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1170 6.4e-05 512 240 370 262144 14.07 6.72499 70.6956 209.007 300.695 300.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000256 1024 380 800 68608 4.51542 3.40992 68.1862 104.672 180.883 180.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.000128 1024 360 1740 142336 8.98458 6.83005 322.848 209.024 547.791 547.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 6.4e-05 1024 240 1150 204800 34.5305 13.482 335.703 417.758 801.666 801.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000512 2048 190 240 36352 3.47162 17.9251 104.618 126.063 126.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 0.000512 1024 200 770 26112 2.39786 1.67504 26.4862 52.4946 83.1541 83.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 270 0.000128 4096 55 3350 52224 59.4446 28.3264 973.306 835.71 1896.92 1897.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 6.4e-05 512 60 350 204800 19.4245 6.7072 52.8437 208.979 288.166 288.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 0.000128 2048 170 4690 120832 23.3933 14.6596 1555.98 417.983 2012.15 2012.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 6.4e-05 1024 310 4310 163840 44.9295 13.484 1000.15 417.773 1476.56 1476.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1170 6.4e-05 512 240 370 258048 13.9502 6.63226 70.2098 206.328 297.313 297.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000256 1024 380 800 68352 4.50781 3.40416 68.7259 104.425 181.169 181.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.000128 1024 360 1740 142848 9.00931 6.83171 326.527 209.48 551.952 552.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 6.4e-05 1024 240 1150 202752 34.0191 13.3222 334.747 412.401 794.679 794.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000512 2048 190 240 36288 3.46694 18.0507 104.626 126.19 126.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 0.000512 1024 200 770 25344 2.38147 1.64112 26.0446 51.9041 82.0728 82.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 270 0.000128 4096 55 3350 52224 59.3211 28.2845 982.177 833.331 1903.25 1903.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 410 6.4e-05 512 60 350 196608 19.593 6.61354 51.2673 206.302 283.99 284.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 0.000128 2048 170 4690 119808 23.3984 14.3483 1556.34 416.875 2011.1 2011.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 6.4e-05 1024 310 4310 159744 44.6887 13.3509 987.93 412.416 1458.61 1458.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1170 6.4e-05 512 240 370 256000 14.0857 6.64 74.312 206.48 301.706 301.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000256 1024 380 800 68000 4.52358 3.41747 72.8544 104.55 185.443 185.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.000128 1024 360 1740 142400 9.0519 6.84458 350.599 209.763 576.359 576.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 6.4e-05 1024 240 1150 198400 34.6565 13.8056 351.954 412.703 813.306 813.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000512 2048 190 240 36200 3.46691 19.3127 104.487 127.308 127.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 0.000512 1024 200 770 25600 2.38326 1.64122 28.2485 51.9515 84.3259 84.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 270 0.000128 4096 55 3350 51200 59.7801 28.3583 1020.75 834.312 1943.34 1943.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 410 6.4e-05 512 60 350 204800 19.0388 6.63142 56.8798 206.458 289.222 289.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 0.000128 2048 170 4690 120000 23.4911 14.3812 1668.76 417.237 2124.01 2124.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 6.4e-05 1024 310 4310 153600 45.585 13.3468 1022.36 412.726 1494.24 1494.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1170 6.4e-05 512 240 370 262144 14.0837 6.72358 89.8468 209.284 320.128 320.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000256 1024 380 800 68608 4.51523 3.41197 86.4019 105.033 199.461 199.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.000128 1024 360 1740 142336 8.9935 6.82925 406.502 209.384 631.809 631.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 6.4e-05 1024 240 1150 204800 34.525 13.9858 423.035 418.325 890.061 890.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000512 2048 190 240 36096 3.4624 22.516 104.366 130.386 130.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 0.000512 1024 200 770 24576 2.36499 1.61734 31.6661 51.3411 87.088 87.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 270 0.000128 4096 55 3350 51200 59.6435 28.3156 1200.85 837.102 2126.05 2126.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 410 6.4e-05 512 60 350 196608 20.0781 6.71334 65.0086 209.265 301.274 301.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 0.000128 2048 170 4690 120832 23.435 14.5105 1958.36 418.729 2415.17 2415.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 6.4e-05 1024 310 4310 163840 44.8847 13.4894 1253.65 418.333 1730.58 1730.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1170 6.4e-05 512 240 375 263168 14.0997 6.73882 61.1833 209.81 292.023 292.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1700 0.000256 1024 380 795 68736 4.5232 3.41744 60.2018 104.972 173.215 173.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1940 0.000128 1024 360 1740 142976 9.00986 6.83389 280.541 209.835 506.321 506.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 800 6.4e-05 1024 240 1155 207872 34.3207 13.6052 296.798 419.373 764.283 764.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1650 0.000512 2048 190 240 36544 3.48986 28.926 104.968 137.426 137.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 0.000512 1024 200 765 26240 2.38419 1.66211 22.5325 52.4242 79.0984 79.1857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 270 0.000128 4096 55 3360 52992 59.4863 28.3349 864.073 838.588 1790.62 1790.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 410 6.4e-05 512 60 345 208896 19.148 6.70547 46.2339 209.099 281.396 281.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 820 0.000128 2048 170 4695 121856 23.3952 14.3565 1365.03 419.454 1822.37 1822.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 780 6.4e-05 1024 310 4305 165888 44.6522 13.4907 873.812 419.378 1351.55 1351.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1170 6.4e-05 512 240 375 263680 14.1423 6.89219 63.0445 209.811 294.513 294.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000256 1024 380 795 68640 4.55482 3.42832 59.5596 104.985 172.627 172.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.000128 1024 360 1740 143040 9.06854 6.84557 285.61 209.947 511.577 511.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 6.4e-05 1024 240 1155 207360 34.4621 13.5291 299.698 419.362 767.241 767.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1650 0.000512 2048 190 240 36520 3.49059 30.4821 104.921 138.938 138.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 0.000512 1024 200 765 26240 2.39219 1.66288 22.884 52.3877 79.422 79.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 270 0.000128 4096 55 3360 53120 59.797 28.4007 873.263 838.629 1800.24 1800.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 6.4e-05 512 60 345 209920 19.2431 6.73286 46.964 209.787 282.943 283.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 0.000128 2048 170 4695 121600 23.5409 14.422 1378.89 419.51 1836.5 1836.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 6.4e-05 1024 310 4305 166400 44.8405 13.5291 890.349 419.365 1368.31 1368.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1170 6.4e-05 512 240 375 262656 14.118 6.73738 61.5203 209.24 291.809 291.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000256 1024 380 795 68544 4.52461 3.41606 58.9204 104.708 171.67 171.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.000128 1024 360 1740 142848 9.04336 6.83827 281.85 209.543 507.377 507.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 6.4e-05 1024 240 1155 207360 34.3541 13.5168 297.536 418.225 763.821 763.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1650 0.000512 2048 190 240 36528 3.49184 30.1998 104.842 138.577 138.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 0.000512 1024 200 765 26304 2.39341 1.66707 22.872 52.4656 79.4966 79.5862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 270 0.000128 4096 55 3360 52608 59.581 28.3525 863.331 836.346 1787.75 1787.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 6.4e-05 512 60 345 205824 19.2956 6.68845 45.8734 208.191 280.26 280.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 0.000128 2048 170 4695 121344 23.4273 14.3518 1365.41 418.261 1821.59 1821.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 6.4e-05 1024 310 4305 162816 44.8591 13.4499 862.206 416.172 1336.91 1337.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1170 6.4e-05 512 240 375 263424 14.1153 6.74525 63.69 209.489 294.229 294.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000256 1024 380 795 68544 4.53782 3.41965 60.4495 104.845 173.35 173.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.000128 1024 360 1740 142912 9.05136 6.84163 290.306 209.835 516.135 516.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 6.4e-05 1024 240 1155 206080 34.5973 13.5224 303.84 418.735 770.881 771.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000512 2048 190 240 36512 3.48944 16.0632 104.947 124.542 124.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 0.000512 1024 200 765 26208 2.40173 1.66707 23.4232 52.5341 80.1232 80.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 270 0.000128 4096 55 3360 52864 59.7193 28.3836 884.016 837.402 1809.65 1809.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 6.4e-05 512 60 345 207872 19.3548 6.73098 47.5693 209.469 283.334 283.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 0.000128 2048 170 4695 121408 23.5274 14.4628 1400.45 418.778 1857.35 1857.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 6.4e-05 1024 310 4305 164864 44.9761 13.6271 897.326 418.861 1375.01 1375.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1170 6.4e-05 512 240 375 262144 14.0742 6.72259 64.643 208.958 294.587 294.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000256 1024 380 795 68352 4.51632 3.41005 61.8489 104.586 174.465 174.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.000128 1024 360 1740 142848 9.03146 6.83213 290.538 209.725 516.23 516.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 6.4e-05 1024 240 1155 206848 34.2957 13.4861 307.482 417.665 773.119 773.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000512 2048 190 240 36480 3.48317 16.511 104.783 124.821 124.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 0.000512 1024 200 765 26112 2.39424 1.66963 23.9196 52.4136 80.4936 80.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 270 0.000128 4096 55 3360 52736 59.5778 28.3546 903.065 838.032 1829.16 1829.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 6.4e-05 512 60 345 208896 19.1532 6.70893 49.2317 208.933 284.241 284.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 0.000128 2048 170 4695 121856 23.4148 14.3348 1383.95 419.239 1841.07 1841.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 6.4e-05 1024 310 4305 163840 44.9488 13.5598 864.198 417.669 1340.59 1340.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1170 6.4e-05 512 240 375 262656 14.0884 6.72934 74.2699 208.799 304.077 304.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000256 1024 380 795 68544 4.54637 3.42099 70.7679 104.978 183.818 183.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.000128 1024 360 1740 142848 9.0417 6.84598 336.445 209.548 561.984 562.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 6.4e-05 1024 240 1155 205056 34.5539 13.502 350.713 417.333 816.295 816.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000512 2048 190 240 36504 3.49107 18.7569 104.872 127.161 127.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 0.000512 1024 200 765 26208 2.39136 1.66298 27.5895 52.3801 84.1192 84.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 270 0.000128 4096 55 3360 52992 59.6724 28.3844 1023.59 837.736 1949.51 1949.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 6.4e-05 512 60 345 202752 19.3604 6.66214 54.2199 207.224 287.68 287.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 0.000128 2048 170 4695 121536 23.4846 14.3482 1626.97 418.951 2083.88 2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 6.4e-05 1024 310 4305 161280 44.8315 13.396 1021.8 414.261 1494.51 1494.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1170 6.4e-05 512 240 375 263680 14.0965 6.74202 72.6982 209.834 303.561 303.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000256 1024 380 795 68160 4.51174 3.40787 68.783 104.699 181.501 181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.000128 1024 360 1740 143040 9.02592 6.84646 329.369 209.808 555.154 555.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 6.4e-05 1024 240 1155 207360 34.3799 13.5291 346.788 419.406 814.293 814.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000512 2048 190 240 36480 3.48678 18.33 104.915 126.772 126.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 0.000512 1024 200 765 25920 2.38515 1.64778 26.7389 52.2163 83.086 83.1833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 270 0.000128 4096 55 3360 53120 59.5278 28.3812 1002.1 838.854 1929 1929.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 6.4e-05 512 60 345 209920 19.2016 6.72397 55.0103 209.807 290.952 291.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 0.000128 2048 170 4695 121600 23.4232 14.3493 1587.83 419.604 2045.34 2045.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 6.4e-05 1024 310 4305 163840 45.137 13.5165 1014.74 419.433 1493.08 1493.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1170 6.4e-05 512 240 375 261120 14.0196 6.69725 76.9874 208.449 306.344 306.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000256 1024 380 795 68352 4.51962 3.40963 73.8349 104.976 186.839 186.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.000128 1024 360 1740 142464 8.98925 6.83635 349.29 209.477 574.697 574.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 6.4e-05 1024 240 1155 205824 34.1844 13.4402 365.702 416.652 830.16 830.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000512 2048 190 240 36480 3.48774 19.6287 104.952 128.111 128.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 0.000512 1024 200 765 26112 2.38454 1.66227 28.7024 52.3185 85.1667 85.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 270 0.000128 4096 55 3360 52224 59.5045 28.3348 1049.2 837.538 1974.71 1974.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 6.4e-05 512 60 345 202752 19.126 6.61725 56.8844 206.361 289.197 289.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 0.000128 2048 170 4695 121344 23.3605 14.3609 1685.38 418.815 2142.05 2142.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 6.4e-05 1024 310 4305 159744 44.6138 13.3196 1054.64 413.539 1526.32 1526.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1170 6.4e-05 512 240 375 259200 14.216 6.71539 75.8679 208.536 305.525 305.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000256 1024 380 795 68400 4.54938 3.42016 72.9444 104.944 185.955 186.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.000128 1024 360 1740 142800 9.06656 6.84902 346.39 209.601 572.012 572.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 6.4e-05 1024 240 1155 204800 34.4349 13.4845 360.988 416.816 825.91 826.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000512 2048 190 240 36400 3.48362 19.329 104.739 127.596 127.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 0.000512 1024 200 765 26000 2.40026 1.65795 28.4877 52.3486 84.9923 85.0888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 270 0.000128 4096 55 3360 52800 59.7512 28.4242 1052.62 837.977 1978.9 1979.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 6.4e-05 512 60 345 204800 19.05 6.63539 57.1929 206.363 289.453 289.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 0.000128 2048 170 4695 121600 23.4983 14.4116 1677.39 419.164 2134.59 2134.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 6.4e-05 1024 310 4305 160000 44.7847 13.3502 1045.76 412.534 1516.65 1516.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1170 6.4e-05 512 240 375 261632 14.1717 6.73792 76.8672 209.492 307.467 307.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000256 1024 380 795 68544 4.51984 3.41197 73.8753 104.998 186.907 187.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.000128 1024 360 1740 142464 9.01597 6.83894 349.302 209.492 574.75 574.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 6.4e-05 1024 240 1155 204288 34.6771 13.5068 363.639 418.718 830.731 830.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000512 2048 190 240 36400 3.47574 19.5423 104.775 127.835 127.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 0.000512 1024 200 765 25536 2.37661 1.64186 28.0667 51.9955 84.1792 84.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 270 0.000128 4096 55 3360 52864 59.46 28.3636 1063.35 837.5 1988.8 1988.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 410 6.4e-05 512 60 345 200704 19.3976 6.64387 56.5058 207.059 289.815 289.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 0.000128 2048 170 4695 120960 23.4441 14.3569 1681.35 432.077 2151.36 2151.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 6.4e-05 1024 310 4305 157696 45.1428 13.3632 1036.85 414.545 1510.2 1510.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1170 6.4e-05 512 240 375 261120 14.1444 6.73155 75.2638 208.999 305.332 305.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000256 1024 380 795 68160 4.53283 3.41376 71.9056 104.771 184.723 184.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.000128 1024 360 1740 142560 9.03382 6.8441 342.572 209.652 568.204 568.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 6.4e-05 1024 240 1155 203520 34.723 13.5075 355.192 417.743 821.357 821.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000512 2048 190 240 36360 3.47136 19.1713 104.702 127.388 127.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 0.000512 1024 200 765 25920 2.4024 1.66298 28.0614 52.4837 84.7047 84.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 270 0.000128 4096 55 3360 51840 59.7053 28.3736 1027.43 835.589 1951.23 1951.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 6.4e-05 512 60 345 199680 19.4312 6.63347 55.0318 206.54 287.842 288.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 0.000128 2048 170 4695 120960 23.4375 14.3606 1655.06 417.868 2110.87 2110.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 6.4e-05 1024 310 4305 161280 44.525 13.3468 1044.18 412.598 1514.88 1515.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1170 6.4e-05 512 240 375 262144 14.0609 6.71725 72.4168 209.155 302.536 302.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000256 1024 380 795 68096 4.52317 3.40787 68.6073 104.745 181.378 181.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.000128 1024 360 1740 142336 8.97987 6.83235 327.999 209.174 553.086 553.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 6.4e-05 1024 240 1155 204800 34.5212 14.9644 342.781 418.052 810.502 810.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000512 2048 190 240 36352 3.46931 18.3139 104.692 126.517 126.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 0.000512 1024 200 765 26112 2.39574 1.66758 27.1023 52.5355 83.7985 83.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 270 0.000128 4096 55 3360 52224 59.4489 28.3259 990.799 836.23 1914.93 1915.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 410 6.4e-05 512 60 345 204800 19.418 6.70112 54.1932 209.131 289.65 289.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 0.000128 2048 170 4695 120832 23.3915 14.4082 1583.69 418.288 2039.91 2040.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 6.4e-05 1024 310 4305 163840 44.8794 13.4868 1013.05 418.066 1489.69 1489.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1170 6.4e-05 512 240 375 258048 13.9336 6.63168 84.1318 206.475 311.359 311.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000256 1024 380 795 67584 4.51894 3.40662 80.3584 104.598 192.983 193.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.000128 1024 360 1740 142080 9.01152 6.91616 383.162 209.622 608.813 608.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 6.4e-05 1024 240 1155 202752 33.9993 13.3263 397.331 412.684 857.523 857.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000512 2048 190 240 36288 3.47402 21.4719 104.699 129.689 129.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 0.000512 1024 200 765 25344 2.37827 1.64454 31.0006 51.9381 87.0618 87.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 270 0.000128 4096 55 3360 50688 59.5905 28.2937 1117.78 833.93 2039.73 2039.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 410 6.4e-05 512 60 345 196608 19.5761 6.62301 60.7223 206.446 293.578 293.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 0.000128 2048 170 4695 119808 23.3889 14.4036 1827.74 417.045 2282.71 2282.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 6.4e-05 1024 310 4305 159744 44.6475 13.3489 1155.06 412.692 1625.96 1626.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1170 6.4e-05 512 240 375 256000 14.0806 6.64288 83.9326 206.499 311.345 311.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000256 1024 380 795 68000 4.52813 3.4137 81.0665 104.658 193.771 193.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.000128 1024 360 1740 142400 9.04742 7.07379 386.277 209.791 612.294 612.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 6.4e-05 1024 240 1155 198400 34.6551 13.3557 390.239 412.745 851.182 851.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000512 2048 190 240 36200 3.47341 21.4078 104.497 129.422 129.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 0.000512 1024 200 765 25600 2.3807 1.63987 31.094 51.9551 87.1719 87.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 270 0.000128 4096 55 3360 51200 59.7788 28.3538 1134.28 834.422 2056.97 2057.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 410 6.4e-05 512 60 345 204800 19.048 6.62557 63.6393 206.477 296.003 296.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 0.000128 2048 170 4695 120000 23.5018 14.3726 1840.33 417.279 2295.62 2295.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 6.4e-05 1024 310 4305 153600 45.5425 13.3698 1124.02 412.747 1595.9 1596.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1170 6.4e-05 512 240 375 262144 14.089 6.72563 77.8868 209.288 308.18 308.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000256 1024 380 795 67584 4.548 3.41283 73.0314 105.051 186.142 186.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.000128 1024 360 1740 142336 9.00822 6.82982 349.662 209.397 574.998 575.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 6.4e-05 1024 240 1155 204800 34.5378 13.4943 365.892 418.322 832.432 832.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000512 2048 190 240 36096 3.45798 19.6144 104.37 127.486 127.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 0.000512 1024 200 765 24576 2.36266 1.61357 27.4142 51.3461 82.8342 82.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 270 0.000128 4096 55 3360 51200 59.6781 28.3272 1039.29 837.118 1964.55 1964.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 410 6.4e-05 512 60 345 196608 20.0819 6.70659 55.8416 209.265 292.103 292.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 0.000128 2048 170 4695 120832 23.4236 14.344 1691.6 418.745 2148.25 2148.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 6.4e-05 1024 310 4305 163840 44.8925 13.9181 1079.44 418.903 1557.37 1557.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1170 6.4e-05 512 240 380 261120 14.2343 6.72973 59.0085 209.829 289.995 290.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000256 1024 380 800 68608 4.52282 3.41834 55.3164 104.988 168.35 168.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1940 0.000128 1024 360 1740 143104 9.0072 6.83062 265.937 209.856 491.732 491.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 800 6.4e-05 1024 240 1160 207872 34.2976 13.4989 281.929 419.384 749.301 749.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1650 0.000512 2048 190 240 36544 3.49184 28.2302 104.97 136.735 136.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 0.000512 1024 200 780 26240 2.38237 1.66298 21.7262 52.422 78.293 78.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 270 0.000128 4096 55 3360 52992 59.4885 28.3332 814.639 838.675 1741.28 1741.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 6.4e-05 512 60 360 206848 19.2718 6.70765 44.8503 209.112 280.154 280.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 820 0.000128 2048 170 4700 121600 23.4094 14.3663 1290.61 419.462 1747.99 1748.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 780 6.4e-05 1024 310 4320 163840 44.8879 13.4861 819.187 418.022 1295.81 1295.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1170 6.4e-05 512 240 380 261120 14.289 6.7528 66.8624 209.625 297.724 297.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000256 1024 380 800 68640 4.54208 3.42586 62.8667 104.892 175.827 175.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.000128 1024 360 1740 143040 9.05357 8.34627 300.269 209.589 527.366 527.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 6.4e-05 1024 240 1160 207360 34.4631 13.5313 316.181 419.009 783.38 783.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1650 0.000512 2048 190 240 36520 3.49184 31.1941 104.828 139.558 139.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 0.000512 1024 200 780 26240 2.39088 1.65965 24.6692 52.3432 81.1623 81.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 270 0.000128 4096 55 3360 52800 59.7892 28.4127 913.778 837.897 1840.02 1840.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 6.4e-05 512 60 360 207360 19.3969 6.73382 51.2689 209.613 287.223 287.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 0.000128 2048 170 4700 121600 23.5212 14.3729 1455.37 419.156 1912.56 1912.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 6.4e-05 1024 310 4320 166400 44.8128 13.5256 942.169 419.017 1419.75 1419.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1170 6.4e-05 512 240 380 261120 14.2166 6.73792 62.1425 209.466 292.757 292.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000256 1024 380 800 68352 4.52842 3.41155 58.4204 104.823 171.287 171.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.000128 1024 360 1740 143040 9.01818 6.84442 279.724 209.764 505.457 505.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 6.4e-05 1024 240 1160 207360 34.3688 13.5121 295.08 418.684 761.833 761.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1650 0.000512 2048 190 240 36528 3.48509 27.8239 104.958 136.31 136.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 0.000512 1024 200 780 26304 2.39027 1.66621 23.0987 52.5355 79.7916 79.8843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 270 0.000128 4096 55 3360 52608 59.5765 28.3791 847.635 837.263 1773 1773.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 6.4e-05 512 60 360 205824 19.2813 6.68467 46.9501 208.416 281.545 281.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 0.000128 2048 170 4700 121344 23.447 14.425 1350.38 418.77 1807.15 1807.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 6.4e-05 1024 310 4320 162816 44.8564 13.4554 855.898 416.744 1331.17 1331.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1170 6.4e-05 512 240 380 259840 14.3202 6.74365 63.5116 209.48 294.246 294.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000256 1024 380 800 68320 4.5448 3.41574 59.911 104.833 172.807 172.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.000128 1024 360 1740 142912 9.05872 6.912 283.835 209.847 509.753 509.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 6.4e-05 1024 240 1160 207872 34.3817 13.5291 300.747 418.697 767.543 767.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000512 2048 190 240 36512 3.49184 16.0022 104.938 124.472 124.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 0.000512 1024 200 780 26208 2.40838 1.66707 23.609 52.5306 80.3123 80.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 270 0.000128 4096 55 3360 52416 59.8012 28.3923 857.629 837.323 1783.28 1783.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 6.4e-05 512 60 360 207872 19.3531 6.72973 48.8725 209.451 284.618 284.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 0.000128 2048 170 4700 121408 23.5075 14.4518 1371.31 419.144 1828.54 1828.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 6.4e-05 1024 310 4320 164864 44.9918 13.5175 881.583 418.707 1359.02 1359.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1170 6.4e-05 512 240 380 260096 14.198 6.72704 63.8605 209.089 294.063 294.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000256 1024 380 800 68352 4.51693 3.40762 60.1559 104.644 172.826 172.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.000128 1024 360 1740 143104 9.02752 6.83008 280.692 209.851 506.5 506.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 6.4e-05 1024 240 1160 206848 34.2978 13.5602 297.869 417.92 763.836 763.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000512 2048 190 240 36480 3.48083 16.0891 104.846 124.457 124.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 0.000512 1024 200 780 26112 2.39434 1.66451 23.5753 52.4443 80.1803 80.2691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 270 0.000128 4096 55 3360 52736 59.5564 28.3471 875.547 838.542 1802.12 1802.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 6.4e-05 512 60 360 204800 19.4412 6.70403 48.6367 209.067 284.057 284.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 0.000128 2048 170 4700 121344 23.4613 14.3522 1331.08 419.747 1788.78 1788.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 6.4e-05 1024 310 4320 163840 44.9249 13.9715 835.715 417.921 1312.75 1312.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1170 6.4e-05 512 240 380 260352 14.1931 6.73453 79.3357 208.797 309.252 309.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000256 1024 380 800 68544 4.54458 3.42538 74.9697 105.017 188.057 188.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.000128 1024 360 1740 142848 9.03933 6.84051 353.227 209.545 578.755 578.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 6.4e-05 1024 240 1160 205056 34.5298 13.5063 368.907 417.331 834.462 834.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000512 2048 190 240 36504 3.49654 19.7844 104.872 128.197 128.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 0.000512 1024 200 780 26208 2.39331 1.66166 29.5897 52.3808 86.1276 86.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 270 0.000128 4096 55 3360 52992 59.6688 28.3812 1073.48 837.721 1999.38 1999.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 410 6.4e-05 512 60 360 202752 19.3717 6.66013 59.5897 207.373 293.209 293.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 0.000128 2048 170 4700 121536 23.4715 14.377 1706.56 419.08 2163.62 2163.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 6.4e-05 1024 310 4320 161280 44.8052 13.3919 1073.79 414.257 1546.46 1546.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1170 6.4e-05 512 240 380 258048 14.0733 6.67494 55.2768 207.321 283.539 283.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000256 1024 380 800 67968 4.52634 3.41254 52.0408 104.616 164.696 164.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.000128 1024 360 1740 142848 9.02349 6.84602 245.871 209.653 471.493 471.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 6.4e-05 1024 240 1160 202752 34.2857 13.3831 255.23 414.373 717.457 717.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000512 2048 190 240 36432 3.48467 13.8566 104.884 122.268 122.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 0.000512 1024 200 780 25920 2.37667 1.64317 20.6299 52.095 76.8442 76.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 270 0.000128 4096 55 3360 51840 59.4407 28.3482 731.45 835.115 1654.49 1654.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 410 6.4e-05 512 60 360 193536 19.5247 6.57846 39.8439 204.202 270.358 270.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 0.000128 2048 170 4700 120960 23.3389 14.3806 1178.63 417.632 1634.11 1634.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 6.4e-05 1024 310 4320 156672 44.4914 14.1135 723.75 408.209 1190.78 1190.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1170 6.4e-05 512 240 380 261120 14.2491 6.73846 76.302 209.812 307.3 307.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000256 1024 380 800 68160 4.51414 3.40787 71.2224 104.704 183.948 184.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.000128 1024 360 1740 143040 9.02598 6.84051 340.2 209.797 565.965 566.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 6.4e-05 1024 240 1160 207360 34.3639 14.3811 359.127 419.362 827.418 827.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000512 2048 190 240 36480 3.48877 18.8963 104.904 127.331 127.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 0.000512 1024 200 780 25920 2.38208 1.64864 28.0059 52.2129 84.3506 84.4446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 270 0.000128 4096 55 3360 52480 59.5481 28.3917 1026.07 838.713 1952.86 1952.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 6.4e-05 512 60 360 204800 19.5478 6.7273 57.4278 211.041 294.957 295.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 0.000128 2048 170 4700 121600 23.4282 14.4686 1646.46 419.442 2103.93 2104.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 6.4e-05 1024 310 4320 163840 45.079 13.5204 1053.37 419.375 1531.57 1531.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1170 6.4e-05 512 240 380 261120 14.2278 6.72842 54.0129 209.888 285.047 285.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000256 1024 380 800 67840 4.49325 3.39165 49.9645 104.282 162.232 162.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.000128 1024 360 1740 142080 8.96819 6.82634 235.968 209.066 460.927 461.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 6.4e-05 1024 240 1160 204800 34.6646 13.5229 249.067 419.503 716.937 717.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000512 2048 190 240 36320 3.47776 13.4478 104.702 121.672 121.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 0.000512 1024 200 780 25600 2.37114 1.64131 19.6953 51.8953 75.7014 75.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 270 0.000128 4096 55 3360 51200 59.2573 28.2711 701.043 832.366 1621.07 1621.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 410 6.4e-05 512 60 360 194560 19.7499 6.6151 38.9028 206.427 271.907 272.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 0.000128 2048 170 4700 120320 23.2296 14.3139 1132.05 416.268 1585.99 1586.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 6.4e-05 1024 310 4320 153600 45.4076 13.3164 688.436 412.652 1160.03 1160.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1170 6.4e-05 512 240 380 258048 14.1868 6.6959 70.6615 208.496 300.231 300.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000256 1024 380 800 68352 4.51878 3.41309 67.1673 104.898 180.096 180.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.000128 1024 360 1740 142848 8.98624 6.8807 318.672 209.519 544.158 544.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 6.4e-05 1024 240 1160 205824 34.1904 13.5766 333.68 416.727 798.365 798.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000512 2048 190 240 36480 3.49078 17.8463 104.969 126.349 126.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 0.000512 1024 200 780 26112 2.37885 1.66298 26.4333 52.3334 82.9065 83.0034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 270 0.000128 4096 55 3360 52224 59.5004 28.3224 960.072 837.627 1885.65 1885.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 410 6.4e-05 512 60 360 202752 19.1199 6.61722 53.6435 206.407 286.002 286.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 0.000128 2048 170 4700 121344 23.3551 14.4561 1539.21 419.007 1996.16 1996.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 6.4e-05 1024 310 4320 159744 44.6196 13.3485 968.792 412.626 1439.6 1439.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1170 6.4e-05 512 240 380 251904 14.266 6.62816 49.9247 206.498 277.509 277.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000256 1024 380 800 67584 4.51882 3.40477 47.8913 104.51 160.424 160.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.000128 1024 360 1740 142848 9.0071 6.82342 227.921 209.642 453.495 453.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 6.4e-05 1024 240 1160 202752 34.0013 13.3187 236.465 412.734 696.702 696.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000512 2048 190 240 36288 3.47386 12.9099 104.711 121.138 121.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 0.000512 1024 200 780 25344 2.38006 1.64429 18.6448 51.9467 74.7161 74.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 270 0.000128 4096 55 3360 50688 59.5922 28.2872 665.261 834.018 1587.29 1587.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 410 6.4e-05 512 60 360 196608 19.5775 6.61862 37.3831 206.471 270.262 270.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 0.000128 2048 170 4700 119808 23.3743 14.3893 1081.23 417.221 1536.35 1536.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 6.4e-05 1024 310 4320 159744 44.6312 13.3189 689.597 412.742 1160.5 1160.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1170 6.4e-05 512 240 380 259200 14.2128 6.72342 74.2553 208.557 303.936 304.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000256 1024 380 800 68400 4.54986 3.42038 70.4194 105.07 183.563 183.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.000128 1024 360 1740 142800 9.0624 6.85062 332.125 209.788 557.933 558.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 6.4e-05 1024 240 1160 204800 34.4471 13.4929 346.581 416.858 811.567 811.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000512 2048 190 240 36400 3.47946 18.7673 104.847 127.134 127.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 0.000512 1024 200 780 26000 2.40093 1.65907 27.7707 52.354 84.2893 84.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 270 0.000128 4096 55 3360 52800 59.7484 28.4196 1010.07 838.15 1936.53 1936.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 410 6.4e-05 512 60 360 198400 19.5263 6.63978 54.6229 206.385 287.385 287.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 0.000128 2048 170 4700 121600 23.4922 14.379 1611.23 419.11 2068.35 2068.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 6.4e-05 1024 310 4320 160000 44.7956 13.3612 1005.46 412.578 1476.42 1476.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1170 6.4e-05 512 240 380 256000 14.0833 6.64371 52.3528 206.255 279.519 279.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000256 1024 380 800 68000 4.52 3.41174 49.5722 104.437 162.043 162.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.000128 1024 360 1740 142400 9.05382 6.84118 233.441 209.529 458.968 459.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 6.4e-05 1024 240 1160 198400 34.6654 13.3499 238.137 412.236 698.573 698.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000512 2048 190 240 36200 3.46006 13.0958 104.376 120.975 121.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 0.000512 1024 200 780 25600 2.3792 1.64045 19.5316 51.8923 75.5421 75.6392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 270 0.000128 4096 55 3360 51200 59.7817 28.3752 690.626 833.406 1612.32 1612.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 410 6.4e-05 512 60 360 192000 19.9965 6.62947 37.6308 206.22 270.691 270.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 0.000128 2048 170 4700 120000 23.4839 14.354 1114.66 416.782 1569.41 1569.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 6.4e-05 1024 310 4320 153600 45.5591 14.2589 676.069 412.255 1148.36 1148.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1170 6.4e-05 512 240 380 258048 14.4015 6.73997 95.0895 209.363 325.791 325.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000256 1024 380 800 68096 4.53232 3.41606 89.9344 104.947 202.932 203.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.000128 1024 360 1740 142464 9.01453 6.83622 422.884 209.372 648.211 648.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 6.4e-05 1024 240 1160 207872 34.2743 13.5187 450.237 418.475 916.693 916.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000512 2048 190 240 36400 3.4775 23.81 104.722 132.053 132.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 0.000512 1024 200 780 25536 2.38163 1.6447 34.8083 51.9687 90.9051 91.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 270 0.000128 4096 55 3360 51968 59.61 28.3696 1269.83 837.054 2195 2195.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 410 6.4e-05 512 60 360 200704 19.409 6.81139 71.1279 206.943 304.505 304.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 0.000128 2048 170 4700 120960 23.4435 14.3785 2036.55 418.7 2493.2 2493.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 6.4e-05 1024 310 4320 157696 45.1357 14.562 1254.54 413.681 1728.14 1728.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1170 6.4e-05 512 240 380 250880 14.4701 6.65981 60.9667 207.18 289.467 289.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000256 1024 380 800 67200 4.48003 3.38 57.5873 103.858 169.404 169.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.000128 1024 360 1740 142464 9.00813 6.83197 275.174 209.75 500.863 500.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 6.4e-05 1024 240 1160 200704 34.424 13.3448 283.731 414.103 745.794 745.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000512 2048 190 240 36288 3.47334 15.4719 104.791 123.779 123.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 0.000512 1024 200 780 25088 2.39382 1.64864 22.396 52.1579 78.6922 78.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 270 0.000128 4096 55 3360 51968 59.5452 28.3464 831.04 838.22 1757.28 1757.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 410 6.4e-05 512 60 360 186368 19.6835 6.56186 43.5952 202.346 272.402 272.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 0.000128 2048 170 4700 120064 23.4892 14.4159 1314.71 419.199 1771.96 1772.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 6.4e-05 1024 310 4320 143360 45.7333 13.2334 743.808 404.498 1207.49 1207.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1170 6.4e-05 512 240 380 257280 14.3945 6.73037 90.9055 208.856 321.079 321.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000256 1024 380 800 68160 4.52806 3.41581 86.1696 104.691 198.905 199.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.000128 1024 360 1740 142560 9.04464 6.84752 404.99 209.509 630.49 630.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 6.4e-05 1024 240 1160 203520 34.7078 13.5086 421.139 417.458 886.996 887.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000512 2048 190 240 36360 3.47341 22.5927 104.632 130.74 130.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 0.000512 1024 200 780 25920 2.40294 1.66317 33.7633 52.4499 90.3806 90.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 270 0.000128 4096 55 3360 51840 59.7035 28.378 1214.7 835.025 2137.94 2138.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 410 6.4e-05 512 60 360 199680 19.4068 6.6263 68.2198 206.257 300.723 300.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 0.000128 2048 170 4700 120960 23.4068 14.439 1951.72 417.712 2407.41 2407.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 6.4e-05 1024 310 4320 161280 44.4977 13.3468 1231.57 412.457 1702.09 1702.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1170 6.4e-05 512 240 380 253440 14.1681 6.64134 60.8852 206.469 288.347 288.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000256 1024 380 800 68160 4.52758 3.41546 58.5276 104.806 171.375 171.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.000128 1024 360 1740 142080 8.99619 6.83792 273.528 209.135 498.596 498.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 6.4e-05 1024 240 1160 199680 34.447 13.3335 280.719 412.684 741.371 741.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000512 2048 190 240 36240 3.47091 15.6207 104.693 123.827 123.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 0.000512 1024 200 780 24960 2.38966 1.6433 22.3456 51.9928 78.4711 78.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 270 0.000128 4096 55 3360 51840 59.5208 28.3452 823.648 836.123 1747.76 1747.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 410 6.4e-05 512 60 360 199680 19.3853 6.62528 46.0245 206.745 278.989 279.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 0.000128 2048 170 4700 120960 23.4095 14.3527 1319.34 418.139 1775.37 1775.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 6.4e-05 1024 310 4320 153600 45.4481 14.1639 790.675 412.699 1263.2 1263.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1170 6.4e-05 512 240 380 258048 14.3117 6.72381 88.5417 209.205 318.97 319.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000256 1024 380 800 68096 4.52483 3.41114 82.8409 104.86 195.735 195.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.000128 1024 360 1740 142336 8.96918 6.82845 391.444 209.215 616.559 616.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 6.4e-05 1024 240 1160 204800 34.5072 13.4902 410.411 418.14 876.732 876.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000512 2048 190 240 36352 3.47546 22.0119 104.714 130.243 130.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 0.000512 1024 200 780 26112 2.3945 1.67069 32.9809 52.5457 89.6888 89.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 270 0.000128 4096 55 3360 52224 59.4065 28.3261 1188.75 836.426 2113.04 2113.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 410 6.4e-05 512 60 360 204800 19.4153 6.70877 67.3181 209.175 302.829 303.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 0.000128 2048 170 4700 120832 23.3668 14.3626 1897.21 418.295 2353.37 2353.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 6.4e-05 1024 310 4320 163840 44.87 14.1252 1213.28 418.147 1690.65 1690.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1170 6.4e-05 512 240 380 253952 14.5593 6.72013 58.8874 209.239 289.603 289.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000256 1024 380 800 67584 4.54656 3.40883 56.0393 104.913 169.008 169.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.000128 1024 360 1740 142336 9.00525 6.82803 263.438 209.331 488.703 488.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 6.4e-05 1024 240 1160 204800 34.5373 13.4881 276.635 418.213 743.067 743.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000512 2048 190 240 36096 3.46112 15.1409 104.345 122.99 123.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 0.000512 1024 200 780 24576 2.3641 1.61642 21.0778 51.333 76.4931 76.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 270 0.000128 4096 55 3360 51200 59.6534 28.3194 785.542 836.903 1710.55 1710.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 410 6.4e-05 512 60 360 196608 20.0889 6.70746 43.7584 209.211 279.981 280.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 0.000128 2048 170 4700 120832 23.4124 14.407 1269.48 418.534 1725.96 1726.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 6.4e-05 1024 310 4320 163840 44.8997 13.4902 809.653 418.224 1286.49 1286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1170 6.4e-05 512 240 380 251904 14.2762 6.63126 75.129 206.331 302.557 302.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000256 1024 380 800 67584 4.52061 3.40557 71.7726 104.425 184.228 184.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.000128 1024 360 1740 142848 9.00486 6.83213 342.997 209.481 568.418 568.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 6.4e-05 1024 240 1160 202752 34.0295 13.3241 354.056 412.41 814.004 814.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000512 2048 190 240 36288 3.47955 19.1134 104.628 127.263 127.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 0.000512 1024 200 780 25344 2.38368 1.64454 27.8288 51.9048 83.8627 83.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 270 0.000128 4096 55 3360 50688 59.5871 28.2952 1011.21 833.343 1932.57 1932.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 410 6.4e-05 512 60 360 196608 19.5718 6.61709 56.141 206.311 288.858 289.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 0.000128 2048 170 4700 119808 23.388 14.3213 1644.47 416.751 2099.06 2099.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 6.4e-05 1024 310 4320 159744 44.6574 13.3186 1038.67 412.427 1509.29 1509.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1170 6.4e-05 512 240 380 245760 14.6326 6.63872 51.8012 206.624 279.882 280.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000256 1024 380 800 66048 4.50352 3.37456 49.9961 103.738 161.707 161.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.000128 1024 360 1740 141312 8.99651 7.16976 239.42 208.869 464.554 464.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 6.4e-05 1024 240 1160 196608 34.7978 13.3258 243.776 413.06 705.143 705.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000512 2048 190 240 36096 3.47571 13.6815 104.713 121.913 121.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 0.000512 1024 200 780 24576 2.4105 1.65274 19.6046 52.2056 75.9751 76.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 270 0.000128 4096 55 3360 49152 59.2923 28.2323 684.877 826.811 1599.34 1599.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 410 6.4e-05 512 60 360 172032 20.1493 6.53539 35.1119 198.352 260.362 260.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 0.000128 2048 170 4700 116736 23.4108 14.3059 1119.61 413.582 1571.04 1571.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 6.4e-05 1024 310 4320 147456 43.7232 13.1608 672.61 396.517 1126.23 1126.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1170 6.4e-05 512 240 380 256000 14.083 6.64202 79.4795 206.48 306.873 307.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000256 1024 380 800 68000 4.52403 3.41098 75.469 104.666 188.17 188.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.000128 1024 360 1740 142400 9.05274 6.84646 358.223 209.767 583.991 584.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 6.4e-05 1024 240 1160 198400 34.6621 13.3468 363.25 412.701 824.152 824.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000512 2048 190 240 36200 3.46538 19.813 104.485 127.808 127.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 0.000512 1024 200 780 25600 2.38154 1.63824 29.5593 51.9468 85.6273 85.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 270 0.000128 4096 55 3360 51200 59.7595 28.3531 1050.06 834.317 1972.62 1972.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 410 6.4e-05 512 60 360 192000 19.9934 6.63872 57.0966 206.459 290.397 290.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 0.000128 2048 170 4700 120000 23.4913 14.3543 1702.84 417.242 2158.05 2158.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 6.4e-05 1024 310 4320 153600 45.5564 13.5475 1045.61 412.82 1517.75 1517.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1170 6.4e-05 512 240 380 256000 14.0531 6.64339 56.2832 206.421 283.594 283.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000256 1024 380 800 67200 4.47949 3.38474 53.2366 103.651 164.855 164.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.000128 1024 360 1740 140800 9.00301 7.95965 254.632 208.76 480.455 480.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 800 6.4e-05 1024 240 1160 192000 35.3249 13.3609 252.386 412.583 713.839 713.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000512 2048 190 240 36000 3.46621 14.059 104.457 122.025 122.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 0.000512 1024 200 780 25600 2.39376 1.6487 21.0796 52.1679 77.3889 77.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 270 0.000128 4096 55 3360 48000 59.5907 28.2701 699.274 826.025 1613.29 1613.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 410 6.4e-05 512 60 360 179200 20.9714 6.62755 38.2604 206.397 272.464 272.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 0.000128 2048 170 4700 118400 23.2602 14.2996 1205.38 413.102 1656.17 1656.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 6.4e-05 1024 310 4320 153600 45.4926 13.3388 756.588 412.602 1228.23 1228.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1170 6.4e-05 512 240 384 262144 14.1726 6.72662 59.844 209.623 290.561 290.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000256 1024 380 816 68352 4.53165 3.4176 55.7288 104.882 168.664 168.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1940 0.000128 1024 360 1752 142848 9.01379 6.84723 263.798 209.662 489.421 489.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 800 6.4e-05 1024 240 1152 205824 34.5473 13.4948 275.342 418.987 742.561 742.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1650 0.000512 2048 190 240 36544 3.49491 27.254 104.872 135.663 135.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 0.000512 1024 200 768 25984 2.38627 1.66419 21.2252 52.3758 77.7477 77.8448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 270 0.000128 4096 55 3360 51968 59.6505 28.3421 792.019 837.852 1718 1718.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 6.4e-05 512 60 360 204800 19.4273 6.71107 44.1217 208.919 279.394 279.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 820 0.000128 2048 170 4704 121600 23.3933 14.3828 1275.31 419.001 1732.23 1732.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 780 6.4e-05 1024 310 4320 163840 44.8723 13.4866 809.898 417.622 1286.1 1286.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1170 6.4e-05 512 240 384 261120 14.2874 6.74474 63.4778 209.663 294.365 294.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000256 1024 380 816 68320 4.56291 3.42477 59.6379 104.911 172.637 172.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.000128 1024 360 1752 142880 9.04928 6.84179 281.06 209.728 506.777 506.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 6.4e-05 1024 240 1152 204800 34.7915 13.5327 290.964 419.075 758.556 758.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1650 0.000512 2048 190 240 36520 3.49965 27.1588 104.843 135.544 135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 0.000512 1024 200 768 25920 2.39917 1.66022 22.5871 52.3501 79.0923 79.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 270 0.000128 4096 55 3360 51840 59.9534 28.3895 835.147 838.171 1761.8 1761.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 6.4e-05 512 60 360 204800 19.6173 6.72557 46.9975 209.64 283.189 283.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 0.000128 2048 170 4704 121600 23.5396 14.3996 1354.59 419.262 1811.92 1812.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 6.4e-05 1024 310 4320 163840 45.1808 13.5218 860.005 419.066 1337.99 1338.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1170 6.4e-05 512 240 384 261120 14.2106 6.73587 63.326 209.297 293.764 293.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000256 1024 380 816 68160 4.53181 3.40954 59.024 104.739 171.802 171.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.000128 1024 360 1752 142848 9.02515 6.83853 277.27 209.594 502.829 502.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 6.4e-05 1024 240 1152 204288 34.7082 13.6487 286.949 418.338 753.836 753.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000512 2048 190 240 36528 3.49446 15.4665 104.871 123.877 123.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 0.000512 1024 200 768 26112 2.39734 1.66947 22.728 52.4764 79.3707 79.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 270 0.000128 4096 55 3360 51840 59.7067 28.3511 822.207 836.581 1746.98 1747.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 6.4e-05 512 60 360 202752 19.4756 6.69408 46.1508 208.244 280.78 280.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 0.000128 2048 170 4704 121344 23.4155 14.3544 1328.6 418.441 1784.94 1785.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 6.4e-05 1024 310 4320 162816 44.8427 13.4558 841.945 416.387 1316.85 1317.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1170 6.4e-05 512 240 384 258048 14.1912 6.70045 40.6072 208.45 270.135 270.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000256 1024 380 816 67968 4.53226 3.41197 37.973 104.873 150.891 150.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.000128 1024 360 1752 142464 8.9991 6.8328 178.215 209.465 403.614 403.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 6.4e-05 1024 240 1152 202752 34.51 13.4417 184.293 416.632 649.059 649.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1650 0.000512 2048 190 240 36480 3.48736 29.0673 104.946 137.544 137.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 0.000512 1024 200 768 25728 2.38678 1.66704 14.6641 52.3212 71.7989 71.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 270 0.000128 4096 55 3360 51456 59.6588 28.3238 527.005 837.449 1452.57 1452.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 410 6.4e-05 512 60 360 196608 19.5632 6.61504 29.2593 206.359 262.002 262.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 0.000128 2048 170 4704 121344 23.3731 14.3496 857.939 418.799 1314.59 1314.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 6.4e-05 1024 310 4320 159744 44.5953 13.3202 535.016 412.521 1005.67 1005.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1170 6.4e-05 512 240 384 261632 14.2035 6.74202 73.5025 209.459 304.102 304.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000256 1024 380 816 68096 4.54246 3.42211 67.8781 104.929 180.875 180.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.000128 1024 360 1752 142688 9.04387 6.84237 319.373 209.726 545.093 545.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 6.4e-05 1024 240 1152 204288 34.7354 13.5264 329.708 418.644 796.805 796.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000512 2048 190 240 36512 3.48374 17.8483 104.924 126.301 126.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 0.000512 1024 200 768 25984 2.4056 1.66701 26.2228 52.5275 82.922 83.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 270 0.000128 4096 55 3360 51520 59.8935 28.3771 946.674 837.22 1872.3 1872.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 6.4e-05 512 60 360 204288 19.5745 6.73299 53.8774 209.423 289.816 289.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 0.000128 2048 170 4704 121408 23.4834 14.4131 1540.3 418.691 1997.03 1997.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 6.4e-05 1024 310 4320 164864 44.948 13.526 986.476 418.659 1463.83 1464.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1170 6.4e-05 512 240 384 261632 14.1705 6.7377 46.8675 209.335 277.303 277.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000256 1024 380 816 68096 4.53274 3.41523 43.3925 104.818 156.257 156.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.000128 1024 360 1752 142464 9.00384 6.83594 201.583 209.404 426.928 427.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 6.4e-05 1024 240 1152 204288 34.7004 13.8227 210.688 418.402 677.801 677.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1650 0.000512 2048 190 240 36400 3.47546 34.7149 104.703 142.934 142.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 0.000512 1024 200 768 25536 2.38179 1.64454 16.6427 51.963 72.7292 72.8285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 270 0.000128 4096 55 3360 51072 59.8037 28.3589 593.772 836.925 1518.99 1519.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 410 6.4e-05 512 60 360 200704 19.392 6.64272 34.0701 206.908 267.223 267.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 0.000128 2048 170 4704 120960 23.4361 14.3837 969.886 418.54 1426.37 1426.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 6.4e-05 1024 310 4320 157696 45.1487 13.3671 597.495 413.614 1069.84 1069.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1170 6.4e-05 512 240 384 260096 14.1969 6.72173 69.9605 209.133 300.207 300.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000256 1024 380 816 68096 4.52198 3.40378 66.2802 104.674 178.98 179.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.000128 1024 360 1752 142848 9.01978 6.83085 303.843 209.793 529.589 529.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 6.4e-05 1024 240 1152 204800 34.5208 13.4908 314.433 418.018 780.652 780.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000512 2048 190 240 36480 3.47917 17.4148 104.873 125.812 125.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 0.000512 1024 200 768 25856 2.39363 1.67117 25.2136 52.4533 81.8302 81.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 270 0.000128 4096 55 3360 51712 59.6939 28.3508 918.933 838.85 1845.96 1846.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 6.4e-05 512 60 360 204800 19.4218 6.70602 52.7491 209.113 288.204 288.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 0.000128 2048 170 4704 121344 23.4365 14.3509 1429.53 419.568 1887.02 1887.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 6.4e-05 1024 310 4320 163840 44.9068 13.4871 894 418.026 1370.63 1370.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1170 6.4e-05 512 240 384 258048 14.3228 6.7193 46.7769 209.002 277.014 277.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000256 1024 380 816 68096 4.52419 3.40787 43.9173 104.671 156.618 156.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.000128 1024 360 1752 142336 8.98067 6.82957 197.748 209.018 422.674 422.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 6.4e-05 1024 240 1152 204800 34.5087 13.4858 209.291 417.743 675.212 675.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000512 2048 190 240 36352 3.47325 11.8252 104.618 119.96 120.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 0.000512 1024 200 768 25600 2.40435 1.67254 16.9406 52.4983 73.6137 73.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 270 0.000128 4096 55 3360 51200 59.5932 28.3196 605.274 835.637 1528.95 1529.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 410 6.4e-05 512 60 360 204800 19.4281 6.7096 35.3988 208.98 270.728 270.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 0.000128 2048 170 4704 120832 23.3958 14.5162 918.239 417.902 1374.18 1374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 6.4e-05 1024 310 4320 163840 44.8854 13.5131 577.118 417.76 1053.49 1053.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1170 6.4e-05 512 240 384 260352 14.1972 6.73466 77.3225 208.948 307.393 307.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000256 1024 380 816 68256 4.55123 3.42992 72.5482 105.084 185.715 185.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.000128 1024 360 1752 142848 9.03526 6.84374 340.734 209.699 566.412 566.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 6.4e-05 1024 240 1152 202752 34.8215 13.5004 349.274 417.639 815.421 815.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000512 2048 190 240 36504 3.48813 18.9029 104.946 127.38 127.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 0.000512 1024 200 768 25920 2.40032 1.66624 27.8233 52.4172 84.4053 84.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 270 0.000128 4096 55 3360 51840 59.8274 28.3833 1008.16 838.349 1934.85 1934.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 410 6.4e-05 512 60 360 202752 19.3548 6.66669 56.5915 207.37 290.195 290.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 0.000128 2048 170 4704 121536 23.4809 14.3708 1639.75 419.31 2097.05 2097.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 6.4e-05 1024 310 4320 161280 44.8126 13.4369 1029.93 414.564 1502.97 1503.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1170 6.4e-05 512 240 384 258048 14.0668 6.67571 54.0912 207.276 282.303 282.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000256 1024 380 816 67968 4.52579 3.40787 50.7963 104.595 163.425 163.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.000128 1024 360 1752 142848 9.01734 6.84643 238.189 209.618 463.775 463.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 6.4e-05 1024 240 1152 198144 34.8308 13.7847 239.992 414.288 703.081 703.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000512 2048 190 240 36432 3.49117 13.4664 104.858 121.856 121.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 0.000512 1024 200 768 25344 2.38858 1.6425 19.177 52.0872 75.3966 75.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 270 0.000128 4096 55 3360 50688 59.672 28.3361 689.843 834.944 1612.93 1613.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 410 6.4e-05 512 60 360 193536 19.5043 6.57386 38.2955 204.161 268.748 268.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 0.000128 2048 170 4704 120960 23.3581 14.4588 1137.48 417.553 1592.98 1593.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 6.4e-05 1024 310 4320 156672 44.498 13.35 697.802 408.131 1164 1164.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1170 6.4e-05 512 240 384 261120 14.2427 6.73725 73.5521 209.83 304.554 304.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000256 1024 380 816 67840 4.52426 3.41094 68.3285 104.718 181.083 181.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.000128 1024 360 1752 142720 9.03174 6.84362 323.244 209.818 549.036 549.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 6.4e-05 1024 240 1152 204800 34.7205 13.5167 334.348 419.412 802.185 802.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000512 2048 190 240 36480 3.49446 17.9024 104.919 126.364 126.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 0.000512 1024 200 768 25600 2.38637 1.64589 26.0921 52.2179 82.4428 82.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 270 0.000128 4096 55 3360 51840 59.6884 28.3791 958.125 838.824 1885.14 1885.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 6.4e-05 512 60 360 204800 19.5556 6.72326 54.2036 209.807 290.502 290.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 0.000128 2048 170 4704 121600 23.4279 14.5984 1555.79 419.479 2013.43 2013.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 6.4e-05 1024 310 4320 163840 45.063 13.5127 995.069 419.559 1473.42 1473.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1170 6.4e-05 512 240 384 261120 14.2332 6.72992 53.3604 209.713 284.224 284.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000256 1024 380 816 67200 4.50912 3.39354 49.0496 104.203 161.257 161.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.000128 1024 360 1752 142080 8.97427 6.83136 230.352 208.888 455.143 455.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 6.4e-05 1024 240 1152 204800 34.6613 13.5005 240.945 419.156 708.449 708.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000512 2048 190 240 36320 3.47261 12.9944 104.613 121.123 121.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 0.000512 1024 200 768 24960 2.38154 1.64358 18.4337 51.8553 74.4133 74.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 270 0.000128 4096 55 3360 49920 59.5601 28.2702 661.762 831.673 1581.4 1581.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 410 6.4e-05 512 60 360 194560 19.7337 6.61702 37.3092 206.256 270.133 270.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 0.000128 2048 170 4704 120320 23.237 14.3176 1097.79 415.922 1551.4 1551.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 6.4e-05 1024 310 4320 153600 45.3667 13.3161 665.821 412.843 1137.56 1137.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1170 6.4e-05 512 240 384 258048 14.191 6.69696 94.1631 208.494 323.736 323.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000256 1024 380 816 67968 4.53149 3.41034 89.2377 105.002 202.284 202.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.000128 1024 360 1752 142464 8.99338 6.83062 415.793 209.517 641.238 641.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 6.4e-05 1024 240 1152 202752 34.4938 13.4429 427.06 416.736 891.923 892.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000512 2048 190 240 36480 3.48979 22.9294 104.968 131.429 131.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 0.000512 1024 200 768 25728 2.38614 1.66298 33.8735 52.33 90.3551 90.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 270 0.000128 4096 55 3360 51456 59.5948 28.3402 1217.66 837.637 2143.37 2143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 410 6.4e-05 512 60 360 196608 19.5737 6.61674 67.5618 206.411 300.385 300.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 0.000128 2048 170 4704 121344 23.3477 14.3318 1984.19 418.895 2440.9 2441.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 6.4e-05 1024 310 4320 159744 44.5738 13.7135 1233.16 412.613 1704.28 1704.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1170 6.4e-05 512 240 384 251904 14.2615 6.63245 59.7931 206.45 287.326 287.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000256 1024 380 816 67584 4.52502 3.40598 56.2847 104.488 168.804 168.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.000128 1024 360 1752 142080 9.01306 6.83008 263.48 209.592 489.011 489.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 6.4e-05 1024 240 1152 196608 34.7541 13.3181 264.645 412.635 725.536 725.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000512 2048 190 240 36288 3.47376 14.5733 104.69 122.779 122.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 0.000512 1024 200 768 25344 2.3777 1.64477 21.4172 51.9353 77.4748 77.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 270 0.000128 4096 55 3360 50688 59.5754 28.2972 773.089 833.802 1694.9 1695.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 410 6.4e-05 512 60 360 196608 19.5911 6.61677 44.0497 206.421 276.889 277.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 0.000128 2048 170 4704 119808 23.3788 14.381 1245.49 417.546 1700.93 1701.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 6.4e-05 1024 310 4320 159744 44.6318 13.3318 794.465 412.653 1265.3 1265.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1170 6.4e-05 512 240 384 259200 14.2157 6.71936 93.2403 208.558 322.924 323.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000256 1024 380 816 68000 4.56506 3.42035 87.5167 105.06 200.659 200.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.000128 1024 360 1752 142400 9.05958 6.84835 406.682 209.625 632.314 632.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 6.4e-05 1024 240 1152 201600 34.8506 13.482 415.884 416.865 881.264 881.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000512 2048 190 240 36400 3.47546 22.577 104.757 130.852 130.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 0.000512 1024 200 768 25600 2.40838 1.6552 33.0997 52.351 89.6125 89.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 270 0.000128 4096 55 3360 51200 60.0616 28.4107 1192.43 838.08 2119.12 2119.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 6.4e-05 512 60 360 198400 19.5214 6.63334 67.5117 206.388 300.265 300.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 0.000128 2048 170 4704 120800 23.5536 14.4256 1942.42 419.246 2399.77 2399.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 6.4e-05 1024 310 4320 160000 44.7549 13.3511 1217.92 412.58 1688.82 1688.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1170 6.4e-05 512 240 384 256000 14.0835 6.64045 62.6291 206.476 290.024 290.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000256 1024 380 816 67200 4.54698 3.41184 58.493 104.553 171.106 171.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.000128 1024 360 1752 142400 9.05107 6.8423 275.505 209.995 501.496 501.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 6.4e-05 1024 240 1152 198400 34.6593 13.3483 278.072 412.691 738.953 739.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000512 2048 190 240 36200 3.4633 15.3883 104.484 123.377 123.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 0.000512 1024 200 768 24800 2.39859 1.64038 21.9112 51.9483 78.0004 78.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 270 0.000128 4096 55 3360 49600 60.1211 28.3706 785.267 834.305 1708.19 1708.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 410 6.4e-05 512 60 360 192000 20.0036 6.624 44.2071 206.455 277.496 277.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 0.000128 2048 170 4704 120000 23.4833 14.4015 1306.85 417.244 1762.11 1762.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 6.4e-05 1024 310 4320 153600 45.55 13.3525 788.887 412.71 1260.72 1260.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1170 6.4e-05 512 240 384 261632 14.1734 6.9912 91.9797 209.484 322.823 322.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000256 1024 380 816 68096 4.53488 3.41238 85.8527 104.995 198.893 198.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.000128 1024 360 1752 142464 9.01453 6.83706 397.583 209.505 623.043 623.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 6.4e-05 1024 240 1152 204288 34.6863 13.5129 412.537 418.73 879.658 879.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000512 2048 190 240 36400 3.47981 22.0726 104.778 130.374 130.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 0.000512 1024 200 768 25536 2.37632 1.64643 32.4902 51.9967 88.6105 88.7032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 270 0.000128 4096 55 3360 51072 59.8261 28.3587 1170.15 837.525 2095.99 2096.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 410 6.4e-05 512 60 360 200704 19.4108 6.64323 66.8044 207.059 300.125 300.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 0.000128 2048 170 4704 120960 23.4471 14.3544 1911.55 418.97 2368.45 2368.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 6.4e-05 1024 310 4320 157696 45.1301 13.3666 1175.44 415.185 1649.33 1649.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1170 6.4e-05 512 240 384 258048 14.0431 6.65395 60.4114 207.206 288.505 288.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000256 1024 380 816 67200 4.47843 3.38125 56.1725 103.87 168.002 168.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.000128 1024 360 1752 142464 9.01661 6.83011 263.835 209.689 489.479 489.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 6.4e-05 1024 240 1152 200704 34.4325 13.8427 269.556 414.152 732.175 732.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000512 2048 190 240 36288 3.47312 14.6903 104.798 123.003 123.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 0.000512 1024 200 768 25088 2.39411 1.65088 21.0977 52.1605 77.4054 77.5022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 270 0.000128 4096 55 3360 50176 59.8372 28.3343 758.698 838.323 1685.33 1685.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 410 6.4e-05 512 60 360 186368 19.6792 6.56755 41.109 202.374 269.943 270.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 0.000128 2048 170 4704 120064 23.4877 14.3727 1249.78 419.243 1707.02 1707.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 6.4e-05 1024 310 4320 143360 45.7566 13.2367 705.956 404.549 1169.72 1169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1170 6.4e-05 512 240 384 257280 14.3798 6.73414 88.3637 209.017 318.685 318.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000256 1024 380 816 67680 4.54925 3.41725 83.1505 104.775 195.989 196.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.000128 1024 360 1752 142560 9.03837 6.84531 388.73 209.676 614.389 614.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 6.4e-05 1024 240 1152 203520 34.7113 13.5134 400.854 417.788 867.054 867.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000512 2048 190 240 36360 3.47546 21.5425 104.713 129.773 129.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 0.000512 1024 200 768 25920 2.40301 1.66403 31.8799 52.4902 88.5367 88.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 270 0.000128 4096 55 3360 50880 59.8704 28.3687 1125.26 835.691 2049.33 2049.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 410 6.4e-05 512 60 360 199680 19.4125 6.62938 64.4881 206.417 297.166 297.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 0.000128 2048 170 4704 120960 23.4285 14.3633 1848.74 418.031 2304.7 2304.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 6.4e-05 1024 310 4320 153600 45.5714 13.4121 1116 412.65 1587.85 1588.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1170 6.4e-05 512 240 384 253440 14.1782 6.64032 56.7333 206.363 284.108 284.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000256 1024 380 816 67200 4.54461 3.41197 53.5425 104.752 166.351 166.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.000128 1024 360 1752 142080 9.00154 6.84083 250.509 209.028 475.484 475.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 6.4e-05 1024 240 1152 199680 34.4553 13.3368 254.75 412.464 715.191 715.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000512 2048 190 240 36240 3.47146 14.1949 104.629 122.338 122.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 0.000512 1024 200 768 24960 2.39555 1.64454 19.9545 51.9668 76.0586 76.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 270 0.000128 4096 55 3360 49920 59.8647 28.3443 712.75 835.654 1636.75 1636.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 410 6.4e-05 512 60 360 199680 19.3812 6.62374 42.0102 206.336 274.562 274.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 0.000128 2048 170 4704 120960 23.4043 14.4118 1192.86 418.064 1648.87 1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 6.4e-05 1024 310 4320 153600 45.4763 13.3346 717.79 412.469 1189.29 1189.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1170 6.4e-05 512 240 384 258048 14.3176 6.72374 84.7076 208.998 314.942 315.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000256 1024 380 816 68096 4.5249 3.40973 79.3572 104.768 192.161 192.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.000128 1024 360 1752 142336 8.9761 6.83158 370.762 209.014 595.68 595.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 6.4e-05 1024 240 1152 204800 34.5087 13.4826 385.32 417.728 851.225 851.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000512 2048 190 240 36352 3.4727 20.5025 104.612 128.629 128.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 0.000512 1024 200 768 25600 2.40608 1.67107 30.2489 52.496 86.9233 87.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 270 0.000128 4096 55 3360 51200 59.6085 28.3279 1082.32 835.6 2006 2006.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 410 6.4e-05 512 60 360 204800 19.4313 6.71075 63.1842 208.972 298.514 298.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 0.000128 2048 170 4704 120832 23.3808 14.3525 1766.33 418.072 2222.27 2222.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 6.4e-05 1024 310 4320 163840 44.8742 13.4864 1135.89 417.732 1612.22 1612.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1170 6.4e-05 512 240 384 253952 14.5637 6.72125 56.4224 209.089 286.991 287.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 0.000256 1024 380 816 67584 4.54256 3.40787 52.9921 104.842 165.882 165.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.000128 1024 360 1752 142336 9.00112 6.83197 248.162 209.187 473.282 473.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 6.4e-05 1024 240 1152 204800 34.5377 13.5502 259.873 417.914 726.066 726.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000512 2048 190 240 36096 3.46643 13.7715 104.272 121.551 121.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 0.000512 1024 200 768 24576 2.35962 1.61914 19.8923 51.2941 75.2659 75.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 270 0.000128 4096 55 3360 51200 59.6386 28.3238 733.116 836.323 1657.54 1657.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 410 6.4e-05 512 60 360 196608 20.078 6.71293 41.2271 209.062 277.295 277.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 0.000128 2048 170 4704 120832 23.4244 14.3395 1187.9 418.233 1644.03 1644.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 6.4e-05 1024 310 4320 163840 44.8603 14.887 761.932 417.93 1239.83 1239.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1170 6.4e-05 512 240 375 262144 14.1701 6.72931 65.0739 209.625 295.791 295.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000256 1024 380 800 68992 4.52186 3.41562 62.6626 104.882 175.583 175.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1940 0.000128 1024 360 1750 142848 9.00925 6.83133 300.443 209.655 526.04 526.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 800 6.4e-05 1024 240 1150 206848 34.4275 13.5083 312.692 419 779.82 779.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1650 0.000512 2048 190 250 36416 3.48624 32.2246 104.806 140.561 140.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 0.000512 1024 200 775 26368 2.38208 1.66483 24.5404 52.3751 81.0615 81.1581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 270 0.000128 4096 55 3350 52736 59.4488 28.3327 905.396 837.846 1831.16 1831.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 6.4e-05 512 60 350 204800 19.4134 6.71331 49.9524 208.913 285.21 285.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 820 0.000128 2048 170 4700 121600 23.3883 14.4302 1447.89 431.933 1917.78 1917.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 780 6.4e-05 1024 310 4325 163840 44.8666 13.9274 921.887 417.627 1398.53 1398.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1170 6.4e-05 512 240 375 262400 14.2182 6.74813 58.5375 209.591 289.287 289.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000256 1024 380 800 68960 4.54195 3.42614 56.0298 104.874 168.974 169.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.000128 1024 360 1750 142880 9.05555 6.8457 269.176 209.633 494.812 494.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 6.4e-05 1024 240 1150 206080 34.6429 13.5639 279.869 418.918 747.188 747.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1650 0.000512 2048 190 250 36400 3.47702 27.5661 104.764 135.849 135.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 0.000512 1024 200 775 26240 2.39002 1.66298 21.9341 52.335 78.4247 78.5215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 270 0.000128 4096 55 3350 52800 59.8139 28.4003 815.03 837.725 1741.11 1741.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 6.4e-05 512 60 350 204800 19.6052 6.73338 44.6085 209.849 281.002 281.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 0.000128 2048 170 4700 121600 23.5335 14.3852 1299.3 419.01 1756.36 1756.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 6.4e-05 1024 310 4325 163840 45.1835 13.525 826.311 418.928 1304.17 1304.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1170 6.4e-05 512 240 375 261120 14.2513 6.74406 38.0804 209.676 268.938 269.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000256 1024 380 800 68480 4.50608 3.40829 36.3021 104.53 148.848 148.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1940 0.000128 1024 360 1750 142720 9.03104 6.84381 174.029 209.649 399.655 399.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 800 6.4e-05 1024 240 1150 204800 34.7357 13.5167 181.197 419.088 648.728 648.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1650 0.000512 2048 190 250 36320 3.48003 27.362 104.687 135.573 135.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 0.000512 1024 200 775 25920 2.3856 1.65078 14.4716 52.187 70.7953 70.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 270 0.000128 4096 55 3350 52480 59.624 28.3886 523.853 838.177 1450.18 1450.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 410 6.4e-05 512 60 350 204800 19.5569 6.71802 29.3303 209.649 265.465 265.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 820 0.000128 2048 170 4700 121600 23.4493 14.3627 840.798 419.176 1297.92 1298.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 780 6.4e-05 1024 310 4325 163840 45.0945 13.7892 535.094 419.095 1013.29 1013.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1170 6.4e-05 512 240 375 261120 14.218 6.7376 62.3532 209.437 292.939 293.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000256 1024 380 800 68928 4.51709 3.41197 59.9754 104.809 172.811 172.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.000128 1024 360 1750 142848 9.02781 6.84554 286.852 209.729 512.557 512.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 6.4e-05 1024 240 1150 205824 34.5372 13.5086 297.699 418.617 764.549 764.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000512 2048 190 250 36384 3.4823 16.5774 104.952 125.055 125.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 0.000512 1024 200 775 26304 2.3921 1.66493 23.577 52.5106 80.2477 80.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 270 0.000128 4096 55 3350 52608 59.5518 28.3549 864.362 837.17 1789.58 1789.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 6.4e-05 512 60 350 202752 19.4549 6.68797 47.2175 208.38 281.949 282.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 0.000128 2048 170 4700 121344 23.4311 14.4966 1379.05 418.704 1835.81 1835.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 6.4e-05 1024 310 4325 162816 44.8109 13.4547 875.274 416.668 1350.43 1350.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1170 6.4e-05 512 240 375 258048 14.1971 6.69696 40.0612 208.298 269.448 269.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000256 1024 380 800 68736 4.51155 3.40749 38.5803 104.799 151.397 151.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.000128 1024 360 1750 142464 9.00995 6.83366 184.485 209.323 409.754 409.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 6.4e-05 1024 240 1150 202752 34.5168 13.441 190.768 416.337 655.253 655.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1650 0.000512 2048 190 250 36288 3.47542 29.4506 104.637 137.605 137.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 0.000512 1024 200 775 26112 2.38387 1.66426 15.2604 52.2838 71.6946 71.7921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 270 0.000128 4096 55 3350 52224 59.5165 28.3238 554.82 836.841 1479.65 1479.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 410 6.4e-05 512 60 350 196608 19.5679 6.62176 30.0531 206.214 262.674 262.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 0.000128 2048 170 4700 121344 23.3588 14.336 892.721 418.507 1349.06 1349.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 6.4e-05 1024 310 4325 159744 44.6055 13.3222 555.929 412.234 1026.31 1026.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1170 6.4e-05 512 240 375 261632 14.206 6.7457 67.5575 209.276 297.98 298.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000256 1024 380 800 68768 4.52672 3.41846 64.5208 104.734 177.303 177.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.000128 1024 360 1750 142912 9.04986 6.83946 306.882 209.551 532.421 532.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 6.4e-05 1024 240 1150 206080 34.5552 13.5289 318.406 418.297 784.979 785.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000512 2048 190 250 36400 3.48979 17.7951 104.815 126.141 126.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 0.000512 1024 200 775 26432 2.39715 1.67085 25.5721 52.4808 82.2191 82.3132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 270 0.000128 4096 55 3350 52416 59.7725 28.3895 926.1 836.53 1850.92 1851.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 410 6.4e-05 512 60 350 204288 19.5779 6.73178 51.7402 209.253 287.515 287.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 0.000128 2048 170 4700 121408 23.4945 14.3986 1485.14 418.455 1941.62 1941.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 6.4e-05 1024 310 4325 164864 44.9773 13.5272 947.503 418.307 1424.53 1424.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1170 6.4e-05 512 240 375 261632 14.1682 6.7351 43.0664 209.286 273.452 273.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000256 1024 380 800 68544 4.52595 3.41581 40.8102 104.791 153.644 153.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.000128 1024 360 1750 142464 9.01549 6.8504 193.507 209.283 418.757 418.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 6.4e-05 1024 240 1150 204288 34.704 13.5066 201.737 418.3 668.432 668.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1650 0.000512 2048 190 250 36288 3.47466 34.5634 104.651 142.731 142.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 0.000512 1024 200 775 25984 2.36893 1.64253 16.2016 51.9476 72.2587 72.3538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 270 0.000128 4096 55 3350 51968 59.6139 28.3541 579.559 836.739 1504.4 1504.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 410 6.4e-05 512 60 350 200704 19.4031 6.63962 32.5426 206.85 265.645 265.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 0.000128 2048 170 4700 120960 23.4429 14.3574 932.094 418.427 1388.45 1388.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 6.4e-05 1024 310 4325 157696 45.1441 13.3608 574.717 413.507 1046.94 1047.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1170 6.4e-05 512 240 375 260096 14.1981 6.71837 69.5133 208.953 299.574 299.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000256 1024 380 800 68608 4.50877 3.40909 67.2149 104.696 179.923 180.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.000128 1024 360 1750 142848 9.01651 6.83834 317.122 209.611 542.69 542.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 6.4e-05 1024 240 1150 204800 34.4939 13.4841 328.967 417.653 794.788 794.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000512 2048 190 250 36352 3.47632 18.5708 104.721 126.809 126.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 0.000512 1024 200 775 26368 2.38618 1.66707 26.6373 52.4112 83.2008 83.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 270 0.000128 4096 55 3350 52736 59.5145 28.3469 963.979 838.004 1889.97 1890.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 6.4e-05 512 60 350 204800 19.4195 6.70352 53.8678 208.93 289.134 289.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 0.000128 2048 170 4700 121344 23.4219 14.3686 1502.5 419.22 1959.64 1959.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 6.4e-05 1024 310 4325 163840 44.8939 13.478 934.097 417.662 1410.34 1410.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1170 6.4e-05 512 240 375 258048 14.331 6.72333 46.1159 209.181 276.539 276.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000256 1024 380 800 68608 4.49971 3.41011 44.6203 104.757 157.394 157.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.000128 1024 360 1750 142336 8.98445 6.8305 204.717 209.195 429.826 429.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 6.4e-05 1024 240 1150 204800 34.5216 13.4882 216.419 418.096 682.714 682.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000512 2048 190 250 36224 3.47117 12.6008 104.638 120.752 120.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 0.000512 1024 200 775 26112 2.39517 1.66906 17.7603 52.5395 74.4664 74.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 270 0.000128 4096 55 3350 52224 59.4118 28.3219 636.383 836.334 1560.58 1560.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 410 6.4e-05 512 60 350 204800 19.44 6.70746 36.2133 209.154 271.729 271.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 0.000128 2048 170 4700 120832 23.3795 14.3442 957.752 418.241 1413.85 1413.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 6.4e-05 1024 310 4325 163840 44.8869 13.496 598.558 418.108 1075.27 1075.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1170 6.4e-05 512 240 375 260352 14.1889 6.73555 73.7146 208.992 303.819 303.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000256 1024 380 800 68832 4.53427 3.42678 70.7852 104.989 183.838 183.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.000128 1024 360 1750 142848 9.02963 6.8448 339.558 209.742 565.276 565.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 6.4e-05 1024 240 1150 205056 34.5561 13.5012 351.182 417.721 817.151 817.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000512 2048 190 250 36360 3.47734 19.5731 104.863 127.956 128.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 0.000512 1024 200 775 26208 2.39331 1.66294 28.042 52.4311 84.6273 84.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 270 0.000128 4096 55 3350 52416 59.7369 28.3881 1014.29 838.799 1941.36 1941.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 410 6.4e-05 512 60 350 198144 19.682 6.66474 54.7334 207.424 288.72 288.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 0.000128 2048 170 4700 121536 23.4732 14.358 1636.64 419.335 2093.94 2094.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 6.4e-05 1024 310 4325 161280 44.7868 13.3964 1033.34 414.642 1506.39 1506.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1170 6.4e-05 512 240 375 258048 14.0836 6.67571 52.938 207.296 281.183 281.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000256 1024 380 800 68544 4.50605 3.41043 50.8653 104.604 163.488 163.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.000128 1024 360 1750 142848 9.03574 6.84237 244.387 209.741 470.107 470.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 6.4e-05 1024 240 1150 202752 34.2779 13.3809 250.631 414.328 712.805 712.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000512 2048 190 250 36288 3.47418 14.3076 104.765 122.59 122.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 0.000512 1024 200 775 25920 2.37955 1.64678 20.1748 52.0873 76.3883 76.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 270 0.000128 4096 55 3350 51840 59.43 28.3402 720.551 835.025 1643.48 1643.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 410 6.4e-05 512 60 350 193536 19.5086 7.26829 38.8544 204.186 270.027 270.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 0.000128 2048 170 4700 120960 23.3575 14.4177 1164.85 417.591 1620.35 1620.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 6.4e-05 1024 310 4325 156672 44.463 13.271 716.717 408.172 1182.84 1182.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1170 6.4e-05 512 240 375 261120 14.2392 6.73968 71.8722 209.654 302.695 302.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000256 1024 380 800 68480 4.50333 3.4095 69.0485 104.638 181.702 181.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.000128 1024 360 1750 142720 9.01744 6.84374 330.184 209.64 555.788 555.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 6.4e-05 1024 240 1150 204800 34.7115 13.5154 339.944 419.043 807.406 807.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000512 2048 190 250 36320 3.4775 18.9384 104.676 127.135 127.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 0.000512 1024 200 775 25920 2.38618 1.64762 27.0877 52.1729 83.3939 83.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 270 0.000128 4096 55 3350 52480 59.588 28.3829 988.409 838.097 1914.61 1914.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 410 6.4e-05 512 60 350 204800 19.5617 6.71744 55.5535 209.628 291.682 291.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 0.000128 2048 170 4700 121600 23.4196 14.3546 1589.04 419.263 2046.21 2046.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 6.4e-05 1024 310 4325 163840 45.0888 13.5291 1017.32 419.061 1495.22 1495.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1170 6.4e-05 512 240 375 261120 14.2285 6.72973 51.0877 209.661 281.899 282.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000256 1024 380 800 67840 4.49146 3.39398 48.3798 104.168 160.535 160.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.000128 1024 360 1750 142080 8.9679 6.8289 231.38 208.847 456.123 456.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 6.4e-05 1024 240 1150 204800 34.6377 13.501 241.017 419.054 708.396 708.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000512 2048 190 250 36160 3.4648 13.5397 104.438 121.485 121.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 0.000512 1024 200 775 25600 2.37238 1.63974 19.114 51.8431 75.0678 75.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 270 0.000128 4096 55 3350 51200 59.2555 28.2729 680.491 831.488 1599.64 1599.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 410 6.4e-05 512 60 350 194560 19.7417 6.61299 37.2403 206.211 270.014 270.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 0.000128 2048 170 4700 120320 23.2427 14.412 1101.31 415.818 1554.91 1555.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 6.4e-05 1024 310 4325 153600 45.3633 13.6323 668.274 412.209 1139.7 1139.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1170 6.4e-05 512 240 375 258048 14.1834 6.7031 87.757 208.446 317.278 317.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000256 1024 380 800 68736 4.50726 3.41142 84.7728 104.958 197.747 197.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.000128 1024 360 1750 142464 8.99264 6.83213 402.388 209.47 627.781 627.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 6.4e-05 1024 240 1150 202752 34.5019 13.4387 411.742 416.635 876.508 876.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000512 2048 190 250 36288 3.47546 23.1788 104.708 131.404 131.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 0.000512 1024 200 775 26112 2.38067 1.6631 33.236 52.3153 89.6976 89.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 270 0.000128 4096 55 3350 52224 59.4568 28.33 1198.29 837.432 2123.64 2123.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 410 6.4e-05 512 60 350 196608 19.5531 6.61254 65.6124 206.359 298.349 298.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 0.000128 2048 170 4700 121344 23.3536 14.3361 1926.38 418.919 2383.13 2383.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 6.4e-05 1024 310 4325 159744 44.5826 13.316 1204.72 412.516 1675.35 1675.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1170 6.4e-05 512 240 375 251904 14.2692 6.63021 57.5208 206.474 285.081 285.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000256 1024 380 800 68352 4.50509 3.40384 56.358 104.498 168.863 168.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.000128 1024 360 1750 142080 9.01318 6.83085 267.779 209.62 493.339 493.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 6.4e-05 1024 240 1150 196608 34.763 13.7704 267.858 412.675 729.25 729.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000512 2048 190 250 36096 3.46224 15.6085 104.464 123.577 123.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 0.000512 1024 200 775 25344 2.37824 1.64765 21.9156 51.9387 77.9796 78.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 270 0.000128 4096 55 3350 50688 59.5785 28.2849 782.814 833.923 1704.74 1704.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 410 6.4e-05 512 60 350 196608 19.5792 6.6161 43.9207 206.445 276.773 276.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 0.000128 2048 170 4700 119808 23.3679 14.3504 1271.26 417.039 1726.14 1726.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 6.4e-05 1024 310 4325 159744 44.6543 13.3222 807.396 412.688 1278.28 1278.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1170 6.4e-05 512 240 375 259200 14.2139 6.71331 88.0539 208.581 317.755 317.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000256 1024 380 800 68800 4.53501 3.42157 84.35 105.066 197.471 197.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.000128 1024 360 1750 142800 9.05293 6.84483 401.642 209.649 627.291 627.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 6.4e-05 1024 240 1150 204800 34.4494 13.4826 414.27 416.907 879.293 879.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000512 2048 190 250 36300 3.4793 23.1098 104.78 131.41 131.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 0.000512 1024 200 775 26000 2.39712 1.65843 33.0708 52.3566 89.5829 89.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 270 0.000128 4096 55 3350 52000 59.959 28.4054 1195.74 838.171 2122.41 2122.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 410 6.4e-05 512 60 350 198400 19.5212 6.6337 66.4406 206.414 299.218 299.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 0.000128 2048 170 4700 120800 23.5463 14.3647 1921.92 419.776 2379.75 2379.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 6.4e-05 1024 310 4325 160000 44.7524 13.4348 1202.84 412.614 1673.87 1674.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1170 6.4e-05 512 240 375 256000 14.089 6.64198 58.7533 206.262 285.935 286.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000256 1024 380 800 68000 4.5279 3.4144 56.7168 104.449 169.209 169.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.000128 1024 360 1750 142400 9.05645 6.84442 269.683 209.621 495.309 495.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 6.4e-05 1024 240 1150 198400 34.6438 13.3507 270.591 412.255 731.032 731.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000512 2048 190 250 36200 3.48266 15.7194 104.664 123.91 123.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 0.000512 1024 200 775 25600 2.38285 1.63878 22.3777 51.8966 78.3975 78.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 270 0.000128 4096 55 3350 51200 59.7839 28.3649 794.616 833.439 1716.34 1716.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 410 6.4e-05 512 60 350 192000 20.0105 6.62938 43.0655 206.234 276.157 276.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 0.000128 2048 170 4700 120000 23.4711 14.395 1279.73 416.796 1734.53 1734.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 6.4e-05 1024 310 4325 153600 45.5585 13.353 769.726 412.27 1241.13 1241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1170 6.4e-05 512 240 375 261632 14.1765 7.12704 86.4802 209.782 318.17 318.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000256 1024 380 800 68544 4.52576 3.41446 82.2005 104.92 195.16 195.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.000128 1024 360 1750 142464 9.01786 6.83648 391.808 209.33 617.095 617.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 6.4e-05 1024 240 1150 204288 34.6852 13.5168 404.055 418.415 870.866 871.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000512 2048 190 250 36288 3.47955 22.4666 104.676 130.665 130.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 0.000512 1024 200 775 25984 2.3681 1.64618 32.2476 51.9597 88.3199 88.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 270 0.000128 4096 55 3350 51968 59.6312 28.3648 1157.5 836.899 2082.53 2082.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 410 6.4e-05 512 60 350 200704 19.4008 6.64109 65.096 206.908 298.254 298.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 0.000128 2048 170 4700 120960 23.4346 14.3893 1866.68 418.665 2323.3 2323.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 6.4e-05 1024 310 4325 157696 45.1333 13.3637 1157.97 413.62 1630.3 1630.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1170 6.4e-05 512 240 375 258048 14.0344 6.65213 56.1412 207.18 284.197 284.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000256 1024 380 800 67200 4.48006 3.38118 53.3383 103.856 165.154 165.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.000128 1024 360 1750 142464 9.01181 6.83152 257.05 209.663 482.658 482.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 6.4e-05 1024 240 1150 200704 34.4281 13.3533 260.597 414.1 722.663 722.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000512 2048 190 250 36064 3.46691 14.8278 104.469 122.808 122.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 0.000512 1024 200 775 25984 2.37536 1.6496 21.3381 52.1559 77.6166 77.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 270 0.000128 4096 55 3350 51968 59.5651 28.3305 760.863 838.218 1687.11 1687.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 410 6.4e-05 512 60 350 186368 19.684 6.56794 39.7283 202.35 268.537 268.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 0.000128 2048 170 4700 120064 23.4983 14.3452 1213.91 419.188 1671.07 1671.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 6.4e-05 1024 310 4325 143360 45.7502 13.2339 686.436 404.633 1150.27 1150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1170 6.4e-05 512 240 375 261120 14.1566 6.73216 83.4268 209.044 313.551 313.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000256 1024 380 800 68640 4.51978 3.41398 79.754 104.761 192.551 192.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.000128 1024 360 1750 142560 9.03482 6.84518 379.502 209.675 605.158 605.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 6.4e-05 1024 240 1150 203520 34.7327 13.5143 390.041 417.793 856.268 856.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000512 2048 190 250 36240 3.47136 21.9259 104.667 130.107 130.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 0.000512 1024 200 775 25920 2.40461 1.66653 31.2327 52.4931 87.8936 87.9962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 270 0.000128 4096 55 3350 51840 59.7052 28.3736 1115.98 835.689 2039.88 2040.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 410 6.4e-05 512 60 350 199680 19.4008 6.63347 62.5378 206.423 295.206 295.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 0.000128 2048 170 4700 120960 23.4359 14.3585 1805.39 418.034 2261.35 2261.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 6.4e-05 1024 310 4325 153600 45.5735 13.3714 1088.88 412.65 1560.69 1560.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1170 6.4e-05 512 240 375 253440 14.1879 6.64173 54.0416 206.368 281.43 281.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000256 1024 380 800 68160 4.5288 3.41197 52.289 104.75 165.075 165.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.000128 1024 360 1750 142080 9.0105 6.84093 249.255 209.028 474.239 474.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 6.4e-05 1024 240 1150 199680 34.4447 13.3407 254.087 412.465 714.527 714.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000512 2048 190 250 36000 3.46438 14.7033 104.262 122.47 122.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 0.000512 1024 200 775 24960 2.39002 1.6457 20.2712 51.9679 76.3731 76.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 270 0.000128 4096 55 3350 51840 59.5264 28.3397 742.881 835.68 1666.56 1666.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 410 6.4e-05 512 60 350 199680 19.3766 6.62474 41.8611 206.337 274.41 274.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 0.000128 2048 170 4700 120960 23.3913 14.4876 1195.05 418.396 1651.46 1651.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 6.4e-05 1024 310 4325 153600 45.4395 13.3325 720.813 412.476 1192.28 1192.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1170 6.4e-05 512 240 375 258048 14.3265 6.72403 79.0679 209.179 309.484 309.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000256 1024 380 800 68608 4.50829 3.41197 76.2473 104.872 189.136 189.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.000128 1024 360 1750 142336 8.9825 6.88416 361.505 209.192 586.665 586.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 6.4e-05 1024 240 1150 204800 34.5106 13.5311 374.296 418.106 840.633 840.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000512 2048 190 250 36224 3.47686 20.8609 104.635 129.015 129.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 0.000512 1024 200 775 26112 2.3959 1.6727 30.0334 52.5425 86.744 86.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 270 0.000128 4096 55 3350 52224 59.4023 28.3228 1076.88 836.343 2001.08 2001.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 410 6.4e-05 512 60 350 204800 19.421 6.70925 61.3432 209.153 296.836 297.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 0.000128 2048 170 4700 120832 23.3836 14.4204 1722.85 418.353 2179.14 2179.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 6.4e-05 1024 310 4325 163840 44.8468 13.4881 1104.64 418.111 1581.3 1581.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1170 6.4e-05 512 240 375 253952 14.5562 6.72147 54.9296 209.092 285.494 285.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000256 1024 380 800 68608 4.52141 3.4113 53.118 104.839 165.996 166.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.000128 1024 360 1750 142336 9.00624 6.82803 252.998 209.19 478.137 478.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 6.4e-05 1024 240 1150 204800 34.5342 13.5228 264.013 417.909 730.173 730.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000512 2048 190 250 36096 3.46931 14.6207 104.551 122.683 122.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 0.000512 1024 200 775 24576 2.3624 1.61648 19.943 51.2967 75.3223 75.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 270 0.000128 4096 55 3350 51200 59.6409 28.3305 749.574 836.306 1673.99 1674.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 410 6.4e-05 512 60 350 196608 20.0906 6.7072 41.744 209.065 277.815 277.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 0.000128 2048 170 4700 120832 23.4128 14.3333 1216.59 418.234 1672.71 1672.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 6.4e-05 1024 310 4325 163840 44.8768 13.4956 777.23 418.706 1254.53 1254.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1170 6.4e-05 512 240 384 257024 14.4685 6.73206 57.9853 209.827 289.209 289.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000256 1024 380 800 68864 4.51386 3.42016 54.894 104.984 167.915 168.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1940 0.000128 1024 360 1760 142592 9.02445 6.83283 263.446 209.85 489.26 489.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 6.4e-05 1024 240 1152 204800 34.6805 13.4946 271.207 419.385 738.96 739.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1650 0.000512 2048 190 256 36352 3.47802 26.9685 104.899 135.389 135.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 0.000512 1024 200 768 25984 2.3921 1.66502 21.2963 52.4232 77.8754 77.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 270 0.000128 4096 55 3360 51968 59.6346 28.3414 783.562 838.662 1710.34 1710.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 6.4e-05 512 60 352 208896 19.1323 6.70925 43.8578 209.115 279.031 279.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 820 0.000128 2048 170 4704 121600 23.4023 14.4773 1266.38 419.469 1723.86 1723.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 780 6.4e-05 1024 310 4320 163840 44.8694 13.5932 805.743 418.02 1282.46 1282.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1170 6.4e-05 512 240 384 256000 14.4487 6.72374 37.7102 209.143 268.217 268.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1700 0.000256 1024 380 800 68608 4.50413 3.40941 37.5586 104.673 150.241 150.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1940 0.000128 1024 360 1760 142592 9.0257 6.97603 170.186 209.799 396.092 396.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 800 6.4e-05 1024 240 1152 202752 34.8056 13.4823 173.841 418.183 640.504 640.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1650 0.000512 2048 190 256 36288 3.4775 27.2408 104.806 135.568 135.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 0.000512 1024 200 768 25856 2.39517 1.66707 14.0969 52.4601 70.7221 70.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 270 0.000128 4096 55 3360 51712 59.6745 28.3402 502.832 838.74 1429.73 1429.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 410 6.4e-05 512 60 352 208896 19.1565 6.71098 28.8732 209.113 264.064 264.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 820 0.000128 2048 170 4704 121344 23.4392 14.5306 814.374 419.458 1271.94 1272.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 780 6.4e-05 1024 310 4320 163840 44.8885 13.482 519.672 418.03 996.311 996.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1170 6.4e-05 512 240 384 257280 14.5203 6.74515 59.9046 209.639 290.999 291.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000256 1024 380 800 68800 4.54646 3.42704 56.3741 104.894 169.343 169.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.000128 1024 360 1760 142560 9.06666 6.84646 270.355 209.667 496.035 496.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 6.4e-05 1024 240 1152 204800 34.7954 13.527 277.728 419.087 745.324 745.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1650 0.000512 2048 190 256 36360 3.49184 28.4563 104.842 136.833 136.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 0.000512 1024 200 768 25920 2.39379 1.66154 21.8667 52.3438 78.3653 78.4589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 270 0.000128 4096 55 3360 51840 59.96 28.4086 799.388 837.927 1725.82 1725.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 410 6.4e-05 512 60 352 209920 19.246 6.72742 45.3171 209.609 281.116 281.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 0.000128 2048 170 4704 121600 23.534 14.3892 1294.56 419.096 1751.71 1751.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 6.4e-05 1024 310 4320 163840 45.1806 13.5332 823.909 419.019 1301.86 1302.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1170 6.4e-05 512 240 384 256000 14.5271 6.7409 38.5187 209.853 269.829 269.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000256 1024 380 800 68480 4.50618 3.40688 36.1581 104.622 148.793 148.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.000128 1024 360 1760 142400 9.02979 6.84221 173.137 209.839 398.953 399.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 6.4e-05 1024 240 1152 204800 34.7387 13.5151 180.052 419.453 647.946 648.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1650 0.000512 2048 190 256 36320 3.49088 28.2906 104.946 136.768 136.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 0.000512 1024 200 768 25600 2.38835 1.6425 14.283 52.2221 70.6339 70.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 270 0.000128 4096 55 3360 51840 59.7133 28.3812 515.899 838.915 1443.04 1443.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 410 6.4e-05 512 60 352 209920 19.2094 6.72205 29.6375 209.831 265.617 265.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 0.000128 2048 170 4704 121600 23.4268 14.3805 835.277 419.535 1292.75 1292.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 780 6.4e-05 1024 310 4320 163840 45.0886 13.5336 533.543 419.467 1011.85 1012.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1170 6.4e-05 512 240 384 256512 14.5141 6.73587 65.0808 209.273 295.798 295.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000256 1024 380 800 68736 4.51603 3.41629 61.0523 104.724 173.809 173.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.000128 1024 360 1760 142464 9.00771 6.84262 292.393 209.63 517.978 518.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 6.4e-05 1024 240 1152 204288 34.6802 13.5188 298.467 418.291 765.141 765.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000512 2048 190 256 36336 3.48198 17.4752 104.79 125.789 125.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 0.000512 1024 200 768 25920 2.39494 1.66906 23.8241 52.4716 80.4617 80.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 270 0.000128 4096 55 3360 51840 59.6664 28.3506 865.112 836.507 1789.77 1789.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 410 6.4e-05 512 60 352 205824 19.2766 6.68467 48.3891 208.225 282.788 282.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 0.000128 2048 170 4704 121344 23.4162 14.3553 1403.42 418.515 1859.85 1859.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 6.4e-05 1024 310 4320 162816 44.8017 13.4554 884.572 416.241 1359.29 1359.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1170 6.4e-05 512 240 384 254976 14.398 6.70499 42.2065 208.33 271.831 271.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000256 1024 380 800 68736 4.50304 3.41021 39.9231 104.814 152.75 152.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.000128 1024 360 1760 142080 9.00848 6.83034 187.08 209.538 412.558 412.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 6.4e-05 1024 240 1152 202752 34.5102 13.4435 193.034 416.399 657.58 657.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1650 0.000512 2048 190 256 36288 3.47786 32.1669 104.818 140.506 140.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 0.000512 1024 200 768 25728 2.38691 1.66118 15.5356 52.292 71.9762 72.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 270 0.000128 4096 55 3360 51456 59.5923 28.3355 551.031 836.981 1476.08 1476.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 410 6.4e-05 512 60 352 202752 19.1236 6.61664 31.2541 206.243 263.45 263.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 0.000128 2048 170 4704 121344 23.3463 14.3401 898.108 418.566 1354.49 1354.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 6.4e-05 1024 310 4320 159744 44.5868 13.3263 561.908 412.292 1032.33 1032.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1170 6.4e-05 512 240 384 256256 14.5577 6.74582 63.8033 209.324 294.622 294.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.000256 1024 380 800 68544 4.53155 3.42426 60.5728 104.757 173.383 173.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.000128 1024 360 1760 142464 9.05126 6.9791 289.189 209.699 515.017 515.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 6.4e-05 1024 240 1152 204288 34.7571 13.5308 296.412 418.395 763.287 763.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000512 2048 190 256 36344 3.48464 17.1459 104.859 125.532 125.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 0.000512 1024 200 768 25984 2.40947 1.67117 23.7446 52.4901 80.418 80.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 270 0.000128 4096 55 3360 51520 59.9531 28.3833 845.456 836.717 1770.64 1770.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 410 6.4e-05 512 60 352 207872 19.3373 6.73174 48.3109 209.302 283.893 284.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 0.000128 2048 170 4704 121408 23.4884 14.4093 1378.62 418.606 1835.25 1835.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 6.4e-05 1024 310 4320 161280 45.421 13.7415 868.095 418.401 1345.87 1346.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1170 6.4e-05 512 240 384 254464 14.5958 6.73222 40.9767 209.338 271.833 271.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000256 1024 380 800 68544 4.52403 3.41402 38.6871 104.816 151.543 151.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.000128 1024 360 1760 142016 9.03386 7.03037 183.473 209.33 408.97 409.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 6.4e-05 1024 240 1152 204288 34.6879 13.5104 190.477 418.401 657.26 657.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000512 2048 190 256 36288 3.48989 11.4106 104.841 119.784 119.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 0.000512 1024 200 768 25536 2.37971 1.63907 15.1419 51.9612 71.2236 71.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 270 0.000128 4096 55 3360 51072 59.7689 28.3708 538.093 836.895 1463.26 1463.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 410 6.4e-05 512 60 352 200704 19.4077 6.6391 30.2833 206.905 263.447 263.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 0.000128 2048 170 4704 120960 23.4336 14.3776 878.786 419.011 1335.74 1335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 6.4e-05 1024 310 4320 157696 45.1372 13.392 543.033 413.603 1015.38 1015.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1170 6.4e-05 512 240 384 252672 14.7123 6.74768 33.8127 209.372 264.834 264.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000256 1024 380 800 68544 4.54656 3.4263 31.9187 104.896 144.887 144.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.000128 1024 360 1760 141792 9.05654 6.84237 149.982 209.414 375.397 375.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 6.4e-05 1024 240 1152 204288 34.7429 13.5297 155.867 418.494 622.829 622.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1650 0.000512 2048 190 256 36120 3.46931 29.5703 104.55 137.633 137.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 0.000512 1024 200 768 24864 2.39453 1.62816 12.2534 51.7432 68.1228 68.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 270 0.000128 4096 55 3360 51072 59.9547 28.3849 440.192 837.224 1365.89 1366.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 410 6.4e-05 512 60 352 204288 19.5756 6.72963 25.5168 209.349 261.385 261.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 0.000128 2048 170 4704 120960 23.5049 14.4036 718.282 418.768 1175.09 1175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 6.4e-05 1024 310 4320 161280 45.3832 13.5298 453.501 418.977 931.609 931.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1170 6.4e-05 512 240 384 256000 14.4682 6.72154 64.8889 210.97 297.236 297.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000256 1024 380 800 68608 4.50672 3.40368 61.4018 105.586 174.999 175.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.000128 1024 360 1760 142592 9.02688 6.83738 287.797 211.667 515.429 515.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 6.4e-05 1024 240 1152 202752 34.7902 13.4865 294.628 421.675 764.764 764.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000512 2048 190 256 36288 3.47968 17.3126 105.72 126.555 126.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 0.000512 1024 200 768 25856 2.39786 1.66912 23.8588 52.9098 80.9377 81.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 270 0.000128 4096 55 3360 51712 59.6694 28.3438 862.283 846.076 1796.5 1796.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 410 6.4e-05 512 60 352 208896 19.1483 6.70634 49.3119 210.953 286.329 286.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 0.000128 2048 170 4704 121344 23.4438 14.3585 1352.16 423.177 1813.27 1813.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 6.4e-05 1024 310 4320 163840 44.8812 13.4955 854.81 422.352 1335.76 1335.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1170 6.4e-05 512 240 384 253952 14.5594 6.72154 43.7319 209.197 274.403 274.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000256 1024 380 800 68608 4.51174 3.40662 41.4608 104.769 154.246 154.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.000128 1024 360 1760 141824 9.00035 6.83008 188.178 209.216 413.324 413.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 6.4e-05 1024 240 1152 200704 34.9935 13.5166 194.725 418.134 661.551 661.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000512 2048 190 256 36224 3.47424 12.0627 104.817 120.398 120.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 0.000512 1024 200 768 25600 2.40909 1.67043 16.1844 52.5467 72.9078 73.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 270 0.000128 4096 55 3360 51200 59.5905 28.3294 579.786 836.407 1504.24 1504.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 410 6.4e-05 512 60 352 204800 19.4266 6.70541 33.1072 209.177 268.628 268.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 0.000128 2048 170 4704 120832 23.3898 14.336 872.554 418.288 1328.69 1328.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 6.4e-05 1024 310 4320 163840 44.8603 13.609 545.066 418.149 1021.89 1022.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1170 6.4e-05 512 240 384 251904 14.275 6.63142 36.1859 206.454 263.733 263.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000256 1024 380 800 68352 4.50042 3.40746 34.5517 104.491 147.048 147.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.000128 1024 360 1760 142080 9.00838 6.82819 157.391 209.6 382.925 383.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 6.4e-05 1024 240 1152 196608 34.74 13.326 158.688 412.634 619.57 619.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1650 0.000512 2048 190 256 36096 3.46781 27.2587 104.62 135.39 135.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 0.000512 1024 200 768 25344 2.37978 1.6425 13.4957 51.9392 69.5536 69.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 270 0.000128 4096 55 3360 50688 59.555 28.2903 472.868 833.84 1394.68 1394.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 410 6.4e-05 512 60 352 196608 19.5769 6.61718 26.6259 206.423 259.456 259.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 0.000128 2048 170 4704 119808 23.3643 14.3103 717.487 417.004 1172.3 1172.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 6.4e-05 1024 310 4320 159744 44.6456 13.3274 443.454 412.655 914.292 914.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1170 6.4e-05 512 240 384 255744 14.481 6.73146 92.3049 208.821 322.527 322.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000256 1024 380 800 68832 4.53507 3.42758 88.9174 105.021 202 202.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.000128 1024 360 1760 142560 9.04806 6.84192 419.136 209.572 644.701 644.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 6.4e-05 1024 240 1152 202752 34.8399 13.5063 426.43 417.398 892.357 892.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000512 2048 190 256 36288 3.47507 24.5942 104.75 132.86 132.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 0.000512 1024 200 768 25920 2.39776 1.66426 34.4065 52.3835 90.952 91.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 270 0.000128 4096 55 3360 51840 59.8398 28.3815 1227.32 837.856 2153.54 2153.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 410 6.4e-05 512 60 352 202752 19.3619 6.65981 68.0463 208.135 302.419 302.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 0.000128 2048 170 4704 121536 23.4564 14.4415 1990.23 419.1 2447.36 2447.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 6.4e-05 1024 310 4320 161280 44.8068 13.6069 1244.84 414.315 1717.79 1717.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1170 6.4e-05 512 240 384 253440 14.361 6.66861 59.3348 207.49 288.043 288.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000256 1024 380 800 68544 4.51136 3.41206 55.2581 104.705 167.998 168.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.000128 1024 360 1760 142272 9.03731 6.88781 262.918 209.833 488.777 488.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 6.4e-05 1024 240 1152 198144 34.8294 13.3775 263.584 414.724 726.701 726.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000512 2048 190 256 36144 3.47136 15.4071 104.64 123.56 123.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 0.000512 1024 200 768 25344 2.38874 1.64298 21.3884 52.1333 77.6556 77.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 270 0.000128 4096 55 3360 50688 59.6859 28.3477 767.904 835.813 1691.88 1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 410 6.4e-05 512 60 352 193536 19.5169 6.58093 42.3398 204.379 273.028 273.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 0.000128 2048 170 4704 120960 23.3435 14.3705 1250.52 418.002 1706.37 1706.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 6.4e-05 1024 310 4320 156672 44.4771 13.3265 772.505 408.542 1239.06 1239.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1170 6.4e-05 512 240 384 255744 14.4893 6.72973 49.5011 209.085 279.992 280.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000256 1024 380 800 68256 4.53674 3.41866 45.5474 104.804 158.408 158.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.000128 1024 360 1760 141696 9.02256 6.83872 216.087 209.149 441.199 441.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 6.4e-05 1024 240 1152 200448 35.0632 13.5086 221.475 417.912 688.147 688.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000512 2048 190 256 36072 3.46675 12.7818 104.645 120.936 120.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 0.000512 1024 200 768 25056 2.37158 1.6119 17.5026 51.4601 73.0486 73.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 270 0.000128 4096 55 3360 50112 60.0163 28.3873 620.456 836.205 1545.19 1545.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 410 6.4e-05 512 60 352 193536 19.5519 6.58819 35.0918 204.425 265.869 266.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 0.000128 2048 170 4704 120960 23.4567 14.397 1035.09 418.183 1491.26 1491.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 6.4e-05 1024 310 4320 152064 45.2499 13.2734 622.804 408.648 1090.18 1090.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1170 6.4e-05 512 240 384 256000 14.53 6.73638 87.0115 209.657 318.126 318.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000256 1024 380 800 68480 4.50365 3.40992 81.4735 104.62 194.106 194.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.000128 1024 360 1760 142400 9.02733 6.8416 388.034 209.638 613.639 613.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 6.4e-05 1024 240 1152 204800 34.7272 13.5163 398.672 419.058 866.161 866.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000512 2048 190 256 36320 3.49014 22.7881 104.846 131.167 131.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 0.000512 1024 200 768 25600 2.38739 1.65069 31.6149 52.1783 87.9327 88.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 270 0.000128 4096 55 3360 51840 59.675 28.3751 1149.23 838.117 2075.53 2075.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 410 6.4e-05 512 60 352 209920 19.1977 6.72563 66.1584 209.63 301.922 302.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 0.000128 2048 170 4704 121600 23.4172 14.3995 1858.03 419.147 2315.12 2315.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 6.4e-05 1024 310 4320 163840 45.0636 13.5123 1188.25 419.058 1666.1 1666.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1170 6.4e-05 512 240 384 256000 14.5267 6.73382 58.7601 209.889 290.098 290.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000256 1024 380 800 67840 4.49504 3.3969 55.0689 104.284 167.343 167.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.000128 1024 360 1760 141440 9.00605 6.82803 258.969 209.065 483.976 484.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 6.4e-05 1024 240 1152 204800 34.653 13.5004 268.347 419.518 736.201 736.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000512 2048 190 256 36160 3.46998 15.4644 104.715 123.693 123.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 0.000512 1024 200 768 24960 2.38006 1.64032 21.0951 51.902 77.1216 77.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 270 0.000128 4096 55 3360 49920 59.5399 28.2788 749.843 832.408 1670.2 1670.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 410 6.4e-05 512 60 352 204800 18.9796 6.61917 43.4192 206.431 275.659 275.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 0.000128 2048 170 4704 120320 23.2292 14.6328 1236.33 416.267 1690.6 1690.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 6.4e-05 1024 310 4320 153600 45.3862 13.3155 741.515 412.655 1213.09 1213.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1170 6.4e-05 512 240 384 245760 14.6445 6.6416 47.502 206.334 275.32 275.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000256 1024 380 800 68160 4.53318 3.41206 46.2086 104.732 158.991 159.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.000128 1024 360 1760 141120 9.01293 7.12438 216.309 208.997 441.548 441.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 6.4e-05 1024 240 1152 199680 34.4683 13.3368 219.593 412.4 679.986 680.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000512 2048 190 256 36000 3.45747 12.8476 104.413 120.763 120.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 0.000512 1024 200 768 24960 2.39005 1.64797 17.7391 51.9596 73.8404 73.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 270 0.000128 4096 55 3360 49920 59.8491 28.3568 629.206 835.537 1553.08 1553.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 410 6.4e-05 512 60 352 199680 19.3767 6.6287 35.7532 206.306 268.275 268.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 0.000128 2048 170 4704 120960 23.3988 14.3585 1037.6 417.853 1493.34 1493.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 6.4e-05 1024 310 4320 153600 45.4874 13.6308 624.557 412.416 1096.31 1096.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1170 6.4e-05 512 240 384 254976 14.4049 6.69696 82.4634 208.467 312.228 312.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000256 1024 380 800 68736 4.5055 3.40826 78.1317 104.987 191.133 191.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.000128 1024 360 1760 142080 9.01408 6.83958 369.6 209.491 595.05 595.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 6.4e-05 1024 240 1152 202752 34.4893 13.4484 377.163 416.685 841.98 842.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000512 2048 190 256 36288 3.48003 21.7333 104.889 130.145 130.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 0.000512 1024 200 768 25728 2.39002 1.66858 30.1047 52.3294 86.5891 86.6857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 270 0.000128 4096 55 3360 51456 59.574 28.3348 1076.96 837.532 2002.54 2002.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 410 6.4e-05 512 60 352 202752 19.1298 6.61696 61.0201 206.388 293.37 293.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 0.000128 2048 170 4704 121344 23.3765 14.3317 1758.29 418.972 2215.11 2215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 6.4e-05 1024 310 4320 159744 44.5706 13.3181 1102.11 414.157 1574.38 1574.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1170 6.4e-05 512 240 384 251904 14.2644 6.62944 53.2125 206.294 280.59 280.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000256 1024 380 800 68352 4.4967 3.4039 50.5701 104.413 162.986 163.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.000128 1024 360 1760 142080 9.0256 6.82848 239.061 209.446 464.464 464.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 6.4e-05 1024 240 1152 196608 34.7548 13.3427 237.913 412.332 698.527 698.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000512 2048 190 256 36096 3.4695 14.3749 104.544 122.43 122.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 0.000512 1024 200 768 25344 2.37974 1.64464 19.6097 51.8984 75.6308 75.7248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 270 0.000128 4096 55 3360 50688 59.5776 28.2952 690.847 833.202 1612.05 1612.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 410 6.4e-05 512 60 352 196608 19.5814 6.61299 38.8539 206.266 271.528 271.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 0.000128 2048 170 4704 119808 23.3799 14.3262 1122.18 416.691 1576.71 1576.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 6.4e-05 1024 310 4320 159744 44.6539 15.7189 719.063 413.271 1192.92 1193.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1170 6.4e-05 512 240 384 248832 14.1606 6.59142 45.9143 204.335 271.191 271.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 0.000256 1024 380 800 67968 4.48227 3.38534 44.0446 104.041 156.051 156.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.000128 1024 360 1760 141696 8.98928 6.82598 207.985 209.089 432.99 433.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 6.4e-05 1024 240 1152 193536 34.5945 13.506 203.895 408.405 660.592 660.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000512 2048 190 256 36000 3.47341 12.3433 104.56 120.419 120.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 0.000512 1024 200 768 24192 2.38061 1.62448 16.5009 51.5153 72.1228 72.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 270 0.000128 4096 55 3360 48384 59.7943 28.2684 574.75 829.745 1492.69 1492.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 410 6.4e-05 512 60 352 184320 19.1228 6.53763 31.6304 198.134 255.637 255.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 0.000128 2048 170 4704 119808 23.202 14.4268 980.689 414.968 1433.42 1433.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 6.4e-05 1024 310 4320 147456 43.6761 13.1603 572.893 396.063 1026 1026.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1170 6.4e-05 512 240 384 256000 14.4208 6.72064 81.646 208.367 311.349 311.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000256 1024 380 800 68800 4.53331 3.42221 77.1087 104.963 190.126 190.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.000128 1024 360 1760 142400 9.05648 6.85226 363.73 209.431 589.173 589.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 6.4e-05 1024 240 1152 201600 34.8492 13.9027 367.983 416.47 833.398 833.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000512 2048 190 256 36300 3.4895 21.3315 104.836 129.702 129.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 0.000512 1024 200 768 25600 2.4049 1.65872 29.608 52.3021 86.0761 86.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 270 0.000128 4096 55 3360 51200 60.0439 28.4172 1057.76 837.285 1983.64 1983.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 410 6.4e-05 512 60 352 204800 19.0416 6.67853 60.5983 206.192 292.726 292.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 0.000128 2048 170 4704 121600 23.5182 14.3839 1732.97 418.896 2189.9 2190.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 6.4e-05 1024 310 4320 160000 44.7666 13.3492 1080.5 412.193 1551.02 1551.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1170 6.4e-05 512 240 384 249600 14.4885 6.64666 55.4908 208.327 285.141 285.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000256 1024 380 800 68000 4.52544 3.41488 52.3668 105.484 165.892 165.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.000128 1024 360 1760 142400 9.05837 6.84051 250.756 211.64 478.398 478.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 6.4e-05 1024 240 1152 198400 34.6477 13.3579 251.548 416.393 716.133 716.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000512 2048 190 256 36200 3.48842 14.9634 105.87 124.364 124.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 0.000512 1024 200 768 24800 2.39824 1.6425 20.2498 52.4128 76.8013 76.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 270 0.000128 4096 55 3360 49600 60.121 28.3721 716.193 841.787 1646.61 1646.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 410 6.4e-05 512 60 352 204800 19.0453 6.6327 42.4684 208.297 276.655 276.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 0.000128 2048 170 4704 120000 23.477 14.3472 1185.59 420.969 1644.52 1644.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 6.4e-05 1024 310 4320 153600 45.5312 13.5124 719.199 416.392 1194.85 1195.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1170 6.4e-05 512 240 384 249600 14.5134 6.65104 46.3782 206.547 274.277 274.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000256 1024 380 800 67200 4.49613 3.38733 43.7055 103.611 155.304 155.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.000128 1024 360 1760 140400 9.04202 6.83475 206.47 208.29 430.738 430.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 800 6.4e-05 1024 240 1152 192000 35.3966 13.3572 203.997 412.83 665.771 665.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000512 2048 190 256 36000 3.4711 12.8348 104.665 121.015 121.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 0.000512 1024 200 768 25200 2.40061 1.64307 17.3186 52.0803 73.5464 73.6379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 270 0.000128 4096 55 3360 48000 59.8421 28.3095 576.69 826.259 1491.23 1491.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 410 6.4e-05 512 60 352 192000 20.0324 6.6369 33.4199 206.523 266.827 266.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 0.000128 2048 170 4704 117600 23.438 14.3628 969.241 413.212 1420.38 1420.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 6.4e-05 1024 310 4320 153600 45.5905 13.3659 601.266 412.836 1073.28 1073.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1170 6.4e-05 512 240 384 254464 14.6019 6.73373 78.1674 209.511 309.202 309.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.000256 1024 380 800 68544 4.528 3.41363 73.866 105.025 186.932 187.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.000128 1024 360 1760 142016 9.02163 6.84003 351.306 209.512 576.781 576.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 6.4e-05 1024 240 1152 204288 34.6808 13.9744 360.916 418.77 828.526 828.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000512 2048 190 256 36288 3.49456 20.8358 104.928 129.302 129.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 0.000512 1024 200 768 25536 2.3809 1.6448 28.57 52.0034 84.6973 84.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 270 0.000128 4096 55 3360 51072 59.8036 28.3648 1030.54 837.614 1956.45 1956.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 410 6.4e-05 512 60 352 200704 19.4076 6.64371 57.9687 207.329 291.562 291.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 0.000128 2048 170 4704 120960 23.434 14.3478 1686.54 419.007 2143.46 2143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 6.4e-05 1024 310 4320 157696 45.1506 13.3822 1042.74 413.973 1515.47 1515.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1170 6.4e-05 512 240 384 250880 14.4563 6.656 54.126 207.033 282.46 282.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000256 1024 380 800 67200 4.4775 3.3792 50.3755 103.779 162.115 162.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.000128 1024 360 1760 141568 9.03645 6.83008 241.907 209.514 467.391 467.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 6.4e-05 1024 240 1152 200704 34.4324 13.354 248.012 413.806 709.791 709.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000512 2048 190 256 36064 3.46931 14.2113 104.559 122.282 122.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 0.000512 1024 200 768 25088 2.3927 1.65069 19.8285 52.1152 76.0879 76.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 270 0.000128 4096 55 3360 50176 59.845 28.332 706.366 837.617 1632.29 1632.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 410 6.4e-05 512 60 352 186368 19.6836 6.56794 37.4023 202.2 266.067 266.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 0.000128 2048 170 4704 120064 23.4926 14.3312 1156.99 418.89 1613.83 1613.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 6.4e-05 1024 310 4320 143360 45.7388 13.4166 657.62 404.206 1121.19 1121.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1170 6.4e-05 512 240 384 247296 15.0094 6.73462 44.54 209.661 276.134 276.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000256 1024 380 800 67200 4.46714 3.36912 42.2987 103.405 153.639 153.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.000128 1024 360 1760 141120 9.05712 6.84442 200.9 209.813 426.711 426.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 6.4e-05 1024 240 1152 204288 34.7196 13.5107 209.225 419.062 676.702 676.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000512 2048 190 256 35952 3.47059 12.1139 104.634 120.258 120.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 0.000512 1024 200 768 24192 2.35581 1.59891 16.3929 51.1063 71.5535 71.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 270 0.000128 4096 55 3360 51072 59.7971 28.3792 593.635 838.814 1520.76 1520.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 410 6.4e-05 512 60 352 193536 19.1724 6.56915 32.5666 202.434 260.949 261.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 0.000128 2048 170 4704 120960 23.456 14.3729 963.587 419.497 1421.04 1421.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 6.4e-05 1024 310 4320 150528 44.7815 13.2515 571.266 404.647 1034.16 1034.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1170 6.4e-05 512 240 384 253440 14.6174 6.73178 76.0854 209 306.621 306.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000256 1024 380 800 68160 4.52813 3.41626 71.8029 104.661 184.509 184.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.000128 1024 360 1760 142080 9.05238 6.84208 341.644 209.656 567.295 567.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 6.4e-05 1024 240 1152 203520 34.7165 13.5108 350.327 417.742 816.484 816.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000512 2048 190 256 36240 3.48106 20.2486 104.823 128.597 128.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 0.000512 1024 200 768 25920 2.40608 1.66285 28.4538 52.4874 85.1094 85.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 270 0.000128 4096 55 3360 50880 59.8688 28.3729 1011.97 835.583 1935.92 1936.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 410 6.4e-05 512 60 352 199680 19.4236 6.62787 56.2925 206.401 288.954 289.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 0.000128 2048 170 4704 120960 23.4259 14.395 1648.77 418.551 2105.27 2105.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 6.4e-05 1024 310 4320 153600 45.5548 13.3475 983.698 412.608 1455.42 1455.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1170 6.4e-05 512 240 384 245760 14.6362 6.63782 53.4065 206.528 281.397 281.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000256 1024 380 800 68160 4.52624 3.41389 52.3397 104.839 165.219 165.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.000128 1024 360 1760 141120 9.02314 6.83715 245.41 209.196 470.571 470.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 6.4e-05 1024 240 1152 199680 34.4415 13.3736 249.579 412.796 710.378 710.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000512 2048 190 256 36000 3.46282 14.685 104.513 122.702 122.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 0.000512 1024 200 768 24960 2.39213 1.6425 20.0088 52.0135 76.1552 76.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 270 0.000128 4096 55 3360 49920 59.8531 28.3489 706.514 836.347 1631.2 1631.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 410 6.4e-05 512 60 352 199680 19.3769 6.6233 40.3281 206.504 273.038 273.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 0.000128 2048 170 4704 120960 23.3949 14.3556 1178.32 418.257 1634.46 1634.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 6.4e-05 1024 310 4320 153600 45.4887 14.826 708.289 412.808 1181.62 1181.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1170 6.4e-05 512 240 384 253440 14.6196 6.73757 45.7079 209.239 276.499 276.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 0.000256 1024 380 800 67680 4.56528 3.42464 42.9479 104.977 156.016 156.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.000128 1024 360 1760 141120 9.05248 6.85062 202.243 209.328 427.573 427.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 6.4e-05 1024 240 1152 195840 35.6518 13.6806 203.305 418.064 670.89 671.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000512 2048 190 256 36000 3.48323 12.1109 104.824 120.459 120.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 0.000512 1024 200 768 24480 2.35078 1.58762 16.8586 50.8744 71.7724 71.8663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 270 0.000128 4096 55 3360 48960 60.4229 28.4017 577.769 836.882 1503.61 1503.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 410 6.4e-05 512 60 352 184320 19.7545 6.56787 31.4245 201.403 259.362 259.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 0.000128 2048 170 4704 120960 23.4994 14.4632 974.523 418.518 1431.14 1431.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 6.4e-05 1024 310 4320 138240 46.2102 13.2321 529.475 402.611 991.753 991.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1170 6.4e-05 512 240 384 253952 14.5603 6.72288 77.0525 209.15 307.671 307.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000256 1024 380 800 68608 4.50448 3.41149 73.5273 104.849 186.391 186.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.000128 1024 360 1760 141824 8.98854 6.83213 347.601 209.167 572.691 572.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 6.4e-05 1024 240 1152 200704 34.975 13.4861 351.918 418.179 818.745 818.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000512 2048 190 256 36224 3.47792 20.5883 104.794 128.903 128.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 0.000512 1024 200 768 25600 2.40352 1.67117 28.3844 52.5346 85.0961 85.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 270 0.000128 4096 55 3360 51200 59.5922 28.3279 1015.73 836.217 1939.99 1940.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 410 6.4e-05 512 60 352 204800 19.426 6.70842 57.8862 209.269 293.499 293.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 0.000128 2048 170 4704 120832 23.3608 14.332 1656.79 418.282 2112.89 2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 6.4e-05 1024 310 4320 163840 44.8752 13.4788 1064.5 418.059 1541.13 1541.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1170 6.4e-05 512 240 384 253952 14.5671 6.72154 52.802 209.118 283.4 283.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 0.000256 1024 380 800 68608 4.51699 3.41197 49.969 104.857 162.856 162.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.000128 1024 360 1760 141312 9.02954 6.8336 234.621 209.216 459.804 459.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 6.4e-05 1024 240 1152 196608 35.5149 13.4878 233.879 417.972 701.045 701.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000512 2048 190 256 36096 3.47536 14.0124 104.732 122.266 122.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 0.000512 1024 200 768 24576 2.36749 1.6224 18.9144 51.3048 74.311 74.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 270 0.000128 4096 55 3360 51200 59.6587 28.3238 687.504 836.425 1612.05 1612.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 410 6.4e-05 512 60 352 196608 20.0916 6.7113 37.846 209.16 274.023 274.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 0.000128 2048 170 4704 120832 23.4226 14.3409 1117.37 418.3 1573.57 1573.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 6.4e-05 1024 310 4320 163840 44.8733 13.4919 719.042 418.51 1196.14 1196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1170 6.4e-05 512 240 384 245760 14.6284 6.63514 46.0267 206.624 274.102 274.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 0.000256 1024 380 800 67584 4.47434 3.37434 44.2317 103.733 155.912 156.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.000128 1024 360 1760 141312 8.9896 6.82896 209.069 208.869 433.854 433.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 6.4e-05 1024 240 1152 196608 34.7825 13.3227 210.798 412.982 672.074 672.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000512 2048 190 256 35712 3.44512 12.6681 104.128 120.283 120.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 0.000512 1024 200 768 24576 2.4064 1.65274 17.1834 52.2013 73.5465 73.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 270 0.000128 4096 55 3360 49152 59.294 28.2245 605.478 826.797 1519.92 1520.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 410 6.4e-05 512 60 352 172032 20.1462 6.53523 30.2289 198.357 255.479 255.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 0.000128 2048 170 4704 116736 23.4181 14.2705 978.897 413.481 1430.2 1430.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 6.4e-05 1024 310 4320 147456 43.7202 13.1633 580.534 396.507 1034.14 1034.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1170 6.4e-05 512 240 400 258048 14.4525 6.73459 61.2055 209.768 292.354 292.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000256 1024 380 800 68096 4.53882 3.41805 55.9743 104.956 168.99 169.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.000128 1024 360 1760 142976 9.0031 6.83213 268.767 209.797 494.501 494.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 6.4e-05 1024 240 1160 205824 34.5233 13.4984 280.756 419.272 748.238 748.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1650 0.000512 2048 190 240 36544 3.4873 26.374 104.944 134.847 134.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 0.000512 1024 200 800 25984 2.38829 1.66502 22.4608 52.4083 79.0201 79.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 270 0.000128 4096 55 3360 51968 59.6195 28.3359 797.461 838.428 1723.98 1724.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 410 6.4e-05 512 60 360 206848 19.262 6.70515 46.7972 209.059 282.037 282.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 820 0.000128 2048 170 4720 121344 23.4285 14.4431 1287.8 419.345 1745.15 1745.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 780 6.4e-05 1024 310 4320 163840 44.8549 13.4896 820.564 418.007 1297.14 1297.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1170 6.4e-05 512 240 400 256000 14.4765 6.72579 39.0756 208.932 269.401 269.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1700 0.000256 1024 380 800 67840 4.52614 3.40454 35.8028 104.569 148.401 148.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1940 0.000128 1024 360 1760 142848 9.01277 6.83034 171.478 209.59 397.01 397.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 800 6.4e-05 1024 240 1160 204800 34.5258 13.484 181.382 417.602 647.178 647.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1650 0.000512 2048 190 240 36480 3.47955 26.5144 104.773 134.81 134.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 0.000512 1024 200 800 25856 2.39894 1.66912 14.7641 52.4052 71.3333 71.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 270 0.000128 4096 55 3360 51712 59.6825 28.3645 511.851 837.908 1437.94 1438.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 410 6.4e-05 512 60 360 204800 19.4261 6.70157 30.3408 208.907 265.591 265.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 820 0.000128 2048 170 4720 121344 23.4412 14.3571 829.879 419.038 1286.84 1286.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 780 6.4e-05 1024 310 4320 163840 44.8802 13.4929 528.336 417.613 1004.53 1004.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1170 6.4e-05 512 240 400 257280 14.5226 6.74323 69.4 209.828 300.68 300.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 0.000256 1024 380 800 68000 4.5609 3.42595 63.4499 104.993 176.529 176.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.000128 1024 360 1760 142880 9.03549 6.85014 305.675 209.786 531.446 531.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 6.4e-05 1024 240 1160 204800 34.7622 13.5355 316.141 419.396 784.028 784.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1650 0.000512 2048 190 240 36520 3.49184 29.5342 104.921 137.989 138.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 0.000512 1024 200 800 25920 2.39814 1.65907 25.6863 52.3871 82.2291 82.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 270 0.000128 4096 55 3360 51840 59.8869 28.3849 907.592 838.687 1834.69 1834.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 410 6.4e-05 512 60 360 207360 19.3882 6.72746 53.445 209.801 289.57 289.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 0.000128 2048 170 4720 121280 23.5236 14.4072 1469.66 419.478 1927.2 1927.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 6.4e-05 1024 310 4320 163840 45.145 13.53 928.147 419.4 1406.44 1406.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1170 6.4e-05 512 240 400 256000 14.5484 6.73997 44.792 209.814 276.081 276.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 0.000256 1024 380 800 67520 4.52947 3.4065 40.6839 104.593 153.314 153.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.000128 1024 360 1760 142720 9.02346 6.83866 194.279 209.793 420.037 420.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 6.4e-05 1024 240 1160 204800 34.7115 13.5178 204.254 419.354 672.026 672.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1650 0.000512 2048 190 240 36480 3.49354 29.6264 104.907 138.072 138.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 0.000512 1024 200 800 25600 2.39014 1.64835 16.5936 52.2167 72.9505 73.0483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 270 0.000128 4096 55 3360 51840 59.6949 28.3803 577.643 838.73 1504.59 1504.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 410 6.4e-05 512 60 360 204800 19.5638 6.71949 34.4113 209.784 270.691 270.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 0.000128 2048 170 4720 120960 23.4325 14.3544 931.11 419.553 1388.58 1388.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 6.4e-05 1024 310 4320 163840 45.0866 13.8624 596.571 419.364 1075.1 1075.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1170 6.4e-05 512 240 400 253440 14.6139 6.7263 36.7574 208.856 267.146 267.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1700 0.000256 1024 380 800 67680 4.54256 3.4143 33.6942 104.589 146.34 146.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1940 0.000128 1024 360 1760 142560 9.03837 6.84422 159.524 209.508 385.015 385.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 6.4e-05 1024 240 1160 203520 34.7374 13.5115 166.666 417.63 632.729 632.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1650 0.000512 2048 190 240 36360 3.47258 30.0623 104.63 138.208 138.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 0.000512 1024 200 800 25920 2.40387 1.66371 13.8484 52.4551 70.4704 70.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 270 0.000128 4096 55 3360 50880 59.8224 28.3714 462.227 835.034 1385.59 1385.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 410 6.4e-05 512 60 360 199680 19.413 6.63142 27.7545 206.256 260.267 260.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 820 0.000128 2048 170 4720 120000 23.5028 14.4036 752.773 417.585 1208.4 1208.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 780 6.4e-05 1024 310 4320 153600 45.5535 13.3527 456.662 412.319 928.103 928.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1170 6.4e-05 512 240 400 256512 14.5078 6.73626 63.6612 209.49 294.584 294.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 0.000256 1024 380 800 67968 4.53715 3.41402 58.3335 104.832 171.218 171.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.000128 1024 360 1760 142848 9.02426 6.84182 281.949 209.783 507.703 507.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 6.4e-05 1024 240 1160 204288 34.6856 13.5086 292.804 418.727 759.913 760.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000512 2048 190 240 36528 3.49651 15.8616 104.97 124.37 124.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 0.000512 1024 200 800 25920 2.40464 1.66707 23.6144 52.5272 80.3132 80.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 270 0.000128 4096 55 3360 51456 59.7133 28.3484 828.556 837.458 1754.21 1754.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 410 6.4e-05 512 60 360 205824 19.2747 6.69408 48.8701 208.437 283.489 283.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 0.000128 2048 170 4720 120960 23.4514 14.3827 1348.12 419.251 1805.33 1805.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 6.4e-05 1024 310 4320 162816 44.805 13.4556 855.527 416.771 1330.78 1330.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1170 6.4e-05 512 240 400 254976 14.4114 6.7031 41.9841 208.326 271.613 271.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 0.000256 1024 380 800 67968 4.52643 3.41136 38.8037 104.813 151.651 151.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.000128 1024 360 1760 142464 8.99686 6.83008 183.536 209.35 408.812 408.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 6.4e-05 1024 240 1160 202752 34.4816 13.7298 190.981 416.399 655.774 655.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1650 0.000512 2048 190 240 36480 3.48749 26.59 104.886 135.008 135.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 0.000512 1024 200 800 25728 2.3904 1.66298 15.6115 52.2946 72.0571 72.1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 270 0.000128 4096 55 3360 51456 59.5921 28.3261 543.612 836.953 1468.62 1468.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 410 6.4e-05 512 60 360 202752 19.1385 6.61914 31.865 206.238 264.067 264.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 0.000128 2048 170 4720 120576 23.4077 14.3971 879.239 418.564 1335.74 1335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 6.4e-05 1024 310 4320 159744 44.5839 13.3179 549.189 412.286 1019.59 1019.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1170 6.4e-05 512 240 400 253440 14.3532 6.67514 34.8183 207.488 263.526 263.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 0.000256 1024 380 800 67392 4.54038 3.41552 31.6419 104.704 144.404 144.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.000128 1024 360 1760 142848 9.0271 6.84442 151.554 209.83 377.357 377.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 6.4e-05 1024 240 1160 198144 34.8335 13.3822 153.824 414.716 616.947 617.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1650 0.000512 2048 190 240 36432 3.48954 26.4634 104.964 134.96 135.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 0.000512 1024 200 800 25344 2.39171 1.64723 12.9121 52.1433 69.1932 69.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 270 0.000128 4096 55 3360 50688 59.69 28.3501 437.407 835.789 1361.37 1361.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 410 6.4e-05 512 60 360 193536 19.5292 6.58198 25.5419 204.374 256.238 256.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 0.000128 2048 170 4720 119808 23.4461 14.3407 714.822 417.98 1170.72 1170.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 6.4e-05 1024 310 4320 156672 44.4815 13.2588 442.988 408.643 909.588 909.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1170 6.4e-05 512 240 400 256256 14.5315 6.74589 90.7871 209.437 321.693 321.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000256 1024 380 800 67872 4.55347 3.41622 85.6384 104.915 198.625 198.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.000128 1024 360 1760 142912 9.03987 6.8407 409.238 209.701 634.926 635.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 6.4e-05 1024 240 1160 204288 34.7594 13.5237 424.518 418.62 891.61 891.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000512 2048 190 240 36512 3.4856 22.6386 104.919 131.086 131.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 0.000512 1024 200 800 25984 2.40365 1.66675 34.5756 52.5217 91.2673 91.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 270 0.000128 4096 55 3360 51520 59.9274 28.3812 1177.65 837.171 2103.26 2103.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 410 6.4e-05 512 60 360 207872 19.3443 6.72915 70.9827 209.414 306.686 306.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 0.000128 2048 170 4720 120960 23.525 14.4024 1930.11 418.668 2386.84 2386.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 6.4e-05 1024 310 4320 164864 44.9234 14.3895 1257.04 418.628 1735.19 1735.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1170 6.4e-05 512 240 400 254464 14.5932 6.73382 58.3745 209.51 289.401 289.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000256 1024 380 800 67648 4.54346 3.41197 53.2503 104.906 166.214 166.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.000128 1024 360 1760 142464 9.02058 6.83424 254.68 209.514 480.151 480.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 6.4e-05 1024 240 1160 204288 34.6805 13.5086 265.961 418.755 733.096 733.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000512 2048 190 240 36400 3.47133 14.1866 104.782 122.483 122.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 0.000512 1024 200 800 25536 2.3776 1.64691 21.5287 52.0027 77.6565 77.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 270 0.000128 4096 55 3360 51072 59.778 28.3659 738.426 837.612 1664.32 1664.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 410 6.4e-05 512 60 360 200704 19.3956 6.64781 44.0285 207.079 277.366 277.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 0.000128 2048 170 4720 120960 23.4257 14.3633 1209.63 418.889 1666.43 1666.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 6.4e-05 1024 310 4320 157696 45.1193 13.3699 747.568 414.088 1220.36 1220.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1170 6.4e-05 512 240 400 252672 14.7048 6.744 47.4713 209.522 278.629 278.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 0.000256 1024 380 800 67872 4.56182 3.42403 43.2845 104.971 156.343 156.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.000128 1024 360 1760 142464 9.04685 6.84134 206.507 209.558 432.055 432.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 6.4e-05 1024 240 1160 204288 34.7424 14.7907 217.249 418.938 685.904 686.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1650 0.000512 2048 190 240 36288 3.47136 40.3376 104.623 148.473 148.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 0.000512 1024 200 800 24864 2.39261 1.62704 17.0899 51.7709 72.9804 73.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 270 0.000128 4096 55 3360 51072 59.9258 28.393 602.892 837.828 1529.17 1529.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 410 6.4e-05 512 60 360 204288 19.5875 6.73184 36.9512 209.495 272.975 273.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 0.000128 2048 170 4720 120960 23.4775 14.3599 986.023 418.973 1442.96 1443.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 6.4e-05 1024 310 4320 161280 45.3662 13.5442 623.348 418.859 1101.33 1101.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1170 6.4e-05 512 240 400 256000 14.4451 6.7207 85.2442 208.94 315.551 315.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 0.000256 1024 380 800 67840 4.52112 3.40582 79.2719 104.676 191.974 192.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.000128 1024 360 1760 142848 9.00931 6.83229 376.765 209.598 602.307 602.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 6.4e-05 1024 240 1160 204800 34.4772 13.4922 394.506 417.623 860.285 860.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000512 2048 190 240 36480 3.47776 21.036 104.777 129.335 129.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 0.000512 1024 200 800 25856 2.39427 1.66752 32.0758 52.4043 88.6437 88.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 270 0.000128 4096 55 3360 51712 59.6623 28.3546 1104.1 837.959 2030.21 2030.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 410 6.4e-05 512 60 360 204800 19.4226 6.70925 65.2841 208.914 300.54 300.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 0.000128 2048 170 4720 121344 23.4262 14.3548 1785.69 419.107 2242.71 2242.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 6.4e-05 1024 310 4320 163840 44.8836 14.4056 1139.74 418.049 1617.72 1617.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1170 6.4e-05 512 240 400 253952 14.5603 6.71949 55.3846 209.157 286.016 286.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 0.000256 1024 380 800 67584 4.5361 3.41011 50.5113 104.745 163.301 163.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.000128 1024 360 1760 142336 8.98858 6.8303 235.703 209.168 460.792 460.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 6.4e-05 1024 240 1160 204800 34.4917 13.4861 247.667 418.042 713.873 714.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000512 2048 190 240 36352 3.47546 13.7173 104.69 121.924 121.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 0.000512 1024 200 800 25600 2.41184 1.66864 20.2998 52.5313 77.0057 77.1003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 270 0.000128 4096 55 3360 51200 59.5681 28.3232 701.947 836.22 1626.19 1626.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 410 6.4e-05 512 60 360 204800 19.4236 6.70605 42.6293 209.119 278.091 278.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 0.000128 2048 170 4720 120832 23.3846 14.3583 1088.7 418.195 1544.76 1544.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 6.4e-05 1024 310 4320 163840 44.8488 13.4802 695.947 418.056 1172.55 1172.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1170 6.4e-05 512 240 400 251904 14.2755 6.63142 44.8273 206.29 272.217 272.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 0.000256 1024 380 800 67584 4.52058 3.40042 41.0452 104.404 153.47 153.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.000128 1024 360 1760 142080 9.01734 6.83008 191.181 209.432 416.562 416.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 6.4e-05 1024 240 1160 196608 34.7732 13.3143 194.148 412.311 654.728 654.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000512 2048 190 240 36288 3.47341 10.9916 104.612 119.118 119.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 0.000512 1024 200 800 25344 2.38182 1.64451 16.358 51.8901 72.3743 72.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 270 0.000128 4096 55 3360 50688 59.5835 28.2918 563.459 833.167 1484.63 1484.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 410 6.4e-05 512 60 360 196608 19.5895 6.61392 33.2048 206.264 265.881 266.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 0.000128 2048 170 4720 119808 23.3906 14.3204 888.755 416.663 1343.26 1343.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 6.4e-05 1024 310 4320 159744 44.6487 13.321 558.034 412.322 1028.54 1028.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1170 6.4e-05 512 240 400 255744 14.4739 6.73533 88.5066 208.988 318.896 319.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000256 1024 380 800 67968 4.56042 3.42438 80.8196 105.085 193.986 194.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.000128 1024 360 1760 142848 9.04643 6.85082 388.425 209.745 614.174 614.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 6.4e-05 1024 240 1160 202752 34.8039 13.8309 400.297 417.732 866.854 867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000512 2048 190 240 36504 3.49389 21.3074 104.968 129.812 129.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 0.000512 1024 200 800 25920 2.40176 1.66624 32.7477 52.4262 89.3416 89.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 270 0.000128 4096 55 3360 51840 59.837 28.3974 1133.64 838.535 2060.54 2060.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 410 6.4e-05 512 60 360 202752 19.3586 6.65978 66.7752 207.415 300.424 300.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 0.000128 2048 170 4720 120960 23.506 14.3602 1841.43 419.348 2298.78 2298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 6.4e-05 1024 310 4320 161280 44.7828 13.3967 1166.91 416.394 1641.7 1641.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1170 6.4e-05 512 240 400 253440 14.3542 6.6767 57.2059 207.432 285.861 286.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 0.000256 1024 380 800 67392 4.53536 3.41008 52.5901 104.676 165.312 165.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.000128 1024 360 1760 142848 9.01555 6.84154 252.318 209.779 478.052 478.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 6.4e-05 1024 240 1160 198144 34.8404 13.3792 253.758 414.607 716.769 716.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000512 2048 190 240 36432 3.49184 14.1947 104.939 122.667 122.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 0.000512 1024 200 800 25344 2.39248 1.64662 21.0715 52.1237 77.3356 77.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 270 0.000128 4096 55 3360 50688 59.6966 28.3521 723.97 835.574 1647.72 1647.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 410 6.4e-05 512 60 360 193536 19.5152 6.57632 41.7195 204.321 272.345 272.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 0.000128 2048 170 4720 119808 23.4426 14.4094 1183.68 417.87 1639.53 1639.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 6.4e-05 1024 310 4320 156672 44.4784 13.2578 731.268 408.441 1197.65 1197.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1170 6.4e-05 512 240 400 255744 14.5021 6.72973 50.653 209.094 281.168 281.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 0.000256 1024 380 800 67392 4.55322 3.41734 46.4378 104.802 159.313 159.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.000128 1024 360 1760 141696 9.03549 6.84816 219.749 209.158 444.891 444.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 6.4e-05 1024 240 1160 200448 35.0678 13.5905 227.009 417.919 693.779 693.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000512 2048 190 240 36288 3.48154 12.2832 104.778 120.586 120.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 0.000512 1024 200 800 25056 2.37168 1.61277 18.349 51.4601 73.895 73.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 270 0.000128 4096 55 3360 50112 59.9902 28.3857 631.668 836.214 1556.39 1556.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 410 6.4e-05 512 60 360 193536 19.555 6.58518 36.9154 204.504 267.772 267.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 0.000128 2048 170 4720 119232 23.6127 14.4015 1039.38 418.18 1495.7 1495.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 6.4e-05 1024 310 4320 152064 45.2654 13.4612 626.048 408.655 1093.64 1093.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1170 6.4e-05 512 240 400 248832 14.1681 6.59251 43.9905 204.339 269.286 269.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 0.000256 1024 380 800 66816 4.51446 3.38832 40.926 104.044 152.977 153.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.000128 1024 360 1760 141696 8.98781 6.88742 195.257 209.093 420.331 420.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 6.4e-05 1024 240 1160 193536 34.6048 13.2527 195.714 408.408 652.165 652.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000512 2048 190 240 36288 3.48982 11.6081 104.884 120.026 120.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 0.000512 1024 200 800 24192 2.38432 1.62202 16.0153 51.518 71.6378 71.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 270 0.000128 4096 55 3360 48384 59.7882 28.2776 542.974 829.765 1460.94 1461.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 410 6.4e-05 512 60 360 184320 19.1396 6.53517 31.4196 198.134 255.434 255.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 0.000128 2048 170 4720 117504 23.4467 14.3237 911.594 414.963 1364.46 1364.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 6.4e-05 1024 310 4320 147456 43.6945 13.1587 542.72 396.059 995.844 996.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1170 6.4e-05 512 240 400 256000 14.5388 6.73994 82.8477 209.621 313.941 314.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 0.000256 1024 380 800 67520 4.53427 3.40691 75.6394 104.622 188.304 188.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.000128 1024 360 1760 142720 9.01421 6.84442 362.81 209.601 588.377 588.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 6.4e-05 1024 240 1160 204800 34.7156 13.5189 377.465 418.988 844.883 845.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000512 2048 190 240 36480 3.48893 20.2356 104.81 128.577 128.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 0.000512 1024 200 800 25600 2.38957 1.64672 30.4724 52.1639 86.7734 86.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 270 0.000128 4096 55 3360 51840 59.7221 28.3792 1069.42 837.955 1995.61 1995.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 410 6.4e-05 512 60 360 204800 19.5504 6.72563 63.4248 209.597 299.509 299.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 0.000128 2048 170 4720 120960 23.4296 14.385 1723.62 419.18 2180.76 2180.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 6.4e-05 1024 310 4320 163840 45.0575 13.5226 1103.15 420.089 1582.05 1582.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1170 6.4e-05 512 240 400 256000 14.5247 6.73792 56.7738 209.709 287.936 288.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 0.000256 1024 380 800 67200 4.51267 3.39578 51.2142 104.196 163.418 163.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.000128 1024 360 1760 142080 8.98394 6.83331 244.896 208.889 469.706 469.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 6.4e-05 1024 240 1160 204800 34.6682 13.5035 257.299 419.151 724.811 724.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000512 2048 190 240 36320 3.47546 13.9508 104.61 122.078 122.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 0.000512 1024 200 800 24960 2.3784 1.64387 20.5467 51.8533 76.5205 76.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 270 0.000128 4096 55 3360 49920 59.5239 28.289 701.812 831.648 1621.41 1621.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 410 6.4e-05 512 60 360 194560 19.7424 6.62131 41.598 206.244 274.419 274.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 0.000128 2048 170 4720 119040 23.3553 14.3012 1150.55 415.914 1604.25 1604.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 6.4e-05 1024 310 4320 153600 45.3773 13.3194 705.841 412.302 1177.05 1177.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1170 6.4e-05 512 240 400 245760 14.6426 6.64371 45.9772 206.332 273.787 273.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 0.000256 1024 380 800 67200 4.54896 3.41923 43.3396 104.731 156.14 156.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.000128 1024 360 1760 142080 9.00301 6.83872 205.538 208.995 430.474 430.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 6.4e-05 1024 240 1160 199680 34.4486 13.3328 211.441 412.402 671.813 671.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000512 2048 190 240 36240 3.4753 11.7373 104.612 119.867 119.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 0.000512 1024 200 800 24960 2.39184 1.64323 17.386 51.9636 73.485 73.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 270 0.000128 4096 55 3360 49920 59.8942 28.3484 590.804 835.556 1514.73 1514.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 410 6.4e-05 512 60 360 199680 19.3767 6.62528 35.7693 206.31 268.294 268.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 0.000128 2048 170 4720 119040 23.559 14.3852 967.124 417.854 1423.05 1423.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 6.4e-05 1024 310 4320 153600 45.4684 13.3363 594.121 412.412 1065.55 1065.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1170 6.4e-05 512 240 400 245760 14.6408 7.23968 44.2422 206.532 272.845 272.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 0.000256 1024 380 800 66560 4.48883 3.37389 41.8039 103.626 153.392 153.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.000128 1024 360 1760 140800 8.98672 6.81875 197.174 208.393 421.474 421.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 800 6.4e-05 1024 240 1160 194560 35.0276 13.3236 200.037 412.796 661.369 661.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000512 2048 190 240 36160 3.47453 11.6429 104.685 119.844 119.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 0.000512 1024 200 800 24320 2.40637 1.64659 16.4226 52.104 72.6808 72.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 270 0.000128 4096 55 3360 48640 59.3335 28.2214 577.462 826.244 1491.39 1491.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 410 6.4e-05 512 60 360 184320 20.5959 6.62854 32.4304 206.506 266.368 266.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 0.000128 2048 170 4720 117760 23.2753 14.3028 940.547 413.203 1391.46 1391.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 6.4e-05 1024 310 4320 143360 46.9204 13.5602 539.176 412.803 1012.67 1012.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1170 6.4e-05 512 240 400 254976 14.4122 6.69286 77.6583 208.294 307.245 307.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 0.000256 1024 380 800 67968 4.52896 3.42426 71.3004 104.801 184.152 184.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.000128 1024 360 1760 142464 9.00266 6.82787 337.848 209.312 563.093 563.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 6.4e-05 1024 240 1160 202752 34.5062 13.439 349.393 416.494 814.023 814.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000512 2048 190 240 36480 3.49254 18.8826 104.868 127.286 127.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 0.000512 1024 200 800 25728 2.39014 1.66502 28.5987 52.2833 85.0359 85.1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 270 0.000128 4096 55 3360 51456 59.6081 28.3372 1006.36 836.805 1931.23 1931.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 410 6.4e-05 512 60 360 202752 19.1222 6.61834 59.1573 206.206 291.32 291.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 0.000128 2048 170 4720 120576 23.4052 14.3278 1621.52 418.577 2077.96 2078.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 6.4e-05 1024 310 4320 159744 44.5797 13.3205 1003.95 412.218 1474.29 1474.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1170 6.4e-05 512 240 400 251904 14.271 6.62675 54.9347 208.325 284.346 284.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 0.000256 1024 380 800 67584 4.52099 3.40794 50.9854 105.432 164.443 164.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.000128 1024 360 1760 142080 9.02934 6.90013 241.08 211.494 468.606 468.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 6.4e-05 1024 240 1160 196608 34.7542 13.3208 243.395 416.375 708.023 708.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000512 2048 190 240 36288 3.47344 13.5495 105.64 122.705 122.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 0.000512 1024 200 800 25344 2.38182 1.64688 20.363 52.4032 76.8956 76.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 270 0.000128 4096 55 3360 50688 59.5793 28.2969 702.742 841.391 1632.14 1632.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 410 6.4e-05 512 60 360 196608 19.5893 6.61421 40.8015 208.301 275.513 275.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 0.000128 2048 170 4720 119808 23.3813 14.3647 1143.3 420.773 1601.95 1602.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 6.4e-05 1024 310 4320 159744 44.6596 13.3173 723.677 416.391 1198.26 1198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1170 6.4e-05 512 240 400 248832 14.1668 6.59178 44.6739 204.305 269.929 270.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 0.000256 1024 380 800 66816 4.51219 3.38534 41.7079 104.027 153.73 153.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.000128 1024 360 1760 141696 8.99901 6.82858 199.128 209.059 424.118 424.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 6.4e-05 1024 240 1160 193536 34.603 13.2555 198.987 408.338 655.366 655.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000512 2048 190 240 36288 3.49184 11.7302 104.872 120.134 120.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 0.000512 1024 200 800 24192 2.38387 1.62406 16.2082 51.5084 71.8255 71.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 270 0.000128 4096 55 3360 48384 59.763 28.262 554.797 829.626 1472.57 1472.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 410 6.4e-05 512 60 360 184320 19.1391 6.53635 31.9035 198.099 255.888 256.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 0.000128 2048 170 4720 117504 23.4362 14.2954 926.158 414.891 1378.91 1379.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 6.4e-05 1024 310 4320 147456 43.6851 13.1628 553.135 395.997 1006.2 1006.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1170 6.4e-05 512 240 400 245760 14.6389 6.63552 41.9458 206.6 270.009 270.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 0.000256 1024 380 800 66048 4.50704 3.37306 39.0382 103.728 150.743 150.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.000128 1024 360 1760 141312 8.9905 6.83126 187.613 208.846 412.382 412.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 6.4e-05 1024 240 1160 196608 34.7692 13.4374 190.483 412.94 651.813 651.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000512 2048 190 240 36096 3.47181 11.0855 104.701 119.302 119.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 0.000512 1024 200 800 24576 2.40883 1.65274 15.4974 52.1922 71.849 71.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 270 0.000128 4096 55 3360 49152 59.3171 28.2358 528.377 826.718 1442.78 1442.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 410 6.4e-05 512 60 360 172032 20.1418 6.53882 28.702 198.329 253.926 254.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 0.000128 2048 170 4720 116736 23.409 14.5563 866.313 413.439 1317.85 1317.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 6.4e-05 1024 310 4320 147456 43.7376 13.4852 517.858 396.461 971.755 971.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1170 6.4e-05 512 240 400 256000 14.4019 6.71974 80.8622 208.579 310.753 310.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 0.000256 1024 380 800 68000 4.56288 3.4209 73.7567 104.968 186.808 186.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.000128 1024 360 1760 142800 9.06675 6.84998 354.643 209.649 580.311 580.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 6.4e-05 1024 240 1160 201600 34.8765 13.4881 364.19 416.915 829.655 829.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000512 2048 190 240 36400 3.47264 19.7677 104.766 128.05 128.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 0.000512 1024 200 800 25600 2.40653 1.65677 29.8255 52.3569 86.3461 86.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 270 0.000128 4096 55 3360 51200 60.0665 28.418 1031.67 838.163 1958.45 1958.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 410 6.4e-05 512 60 360 198400 19.534 6.63587 60.4448 206.41 293.238 293.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 0.000128 2048 170 4720 120800 23.546 14.3811 1686.97 419.284 2144.31 2144.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 6.4e-05 1024 310 4320 160000 44.7663 13.3501 1057.95 412.635 1528.91 1529.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1170 6.4e-05 512 240 400 249600 14.4786 8.54704 54.0583 206.476 283.751 283.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 0.000256 1024 380 800 67200 4.54618 3.41232 50.3422 104.554 162.954 163.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.000128 1024 360 1760 142400 9.06982 6.84851 241.524 209.764 467.307 467.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 6.4e-05 1024 240 1160 198400 34.6568 13.7063 244.837 412.699 706.085 706.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000512 2048 190 240 36200 3.46525 13.1998 104.487 121.196 121.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 0.000512 1024 200 800 24800 2.4001 1.64419 20.2271 51.9499 76.3202 76.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 270 0.000128 4096 55 3360 49600 60.1171 28.365 679.77 834.311 1602.69 1602.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 410 6.4e-05 512 60 360 192000 20.0011 6.63142 39.7753 206.457 273.076 273.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 0.000128 2048 170 4720 120000 23.4997 14.3591 1138.54 417.238 1593.77 1593.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 6.4e-05 1024 310 4320 153600 45.5539 13.3492 688.224 412.711 1160.05 1160.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1170 6.4e-05 512 240 400 249600 14.5068 6.64912 46.8335 206.378 274.549 274.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 0.000256 1024 380 800 66000 4.52406 3.38125 43.0116 103.528 154.543 154.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.000128 1024 360 1760 141600 9.0104 6.84016 206.069 208.112 430.133 430.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 800 6.4e-05 1024 240 1160 192000 35.4244 13.3727 205.179 412.655 666.817 666.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000512 2048 190 240 36000 3.45376 11.8067 104.128 119.431 119.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 0.000512 1024 200 800 25200 2.40096 1.64294 17.6035 52.0407 73.7869 73.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 270 0.000128 4096 55 3360 48000 59.8624 28.3034 584.831 825.565 1498.7 1498.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 410 6.4e-05 512 60 360 192000 20.0188 6.63962 34.5967 206.348 267.81 267.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 0.000128 2048 170 4720 117600 23.4178 14.3345 967.118 412.863 1417.87 1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 6.4e-05 1024 310 4320 153600 45.5792 13.3635 595.642 412.489 1067.29 1067.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1170 6.4e-05 512 240 400 243200 14.7789 6.64621 42.1474 206.633 270.395 270.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 0.000256 1024 380 800 65600 4.50778 3.38099 39.8338 103.756 151.579 151.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.000128 1024 360 1760 140800 8.9975 6.83213 189.291 208.973 414.195 414.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 800 6.4e-05 1024 240 1160 192000 35.29 13.3364 189.117 413.005 650.933 651.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000512 2048 190 240 36000 3.47341 10.586 104.493 118.594 118.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 0.000512 1024 200 800 24000 2.42272 1.64992 15.908 52.2226 72.3015 72.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 270 0.000128 4096 55 3360 48000 59.6161 28.26 527.201 826.944 1442.16 1442.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 410 6.4e-05 512 60 360 179200 20.9795 6.62835 30.5884 206.606 265.015 265.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 0.000128 2048 170 4720 118400 23.2404 14.2651 894.928 413.525 1346.09 1346.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 6.4e-05 1024 310 4320 153600 45.5021 13.3404 549.361 413.011 1021.43 1021.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1170 6.4e-05 512 240 384 254976 14.5761 6.72973 67.5397 209.781 298.814 298.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000256 1024 380 816 68352 4.52403 3.41843 61.7843 104.961 174.79 174.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.000128 1024 360 1776 142848 9.00061 6.83213 292.81 209.731 518.478 518.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 6.4e-05 1024 240 1152 203776 34.7511 13.5563 300.239 419.305 768.041 768.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1650 0.000512 2048 190 240 36544 3.48774 29.6618 104.946 138.138 138.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 0.000512 1024 200 768 25856 2.396 1.66893 23.992 52.4104 80.5669 80.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 270 0.000128 4096 55 3360 51968 59.5822 28.3266 859.212 838.475 1785.74 1785.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 410 6.4e-05 512 60 384 192512 20.3702 6.70502 48.6036 209.342 285.23 285.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 820 0.000128 2048 170 4704 121344 23.3868 14.3582 1387.79 419.438 1845.11 1845.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 780 6.4e-05 1024 310 4320 161792 45.1152 13.4828 865.385 417.944 1342.14 1342.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1170 6.4e-05 512 240 384 253952 14.57 6.72547 43.5465 208.961 273.992 274.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000256 1024 380 816 68096 4.52058 3.40787 40.0144 104.586 152.628 152.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1940 0.000128 1024 360 1776 142848 9.0135 6.83174 187.859 209.614 413.418 413.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 800 6.4e-05 1024 240 1152 202752 34.7804 13.4909 193.7 417.656 659.813 659.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1650 0.000512 2048 190 240 36480 3.47958 29.6184 104.784 137.925 137.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 0.000512 1024 200 768 25856 2.39594 1.66707 15.6903 52.4138 72.2645 72.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 270 0.000128 4096 55 3360 51712 59.6717 28.3464 550.144 838.04 1476.34 1476.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 410 6.4e-05 512 60 384 192512 20.374 6.70925 31.8241 208.934 268.054 268.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 820 0.000128 2048 170 4704 121344 23.4251 14.3385 892.322 419.105 1349.32 1349.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 780 6.4e-05 1024 310 4320 159744 45.393 14.1208 554.576 417.681 1031.99 1032.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1170 6.4e-05 512 240 384 251904 14.5615 6.70102 35.8361 208.494 265.78 265.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1700 0.000256 1024 380 816 67968 4.53216 3.40886 36.0145 104.901 148.955 149.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1940 0.000128 1024 360 1776 142464 8.99936 6.89581 155.213 209.517 380.729 380.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 800 6.4e-05 1024 240 1152 199680 34.8459 14.2638 157.115 416.729 623.137 623.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1650 0.000512 2048 190 240 36480 3.48602 29.463 104.974 137.967 138.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 0.000512 1024 200 768 25728 2.38816 1.66118 12.9644 52.334 69.4483 69.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 270 0.000128 4096 55 3360 51456 59.575 28.3337 453.279 837.63 1378.95 1379.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 410 6.4e-05 512 60 384 184320 20.5436 6.61107 25.2537 206.411 259.026 259.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 820 0.000128 2048 170 4704 120576 23.4041 14.3852 732.883 418.893 1189.69 1189.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 780 6.4e-05 1024 310 4320 153600 45.3915 13.3205 440.314 412.618 911.868 912.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1170 6.4e-05 512 240 384 254720 14.6636 6.74954 64.6594 209.598 295.853 296.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000256 1024 380 816 68320 4.54384 3.42576 59.555 104.87 172.499 172.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.000128 1024 360 1776 142880 9.04298 6.84851 283.282 224.118 523.395 523.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 6.4e-05 1024 240 1152 203520 34.9227 13.5427 289.875 418.923 757.451 757.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1650 0.000512 2048 190 240 36520 3.49184 26.116 104.805 134.455 134.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 0.000512 1024 200 768 25760 2.40054 1.66429 23.0596 52.3284 79.5524 79.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 270 0.000128 4096 55 3360 51840 59.9285 28.3914 830.574 837.718 1756.75 1756.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 410 6.4e-05 512 60 384 194560 20.401 6.73107 47.4747 209.555 284.371 284.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 0.000128 2048 170 4704 121280 23.5452 14.3875 1345.01 437.441 1820.52 1820.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 6.4e-05 1024 310 4320 161280 45.5019 13.6274 845.166 418.924 1323.44 1323.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1170 6.4e-05 512 240 384 253440 14.6535 6.74038 42.6244 209.853 274.057 274.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000256 1024 380 816 67840 4.5209 3.40883 39.3357 104.618 151.981 152.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.000128 1024 360 1776 142720 9.03114 6.84182 184.861 209.836 410.67 410.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 6.4e-05 1024 240 1152 202240 34.9878 13.5127 190.062 419.443 658.195 658.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1650 0.000512 2048 190 240 36480 3.49139 26.3041 104.925 134.764 134.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 0.000512 1024 200 768 25600 2.39232 1.65046 15.4892 52.2241 71.8539 71.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 270 0.000128 4096 55 3360 51840 59.6933 28.3755 546.292 838.886 1473.38 1473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 410 6.4e-05 512 60 384 194560 20.3636 6.7249 31.4372 209.827 268.561 268.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 0.000128 2048 170 4704 120960 23.4373 14.4036 878.909 419.528 1336.41 1336.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 6.4e-05 1024 310 4320 158720 45.6897 13.5248 543.588 419.453 1022.47 1022.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1170 6.4e-05 512 240 384 253440 14.6134 6.72906 35.6023 208.975 266.118 266.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000256 1024 380 816 67680 4.54714 3.41542 32.1891 104.651 144.9 144.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.000128 1024 360 1776 142560 9.04451 6.84032 151.21 209.625 376.823 376.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 6.4e-05 1024 240 1152 199680 35.1513 13.7996 153.592 417.692 620.426 620.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1650 0.000512 2048 190 240 36360 3.47597 26.4139 104.69 134.623 134.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 0.000512 1024 200 768 25440 2.41344 1.66227 12.5228 52.4856 69.1844 69.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 270 0.000128 4096 55 3360 50880 59.851 28.3715 433.93 835.548 1357.84 1357.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 410 6.4e-05 512 60 384 184320 20.6299 6.63168 24.7724 206.375 258.623 258.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 820 0.000128 2048 170 4704 120000 23.5265 14.3585 709.177 417.831 1165.02 1165.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 780 6.4e-05 1024 310 4320 153600 45.5659 13.3543 430.593 412.677 902.405 902.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1170 6.4e-05 512 240 384 254976 14.5632 6.73894 89.653 209.339 320.488 320.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000256 1024 380 816 68160 4.52858 3.41386 84.8854 104.827 197.758 197.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.000128 1024 360 1776 142656 9.01104 6.83898 400.228 209.478 625.657 625.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 6.4e-05 1024 240 1152 202752 34.854 13.9095 408.361 418.269 875.582 875.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000512 2048 190 240 36528 3.48422 21.7702 104.856 130.156 130.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 0.000512 1024 200 768 25920 2.39939 1.66675 32.7741 52.4675 89.4107 89.5063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 270 0.000128 4096 55 3360 51840 59.6487 28.3532 1148.25 836.467 2072.86 2072.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 410 6.4e-05 512 60 384 190464 20.4494 6.68838 64.485 208.453 300.29 300.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 0.000128 2048 170 4704 120960 23.42 14.3973 1871.2 418.439 2327.59 2327.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 6.4e-05 1024 310 4320 159744 45.2137 13.9151 1182.4 416.22 1657.97 1658.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1170 6.4e-05 512 240 384 251904 14.5496 6.69731 57.7868 208.44 287.671 287.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000256 1024 380 816 67968 4.52608 3.412 52.7686 104.873 165.682 165.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.000128 1024 360 1776 142464 9.02096 6.82803 249.137 209.468 474.556 474.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 6.4e-05 1024 240 1152 199680 34.8357 13.4411 252.188 416.615 717.27 717.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1650 0.000512 2048 190 240 36480 3.48794 40.4255 104.942 148.9 148.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 0.000512 1024 200 768 25728 2.39469 1.66502 20.5213 52.3212 76.9996 77.0927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 270 0.000128 4096 55 3360 51456 59.5697 28.33 721.742 837.392 1647.18 1647.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 410 6.4e-05 512 60 384 184320 20.531 6.61709 40.4099 206.355 274.133 274.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 0.000128 2048 170 4704 120576 23.3885 14.3444 1170.28 418.783 1626.93 1627.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 6.4e-05 1024 310 4320 153600 45.3953 13.3671 707.051 412.509 1178.55 1178.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1170 6.4e-05 512 240 384 248832 14.6215 6.67459 46.478 207.24 275.207 275.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 0.000256 1024 380 816 67968 4.52435 3.41277 42.6155 104.577 155.231 155.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.000128 1024 360 1776 142272 9.03392 6.84442 200.391 209.582 425.953 426.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 800 6.4e-05 1024 240 1152 198144 34.8163 13.5955 202.677 414.216 665.498 665.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1650 0.000512 2048 190 240 36432 3.48627 40.4528 104.839 148.82 148.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 0.000512 1024 200 768 25344 2.39069 1.64685 16.643 52.0761 72.8548 72.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 270 0.000128 4096 55 3360 50688 59.679 28.3459 572.543 834.787 1495.5 1495.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 410 6.4e-05 512 60 384 184320 20.2572 6.57424 33.1584 204.122 264.325 264.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 0.000128 2048 170 4704 119808 23.4383 14.4008 939.064 417.481 1394.51 1394.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 6.4e-05 1024 310 4320 147456 45.7934 13.2582 551.556 408.046 1018.86 1019.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1170 6.4e-05 512 240 384 245760 14.6313 6.63219 38.8049 206.305 266.565 266.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000256 1024 380 816 67584 4.52141 3.40563 35.9742 104.419 148.421 148.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.000128 1024 360 1776 142080 9.00909 6.82678 169.537 209.449 394.923 395.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 800 6.4e-05 1024 240 1152 196608 34.7305 13.3218 170.258 412.342 630.837 630.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1650 0.000512 2048 190 240 36288 3.47341 40.2002 104.616 148.333 148.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 0.000512 1024 200 768 25344 2.38096 1.6465 13.9956 51.8951 70.0189 70.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 270 0.000128 4096 55 3360 50688 59.5768 28.2911 485.962 833.241 1407.21 1407.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 410 6.4e-05 512 60 384 184320 20.576 6.61539 28.1625 206.527 262.09 262.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 0.000128 2048 170 4704 119808 23.376 14.4962 794.598 416.703 1249.3 1249.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 6.4e-05 1024 310 4320 147456 46.3084 13.3445 465.125 412.363 937.358 937.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1170 6.4e-05 512 240 384 254464 14.6219 6.7408 83.923 209.472 314.949 315.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000256 1024 380 816 68096 4.54829 3.41994 78.0824 104.931 191.082 191.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.000128 1024 360 1776 142688 9.0535 6.84358 370.575 209.744 596.313 596.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 6.4e-05 1024 240 1152 202496 34.9642 13.5315 377.932 418.698 845.311 845.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000512 2048 190 240 36512 3.48877 20.0827 104.937 128.552 128.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 0.000512 1024 200 768 25760 2.40998 1.6689 30.3782 52.5331 87.0885 87.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 270 0.000128 4096 55 3360 51520 59.9195 28.379 1055.18 837.325 1980.95 1981.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 410 6.4e-05 512 60 384 193536 20.4214 6.72634 61.2469 209.448 298.054 298.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 0.000128 2048 170 4704 120960 23.5127 14.3907 1728.14 418.858 2185.03 2185.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 6.4e-05 1024 310 4320 161280 45.4103 13.525 1105.6 418.71 1583.47 1583.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1170 6.4e-05 512 240 384 254464 14.5848 6.73766 55.0529 209.485 286.049 286.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000256 1024 380 816 68096 4.53843 3.41728 49.1663 104.894 162.113 162.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.000128 1024 360 1776 142464 9.0312 6.83507 231.977 209.483 457.429 457.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 6.4e-05 1024 240 1152 200704 35.0783 13.5119 236.462 418.697 703.938 704.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000512 2048 190 240 36400 3.47184 12.8638 104.771 121.15 121.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 0.000512 1024 200 768 25088 2.38698 1.64422 18.6683 51.9972 74.7974 74.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 270 0.000128 4096 55 3360 51072 59.7852 28.3592 663.664 837.494 1589.43 1589.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 410 6.4e-05 512 60 384 186368 20.5477 6.64371 38.8908 207.05 273.347 273.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 0.000128 2048 170 4704 120960 23.4212 14.3832 1089.86 418.825 1546.62 1546.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 6.4e-05 1024 310 4320 157696 45.1311 13.3673 677.685 413.903 1150.31 1150.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1170 6.4e-05 512 240 384 252672 14.7054 6.73997 44.6093 209.571 275.815 275.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 0.000256 1024 380 816 67872 4.56294 3.42835 40.386 104.995 153.471 153.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.000128 1024 360 1776 142464 9.04602 6.84563 190.188 209.615 415.793 415.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 6.4e-05 1024 240 1152 198912 35.4597 13.531 191.757 418.887 659.82 659.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000512 2048 190 240 36288 3.4775 10.5869 104.653 118.759 118.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 0.000512 1024 200 768 24864 2.3935 1.62918 15.3945 51.7872 71.304 71.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 270 0.000128 4096 55 3360 51072 59.959 28.3936 547.277 838.027 1473.79 1473.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 410 6.4e-05 512 60 384 193536 20.4338 6.73053 33.0713 209.551 269.999 270.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 0.000128 2048 170 4704 120960 23.4977 14.3866 897.27 419.088 1354.38 1354.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 6.4e-05 1024 310 4320 161280 45.3918 13.527 568.092 418.902 1046.12 1046.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1170 6.4e-05 512 240 384 250880 14.468 6.67267 40.214 207.01 268.564 268.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 0.000256 1024 380 816 67200 4.47638 3.37715 36.2597 103.768 147.982 148.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.000128 1024 360 1776 142464 8.99744 6.83414 170.848 209.488 396.274 396.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 800 6.4e-05 1024 240 1152 193536 35.2488 13.353 168.76 413.759 631.312 631.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1650 0.000512 2048 190 240 36288 3.48442 36.223 104.699 144.45 144.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 0.000512 1024 200 768 25088 2.39402 1.64864 14.2288 52.1146 70.487 70.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 270 0.000128 4096 55 3360 50176 59.8612 28.3566 486.257 837.522 1412.14 1412.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 410 6.4e-05 512 60 384 172032 20.8068 6.56614 26.5949 202.174 256.351 256.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 0.000128 2048 170 4704 120064 23.4975 14.4015 800.035 418.839 1256.91 1257.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 6.4e-05 1024 310 4320 143360 45.7703 13.2334 455.699 404.163 919.076 919.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1170 6.4e-05 512 240 384 253952 14.5779 6.72115 82.7078 208.963 313.157 313.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000256 1024 380 816 68096 4.51664 3.4095 75.1097 104.684 187.814 187.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.000128 1024 360 1776 142848 9.00547 6.83075 354.809 209.619 580.364 580.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 6.4e-05 1024 240 1152 202752 34.7774 13.4878 362.91 417.666 829.027 829.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000512 2048 190 240 36480 3.47955 19.4294 104.788 127.738 127.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 0.000512 1024 200 768 25856 2.39875 1.66912 29.1905 52.4153 85.7717 85.8665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 270 0.000128 4096 55 3360 51712 59.6773 28.3525 1029.45 838.03 1955.65 1955.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 410 6.4e-05 512 60 384 192512 20.4964 6.70515 60.5445 208.939 296.897 297.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 0.000128 2048 170 4704 121344 23.4179 14.4403 1645.35 419.219 2102.56 2102.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 6.4e-05 1024 310 4320 159744 45.3874 13.4839 1026.5 418.415 1504 1504.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1170 6.4e-05 512 240 384 253952 14.5673 6.72141 53.478 209.196 284.152 284.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 0.000256 1024 380 816 68096 4.52182 3.41152 49.0649 104.769 161.865 161.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.000128 1024 360 1776 142336 8.98787 6.83264 225.969 209.209 451.099 451.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 800 6.4e-05 1024 240 1152 200704 34.9846 13.709 232.731 418.131 699.743 699.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000512 2048 190 240 36352 3.46896 12.782 104.712 121.005 121.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 0.000512 1024 200 768 25600 2.40403 1.67053 19.2032 52.5439 75.9182 76.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 270 0.000128 4096 55 3360 51200 59.6024 28.3307 663.231 836.413 1587.72 1587.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 410 6.4e-05 512 60 384 188416 20.743 6.70925 38.1148 209.17 274.946 275.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 0.000128 2048 170 4704 120832 23.384 14.3565 1043.59 418.29 1499.75 1499.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 6.4e-05 1024 310 4320 155648 45.9144 13.4899 628.175 418.146 1105.94 1106.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1170 6.4e-05 512 240 384 245760 14.6365 6.63501 43.3848 206.301 271.148 271.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000256 1024 380 816 67584 4.52278 3.40378 40.6152 104.41 153.052 153.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.000128 1024 360 1776 142080 9.01584 6.8249 185.722 209.441 411.103 411.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 800 6.4e-05 1024 240 1152 196608 34.7419 13.3516 188.794 412.337 649.414 649.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000512 2048 190 240 36288 3.47546 10.7334 104.613 118.864 118.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 0.000512 1024 200 768 25344 2.38518 1.6439 15.8481 51.8977 71.8763 71.9688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 270 0.000128 4096 55 3360 50688 59.5936 28.305 552.361 833.227 1473.62 1473.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 410 6.4e-05 512 60 384 184320 20.585 6.61914 31.6057 206.274 265.294 265.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 0.000128 2048 170 4704 119808 23.3852 14.3251 850.808 416.691 1305.34 1305.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 6.4e-05 1024 310 4320 147456 46.3795 13.3181 485.905 412.342 958.172 958.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1170 6.4e-05 512 240 384 253952 14.5829 6.73178 39.6863 209.121 270.311 270.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 0.000256 1024 380 816 67584 4.54666 3.41078 35.8389 104.859 148.759 148.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.000128 1024 360 1776 142336 8.99955 6.83363 164.974 209.217 390.126 390.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 800 6.4e-05 1024 240 1152 196608 35.5302 13.5227 166.544 417.966 633.745 633.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000512 2048 190 240 36096 3.45907 9.87139 104.284 117.659 117.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 0.000512 1024 200 768 24576 2.36957 1.61386 13.6927 51.2994 69.0772 69.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 270 0.000128 4096 55 3360 51200 59.6415 28.3194 493.822 836.426 1418.34 1418.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 410 6.4e-05 512 60 384 180224 21.3692 6.71334 27.3762 209.219 264.887 265.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 0.000128 2048 170 4704 120832 23.4015 14.3477 757.428 418.294 1213.6 1213.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 6.4e-05 1024 310 4320 147456 47.2013 13.6315 429.608 417.994 908.64 908.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1170 6.4e-05 512 240 384 253440 14.5939 6.73619 80.0465 208.757 310.33 310.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.000256 1024 380 816 68256 4.54829 3.42618 73.1629 104.874 186.112 186.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.000128 1024 360 1776 142560 9.04774 6.84646 344.955 209.505 570.454 570.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 6.4e-05 1024 240 1152 202752 34.8284 13.5086 352.318 417.249 818.091 818.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000512 2048 190 240 36504 3.48816 19.158 104.848 127.538 127.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 0.000512 1024 200 768 25632 2.40515 1.66093 28.4108 52.3693 84.9472 85.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 270 0.000128 4096 55 3360 51840 59.8649 28.3917 1021.07 837.558 1947.01 1947.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 410 6.4e-05 512 60 384 188928 20.4466 6.66154 57.7712 207.799 292.893 293.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 0.000128 2048 170 4704 120960 23.5013 14.3532 1647.42 418.974 2104.38 2104.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 6.4e-05 1024 310 4320 156672 45.4015 13.3919 1004.56 414.175 1477.75 1477.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1170 6.4e-05 512 240 384 248832 14.6324 6.67485 54.997 207.259 283.754 283.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 0.000256 1024 380 816 67968 4.52992 3.41293 51.4076 104.585 164.036 164.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.000128 1024 360 1776 142272 9.03606 6.83827 241.272 209.604 466.852 466.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 800 6.4e-05 1024 240 1152 198144 34.8372 13.4634 241.731 414.256 704.476 704.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000512 2048 190 240 36432 3.48573 13.4732 104.857 121.858 121.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 0.000512 1024 200 768 25344 2.38976 1.63933 19.8173 52.0784 76.0243 76.1202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 270 0.000128 4096 55 3360 50688 59.6863 28.3464 691.837 834.886 1614.89 1615.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 410 6.4e-05 512 60 384 184320 20.2628 6.58378 39.1115 204.158 270.325 270.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 0.000128 2048 170 4704 119808 23.4566 14.4679 1127.24 417.516 1582.81 1582.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 6.4e-05 1024 310 4320 147456 45.8076 13.2883 657.306 408.103 1124.72 1124.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1170 6.4e-05 512 240 384 248832 14.8552 6.7296 46.7977 208.863 277.442 277.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 0.000256 1024 380 816 67392 4.5623 3.41402 43.3321 104.688 156.102 156.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.000128 1024 360 1776 141696 9.03562 6.84592 203.458 208.942 428.385 428.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 6.4e-05 1024 240 1152 200448 35.0874 13.5166 207.864 417.467 674.119 674.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000512 2048 190 240 36288 3.4775 11.7368 104.667 119.924 119.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 0.000512 1024 200 768 24192 2.38422 1.60973 16.2509 51.4104 71.7549 71.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 270 0.000128 4096 55 3360 50112 60.0157 28.3812 580.298 835.316 1504.15 1504.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 410 6.4e-05 512 60 384 179712 20.6688 6.5856 32.7263 204.211 264.404 264.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 0.000128 2048 170 4704 119232 23.6149 14.3706 953.322 417.736 1409.18 1409.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 6.4e-05 1024 310 4320 152064 45.266 13.2813 576.574 408.214 1043.56 1043.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1170 6.4e-05 512 240 384 239616 14.6982 6.59046 44.9139 204.497 270.892 271.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 0.000256 1024 380 816 66816 4.5151 3.38739 43.2424 104.123 155.369 155.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.000128 1024 360 1776 141696 8.99763 6.83421 202.496 209.256 427.686 427.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 800 6.4e-05 1024 240 1152 193536 34.5983 13.2547 201.818 408.728 658.585 658.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000512 2048 190 240 36288 3.49043 12.0586 104.97 120.564 120.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 0.000512 1024 200 768 24192 2.38592 1.6256 16.307 51.556 71.9763 72.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 270 0.000128 4096 55 3360 48384 59.7925 28.2665 562.629 830.399 1481.22 1481.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 410 6.4e-05 512 60 384 165888 20.5745 6.53549 30.4881 198.281 256.091 256.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 0.000128 2048 170 4704 117504 23.4356 14.2974 941.964 415.915 1395.75 1395.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 6.4e-05 1024 310 4320 129024 46.3916 13.1564 489.776 396.368 945.911 946.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1170 6.4e-05 512 240 384 253440 14.6426 6.74202 79.1833 209.838 310.599 310.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000256 1024 380 816 67840 4.52909 3.40582 72.3938 104.613 185.041 185.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.000128 1024 360 1776 142720 9.02659 6.83725 340.574 209.808 566.35 566.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 6.4e-05 1024 240 1152 202240 34.9661 13.5092 347.142 419.406 815.212 815.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000512 2048 190 240 36480 3.48714 18.9297 104.914 127.373 127.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 0.000512 1024 200 768 25600 2.3864 1.6521 28.2884 52.2201 84.6444 84.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 270 0.000128 4096 55 3360 51840 59.6812 28.3852 1011.87 838.812 1938.88 1939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 410 6.4e-05 512 60 384 194560 20.3734 6.72243 58.3409 209.809 295.462 295.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 0.000128 2048 170 4704 120960 23.4293 14.3565 1624.86 419.593 2082.37 2082.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 6.4e-05 1024 310 4320 158720 45.6975 13.5148 995.282 419.426 1474.13 1474.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1170 6.4e-05 512 240 384 250880 14.8044 6.7265 56.2664 209.713 287.704 287.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000256 1024 380 816 67200 4.51379 3.39763 51.6591 104.205 163.877 163.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.000128 1024 360 1776 142080 8.97002 6.82688 243.538 208.893 468.328 468.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 6.4e-05 1024 240 1152 199680 35.2999 13.4965 247.991 419.171 716.146 716.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000512 2048 190 240 36320 3.47542 13.6087 104.614 121.744 121.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 0.000512 1024 200 768 24960 2.38298 1.64058 20.0202 51.8566 75.9993 76.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 270 0.000128 4096 55 3360 49920 59.5342 28.2706 696.369 831.701 1616.02 1616.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 410 6.4e-05 512 60 384 184320 20.559 6.61907 39.8729 206.25 273.513 273.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 0.000128 2048 170 4704 119040 23.3756 14.3074 1140.5 415.921 1594.23 1594.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 6.4e-05 1024 310 4320 153600 45.374 13.3181 697.909 412.306 1169.12 1169.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1170 6.4e-05 512 240 384 245760 14.6443 6.64205 46.0409 206.504 274.025 274.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000256 1024 380 816 67200 4.55232 3.4152 43.2691 104.822 156.158 156.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.000128 1024 360 1776 142080 8.99968 6.83926 202.556 209.168 427.663 427.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 6.4e-05 1024 240 1152 192000 35.3008 13.3386 198.272 412.738 659.838 659.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000512 2048 190 240 36240 3.47955 11.8172 104.702 120.041 120.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 0.000512 1024 200 768 24960 2.39072 1.64138 16.9029 52.0085 73.0425 73.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 270 0.000128 4096 55 3360 49920 59.8781 28.3443 573.04 836.237 1497.63 1497.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 410 6.4e-05 512 60 384 184320 20.5805 6.62733 33.056 206.482 266.953 267.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 0.000128 2048 170 4704 119040 23.5507 14.3544 942.587 418.191 1398.82 1398.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 6.4e-05 1024 310 4320 153600 45.4604 13.337 578.391 412.761 1050.17 1050.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1170 6.4e-05 512 240 384 245760 14.644 6.63552 43.3087 206.39 271.174 271.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000256 1024 380 816 66560 4.49082 3.37139 40.3667 103.551 151.887 151.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.000128 1024 360 1776 140800 8.97552 6.8231 188.294 208.243 412.44 412.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 800 6.4e-05 1024 240 1152 194560 35.021 13.3243 187.765 412.508 648.808 648.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000512 2048 190 240 36160 3.47126 11.128 104.612 119.255 119.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 0.000512 1024 200 768 24320 2.41053 1.65245 14.9853 52.0694 71.2228 71.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 270 0.000128 4096 55 3360 48640 59.3283 28.2419 523.903 825.673 1437.28 1437.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 410 6.4e-05 512 60 384 184320 20.6047 6.62304 31.3896 206.359 265.2 265.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 0.000128 2048 170 4704 117760 23.2805 14.2787 872.149 412.916 1322.76 1322.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 6.4e-05 1024 310 4320 143360 46.9308 13.3322 503.943 412.519 976.948 977.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1170 6.4e-05 512 240 400 258048 14.4252 6.73088 67.9264 209.799 299.071 299.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000256 1024 380 800 68224 4.53075 3.41926 63.2582 104.971 176.281 176.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.000128 1024 360 1750 142464 9.01664 6.83219 301.681 209.752 527.389 527.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 800 6.4e-05 1024 240 1150 202752 34.8844 13.4965 309.581 419.343 777.501 777.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1650 0.000512 2048 190 250 36416 3.48147 30.892 104.901 139.318 139.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 0.000512 1024 200 800 25728 2.39514 1.66682 25.2147 52.4145 81.795 81.8934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 270 0.000128 4096 55 3350 52224 59.5429 28.3382 901.801 838.546 1828.37 1828.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 410 6.4e-05 512 60 350 196608 20.0646 6.71334 49.4124 209.089 285.496 285.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 820 0.000128 2048 170 4700 121344 23.3753 14.3553 1461.68 419.48 1919.03 1919.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 780 6.4e-05 1024 310 4350 161792 45.1138 13.4935 910.891 418.981 1388.71 1388.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1170 6.4e-05 512 240 400 256000 14.4645 6.72182 43.8872 208.963 274.226 274.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000256 1024 380 800 67840 4.53549 3.40934 40.8846 104.585 153.511 153.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1940 0.000128 1024 360 1750 142336 9.02742 6.83072 193.428 209.619 419.004 419.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 800 6.4e-05 1024 240 1150 200704 34.9916 13.4902 198.238 417.655 664.561 664.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1650 0.000512 2048 190 250 36352 3.47491 30.8069 104.72 139.044 139.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 0.000512 1024 200 800 25600 2.39827 1.66816 16.3753 52.4185 72.955 73.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 270 0.000128 4096 55 3350 52224 59.6011 28.3505 576.014 838.046 1502.15 1502.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 410 6.4e-05 512 60 350 196608 20.0845 6.70384 32.0454 208.937 267.981 268.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 820 0.000128 2048 170 4700 121344 23.4342 14.3442 926.158 419.096 1383.16 1383.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 780 6.4e-05 1024 310 4350 159744 45.3784 13.7847 580.859 418.234 1058.47 1058.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1170 6.4e-05 512 240 400 254976 14.3962 6.69693 36.1743 208.322 265.781 265.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1700 0.000256 1024 380 800 67968 4.53382 3.41261 36.6132 104.816 149.478 149.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1940 0.000128 1024 360 1750 142080 9.01424 6.83392 158.631 209.347 383.933 384.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 800 6.4e-05 1024 240 1150 199680 34.8526 13.441 162.103 416.385 626.975 627.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1650 0.000512 2048 190 250 36288 3.4816 30.6981 104.65 138.871 138.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 0.000512 1024 200 800 25344 2.39635 1.6664 13.4344 52.2969 69.8998 69.9979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 270 0.000128 4096 55 3350 51456 59.5746 28.3351 464.161 836.952 1389.15 1389.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 410 6.4e-05 512 60 350 190464 20.0614 6.61514 25.7488 206.241 258.882 259.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 820 0.000128 2048 170 4700 120576 23.4033 14.3872 752.098 418.556 1208.58 1208.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 780 6.4e-05 1024 310 4350 153600 45.3863 13.3418 457.425 412.282 928.671 928.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1170 6.4e-05 512 240 400 258560 14.4589 6.75411 63.7882 209.612 294.811 294.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000256 1024 380 800 68160 4.55293 3.42733 59.5334 104.889 172.507 172.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.000128 1024 360 1750 142400 9.05517 6.85277 284.001 209.67 509.685 509.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 800 6.4e-05 1024 240 1150 202240 35.0559 13.6479 290.329 418.976 758.2 758.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1650 0.000512 2048 190 250 36400 3.47376 27.1708 104.776 135.465 135.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 0.000512 1024 200 800 25760 2.40112 1.66054 23.6912 52.3368 80.192 80.2798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 270 0.000128 4096 55 3350 52160 59.8929 28.3894 839.728 837.815 1765.97 1766.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 410 6.4e-05 512 60 350 197120 20.204 6.73363 45.9815 209.592 282.728 282.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 0.000128 2048 170 4700 121280 23.528 14.4204 1354.37 419.112 1811.57 1811.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 6.4e-05 1024 310 4350 163840 45.1399 13.525 870.366 418.973 1348.22 1348.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1170 6.4e-05 512 240 400 258560 14.4162 6.73715 41.3871 209.836 272.566 272.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000256 1024 380 800 67840 4.51968 3.40848 38.4789 104.608 151.115 151.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.000128 1024 360 1750 142400 9.03482 6.85091 182.251 209.814 408.053 408.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 800 6.4e-05 1024 240 1150 202240 34.9925 13.6411 187.721 419.393 655.935 656.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1650 0.000512 2048 190 250 36320 3.4775 26.9811 104.759 135.261 135.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 0.000512 1024 200 800 25600 2.38765 1.64864 15.5433 52.2194 71.8983 71.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 270 0.000128 4096 55 3350 51840 59.6752 28.3796 538.072 838.786 1465.04 1465.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 410 6.4e-05 512 60 350 194560 20.3735 6.72262 29.4929 209.79 266.586 266.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 0.000128 2048 170 4700 120960 23.4483 14.3593 868.407 419.463 1325.81 1325.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 6.4e-05 1024 310 4350 163840 45.0853 13.951 559.336 419.374 1037.96 1038.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1170 6.4e-05 512 240 400 257280 14.4038 6.73344 34.7914 208.821 264.94 265.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000256 1024 380 800 67680 4.54467 3.41347 32.0725 104.573 144.701 144.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.000128 1024 360 1750 142080 9.04614 6.84442 151.187 209.471 376.65 376.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 800 6.4e-05 1024 240 1150 199680 35.1761 13.5084 154.981 417.381 621.234 621.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1650 0.000512 2048 190 250 36240 3.46918 26.8473 104.574 134.933 134.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 0.000512 1024 200 800 25440 2.40973 1.66842 12.8868 52.4473 69.5109 69.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 270 0.000128 4096 55 3350 50880 59.8451 28.3791 437.886 834.875 1361.12 1361.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 410 6.4e-05 512 60 350 192000 20.0022 6.6305 24.6037 206.222 257.664 257.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 0.000128 2048 170 4700 120000 23.5055 14.3606 714.257 417.521 1169.78 1169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 780 6.4e-05 1024 310 4350 153600 45.5198 13.3467 436.886 412.248 908.215 908.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1170 6.4e-05 512 240 400 256000 14.5268 6.72362 29.8363 209.882 261.155 261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000256 1024 380 800 67200 4.51002 3.39558 27.5134 104.283 139.801 139.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1940 0.000128 1024 360 1750 141440 8.97354 6.82736 129.625 209.057 354.585 354.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 800 6.4e-05 1024 240 1150 199680 35.3104 13.5003 132.607 419.507 601.109 601.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1650 0.000512 2048 190 250 36160 3.46726 26.9279 104.549 134.988 135.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 0.000512 1024 200 800 24960 2.38384 1.64221 10.9884 51.9022 67.0129 67.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 270 0.000128 4096 55 3350 49920 59.543 28.2747 370.142 832.354 1290.45 1290.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 410 6.4e-05 512 60 350 184320 20.5587 6.61574 20.5465 206.429 254.365 254.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 820 0.000128 2048 170 4700 119040 23.3777 14.548 610.234 416.276 1064.56 1064.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 780 6.4e-05 1024 310 4350 153600 45.3952 13.3253 376.026 412.712 847.67 847.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1170 6.4e-05 512 240 400 258048 14.3912 6.73792 85.7539 209.438 316.515 316.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000256 1024 380 800 67968 4.52726 3.41456 82.1794 104.896 195.117 195.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.000128 1024 360 1750 142464 9.01571 6.83686 391.755 209.658 617.366 617.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 800 6.4e-05 1024 240 1150 202752 34.8564 13.5215 401.99 418.621 869.184 869.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000512 2048 190 250 36384 3.47546 22.2348 104.839 130.589 130.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 0.000512 1024 200 800 25728 2.40224 1.66707 32.5958 52.5147 89.2793 89.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 270 0.000128 4096 55 3350 51840 59.6609 28.3589 1128.57 837.154 2053.87 2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 410 6.4e-05 512 60 350 193536 20.1919 6.68749 60.5523 208.38 296.026 296.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 0.000128 2048 170 4700 120960 23.4352 14.3637 1842.05 418.671 2298.65 2298.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 6.4e-05 1024 310 4350 159744 45.2326 13.4556 1170.58 416.574 1646.06 1646.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1170 6.4e-05 512 240 400 254976 14.4058 6.69642 54.5252 208.263 284.083 284.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000256 1024 380 800 67968 4.52035 3.41427 51.1815 104.783 163.999 164.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.000128 1024 360 1750 142080 9.02195 6.83002 241.344 209.288 466.582 466.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 800 6.4e-05 1024 240 1150 199680 34.8486 13.4373 245.57 416.266 710.303 710.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1650 0.000512 2048 190 250 36288 3.47568 38.9299 104.623 147.069 147.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 0.000512 1024 200 800 25344 2.4017 1.66298 20.1506 52.2751 76.5869 76.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 270 0.000128 4096 55 3350 51456 59.5712 28.3362 703.39 836.706 1628.14 1628.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 410 6.4e-05 512 60 350 190464 20.0399 6.61658 38.4771 206.183 271.524 271.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 0.000128 2048 170 4700 120576 23.3961 14.336 1141.01 418.436 1597.31 1597.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 6.4e-05 1024 310 4350 153600 45.4131 13.3178 693.596 412.164 1164.7 1164.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1170 6.4e-05 512 240 400 253440 14.3537 6.67053 44.5266 207.244 272.981 273.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 0.000256 1024 380 800 67392 4.54131 3.40781 41.5636 104.575 154.188 154.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.000128 1024 360 1750 142272 9.03706 6.84032 196.604 209.583 422.166 422.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 800 6.4e-05 1024 240 1150 198144 34.8231 13.3841 199.202 414.226 661.821 661.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1650 0.000512 2048 190 250 36288 3.4751 40.1654 104.736 148.42 148.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 0.000512 1024 200 800 25344 2.38915 1.64659 16.4404 52.0752 72.6511 72.7464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 270 0.000128 4096 55 3350 50688 59.669 28.3443 564.933 834.807 1487.88 1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 410 6.4e-05 512 60 350 184320 20.2518 6.57837 30.6184 204.131 261.797 261.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 0.000128 2048 170 4700 119808 23.4142 14.3517 925.996 417.49 1381.38 1381.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 6.4e-05 1024 310 4350 147456 45.7769 13.257 544.695 408.216 1012.16 1012.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1170 6.4e-05 512 240 400 251904 14.3248 6.63347 39.7168 206.444 267.313 267.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000256 1024 380 800 67584 4.52886 3.40221 35.3102 104.486 147.834 147.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.000128 1024 360 1750 142080 9.00374 6.82813 167.207 209.596 392.738 392.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 800 6.4e-05 1024 240 1150 196608 34.7403 13.3214 168.362 412.791 629.398 629.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1650 0.000512 2048 190 250 36096 3.45747 38.661 104.452 146.615 146.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 0.000512 1024 200 800 24576 2.39702 1.64458 13.8021 51.9317 69.8761 69.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 270 0.000128 4096 55 3350 50688 59.5904 28.2817 480.833 833.832 1402.68 1402.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 410 6.4e-05 512 60 350 184320 20.5805 6.61504 26.4652 206.423 260.294 260.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 0.000128 2048 170 4700 119808 23.3816 14.3871 786.824 416.995 1241.71 1241.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 6.4e-05 1024 310 4350 147456 46.2996 13.3148 463.532 412.654 936.017 936.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1170 6.4e-05 512 240 400 258048 14.4417 6.74304 79.219 209.442 310.032 310.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000256 1024 380 800 68096 4.54586 3.41747 75.6032 104.814 188.478 188.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.000128 1024 360 1750 142464 9.06029 6.88333 360.719 209.705 586.466 586.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 800 6.4e-05 1024 240 1150 202496 34.9626 13.6037 369.856 418.619 837.23 837.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000512 2048 190 250 36400 3.4881 20.4539 104.901 128.887 128.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 0.000512 1024 200 800 25760 2.41146 1.66912 30.2692 52.5218 86.9723 87.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 270 0.000128 4096 55 3350 51968 59.8223 28.3907 1036.31 837.231 1961.89 1962.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 410 6.4e-05 512 60 350 197120 20.1499 6.72659 58.0677 209.408 294.57 294.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 0.000128 2048 170 4700 120960 23.5189 14.3694 1692.87 418.774 2149.67 2149.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 6.4e-05 1024 310 4350 161280 45.4225 13.5229 1090.84 418.635 1568.64 1568.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1170 6.4e-05 512 240 400 258048 14.4058 6.73315 52.7985 209.484 283.609 283.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000256 1024 380 800 68096 4.53398 3.41213 48.0853 104.896 161.027 161.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.000128 1024 360 1750 142016 9.02554 6.86829 226.436 209.487 451.916 452.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 800 6.4e-05 1024 240 1150 200704 35.0844 13.5097 232.546 418.712 700.041 700.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000512 2048 190 250 36288 3.47571 13.1461 104.755 121.418 121.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 0.000512 1024 200 800 25088 2.3873 1.64454 18.5685 51.9948 74.6913 74.7889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 270 0.000128 4096 55 3350 51968 59.6004 28.3557 663.707 837.501 1589.3 1589.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 410 6.4e-05 512 60 350 193536 19.9396 6.64259 37.5524 207.056 271.403 271.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 0.000128 2048 170 4700 120960 23.4351 14.3676 1070.99 418.837 1527.77 1527.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 6.4e-05 1024 310 4350 157696 45.1292 13.3612 671.54 413.911 1144.16 1144.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1170 6.4e-05 512 240 400 258048 14.4446 6.73837 42.7904 209.316 273.479 273.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 0.000256 1024 380 800 67872 4.55821 3.42563 39.3686 104.87 152.322 152.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.000128 1024 360 1750 141792 9.06035 6.844 184.929 209.356 410.29 410.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 800 6.4e-05 1024 240 1150 198912 35.4708 13.529 188.143 418.373 655.701 655.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000512 2048 190 250 36288 3.49184 10.8333 104.798 119.165 119.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 0.000512 1024 200 800 24864 2.39197 1.63219 15.3745 51.7226 71.221 71.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 270 0.000128 4096 55 3350 51072 59.9523 28.3771 535.227 836.999 1460.69 1460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 410 6.4e-05 512 60 350 193536 20.4298 6.72973 30.6528 209.29 267.314 267.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 0.000128 2048 170 4700 120960 23.5033 14.422 879.614 418.587 1336.25 1336.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 6.4e-05 1024 310 4350 161280 45.3693 13.5334 560.718 418.392 1038.22 1038.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1170 6.4e-05 512 240 400 250880 14.4749 6.65008 37.836 207.008 266.159 266.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 0.000256 1024 380 800 67200 4.47862 3.38115 35.3604 103.776 147.096 147.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.000128 1024 360 1750 141568 9.01933 6.83603 166.232 209.483 391.671 391.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 800 6.4e-05 1024 240 1150 193536 35.2321 13.3596 165.855 413.762 628.394 628.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1650 0.000512 2048 190 250 36064 3.4672 35.375 104.376 143.262 143.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 0.000512 1024 200 800 25088 2.39725 1.65069 14.0922 52.1098 70.3509 70.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 270 0.000128 4096 55 3350 51968 59.5436 28.3321 491.883 837.504 1417.4 1417.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 410 6.4e-05 512 60 350 186368 19.6907 6.56845 26.8927 202.176 255.545 255.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 0.000128 2048 170 4700 120064 23.4914 14.4044 785.375 418.834 1242.24 1242.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 6.4e-05 1024 310 4350 143360 45.7561 13.2242 449.138 404.163 912.492 912.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1170 6.4e-05 512 240 400 256000 14.4669 6.72358 79.8524 208.966 310.202 310.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000256 1024 380 800 67840 4.52848 3.40627 73.8248 104.587 186.451 186.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.000128 1024 360 1750 142336 9.02515 6.83059 352.117 209.62 577.699 577.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 800 6.4e-05 1024 240 1150 200704 34.9704 13.4938 357.85 417.672 824.175 824.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000512 2048 190 250 36352 3.47955 20.2021 104.726 128.452 128.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 0.000512 1024 200 800 25600 2.40179 1.66528 29.3138 52.4122 85.8932 85.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 270 0.000128 4096 55 3350 52224 59.6053 28.3361 1036.56 838.32 1962.96 1963.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 410 6.4e-05 512 60 350 196608 20.0764 6.70704 58.2198 208.936 294.152 294.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 0.000128 2048 170 4700 121344 23.4312 14.4268 1649.01 419.209 2106.21 2106.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 6.4e-05 1024 310 4350 159744 45.3723 13.5017 1036.74 420.107 1515.94 1516.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1170 6.4e-05 512 240 400 253952 14.5651 6.72154 51.7594 209.129 282.367 282.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 0.000256 1024 380 800 67584 4.53555 3.40922 48.2455 104.732 161.019 161.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.000128 1024 360 1750 141824 9.01542 6.87434 226.205 209.146 451.338 451.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 800 6.4e-05 1024 240 1150 200704 34.9887 13.5978 231.457 418.011 698.24 698.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000512 2048 190 250 36224 3.46858 13.2239 104.612 121.347 121.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 0.000512 1024 200 800 25600 2.40915 1.67354 19.431 52.5292 76.1429 76.2347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 270 0.000128 4096 55 3350 51200 59.5787 28.3238 663.833 836.136 1588 1588.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 410 6.4e-05 512 60 350 196608 20.0832 6.7033 37.856 209.297 274.161 274.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 0.000128 2048 170 4700 120832 23.3632 14.3363 1060.82 418.151 1516.8 1516.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 6.4e-05 1024 310 4350 155648 45.9516 13.6536 648.516 418.016 1126.35 1126.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1170 6.4e-05 512 240 400 251904 14.2865 6.63123 43.2823 206.456 270.852 270.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000256 1024 380 800 67584 4.51856 3.40598 41.2085 104.485 153.721 153.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.000128 1024 360 1750 142080 9.00915 6.82803 189.738 209.595 415.27 415.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 800 6.4e-05 1024 240 1150 196608 34.7593 13.3216 192.87 412.634 653.774 653.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000512 2048 190 250 36096 3.4657 11.2895 104.448 119.247 119.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 0.000512 1024 200 800 24576 2.39405 1.64317 15.9817 51.9341 72.0516 72.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 270 0.000128 4096 55 3350 50688 59.5786 28.2956 557.775 833.819 1479.61 1479.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 410 6.4e-05 512 60 350 184320 20.5698 6.61914 30.4627 206.419 264.284 264.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 0.000128 2048 170 4700 119808 23.3818 14.3975 876.709 416.988 1331.61 1331.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 6.4e-05 1024 310 4350 147456 46.2888 13.3166 503.939 412.644 976.407 976.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1170 6.4e-05 512 240 400 253952 14.5594 6.72643 38.6329 209.266 269.373 269.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 0.000256 1024 380 800 67584 4.54387 3.41139 36.274 104.929 149.256 149.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.000128 1024 360 1750 141312 9.0129 6.83229 165.465 209.362 390.772 390.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 800 6.4e-05 1024 240 1150 196608 35.4996 13.4963 169.64 418.258 637.074 637.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000512 2048 190 250 36096 3.46736 10.4533 104.633 118.598 118.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 0.000512 1024 200 800 24576 2.36563 1.61382 14.4522 51.3415 69.8709 69.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 270 0.000128 4096 55 3350 51200 59.648 28.3238 499.549 837.009 1424.66 1424.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 410 6.4e-05 512 60 350 196608 20.091 6.7065 28.7228 209.242 264.968 265.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 0.000128 2048 170 4700 120832 23.432 14.3583 770.761 418.583 1227.27 1227.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 6.4e-05 1024 310 4350 147456 47.2004 14.6004 439.855 418.28 920.151 920.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1170 6.4e-05 512 240 400 255744 14.482 6.73382 81.3292 208.732 311.47 311.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000256 1024 380 800 67968 4.55469 3.42576 76.333 104.99 189.404 189.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.000128 1024 360 1750 142272 9.05462 6.84077 359.902 209.489 585.387 585.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 800 6.4e-05 1024 240 1150 200448 35.0269 13.5065 366.022 417.223 831.965 832.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000512 2048 190 250 36360 3.47859 20.92 104.742 129.183 129.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 0.000512 1024 200 800 25632 2.41997 1.66237 30.037 52.3667 86.5843 86.6836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 270 0.000128 4096 55 3350 51840 59.8533 28.3932 1060.55 837.508 1986.44 1986.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 410 6.4e-05 512 60 350 193536 20.0486 6.66435 58.1025 207.167 292.196 292.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 0.000128 2048 170 4700 120960 23.5031 14.392 1713.61 418.953 2170.59 2170.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 6.4e-05 1024 310 4350 156672 45.4363 13.4 1050.18 414.15 1523.38 1523.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1170 6.4e-05 512 240 400 253440 14.3429 6.67526 57.2165 207.302 285.726 285.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 0.000256 1024 380 800 67392 4.54243 3.41325 53.8366 104.61 166.5 166.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.000128 1024 360 1750 142272 9.0377 6.84442 256.117 209.646 481.746 481.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 800 6.4e-05 1024 240 1150 198144 34.8339 13.3808 258.234 414.347 720.989 721.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000512 2048 190 250 36288 3.47955 14.9988 104.767 123.288 123.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 0.000512 1024 200 800 25344 2.38666 1.6441 21.3068 52.0888 77.5297 77.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 270 0.000128 4096 55 3350 50688 59.6731 28.3513 740.098 835.032 1663.29 1663.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 410 6.4e-05 512 60 350 184320 20.2748 6.57578 39.4349 204.197 270.689 270.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 0.000128 2048 170 4700 119808 23.4331 14.404 1208.14 417.603 1663.72 1663.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 6.4e-05 1024 310 4350 147456 45.7923 13.2588 704.876 408.181 1172.33 1172.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1170 6.4e-05 512 240 400 255744 14.5047 6.72768 48.1895 209.066 278.675 278.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 0.000256 1024 380 800 67392 4.56291 3.41606 44.4418 104.79 157.309 157.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.000128 1024 360 1750 141696 9.02371 6.85075 209.971 209.143 435.088 435.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 800 6.4e-05 1024 240 1150 200448 35.0705 13.5082 216.031 417.865 682.657 682.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000512 2048 190 250 36072 3.45994 12.6166 104.464 120.584 120.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 0.000512 1024 200 800 24192 2.38829 1.60979 17.0598 51.4548 72.6114 72.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 270 0.000128 4096 55 3350 50112 60.001 28.3897 603.38 836.132 1528.04 1528.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 410 6.4e-05 512 60 350 179712 20.68 6.58022 32.3896 204.405 264.26 264.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 0.000128 2048 170 4700 119232 23.6177 14.3713 989.998 418.134 1446.25 1446.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 6.4e-05 1024 310 4350 152064 45.2705 13.775 602.832 408.613 1070.7 1070.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1170 6.4e-05 512 240 400 248832 14.1772 6.5887 44.8724 204.307 270.136 270.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 0.000256 1024 380 800 66816 4.5097 3.38464 42.6923 104.025 154.714 154.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.000128 1024 360 1750 141696 8.9951 6.83213 200.767 209.062 425.759 425.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 800 6.4e-05 1024 240 1150 193536 34.6199 14.0083 198.473 408.345 655.632 655.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000512 2048 190 250 36000 3.46365 12.3576 104.375 120.24 120.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 0.000512 1024 200 800 24192 2.38592 1.62413 16.1187 51.5107 71.7365 71.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 270 0.000128 4096 55 3350 48384 59.8 28.2575 552.634 829.77 1470.6 1470.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 410 6.4e-05 512 60 350 165888 20.5944 8.18122 28.5238 198.11 255.618 255.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 0.000128 2048 170 4700 117504 23.4603 14.2932 925.867 414.895 1378.65 1378.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 6.4e-05 1024 310 4350 129024 46.3631 13.2571 484.858 395.998 940.699 940.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1170 6.4e-05 512 240 400 253440 14.6206 6.73581 41.7037 209.014 272.266 272.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 0.000256 1024 380 800 67680 4.56304 3.42893 40.0401 104.914 153.047 153.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.000128 1024 360 1750 141120 9.05859 6.84768 182.922 209.185 408.115 408.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 800 6.4e-05 1024 240 1150 195840 35.6608 13.5148 184.817 417.765 651.938 652.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000512 2048 190 250 36000 3.46941 11.3977 104.582 119.492 119.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 0.000512 1024 200 800 23040 2.37466 1.58515 14.8644 50.8375 69.7601 69.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 270 0.000128 4096 55 3350 48960 60.4004 28.3976 512.273 836.298 1437.5 1437.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 410 6.4e-05 512 60 350 184320 19.7487 6.56794 28.8055 201.268 256.597 256.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 0.000128 2048 170 4700 118080 23.7479 14.4033 854.354 418.231 1310.87 1310.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 6.4e-05 1024 310 4350 138240 46.2223 13.2365 477.371 402.328 939.37 939.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1170 6.4e-05 512 240 400 258560 14.4213 6.73792 79.2056 209.832 310.391 310.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000256 1024 380 800 67840 4.52566 3.40851 73.6165 104.723 186.374 186.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.000128 1024 360 1750 142400 9.02758 6.84442 350.616 209.811 576.404 576.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 800 6.4e-05 1024 240 1150 202240 34.966 13.5204 359.157 419.467 827.296 827.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000512 2048 190 250 36320 3.47802 20.0465 104.767 128.335 128.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 0.000512 1024 200 800 25600 2.38899 1.64723 29.4104 52.2162 85.7616 85.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 270 0.000128 4096 55 3350 51840 59.685 28.3771 1027.13 838.803 1954.13 1954.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 410 6.4e-05 512 60 350 194560 20.3562 6.72218 57.1225 209.809 294.223 294.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 0.000128 2048 170 4700 120960 23.4375 14.3564 1664.58 419.606 2122.11 2122.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 6.4e-05 1024 310 4350 163840 45.0696 13.5154 1080.02 419.417 1558.24 1558.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1170 6.4e-05 512 240 400 256000 14.5211 6.72842 54.4993 209.908 285.85 286.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000256 1024 380 800 67200 4.51245 3.40182 50.6713 104.3 162.988 163.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.000128 1024 360 1750 141440 8.98755 6.82886 239.803 209.085 464.806 464.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 800 6.4e-05 1024 240 1150 199680 35.3116 13.505 244.858 419.565 713.433 713.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000512 2048 190 250 36160 3.46762 13.9962 104.562 122.069 122.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 0.000512 1024 200 800 24960 2.38192 1.64077 19.8107 51.9017 75.8332 75.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 270 0.000128 4096 55 3350 49920 59.5527 28.2848 682.128 832.465 1602.56 1602.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 410 6.4e-05 512 60 350 184320 20.5755 6.61354 37.1896 206.447 271.047 271.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 0.000128 2048 170 4700 119040 23.369 14.3133 1126.04 416.319 1580.18 1580.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 6.4e-05 1024 310 4350 153600 45.3991 13.3165 691.116 413.312 1163.37 1163.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1170 6.4e-05 512 240 400 253440 14.178 6.64214 45.7691 206.529 273.308 273.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000256 1024 380 800 67200 4.54365 3.41661 43.1467 104.834 156.042 156.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.000128 1024 360 1750 141120 9.00944 7.03488 201.996 209.198 427.342 427.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 800 6.4e-05 1024 240 1150 192000 35.3079 13.3342 200.381 412.797 662.005 662.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000512 2048 190 250 36000 3.46307 12.4182 104.346 120.271 120.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 0.000512 1024 200 800 24960 2.39123 1.64301 17.2749 52.0087 73.4171 73.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 270 0.000128 4096 55 3350 49920 59.8807 28.3484 586.354 836.335 1511.05 1511.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 410 6.4e-05 512 60 350 184320 20.6069 6.62733 31.7931 206.493 265.732 265.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 0.000128 2048 170 4700 119040 23.5648 14.3449 953.494 418.247 1409.78 1409.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 6.4e-05 1024 310 4350 153600 45.4653 13.3329 589.91 412.809 1061.73 1061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1170 6.4e-05 512 240 400 245760 14.6474 6.63741 41.2776 206.58 269.334 269.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000256 1024 380 800 66560 4.48781 3.37606 39.9292 103.649 151.543 151.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.000128 1024 360 1750 140800 8.9864 6.81974 186.314 208.442 410.662 410.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 800 6.4e-05 1024 240 1150 194560 35.0316 13.3284 187.904 412.904 649.355 649.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000512 2048 190 250 35840 3.44899 11.4586 104.131 119.081 119.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 0.000512 1024 200 800 24320 2.40765 1.64851 15.5505 52.1165 71.821 71.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 270 0.000128 4096 55 3350 48640 59.3555 28.2366 525.592 826.462 1439.78 1439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 410 6.4e-05 512 60 350 184320 20.595 6.6169 29.7201 206.556 263.702 263.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 0.000128 2048 170 4700 117760 23.2797 14.2702 870.913 413.313 1321.91 1322.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 6.4e-05 1024 310 4350 143360 46.9347 13.3265 509.055 412.908 982.447 982.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1170 6.4e-05 512 240 400 243200 14.774 6.64954 39.5408 206.467 267.618 267.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000256 1024 380 800 65600 4.51638 3.38355 37.5127 103.674 149.187 149.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.000128 1024 360 1750 140800 9.00816 6.83622 178.866 208.812 403.619 403.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 800 6.4e-05 1024 240 1150 192000 35.3134 13.852 176.658 412.675 638.688 638.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000512 2048 190 250 36000 3.47546 10.8043 104.696 119.016 119.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 0.000512 1024 200 800 24000 2.41955 1.65062 15.3951 52.1797 71.7466 71.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 270 0.000128 4096 55 3350 48000 59.5876 28.279 497.348 826.222 1411.57 1411.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 410 6.4e-05 512 60 350 179200 20.9854 6.63142 27.8095 206.444 262.085 262.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 0.000128 2048 170 4700 118400 23.2484 14.3995 839.19 413.197 1290.16 1290.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 6.4e-05 1024 310 4350 153600 45.4932 13.3393 524.138 412.687 995.872 996.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1170 6.4e-05 512 240 420 257024 14.4754 6.7343 67.8986 209.657 298.96 299.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000256 1024 380 840 67200 4.54848 3.41811 60.576 104.899 173.543 173.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.000128 1024 360 1740 142848 9.00509 6.83843 276.749 209.723 502.421 502.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 800 6.4e-05 1024 240 1200 204800 34.6616 13.4963 297.878 419.051 765.277 765.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1650 0.000512 2048 190 240 36544 3.48922 26.7401 104.883 135.156 135.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 0.000512 1024 200 780 25856 2.39354 1.66707 22.8155 52.3795 79.3537 79.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 270 0.000128 4096 55 3360 51712 59.6273 28.337 828.479 837.967 1758.12 1758.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 410 6.4e-05 512 60 360 194560 20.2151 6.70515 46.6627 208.944 282.745 282.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 820 0.000128 2048 170 4740 121088 23.4184 14.338 1348.16 419.232 1805.3 1805.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 780 6.4e-05 1024 310 4320 161792 45.105 13.4891 848.19 417.689 1324.69 1324.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1170 6.4e-05 512 240 420 256000 14.4647 6.72563 44.8431 209.157 275.381 275.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000256 1024 380 840 66816 4.54925 3.40992 39.9667 104.682 152.704 152.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1940 0.000128 1024 360 1740 142848 9.01379 6.83011 180.99 209.813 406.748 406.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 800 6.4e-05 1024 240 1200 202752 34.7891 13.4856 194.701 418.212 661.379 661.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1650 0.000512 2048 190 240 36480 3.47824 26.5039 104.887 134.912 134.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 0.000512 1024 200 780 25856 2.39616 1.67034 15.342 52.466 71.9727 72.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 270 0.000128 4096 55 3360 51712 59.6586 28.3398 543.252 838.821 1470.21 1470.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 410 6.4e-05 512 60 360 192512 20.3702 6.7073 30.7548 209.132 267.182 267.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 820 0.000128 2048 170 4740 120832 23.4613 14.3589 880.334 419.493 1337.78 1337.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 780 6.4e-05 1024 310 4320 159744 45.4031 13.5357 547.258 418.06 1024.47 1024.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1170 6.4e-05 512 240 420 254976 14.3936 6.69491 37.0388 208.329 266.65 266.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000256 1024 380 840 66816 4.5383 3.41302 32.6153 104.813 145.482 145.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1940 0.000128 1024 360 1740 142464 8.99866 6.82966 146.927 209.346 372.203 372.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 800 6.4e-05 1024 240 1200 202752 34.5035 13.4403 158.373 416.461 622.965 623.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1650 0.000512 2048 190 240 36480 3.49798 26.398 104.889 134.828 134.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 0.000512 1024 200 780 25728 2.39043 1.66134 12.555 52.2916 68.9991 69.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 270 0.000128 4096 55 3360 51456 59.5626 28.3279 435.23 836.955 1360.21 1360.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 410 6.4e-05 512 60 360 190464 20.042 6.61936 25.1863 206.266 258.329 258.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 820 0.000128 2048 170 4740 120576 23.3875 14.396 709.291 418.553 1165.76 1165.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 780 6.4e-05 1024 310 4320 153600 45.3819 13.3185 428.174 412.412 899.507 899.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1170 6.4e-05 512 240 420 253952 14.5558 6.72102 31.9267 209.179 262.573 262.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1700 0.000256 1024 380 840 66560 4.5511 3.40778 31.2282 104.76 144.047 144.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1940 0.000128 1024 360 1740 142336 8.99184 6.83037 126.878 209.197 351.993 352.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 800 6.4e-05 1024 240 1200 200704 34.9914 13.4874 135.795 418.105 602.564 602.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1650 0.000512 2048 190 240 36352 3.46931 26.3142 104.7 134.524 134.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 0.000512 1024 200 780 25600 2.40701 1.66928 11.028 52.5457 67.7499 67.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 270 0.000128 4096 55 3360 51200 59.5914 28.3211 376.66 836.339 1301.04 1301.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 410 6.4e-05 512 60 360 188416 20.8675 6.70515 57.7217 209.167 294.671 294.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 820 0.000128 2048 170 4740 119808 23.4851 14.3586 611.608 418.241 1067.82 1067.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 780 6.4e-05 1024 310 4320 155648 45.9459 14.848 376.367 418.228 855.602 855.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1170 6.4e-05 512 240 420 257280 14.5151 6.74202 92.6089 209.619 323.669 323.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000256 1024 380 840 67200 4.56717 3.42384 85.8098 105.003 198.901 199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.000128 1024 360 1740 142720 9.04832 6.84474 387.364 209.579 612.938 613.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 800 6.4e-05 1024 240 1200 204800 34.7509 13.5262 417.283 418.989 884.73 884.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1650 0.000512 2048 190 240 36520 3.49594 36.4494 104.829 144.819 144.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 0.000512 1024 200 780 25760 2.40365 1.66221 32.1618 52.3439 88.6714 88.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 270 0.000128 4096 55 3360 51520 59.9678 28.3844 1128.55 837.882 2054.92 2055.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 410 6.4e-05 512 60 360 194560 20.3837 6.73005 63.4465 209.596 300.372 300.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 0.000128 2048 170 4740 120960 23.5137 14.3872 1861.9 419.145 2319.09 2319.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 6.4e-05 1024 310 4320 163840 45.103 13.5235 1199.69 419.006 1677.54 1677.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1170 6.4e-05 512 240 420 256000 14.54 6.73869 59.5682 211.709 292.749 292.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000256 1024 380 840 66880 4.54166 3.40678 52.892 105.543 166.488 166.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.000128 1024 360 1740 142720 9.0295 6.84224 239.29 211.694 466.957 467.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 800 6.4e-05 1024 240 1200 204800 34.707 13.5148 258.278 423.151 729.837 729.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1650 0.000512 2048 190 240 36480 3.49366 36.4304 105.854 145.821 145.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 0.000512 1024 200 780 25600 2.38963 1.64691 19.9484 52.6823 76.7667 76.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 270 0.000128 4096 55 3360 51200 59.8021 28.3796 703.071 846.329 1637.72 1637.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 410 6.4e-05 512 60 360 194560 20.3794 6.72358 40.6523 211.683 279.649 279.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 0.000128 2048 170 4740 120960 23.4258 14.3823 1153.61 423.246 1614.79 1614.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 6.4e-05 1024 310 4320 163840 45.0567 14.8746 737.963 423.167 1221.27 1221.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1170 6.4e-05 512 240 420 253440 14.6169 6.73498 48.5279 208.856 278.924 279.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000256 1024 380 840 66720 4.55827 3.41258 43.1837 104.591 155.845 155.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.000128 1024 360 1740 142560 9.04512 6.84554 194.756 209.51 420.26 420.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 800 6.4e-05 1024 240 1200 203520 34.7228 13.5456 210.445 417.457 676.358 676.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1650 0.000512 2048 190 240 36360 3.47562 38.5093 104.63 146.66 146.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 0.000512 1024 200 780 25440 2.41664 1.66707 16.1599 52.4528 72.7951 72.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 270 0.000128 4096 55 3360 50880 59.8296 28.3697 568.968 835.03 1492.33 1492.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 410 6.4e-05 512 60 360 184320 20.6155 6.63747 31.9149 206.262 265.64 265.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 0.000128 2048 170 4740 120000 23.5116 14.3914 931.926 417.604 1387.57 1387.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 6.4e-05 1024 310 4320 153600 45.5505 13.3513 565.874 412.318 1037.31 1037.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1170 6.4e-05 512 240 420 256000 14.5373 6.7288 41.7398 209.675 272.864 273.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000256 1024 380 840 66560 4.52419 3.39494 36.5057 104.18 148.705 148.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.000128 1024 360 1740 142080 8.95974 6.83325 164.232 208.849 388.975 389.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 800 6.4e-05 1024 240 1200 204800 34.6516 13.6014 179.837 419.085 647.365 647.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1650 0.000512 2048 190 240 36320 3.47795 38.5208 104.597 146.643 146.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 0.000512 1024 200 780 24960 2.38515 1.64125 13.4876 51.8439 69.4565 69.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 270 0.000128 4096 55 3360 49920 59.567 28.2749 473.352 831.529 1392.86 1392.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 410 6.4e-05 512 60 360 184320 20.5501 6.6145 27.3532 206.216 260.951 261.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 820 0.000128 2048 170 4740 119040 23.3747 14.3488 784.239 415.848 1237.94 1238.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 780 6.4e-05 1024 310 4320 153600 45.376 13.3192 479.566 412.241 950.722 950.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1170 6.4e-05 512 240 420 256512 14.4852 6.73382 84.6506 209.297 315.359 315.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000256 1024 380 840 67008 4.55184 3.41197 78.7022 104.845 191.61 191.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.000128 1024 360 1740 142656 9.0177 6.83814 355.453 209.511 580.926 581.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 800 6.4e-05 1024 240 1200 204288 34.6837 13.5932 382.847 418.329 849.638 849.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000512 2048 190 240 36528 3.48474 19.712 104.871 128.111 128.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 0.000512 1024 200 780 25920 2.39882 1.66925 29.5892 52.4767 86.2353 86.3293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 270 0.000128 4096 55 3360 51456 59.7172 28.3529 1035.17 836.57 1959.95 1960.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 410 6.4e-05 512 60 360 193536 20.1884 6.69491 58.0205 208.721 293.84 294.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 0.000128 2048 170 4740 120576 23.4295 14.3688 1700.99 418.481 2157.4 2157.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 6.4e-05 1024 310 4320 159744 45.2351 13.4549 1076.61 416.287 1551.81 1551.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1170 6.4e-05 512 240 420 254976 14.3997 6.6944 56.2113 208.296 285.793 285.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000256 1024 380 840 66816 4.54288 3.40787 49.0095 104.8 161.86 161.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.000128 1024 360 1740 142464 9.00982 6.83526 221.973 209.314 447.23 447.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 800 6.4e-05 1024 240 1200 202752 34.518 13.4569 238.758 416.322 703.243 703.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000512 2048 190 240 36480 3.4912 12.8323 104.871 121.236 121.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 0.000512 1024 200 780 25728 2.39293 1.66269 18.6105 52.2794 75.0471 75.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 270 0.000128 4096 55 3360 51456 59.5732 28.3525 651.997 836.827 1576.88 1577.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 410 6.4e-05 512 60 360 190464 20.0551 6.61504 37.9322 206.209 271.029 271.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 0.000128 2048 170 4740 120576 23.393 14.338 1065.56 418.492 1521.91 1522.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 6.4e-05 1024 310 4320 153600 45.3823 13.8714 646.202 412.211 1117.89 1118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1170 6.4e-05 512 240 420 253440 14.3416 6.67238 45.4153 207.484 274.102 274.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000256 1024 380 840 66816 4.55117 3.41133 40.4412 104.695 153.197 153.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.000128 1024 360 1740 142272 9.02771 6.89357 180.891 209.824 406.736 406.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 800 6.4e-05 1024 240 1200 198144 34.8501 13.3816 191.103 414.693 654.215 654.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1650 0.000512 2048 190 240 36432 3.49146 34.0877 104.96 142.583 142.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 0.000512 1024 200 780 25344 2.39098 1.64358 15.3373 52.1381 71.6083 71.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 270 0.000128 4096 55 3360 50688 59.6765 28.3468 529.711 835.758 1453.63 1453.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 410 6.4e-05 512 60 360 184320 20.2523 6.58006 29.9994 204.361 261.402 261.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 0.000128 2048 170 4740 119808 23.4489 14.357 870.17 417.954 1326.06 1326.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 6.4e-05 1024 310 4320 147456 45.8071 13.2584 507.183 408.525 974.989 975.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1170 6.4e-05 512 240 420 251904 14.2943 6.62768 40.4098 206.478 267.999 268.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000256 1024 380 840 66048 4.54557 3.40528 35.7051 104.499 148.254 148.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.000128 1024 360 1740 142080 9.0096 6.82806 162.7 209.619 388.259 388.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 800 6.4e-05 1024 240 1200 196608 34.7476 13.3246 170.785 412.683 631.732 631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1650 0.000512 2048 190 240 36288 3.47136 33.7101 104.709 141.933 141.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 0.000512 1024 200 780 25344 2.3791 1.64275 13.9173 51.9407 69.9802 70.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 270 0.000128 4096 55 3360 50688 59.599 28.2925 478.967 833.942 1400.94 1401.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 410 6.4e-05 512 60 360 184320 20.58 6.61894 26.971 206.452 260.836 260.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 0.000128 2048 170 4740 119808 23.3806 14.437 785.335 417.047 1240.33 1240.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 6.4e-05 1024 310 4320 147456 46.3036 13.3203 456.599 412.709 929.146 929.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1170 6.4e-05 512 240 420 245760 14.6453 6.63962 34.6068 206.53 262.608 262.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000256 1024 380 840 66240 4.5575 3.41402 31.5632 104.837 144.473 144.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.000128 1024 360 1740 142080 9.00141 6.83658 141.179 209.191 366.311 366.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 800 6.4e-05 1024 240 1200 199680 34.4548 13.3352 150.745 412.786 611.502 611.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1650 0.000512 2048 190 240 36240 3.47501 33.8045 104.713 142.035 142.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 0.000512 1024 200 780 24960 2.39363 1.64506 11.4799 52.0131 67.6284 67.7233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 270 0.000128 4096 55 3360 49920 59.8577 28.3522 408.949 836.331 1333.62 1333.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 410 6.4e-05 512 60 360 184320 20.6185 6.6271 23.5535 206.506 257.516 257.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 0.000128 2048 170 4740 119040 23.5687 14.3548 675.776 418.548 1132.38 1132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 6.4e-05 1024 310 4320 153600 45.4758 13.3352 413.335 412.806 885.167 885.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1170 6.4e-05 512 240 420 256256 14.5299 6.73997 83.6639 209.325 314.45 314.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000256 1024 380 840 66976 4.57184 3.4184 74.3635 104.861 187.317 187.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.000128 1024 360 1740 142688 9.05571 6.8369 337.82 209.593 563.407 563.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 800 6.4e-05 1024 240 1200 204288 34.7579 13.527 363.161 418.39 830.028 830.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000512 2048 190 240 36512 3.49232 19.0774 104.864 127.477 127.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 0.000512 1024 200 780 25760 2.41149 1.66755 27.9105 52.4901 84.582 84.6773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 270 0.000128 4096 55 3360 51520 59.8846 28.3832 991.913 836.721 1917.04 1917.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 410 6.4e-05 512 60 360 193536 20.4238 6.72854 56.8947 209.303 293.561 293.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 0.000128 2048 170 4740 120512 23.5189 14.3816 1621.93 418.474 2078.44 2078.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 6.4e-05 1024 310 4320 161280 45.4244 13.529 1028.58 418.404 1506.16 1506.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1170 6.4e-05 512 240 420 254464 14.5926 6.73686 53.5628 209.333 284.418 284.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000256 1024 380 840 66752 4.5513 3.41843 47.2533 104.825 160.153 160.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.000128 1024 360 1740 142464 9.01805 6.83622 214.135 209.341 439.431 439.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 800 6.4e-05 1024 240 1200 204288 34.6872 13.5103 231.343 418.406 698.134 698.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000512 2048 190 240 36400 3.48298 12.5404 104.696 120.761 120.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 0.000512 1024 200 780 25088 2.39341 1.64454 17.7935 51.9586 73.8911 73.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 270 0.000128 4096 55 3360 51072 59.7884 28.3564 629.001 836.9 1554.18 1554.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 410 6.4e-05 512 60 360 186368 20.5335 6.64371 35.4991 206.901 269.797 269.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 0.000128 2048 170 4740 120064 23.5307 14.4589 1026.01 418.533 1482.67 1482.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 6.4e-05 1024 310 4320 157696 45.1126 13.3583 636.659 413.609 1108.96 1109.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1170 6.4e-05 512 240 420 252672 14.7183 6.74086 45.0008 209.373 276.028 276.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000256 1024 380 840 66528 4.58342 3.42525 39.6435 104.969 152.717 152.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.000128 1024 360 1740 142464 9.04669 6.84166 178.869 209.409 404.267 404.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 800 6.4e-05 1024 240 1200 204288 34.7539 14.846 194.48 418.484 662.745 662.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000512 2048 190 240 36288 3.47546 10.3772 104.552 118.449 118.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 0.000512 1024 200 780 24864 2.39002 1.628 14.9252 51.7357 70.7803 70.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 270 0.000128 4096 55 3360 51072 59.9402 28.3797 526.92 837.2 1452.57 1452.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 410 6.4e-05 512 60 360 193536 20.4266 6.72768 31.286 209.347 267.995 268.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 0.000128 2048 170 4740 119616 23.6258 14.4595 857.086 418.687 1313.99 1314.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 6.4e-05 1024 310 4320 161280 45.3931 13.564 547.066 418.492 1024.73 1024.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1170 6.4e-05 512 240 420 250880 14.4671 6.65194 39.1768 206.959 267.447 267.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000256 1024 380 840 65408 4.51878 3.38534 34.4414 103.744 146.189 146.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.000128 1024 360 1740 142464 9.00704 6.87946 157.26 209.438 382.686 382.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 800 6.4e-05 1024 240 1200 200704 34.4234 13.349 167.584 413.659 629.205 629.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000512 2048 190 240 36288 3.47949 9.30131 104.673 117.497 117.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 0.000512 1024 200 780 25088 2.39667 1.64829 13.6422 52.0966 69.8829 69.9777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 270 0.000128 4096 55 3360 50176 59.8645 28.3259 452.429 837.325 1378.08 1378.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 410 6.4e-05 512 60 360 172032 20.8133 6.56941 24.4252 202.127 254.151 254.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 0.000128 2048 170 4740 120064 23.4942 14.4174 755.495 418.741 1212.29 1212.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 6.4e-05 1024 310 4320 143360 45.7381 13.2399 427.114 404.066 890.375 890.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1170 6.4e-05 512 240 420 241920 14.6715 6.60163 33.799 204.835 260.093 260.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000256 1024 380 840 66080 4.55178 3.39763 30.5655 104.241 142.852 142.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.000128 1024 360 1740 142240 9.04934 6.84646 138.785 209.458 364.235 364.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 800 6.4e-05 1024 240 1200 197120 34.3432 13.3857 145.8 409.409 603.122 603.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1650 0.000512 2048 190 240 36120 3.46707 30.255 104.497 138.262 138.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 0.000512 1024 200 780 24640 2.39203 1.62611 11.6553 51.6404 67.4119 67.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 270 0.000128 4096 55 3360 49280 59.9369 28.3172 394.82 831.381 1314.59 1314.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 410 6.4e-05 512 60 360 179200 20.744 6.59453 22.9278 204.813 255.289 255.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 0.000128 2048 170 4740 118720 23.4915 14.334 660.261 415.784 1114 1114.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 6.4e-05 1024 310 4320 143360 46.5203 13.3452 378.445 409.426 847.948 848.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1170 6.4e-05 512 240 420 256000 14.4666 6.72144 80.2663 208.965 310.606 310.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000256 1024 380 840 66816 4.54253 3.48022 70.5681 104.7 183.392 183.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.000128 1024 360 1740 142848 9.01309 6.83587 318.756 209.621 544.326 544.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 800 6.4e-05 1024 240 1200 202752 34.7555 13.4916 341.927 417.662 808.027 808.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000512 2048 190 240 36480 3.48115 18.0208 104.781 126.326 126.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 0.000512 1024 200 780 25856 2.39443 1.66746 26.8447 52.4124 83.4201 83.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 270 0.000128 4096 55 3360 51712 59.7113 28.3468 945.629 838.017 1871.83 1871.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 410 6.4e-05 512 60 360 192512 20.366 6.70877 55.2151 208.94 291.441 291.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 0.000128 2048 170 4740 120832 23.455 14.336 1502.38 419.22 1959.52 1959.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 6.4e-05 1024 310 4320 159744 45.3788 13.4845 940.793 417.667 1417.54 1417.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1170 6.4e-05 512 240 420 253952 14.5718 6.72819 53.9038 209.009 284.401 284.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000256 1024 380 840 66560 4.54246 3.40746 47.9044 104.668 160.625 160.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.000128 1024 360 1740 142336 8.98099 6.84755 210.87 209.02 435.818 435.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 800 6.4e-05 1024 240 1200 200704 34.9883 13.4844 227.494 417.747 693.899 694.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000512 2048 190 240 36352 3.47398 12.4273 104.616 120.56 120.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 0.000512 1024 200 780 25600 2.40374 1.67357 18.3983 52.4973 75.0743 75.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 270 0.000128 4096 55 3360 51200 59.5978 28.3259 642.865 835.64 1566.55 1566.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 410 6.4e-05 512 60 360 188416 20.7401 6.70413 36.6059 208.976 273.23 273.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 0.000128 2048 170 4740 119808 23.4813 14.3299 992.178 418.432 1448.55 1448.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 6.4e-05 1024 310 4320 155648 45.922 13.4871 600.275 417.751 1077.65 1077.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1170 6.4e-05 512 240 420 251904 14.2856 6.62717 44.3204 206.473 271.903 272.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000256 1024 380 840 66048 4.54205 3.40582 39.4656 104.497 152.009 152.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.000128 1024 360 1740 142080 9.01578 6.83008 174.911 209.623 400.481 400.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 800 6.4e-05 1024 240 1200 196608 34.7474 13.3202 185.142 412.681 646.081 646.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000512 2048 190 240 36288 3.47453 10.838 104.7 119.056 119.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 0.000512 1024 200 780 25344 2.3816 1.64634 15.2576 51.9355 71.3209 71.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 270 0.000128 4096 55 3360 50688 59.5883 28.2921 529.415 833.922 1451.35 1451.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 410 6.4e-05 512 60 360 184320 20.5633 6.61882 29.8539 206.447 263.697 263.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 0.000128 2048 170 4740 119808 23.3903 14.3255 824.141 417.034 1279.02 1279.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 6.4e-05 1024 310 4320 147456 46.2945 13.3222 469.826 412.695 942.357 942.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1170 6.4e-05 512 240 420 253952 14.5623 6.72266 41.6225 209.29 272.386 272.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 0.000256 1024 380 840 66560 4.55453 3.41117 36.9178 104.942 149.924 150.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.000128 1024 360 1740 142336 9.0009 6.82598 159.989 209.389 385.306 385.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 800 6.4e-05 1024 240 1200 196608 35.5243 13.4893 170.204 418.315 637.72 637.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000512 2048 190 240 36096 3.46314 10.0905 104.37 117.967 118.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 0.000512 1024 200 780 24576 2.36547 1.62112 13.8354 51.3436 69.2661 69.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 270 0.000128 4096 55 3360 51200 59.6541 28.3238 492.898 837.275 1418.29 1418.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 410 6.4e-05 512 60 360 180224 21.3759 6.70765 26.8813 209.263 264.44 264.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 0.000128 2048 170 4740 118784 23.6017 14.3565 733.812 418.636 1190.54 1190.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 6.4e-05 1024 310 4320 147456 47.1821 13.4845 418.891 418.33 898.107 898.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1170 6.4e-05 512 240 420 245760 14.6502 6.63731 36.8945 206.544 264.913 265.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000256 1024 380 840 65280 4.51424 3.37306 33.3566 103.633 144.975 145.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.000128 1024 360 1740 140800 8.99562 6.81584 144.927 208.4 369.238 369.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 800 6.4e-05 1024 240 1200 194560 35.0208 13.3265 154.878 412.817 616.227 616.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000512 2048 190 240 36160 3.46691 9.04397 104.696 117.249 117.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 0.000512 1024 200 780 24320 2.40803 1.64547 12.6655 52.1074 68.9259 69.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 270 0.000128 4096 55 3360 48640 59.3251 28.2272 431.317 826.284 1345.29 1345.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 410 6.4e-05 512 60 360 184320 20.5909 6.61949 25.5749 206.524 259.52 259.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 0.000128 2048 170 4740 117760 23.2772 14.26 667.647 413.235 1118.55 1118.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 6.4e-05 1024 310 4320 143360 46.9366 13.6389 374.395 412.837 848.021 848.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1170 6.4e-05 512 240 384 253952 14.6383 6.73187 63.8158 209.775 295.157 295.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000256 1024 380 832 68480 4.52643 3.41667 60.3867 104.96 173.392 173.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.000128 1024 360 1792 142080 9.0103 6.83053 282.019 209.813 507.777 507.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 6.4e-05 1024 240 1152 204800 34.6598 13.6151 286.524 419.496 754.487 754.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1650 0.000512 2048 190 256 36352 3.4816 26.794 104.876 135.193 135.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 0.000512 1024 200 768 25344 2.40029 1.66304 22.3099 52.4119 78.8852 78.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 270 0.000128 4096 55 3392 51200 59.7156 28.335 811.588 838.455 1738.24 1738.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 410 6.4e-05 512 60 384 192512 20.3489 6.70925 45.6561 209.065 281.994 282.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 820 0.000128 2048 170 4736 121600 23.3647 14.5068 1331.7 419.469 1789.17 1789.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 780 6.4e-05 1024 310 4352 161792 45.1074 13.4963 838.071 417.934 1314.83 1314.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1170 6.4e-05 512 240 384 251904 14.658 6.72211 41.1682 208.96 271.694 271.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000256 1024 380 832 68096 4.52403 3.40646 39.0299 104.585 151.645 151.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1940 0.000128 1024 360 1792 142080 9.02374 6.83213 180.566 209.615 406.14 406.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 800 6.4e-05 1024 240 1152 202752 34.7792 13.5229 183.595 417.659 649.748 649.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1650 0.000512 2048 190 256 36288 3.4776 27.0049 104.715 135.241 135.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 0.000512 1024 200 768 25344 2.4088 1.66925 14.6797 52.4144 71.2692 71.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 270 0.000128 4096 55 3392 51200 59.7471 28.3566 523.512 838.033 1449.79 1449.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 410 6.4e-05 512 60 384 192512 20.3869 6.7088 29.9462 208.932 266.186 266.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 820 0.000128 2048 170 4736 121344 23.425 14.3374 853.803 419.1 1310.8 1310.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 780 6.4e-05 1024 310 4352 159744 45.3748 13.4858 531.304 417.674 1008.05 1008.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1170 6.4e-05 512 240 384 251904 14.5662 6.69882 34.4948 208.452 264.4 264.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000256 1024 380 832 68352 4.52413 3.41133 32.6156 104.879 145.532 145.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1940 0.000128 1024 360 1792 141696 9.00912 6.83213 148.803 209.467 374.212 374.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 800 6.4e-05 1024 240 1152 202752 34.5273 15.5068 151.984 416.637 618.844 619.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1650 0.000512 2048 190 256 36288 3.48118 26.6967 104.878 135.097 135.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 0.000512 1024 200 768 24960 2.40608 1.65747 12.0026 52.3293 68.4923 68.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 270 0.000128 4096 55 3392 50688 59.7421 28.3355 424.221 837.458 1349.89 1350.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 410 6.4e-05 512 60 384 184320 20.5625 6.62278 24.0692 206.365 257.832 257.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 820 0.000128 2048 170 4736 121344 23.3618 14.3306 700.293 418.803 1156.92 1157.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 780 6.4e-05 1024 310 4352 153600 45.3899 13.3156 422.583 412.651 894.154 894.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1170 6.4e-05 512 240 384 249856 14.7625 6.72544 29.6644 209.183 260.525 260.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1700 0.000256 1024 380 832 68096 4.52198 3.40982 29.9524 104.765 142.749 142.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1940 0.000128 1024 360 1792 141312 9.00166 6.86285 128.178 209.191 353.336 353.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 800 6.4e-05 1024 240 1152 200704 35.005 13.6019 129.24 418.091 596.123 596.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1650 0.000512 2048 190 256 36224 3.47389 26.7486 104.802 135.068 135.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 0.000512 1024 200 768 25088 2.41754 1.67094 10.6685 52.5457 67.403 67.4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 270 0.000128 4096 55 3392 50176 59.771 28.3191 364.416 836.325 1288.96 1289.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 410 6.4e-05 512 60 384 188416 20.732 6.70653 21.4708 209.167 258.284 258.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 820 0.000128 2048 170 4736 120832 23.376 14.3291 603.886 418.448 1060.17 1060.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 780 6.4e-05 1024 310 4352 155648 45.951 13.4883 369.277 418.133 847.079 847.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1170 6.4e-05 512 240 384 253440 14.6796 6.75245 84.2887 209.636 315.548 315.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000256 1024 380 832 68480 4.53994 3.42794 82.5779 104.996 195.641 195.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.000128 1024 360 1792 142080 9.05987 6.87786 383.202 209.593 608.834 608.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 6.4e-05 1024 240 1152 204800 34.7543 13.5331 388.941 419.016 856.433 856.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1650 0.000512 2048 190 256 36360 3.48685 39.3421 104.845 147.714 147.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 0.000512 1024 200 768 25280 2.41082 1.6623 30.3791 52.3391 86.8869 86.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 270 0.000128 4096 55 3392 51200 59.9682 28.3913 1089.06 837.932 2015.49 2015.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 410 6.4e-05 512 60 384 194560 20.3733 6.72563 60.6768 209.608 297.595 297.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 0.000128 2048 170 4736 121600 23.4931 14.3788 1795.89 419.051 2252.95 2253.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 6.4e-05 1024 310 4352 163840 45.1032 13.6517 1149 419.02 1626.99 1627.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1170 6.4e-05 512 240 384 253440 14.6577 6.73782 54.1749 209.832 285.597 285.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000256 1024 380 832 68160 4.51309 3.40794 50.6506 104.607 163.278 163.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.000128 1024 360 1792 142080 9.04835 7.37005 234.665 209.809 460.995 461.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 6.4e-05 1024 240 1152 204800 34.7158 13.5698 238.825 419.395 706.695 706.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1650 0.000512 2048 190 256 36320 3.48762 39.1644 104.929 147.624 147.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 0.000512 1024 200 768 24960 2.39878 1.64864 18.658 52.2196 75.0213 75.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 270 0.000128 4096 55 3392 51200 59.804 28.3787 665.031 838.953 1592.3 1592.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 410 6.4e-05 512 60 384 194560 20.3689 6.7223 39.0352 209.8 276.135 276.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 0.000128 2048 170 4736 121600 23.4299 14.3611 1094.43 419.482 1551.83 1551.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 6.4e-05 1024 310 4352 163840 45.0581 13.6929 702.463 419.413 1180.85 1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1170 6.4e-05 512 240 384 249600 14.8069 6.7369 43.6937 208.827 274.259 274.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000256 1024 380 832 68160 4.53526 3.41376 41.6568 104.573 154.278 154.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.000128 1024 360 1792 141600 9.05709 6.84358 191.901 209.476 417.378 417.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 6.4e-05 1024 240 1152 203520 34.7128 13.5453 195.036 417.39 660.869 661.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1650 0.000512 2048 190 256 36240 3.4816 37.0975 104.737 145.361 145.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 0.000512 1024 200 768 24960 2.4217 1.66275 15.2397 52.4438 71.8701 71.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 270 0.000128 4096 55 3392 49920 60.0535 28.3778 539.202 834.892 1462.66 1462.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 410 6.4e-05 512 60 384 184320 20.6343 6.63197 30.5016 206.232 264.215 264.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 0.000128 2048 170 4736 120960 23.4302 14.3544 898.028 417.533 1353.48 1353.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 6.4e-05 1024 310 4352 153600 45.5369 13.3491 541.339 412.259 1012.7 1012.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1170 6.4e-05 512 240 384 250880 14.7995 6.73158 38.3799 209.89 269.995 270.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000256 1024 380 832 67840 4.49469 3.39402 36.011 104.29 148.295 148.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.000128 1024 360 1792 141440 8.99014 6.83008 164.561 209.061 389.543 389.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 6.4e-05 1024 240 1152 204800 34.6405 13.5025 169.242 419.508 637.077 637.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1650 0.000512 2048 190 256 36160 3.47357 38.6437 104.718 146.879 146.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 0.000512 1024 200 768 24320 2.39776 1.6425 12.8952 51.8943 68.929 69.0254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 270 0.000128 4096 55 3392 49920 59.5502 28.2808 462.288 832.381 1382.64 1382.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 410 6.4e-05 512 60 384 184320 20.5502 9.13069 26.5369 206.431 262.862 263.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 820 0.000128 2048 170 4736 120320 23.2383 14.3208 767.656 416.269 1221.61 1221.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 780 6.4e-05 1024 310 4352 153600 45.4062 13.3575 466.023 412.662 937.66 937.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1170 6.4e-05 512 240 384 243200 14.8009 6.64182 33.7389 206.577 261.957 262.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000256 1024 380 832 68000 4.52906 3.41402 32.5621 104.564 145.168 145.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1940 0.000128 1024 360 1792 141600 9.07264 6.8448 150.46 209.783 376.264 376.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 800 6.4e-05 1024 240 1152 198400 34.654 13.4298 150.349 412.736 611.361 611.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1650 0.000512 2048 190 256 36200 3.48986 39.0567 104.944 147.535 147.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 0.000512 1024 200 768 24800 2.40586 1.63856 12.1973 51.957 68.3041 68.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 270 0.000128 4096 55 3392 49600 60.1358 28.374 418.687 834.395 1341.73 1341.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 410 6.4e-05 512 60 384 179200 21.01 6.62864 23.5775 206.479 257.908 258.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 820 0.000128 2048 170 4736 120000 23.4886 14.6919 698.155 417.278 1153.75 1153.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 780 6.4e-05 1024 310 4352 153600 45.5679 13.3532 425.329 412.755 897.228 897.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1170 6.4e-05 512 240 384 253440 14.6381 6.73386 77.8089 209.423 308.799 308.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000256 1024 380 832 68352 4.52336 3.41354 76.2766 104.907 189.222 189.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.000128 1024 360 1792 141888 9.03318 6.84269 354.85 209.638 580.462 580.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 6.4e-05 1024 240 1152 204288 34.6402 13.5127 359.815 418.584 826.742 826.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000512 2048 190 256 36336 3.47446 20.3293 104.863 128.708 128.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 0.000512 1024 200 768 25344 2.40826 1.66704 28.1922 52.5068 84.8742 84.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 270 0.000128 4096 55 3392 50688 59.8432 28.3443 992.448 837.08 1917.85 1917.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 410 6.4e-05 512 60 384 190464 20.4411 6.68877 54.8003 208.362 290.503 290.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 0.000128 2048 170 4736 121344 23.3871 14.3503 1651.64 418.611 2108.12 2108.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 6.4e-05 1024 310 4352 159744 45.2398 13.8372 1041.64 416.532 1517.47 1517.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1170 6.4e-05 512 240 384 251904 14.561 6.6945 51.6574 208.324 281.429 281.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000256 1024 380 832 68352 4.52163 3.41005 48.1248 104.813 160.971 161.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.000128 1024 360 1792 141696 9.01795 6.83178 220.638 209.348 445.935 446.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 6.4e-05 1024 240 1152 202752 34.493 13.4451 224.539 416.391 689.056 689.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000512 2048 190 256 36288 3.47923 13.1255 104.817 121.465 121.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 0.000512 1024 200 768 24960 2.40461 1.66189 17.4175 52.2874 73.8706 73.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 270 0.000128 4096 55 3392 50688 59.7456 28.3339 619.696 836.946 1544.85 1544.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 410 6.4e-05 512 60 384 184320 20.5437 6.61914 35.6905 206.24 269.302 269.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 0.000128 2048 170 4736 121344 23.3445 14.3676 1029.32 418.559 1485.72 1485.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 6.4e-05 1024 310 4352 153600 45.3914 14.2542 626.025 412.279 1098.17 1098.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1170 6.4e-05 512 240 384 248832 14.6178 6.67818 41.5011 207.471 270.456 270.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000256 1024 380 832 67968 4.52182 3.41142 39.1356 104.693 151.861 151.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.000128 1024 360 1792 141696 9.05395 6.8417 179.935 209.812 405.742 405.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 6.4e-05 1024 240 1152 198144 34.8485 13.3796 178.974 414.679 642.068 642.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1650 0.000512 2048 190 256 36144 3.47341 34.3839 104.632 142.531 142.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 0.000512 1024 200 768 24768 2.3985 1.64454 14.6959 52.1332 70.9707 71.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 270 0.000128 4096 55 3392 49536 59.8804 28.3548 501.613 835.73 1425.71 1425.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 410 6.4e-05 512 60 384 184320 20.2669 6.57613 28.8409 204.354 260.245 260.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 0.000128 2048 170 4736 120960 23.3615 14.3688 844.218 417.948 1300.02 1300.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 6.4e-05 1024 310 4352 147456 45.8241 13.2562 489.289 408.499 957.08 957.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1170 6.4e-05 512 240 384 245760 14.6348 6.63248 36.1506 206.303 263.911 264.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000256 1024 380 832 67584 4.52042 3.40726 34.695 104.414 147.136 147.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.000128 1024 360 1792 141312 9.03613 6.82742 160.512 209.445 385.922 386.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 6.4e-05 1024 240 1152 196608 34.7485 13.3284 158.157 412.338 618.764 618.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1650 0.000512 2048 190 256 36096 3.46973 34.166 104.545 142.227 142.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 0.000512 1024 200 768 24576 2.39677 1.64646 12.855 51.8972 68.8999 68.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 270 0.000128 4096 55 3392 49152 59.8796 28.302 444.304 833.219 1365.84 1365.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 410 6.4e-05 512 60 384 184320 20.5753 6.61094 25.6339 206.273 259.301 259.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 0.000128 2048 170 4736 119808 23.3585 14.3359 743.77 416.97 1198.57 1198.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 6.4e-05 1024 310 4352 147456 46.3041 13.3182 433.472 412.361 905.674 905.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1170 6.4e-05 512 240 384 245760 14.6405 6.64371 32.0622 206.407 259.947 260.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000256 1024 380 832 68160 4.53072 3.40595 31.0268 104.735 143.797 143.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.000128 1024 360 1792 141120 9.0175 6.83933 140.148 209.142 365.251 365.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 6.4e-05 1024 240 1152 199680 34.47 13.4001 141.31 412.405 601.768 601.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1650 0.000512 2048 190 256 36000 3.46934 34.1495 104.416 142.079 142.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 0.000512 1024 200 768 24000 2.4128 1.64454 10.8849 51.9634 67.0056 67.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 270 0.000128 4096 55 3392 49920 59.87 28.3545 394.434 835.543 1318.34 1318.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 410 6.4e-05 512 60 384 184320 20.5975 6.6256 23.0332 206.313 256.787 256.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 0.000128 2048 170 4736 120960 23.3915 14.3481 659.339 417.847 1115.06 1115.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 6.4e-05 1024 310 4352 153600 45.4632 13.3382 398.693 412.421 870.134 870.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1170 6.4e-05 512 240 384 252672 14.7022 6.74272 75.5772 209.3 306.515 306.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000256 1024 380 832 68320 4.53645 3.41664 71.1652 104.747 183.965 184.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.000128 1024 360 1792 142016 9.05706 6.84397 331.097 209.574 556.674 556.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 6.4e-05 1024 240 1152 204288 34.7451 13.5391 335.55 418.425 802.441 802.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000512 2048 190 256 36344 3.49424 19.3247 104.848 127.711 127.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 0.000512 1024 200 768 25312 2.42163 1.67034 26.3505 52.4879 83.0299 83.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 270 0.000128 4096 55 3392 50624 60.0929 28.3894 935.004 836.622 1860.24 1860.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 410 6.4e-05 512 60 384 193536 20.4261 6.72768 54.3183 209.275 290.965 291.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 0.000128 2048 170 4736 120960 23.5053 14.3872 1544.88 418.497 2001.4 2001.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 6.4e-05 1024 310 4352 161280 45.3955 13.541 978.668 418.365 1456.18 1456.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1170 6.4e-05 512 240 384 250880 14.7668 6.73562 48.3822 209.341 279.418 279.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 0.000256 1024 380 832 68096 4.53837 3.41779 45.3596 104.819 158.232 158.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.000128 1024 360 1792 141568 9.02058 6.83834 208.419 209.343 433.723 433.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 6.4e-05 1024 240 1152 204288 34.684 13.508 213.629 418.422 680.431 680.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000512 2048 190 256 36288 3.48886 12.7901 104.847 121.166 121.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 0.000512 1024 200 768 24640 2.40195 1.64256 16.7813 51.9603 72.8863 72.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 270 0.000128 4096 55 3392 50176 59.9707 28.3532 590.814 836.934 1516.2 1516.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 410 6.4e-05 512 60 384 186368 20.5511 6.64458 34.1925 206.915 268.512 268.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 0.000128 2048 170 4736 120960 23.4285 14.359 981.21 418.725 1437.86 1437.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 6.4e-05 1024 310 4352 157696 45.116 13.3926 606.749 413.633 1079.11 1079.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1170 6.4e-05 512 240 384 252672 14.7129 6.73997 41.442 209.376 272.455 272.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 0.000256 1024 380 832 67872 4.55968 3.42624 38.1136 104.894 151.094 151.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.000128 1024 360 1792 141792 9.05581 6.84538 176.794 209.489 402.287 402.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 6.4e-05 1024 240 1152 204288 34.7557 13.5372 180.984 418.488 647.951 648.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000512 2048 190 256 36120 3.47648 10.5363 104.544 118.596 118.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 0.000512 1024 200 768 24192 2.40333 1.63226 14.0352 51.7385 69.9079 69.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 270 0.000128 4096 55 3392 49728 60.2455 28.3824 494.842 837.235 1420.84 1420.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 410 6.4e-05 512 60 384 193536 20.4439 6.73792 29.7894 209.352 266.53 266.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 0.000128 2048 170 4736 120960 23.5219 14.3705 828.6 418.687 1285.31 1285.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 6.4e-05 1024 310 4352 161280 45.3872 13.5311 526.112 418.979 1004.22 1004.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1170 6.4e-05 512 240 384 243712 14.8336 6.64826 34.6094 206.968 263.252 263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 0.000256 1024 380 832 67200 4.48483 3.38106 33.8818 103.747 145.594 145.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.000128 1024 360 1792 141568 9.01245 6.8304 155.422 209.445 380.812 380.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 6.4e-05 1024 240 1152 200704 34.427 13.4267 156.791 413.665 618.492 618.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000512 2048 190 256 36064 3.46822 9.5135 104.525 117.55 117.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 0.000512 1024 200 768 24192 2.41069 1.65069 12.1094 52.098 68.3683 68.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 270 0.000128 4096 55 3392 50176 59.871 28.3243 436.782 837.346 1362.45 1362.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 410 6.4e-05 512 60 384 172032 20.8088 6.56736 23.8084 202.133 253.533 253.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 0.000128 2048 170 4736 120064 23.4959 14.3706 722.884 418.752 1179.64 1179.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 6.4e-05 1024 310 4352 143360 45.7704 13.2319 410.486 404.088 873.789 873.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1170 6.4e-05 512 240 384 241920 14.6632 6.60019 31.3097 204.792 257.553 257.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000256 1024 380 832 67200 4.53837 3.39619 29.2896 104.216 141.543 141.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.000128 1024 360 1792 141120 9.05843 6.84851 136.913 209.418 362.339 362.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 6.4e-05 1024 240 1152 197120 34.3569 13.2801 135.911 409.326 593.06 593.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1650 0.000512 2048 190 256 36120 3.49184 31.3164 104.92 139.772 139.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 0.000512 1024 200 768 23520 2.41072 1.62717 10.8879 51.6244 66.6489 66.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 270 0.000128 4096 55 3392 49280 59.9034 28.3202 380.699 831.208 1300.26 1300.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 410 6.4e-05 512 60 384 179200 20.7535 6.58563 21.9129 204.77 254.229 254.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 0.000128 2048 170 4736 118720 23.4942 14.3287 633.735 415.694 1087.38 1087.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 6.4e-05 1024 310 4352 143360 46.5083 13.9407 364.349 409.342 834.353 834.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1170 6.4e-05 512 240 384 251904 14.6681 6.72346 75.1511 209.132 305.868 306.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000256 1024 380 832 68096 4.51578 3.40637 70.284 104.673 182.977 183.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.000128 1024 360 1792 142080 9.03571 6.83008 325.04 209.797 550.802 550.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 6.4e-05 1024 240 1152 202752 34.7679 13.7492 329.043 418.017 795.76 795.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000512 2048 190 256 36288 3.47472 19.0728 104.802 127.392 127.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 0.000512 1024 200 768 25344 2.40755 1.66755 26.1775 52.4563 82.8072 82.8989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 270 0.000128 4096 55 3392 51200 59.8063 28.3443 934.596 838.738 1861.62 1861.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 410 6.4e-05 512 60 384 192512 20.3934 6.70906 54.6678 209.115 291.094 291.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 0.000128 2048 170 4736 121344 23.4246 14.446 1494.56 419.547 1952.11 1952.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 6.4e-05 1024 310 4352 159744 45.3812 13.525 932.046 418.025 1409.19 1409.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1170 6.4e-05 512 240 384 249856 14.7615 6.72205 50.0781 209.197 280.946 281.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 0.000256 1024 380 832 68096 4.5233 3.40643 47.2687 104.77 160.068 160.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.000128 1024 360 1792 141312 9.00384 6.83418 212.546 209.22 437.707 437.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 6.4e-05 1024 240 1152 200704 34.9839 13.4872 217.14 418.143 683.939 684.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000512 2048 190 256 36224 3.47978 13.0089 104.819 121.35 121.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 0.000512 1024 200 768 25088 2.41539 1.67158 17.7228 52.5499 74.4602 74.5557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 270 0.000128 4096 55 3392 50176 59.7603 28.3214 618.676 836.477 1543.36 1543.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 410 6.4e-05 512 60 384 188416 20.749 6.7055 35.9181 209.173 272.755 272.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 0.000128 2048 170 4736 120832 23.3785 14.3325 971.953 418.285 1428.08 1428.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 6.4e-05 1024 310 4352 155648 45.9216 13.484 584.031 418.155 1061.8 1061.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1170 6.4e-05 512 240 384 245760 14.6247 6.83328 40.869 206.314 268.833 268.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000256 1024 380 832 67584 4.52954 3.40794 39.0788 104.415 151.533 151.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.000128 1024 360 1792 141312 9.03034 6.82653 175.771 209.45 401.182 401.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 6.4e-05 1024 240 1152 196608 34.7578 13.3222 175.903 412.368 636.53 636.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000512 2048 190 256 36096 3.4775 11.2957 104.549 119.364 119.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 0.000512 1024 200 768 24576 2.39686 1.64432 14.528 51.8986 70.571 70.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 270 0.000128 4096 55 3392 49152 59.8839 28.2847 504.52 833.275 1426.1 1426.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 410 6.4e-05 512 60 384 184320 20.574 6.61709 29.1427 206.285 262.828 263.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 0.000128 2048 170 4736 119808 23.3728 14.3762 796.62 416.715 1251.22 1251.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 6.4e-05 1024 310 4352 147456 46.3347 13.3222 454.752 412.376 926.998 927.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1170 6.4e-05 512 240 384 245760 15.0257 6.72563 37.7515 209.063 268.759 268.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 0.000256 1024 380 832 67584 4.55821 3.41197 35.8982 104.838 148.81 148.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.000128 1024 360 1792 141312 9.01062 6.84605 160.125 209.165 385.252 385.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 6.4e-05 1024 240 1152 196608 35.5155 13.4902 160.932 417.877 628 628.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000512 2048 190 256 36096 3.47731 10.4468 104.704 118.671 118.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 0.000512 1024 200 768 23552 2.38458 1.61728 13.1084 51.2905 68.5025 68.6008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 270 0.000128 4096 55 3392 49152 60.1434 28.3186 463.979 836.216 1388.8 1388.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 410 6.4e-05 512 60 384 180224 21.374 6.71242 26.0579 209.043 263.406 263.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 0.000128 2048 170 4736 120832 23.4172 14.3503 726.315 418.199 1182.41 1182.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 6.4e-05 1024 310 4352 147456 47.1976 13.4875 406.826 417.889 885.621 885.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1170 6.4e-05 512 240 384 245760 14.6515 6.63395 34.7604 206.379 262.62 262.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000256 1024 380 832 66560 4.4895 3.37715 32.9261 103.553 144.447 144.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.000128 1024 360 1792 140800 8.97565 6.81885 147.438 208.24 371.574 371.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 6.4e-05 1024 240 1152 194560 35.0319 13.4145 146.028 412.498 607.162 607.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000512 2048 190 256 35840 3.45667 9.4761 104.198 117.172 117.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 0.000512 1024 200 768 24320 2.41034 1.64502 12.5669 52.0829 68.8055 68.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 270 0.000128 4096 55 3392 48640 59.3426 28.2337 425.4 825.686 1338.8 1338.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 410 6.4e-05 512 60 384 184320 20.5868 6.62333 25.0794 206.36 258.863 259.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 0.000128 2048 170 4736 117760 23.2716 14.2664 648.65 412.917 1099.24 1099.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 6.4e-05 1024 310 4352 143360 46.9193 13.5455 364.546 412.524 837.749 837.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1170 6.4e-05 512 240 384 245760 14.6382 6.63597 33.3936 206.552 261.41 261.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 0.000256 1024 380 832 66048 4.50534 3.37619 31.1881 103.775 142.947 143.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.000128 1024 360 1792 139776 9.02157 6.82864 136.98 208.796 361.725 361.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 6.4e-05 1024 240 1152 196608 34.8014 13.3284 139.827 412.844 600.987 601.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1650 0.000512 2048 190 256 35712 3.45034 28.4183 104.09 136.002 136.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 0.000512 1024 200 768 24576 2.41027 1.65078 12.8012 52.1877 69.1475 69.2449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 270 0.000128 4096 55 3392 46080 59.9044 28.2211 383.307 826.53 1298.1 1298.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 410 6.4e-05 512 60 384 172032 20.1547 6.54112 22.4028 198.287 247.598 247.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 0.000128 2048 170 4736 116736 23.4144 14.289 597.49 413.338 1048.66 1048.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 6.4e-05 1024 310 4352 122880 47.2604 13.8532 288.078 396.574 745.983 746.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1170 6.4e-05 512 240 384 242688 15.3459 6.73987 107.003 209.79 339.074 339.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1700 0.000256 1024 380 896 67648 4.57821 3.41763 107.724 105.056 220.881 220.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1940 0.000128 1024 360 1792 141056 9.06419 6.84813 282.703 209.813 508.526 508.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 800 6.4e-05 1024 240 1152 193024 36.1092 13.5089 279.861 419.323 748.989 749.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1650 0.000512 2048 190 256 36384 3.50912 29.0699 104.93 137.552 137.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 750 0.000512 1024 200 768 23680 2.44432 1.67098 34.2696 52.5668 91.0577 91.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 270 0.000128 4096 55 3456 45952 61.1324 28.3618 1311.15 838.476 2239.25 2239.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 410 6.4e-05 512 60 384 156672 23.2978 6.72358 59.7556 209.771 299.763 299.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 820 0.000128 2048 170 4736 120448 23.5221 14.3421 1322.37 419.435 1779.81 1779.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 780 6.4e-05 1024 310 4352 158720 45.6868 13.8823 819.902 419.349 1299.04 1299.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1170 6.4e-05 512 240 384 242688 15.2564 6.72992 71.8347 209.784 303.793 303.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1700 0.000256 1024 380 896 67584 4.54246 3.41811 73.9753 105.069 187.108 187.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.000128 1024 360 1792 140928 9.04723 6.83587 322.161 209.734 547.876 547.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 800 6.4e-05 1024 240 1152 192512 36.0862 13.5207 311.047 419.484 780.323 780.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1650 0.000512 2048 190 256 36352 3.4863 29.147 104.885 137.561 137.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 0.000512 1024 200 768 23552 2.43427 1.66134 24.8967 52.4133 81.5029 81.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 270 0.000128 4096 55 3456 45824 60.8155 28.3505 827.806 838.476 1755.58 1755.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 410 6.4e-05 512 60 384 155648 23.1321 6.70349 42.4464 209.069 281.561 281.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 820 0.000128 2048 170 4736 120320 23.4876 14.3504 1482.97 419.327 1940.26 1940.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 780 6.4e-05 1024 310 4352 157696 45.6118 13.6025 928.957 417.947 1406.33 1406.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1170 6.4e-05 512 240 384 241664 15.248 6.72499 49.0656 209.155 280.381 280.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1700 0.000256 1024 380 896 67328 4.53565 3.41034 47.978 104.684 160.706 160.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.000128 1024 360 1792 140800 9.06384 6.83213 207.821 209.814 433.63 433.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 800 6.4e-05 1024 240 1152 190464 36.1856 13.5292 199.72 418.125 667.75 667.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1650 0.000512 2048 190 256 36288 3.48118 28.8829 104.815 137.222 137.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 0.000512 1024 200 768 23552 2.4408 1.66928 16.618 52.4657 73.2958 73.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 270 0.000128 4096 55 3456 45568 60.9731 28.3414 534.473 838.834 1462.76 1462.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 410 6.4e-05 512 60 384 155648 23.1718 6.70672 29.2148 209.13 268.437 268.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 820 0.000128 2048 170 4736 120320 23.5183 14.3544 958.359 419.492 1415.86 1415.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 780 6.4e-05 1024 310 4352 155648 45.9139 13.4854 591.968 418.068 1069.67 1069.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1170 6.4e-05 512 240 384 239616 15.2497 6.69901 40.1442 208.295 270.579 270.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1700 0.000256 1024 380 896 67200 4.53987 3.40842 39.0701 104.795 151.912 152.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.000128 1024 360 1792 140544 9.03715 6.83366 167.664 209.311 392.948 393.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 800 6.4e-05 1024 240 1152 190464 35.9483 13.4476 162.947 416.327 628.857 629.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1650 0.000512 2048 190 256 36288 3.47622 28.8807 104.8 137.203 137.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 0.000512 1024 200 768 23424 2.43338 1.66102 13.3718 52.2856 69.8527 69.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 270 0.000128 4096 55 3456 45312 60.9223 28.3276 433.505 836.816 1359.71 1359.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 410 6.4e-05 512 60 384 147456 23.2812 6.6199 22.8992 206.205 259.217 259.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 820 0.000128 2048 170 4736 119808 23.4845 14.3385 776.423 418.489 1232.87 1232.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 780 6.4e-05 1024 310 4352 153600 45.391 13.5524 473.966 412.8 945.943 946.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1170 6.4e-05 512 240 384 241664 15.246 6.71994 35.8259 209.203 267.185 267.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1700 0.000256 1024 380 896 67072 4.54803 3.40787 34.3677 104.769 147.192 147.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1940 0.000128 1024 360 1792 140288 9.03552 6.89542 150.011 209.214 375.253 375.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 800 6.4e-05 1024 240 1152 188416 36.5261 13.4902 143.609 418.136 611.942 612.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1650 0.000512 2048 190 256 36224 3.47306 28.8115 104.813 137.142 137.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 0.000512 1024 200 768 23552 2.44522 1.67117 12.7854 52.5547 69.5578 69.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 270 0.000128 4096 55 3456 45056 60.8871 28.3197 386.654 836.414 1312.41 1312.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 410 6.4e-05 512 60 384 155648 23.1748 6.70931 21.5944 209.175 260.873 261.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 820 0.000128 2048 170 4736 119808 23.49 14.3474 694.592 418.287 1150.84 1150.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 780 6.4e-05 1024 310 4352 155648 45.9244 13.4878 429.683 418.154 907.479 907.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1170 6.4e-05 512 240 384 240640 15.3926 6.72736 33.4774 209.908 265.699 265.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1700 0.000256 1024 380 896 66560 4.53098 3.39494 31.9517 104.298 144.277 144.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1940 0.000128 1024 360 1792 140160 9.00202 6.82598 137.598 209.085 362.612 362.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 800 6.4e-05 1024 240 1152 189440 36.499 13.5026 133.111 419.56 602.861 603.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1650 0.000512 2048 190 256 36160 3.46931 28.7056 104.731 136.949 137.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 0.000512 1024 200 768 23040 2.4192 1.63654 11.1996 51.9081 67.2626 67.3568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 270 0.000128 4096 55 3456 43520 60.8304 28.289 340.928 832.457 1262.64 1262.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 410 6.4e-05 512 60 384 143360 23.6178 6.62083 18.6269 206.455 255.532 255.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 820 0.000128 2048 170 4736 119040 23.3854 14.3258 634.655 416.312 1088.81 1088.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 780 6.4e-05 1024 310 4352 153600 45.3843 13.3492 388.266 412.697 859.932 860.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1170 6.4e-05 512 240 384 233472 15.3566 6.63594 29.7051 206.474 258.357 258.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1700 0.000256 1024 380 896 66816 4.54016 3.40221 29.5619 104.502 142.109 142.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1940 0.000128 1024 360 1792 140544 9.0385 6.82976 127.505 209.624 353.096 353.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 800 6.4e-05 1024 240 1152 184320 36.2225 13.3182 119.927 412.685 582.339 582.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1650 0.000512 2048 190 256 36096 3.46931 28.7775 104.635 136.926 136.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 0.000512 1024 200 768 23040 2.42803 1.64432 10.3715 51.9453 66.4912 66.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 270 0.000128 4096 55 3456 44544 60.8876 28.3022 325.497 833.933 1248.76 1248.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 410 6.4e-05 512 60 384 147456 23.32 6.61398 17.527 206.457 254.127 254.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 820 0.000128 2048 170 4736 118272 23.5561 14.366 581.331 417.049 1036.43 1036.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 780 6.4e-05 1024 310 4352 147456 46.3356 13.3559 345.217 412.703 817.833 818.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1170 6.4e-05 512 240 384 236544 15.2394 6.64912 28.049 207.086 257.213 257.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1700 0.000256 1024 380 896 66304 4.51037 3.37773 30.0748 103.768 141.831 141.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1940 0.000128 1024 360 1792 140672 9.04086 6.83213 120.477 209.496 345.945 346.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 800 6.4e-05 1024 240 1152 186368 36.1363 13.3528 114.833 413.758 578.261 578.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1650 0.000512 2048 190 256 36064 3.4695 28.585 104.547 136.644 136.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 0.000512 1024 200 768 22400 2.45046 1.65037 9.99674 52.1182 66.314 66.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 270 0.000128 4096 55 3456 44800 60.9303 28.3339 307.286 837.531 1234.21 1234.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 410 6.4e-05 512 60 384 143360 22.9612 6.5647 16.7243 202.187 248.645 248.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 820 0.000128 2048 170 4736 120064 23.4927 14.3196 555.178 418.84 1011.96 1012.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 780 6.4e-05 1024 310 4352 143360 45.7416 13.2298 316.538 404.157 779.896 780.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1170 6.4e-05 512 240 384 237568 15.5077 6.724 26.9178 209.263 258.604 258.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1700 0.000256 1024 380 896 66560 4.5576 3.41197 28.2844 104.925 141.279 141.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1940 0.000128 1024 360 1792 140288 9.04202 6.82845 114.268 209.361 339.603 339.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 800 6.4e-05 1024 240 1152 188416 36.5299 13.4902 108.776 418.259 577.24 577.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1650 0.000512 2048 190 256 36096 3.47366 28.9034 104.818 137.237 137.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 0.000512 1024 200 768 22528 2.40646 1.61894 8.5248 51.3452 63.995 64.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 270 0.000128 4096 55 3456 45056 60.9323 28.32 294.212 837.137 1220.73 1220.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 410 6.4e-05 512 60 384 147456 23.8386 6.70752 16.9023 209.246 256.9 257.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 820 0.000128 2048 170 4736 118784 23.6047 14.336 523.591 418.585 980.248 980.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 780 6.4e-05 1024 310 4352 147456 47.1787 13.4864 309.406 418.278 788.584 788.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1170 6.4e-05 512 240 420 250880 14.516 6.65197 100.19 207.004 328.554 328.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1700 0.000256 1024 380 840 65408 4.54413 3.37997 86.6981 103.865 198.587 198.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1940 0.000128 1024 360 1740 142464 8.99786 6.85123 106.853 209.475 332.274 332.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 800 6.4e-05 1024 240 1200 200704 34.4453 13.355 127.065 413.74 588.789 588.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 0.000512 2048 190 240 36288 3.48186 26.3249 104.761 135.086 135.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 750 0.000512 1024 200 780 25088 2.39814 1.64672 35.6201 52.1195 91.8856 91.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 270 0.000128 4096 55 3360 50176 60.031 28.3525 1387.84 837.495 2313.86 2313.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 410 6.4e-05 512 60 360 172032 20.8849 6.56179 62.8494 202.171 292.681 292.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 820 0.000128 2048 170 4740 120064 23.4876 14.4227 511.229 418.922 968.187 968.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 780 6.4e-05 1024 310 4320 143360 45.7683 13.2317 289.771 404.135 753.116 753.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1170 6.4e-05 512 240 384 243712 14.8769 6.65088 89.0643 207 317.786 317.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1700 0.000256 1024 380 832 67200 4.48912 3.38109 25.6838 103.848 137.501 137.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1940 0.000128 1024 360 1792 141568 9.01686 6.83616 106.868 209.478 332.3 332.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 800 6.4e-05 1024 240 1152 200704 34.4145 13.355 108.23 413.741 569.923 570.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1650 0.000512 2048 190 256 36064 3.47536 26.7322 104.54 134.792 134.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 750 0.000512 1024 200 768 24192 2.41037 1.64755 33.6249 52.1123 89.8967 89.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 270 0.000128 4096 55 3392 50176 60.0028 28.344 1221.22 837.488 2147.19 2147.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 410 6.4e-05 512 60 384 172032 20.9094 6.95299 54.4298 202.172 284.679 284.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 820 0.000128 2048 170 4736 120064 23.4846 14.3338 499.064 419.015 956.026 956.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 780 6.4e-05 1024 310 4352 143360 45.7646 13.2374 283.058 404.24 746.512 746.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1170 6.4e-05 512 240 400 250880 14.1868 6.60406 95.319 204.837 321.138 321.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1700 0.000256 1024 380 800 67200 4.53574 3.39763 25.8021 104.359 138.197 138.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1940 0.000128 1024 360 1750 141120 9.06445 6.84032 107.979 209.463 333.445 333.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 800 6.4e-05 1024 240 1150 188160 35.3826 13.2833 104.279 409.397 562.528 562.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1650 0.000512 2048 190 250 36120 3.47546 26.9759 104.774 135.268 135.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 750 0.000512 1024 200 800 24640 2.38954 1.62672 37.0296 51.6379 92.7836 92.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 270 0.000128 4096 55 3350 49280 60.1358 28.3549 1390.22 831.387 2310.24 2310.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 410 6.4e-05 512 60 350 179200 20.8219 6.59136 63.6991 204.81 296.139 296.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 820 0.000128 2048 170 4700 118720 23.5137 14.3176 505.681 415.886 959.53 959.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 780 6.4e-05 1024 310 4350 143360 46.5195 13.2855 291.343 409.42 760.788 760.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1170 6.4e-05 512 240 384 241920 14.7124 7.35069 93.6656 204.638 320.565 320.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1700 0.000256 1024 380 816 67200 4.55648 3.39558 89.9289 104.254 202.235 202.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1940 0.000128 1024 360 1776 142240 9.03981 6.84067 108.588 209.252 333.823 333.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 800 6.4e-05 1024 240 1152 188160 35.3624 13.2888 117.399 409.007 575.252 575.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 0.000512 2048 190 240 36120 3.4616 25.8219 104.393 133.739 133.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 750 0.000512 1024 200 768 24640 2.39843 1.63021 36.7276 51.5869 92.4449 92.5409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 270 0.000128 4096 55 3360 49280 60.1608 28.3279 1368.18 830.589 2287.4 2287.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 410 6.4e-05 512 60 384 179200 20.8126 6.59046 67.9437 204.614 300.181 300.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 820 0.000128 2048 170 4704 118720 23.5166 14.3916 504.445 415.983 958.47 958.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 780 6.4e-05 1024 310 4320 143360 46.5367 13.2879 289.551 409.083 758.68 758.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1170 6.4e-05 512 240 384 253952 14.643 6.72128 92.2535 209.008 322.823 322.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1700 0.000256 1024 380 800 68608 4.5256 3.40445 97.0663 104.768 209.868 209.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1940 0.000128 1024 360 1760 141824 9.00163 6.8345 123.038 209.019 347.996 348.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 800 6.4e-05 1024 240 1152 200704 35.0032 13.4876 137.776 417.738 604.193 604.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 0.000512 2048 190 256 36224 3.49888 26.8601 104.715 135.117 135.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 750 0.000512 1024 200 768 25600 2.40922 1.67139 36.102 52.5051 92.7861 92.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 270 0.000128 4096 55 3360 51200 59.869 28.3217 1398.28 835.629 2322.23 2322.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 410 6.4e-05 512 60 352 204800 19.5228 6.71082 69.7126 208.974 305.134 305.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 820 0.000128 2048 170 4704 120832 23.388 14.3771 586.255 418.652 1042.81 1042.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 780 6.4e-05 1024 310 4320 163840 44.8976 13.4861 375.284 417.753 851.637 851.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1170 6.4e-05 512 240 384 245760 14.6337 6.64166 122.891 206.661 351.021 351.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1700 0.000256 1024 380 800 67200 4.48474 3.38384 42.9124 103.857 154.742 154.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1940 0.000128 1024 360 1760 140160 9.04938 6.82957 185.401 209.49 410.87 410.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 800 6.4e-05 1024 240 1152 199680 34.4137 13.4245 189.283 413.063 650.366 650.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1650 0.000512 2048 190 256 35520 3.4345 39.4854 103.858 146.82 146.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 0.000512 1024 200 768 24960 2.40509 1.66157 41.2523 52.3272 97.7437 97.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 270 0.000128 4096 55 3360 46080 59.8538 28.237 632.835 827.232 1548.29 1548.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 410 6.4e-05 512 60 352 184320 20.6019 6.6257 75.854 206.636 309.93 310.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 820 0.000128 2048 170 4704 119040 23.1765 14.2714 873.441 413.693 1324.71 1324.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 780 6.4e-05 1024 310 4320 153600 45.4308 13.3243 535.217 413.08 1007.27 1007.44
