;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-29
	JMZ 210, 60
	JMZ 210, 60
	ADD <10, -10
	SUB #760, @30
	SUB #760, @30
	SLT 0, 0
	DJN 206, 100
	ADD 0, 0
	DJN 206, 100
	SUB #760, @30
	SUB 0, 402
	SUB @121, 106
	CMP -6, 3
	SUB @121, 106
	SUB <10, -10
	SUB 0, 0
	SUB <10, -10
	SUB 0, 402
	SPL <-0, <88
	SUB #0, -2
	SLT 206, 100
	ADD #270, <1
	SPL 0, -2
	SPL <-0, <88
	SUB <10, -10
	SUB <10, -10
	MOV 870, 720
	DJN 206, 100
	SUB 300, 90
	MOV -1, <99
	JMZ 210, 60
	JMZ 210, 60
	JMZ 210, 60
	SUB 300, 90
	SUB #760, @30
	SLT 20, @12
	SUB 0, 0
	SUB @3, 0
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-22
	JMN <121, @106
	SPL 0, <-22
	MOV -7, <-20
	DJN -1, @-20
