[View]
Entity=All-Verilog
Architecture=
TopLevelType=5
[file:.\src\bit_cpu.v]
Enabled=1
[file:.\src\central_unit.v]
Enabled=1
[file:.\src\central_unit_TestBench.v]
Enabled=1
[file:.\src\data_word_memory.v]
Enabled=1
[file:.\src\de_mux.v]
Enabled=1
[file:.\src\DMA_ch_testBench.v]
Enabled=1
[file:.\src\DMA_channel.v]
Enabled=1
[file:.\src\image_fifo.v]
Enabled=1
[file:.\src\image_memory.v]
Enabled=1
[file:.\src\mplc_logic_il.v]
Enabled=1
[file:.\src\program_bit_memory.v]
Enabled=1
[file:.\src\program_word_memory.v]
Enabled=1
[file:.\src\scheduler_fifo.v]
Enabled=1
[file:.\src\semafor.v]
Enabled=1
[file:.\src\semafor_bit_memory.v]
Enabled=1
[file:.\src\semafor_unit.v]
Enabled=1
[file:.\src\system_control.v]
Enabled=1
[file:.\src\system_control_TestBench.v]
Enabled=1
[file:.\src\word_cpu.v]
Enabled=1
