# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab2 {C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:29 on Oct 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab2" C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 15:07:29 on Oct 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab2 {C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:29 on Oct 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Anna/Documents/ee_371/ee_371/lab2" C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv 
# -- Compiling module task1
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 15:07:29 on Oct 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.task1_tb -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.task1_tb -Lf altera_mf_ver 
# Start time: 15:07:52 on Oct 05,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/task1_tb/address
add wave -position end  sim:/task1_tb/clk
add wave -position end  sim:/task1_tb/wren
add wave -position end  sim:/task1_tb/data
add wave -position end  sim:/task1_tb/q
run -all
# ** Note: $stop    : C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv(99)
#    Time: 2250 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv line 99
# End time: 15:17:32 on Oct 05,2023, Elapsed time: 0:09:40
# Errors: 0, Warnings: 0
