Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct 30 13:09:36 2023
| Host         : co2050-22.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_control_sets -verbose -file staged_mac_control_sets_placed.rpt
| Design       : staged_mac
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |             185 |           59 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------+-----------------------------+------------------+----------------+--------------+
|   Clock Signal  |       Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------+-----------------------------+------------------+----------------+--------------+
|  ACLK_IBUF_BUFG |                           | FSM_onehot_state[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  ACLK_IBUF_BUFG | S_MULT_OUTPUT[16]_i_1_n_0 |                             |                9 |             34 |         3.78 |
|  ACLK_IBUF_BUFG | S_ACCUMULATE_OUTPUT       | FSM_onehot_state[3]_i_1_n_0 |               16 |             64 |         4.00 |
|  ACLK_IBUF_BUFG | SD_AXIS_TREADY_i_1_n_0    |                             |               24 |             75 |         3.12 |
|  ACLK_IBUF_BUFG | S_AXIS_TREADY             |                             |               26 |             76 |         2.92 |
+-----------------+---------------------------+-----------------------------+------------------+----------------+--------------+


