
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//_sha512.cpython-38-aarch64-linux-gnu.so_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000e10 <.init>:
 e10:	stp	x29, x30, [sp, #-16]!
 e14:	mov	x29, sp
 e18:	bl	f80 <_Py_strhex@plt+0x10>
 e1c:	ldp	x29, x30, [sp], #16
 e20:	ret

Disassembly of section .plt:

0000000000000e30 <memcpy@plt-0x20>:
 e30:	stp	x16, x30, [sp, #-16]!
 e34:	adrp	x16, 17000 <PyInit__sha512@@Base+0x10374>
 e38:	ldr	x17, [x16, #4088]
 e3c:	add	x16, x16, #0xff8
 e40:	br	x17
 e44:	nop
 e48:	nop
 e4c:	nop

0000000000000e50 <memcpy@plt>:
 e50:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 e54:	ldr	x17, [x16]
 e58:	add	x16, x16, #0x0
 e5c:	br	x17

0000000000000e60 <PyBuffer_Release@plt>:
 e60:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 e64:	ldr	x17, [x16, #8]
 e68:	add	x16, x16, #0x8
 e6c:	br	x17

0000000000000e70 <__cxa_finalize@plt>:
 e70:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 e74:	ldr	x17, [x16, #16]
 e78:	add	x16, x16, #0x10
 e7c:	br	x17

0000000000000e80 <PyBytes_FromStringAndSize@plt>:
 e80:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 e84:	ldr	x17, [x16, #24]
 e88:	add	x16, x16, #0x18
 e8c:	br	x17

0000000000000e90 <_Py_Dealloc@plt>:
 e90:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 e94:	ldr	x17, [x16, #32]
 e98:	add	x16, x16, #0x20
 e9c:	br	x17

0000000000000ea0 <_PyArg_UnpackKeywords@plt>:
 ea0:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 ea4:	ldr	x17, [x16, #40]
 ea8:	add	x16, x16, #0x28
 eac:	br	x17

0000000000000eb0 <PyErr_SetString@plt>:
 eb0:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 eb4:	ldr	x17, [x16, #48]
 eb8:	add	x16, x16, #0x30
 ebc:	br	x17

0000000000000ec0 <memset@plt>:
 ec0:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 ec4:	ldr	x17, [x16, #56]
 ec8:	add	x16, x16, #0x38
 ecc:	br	x17

0000000000000ed0 <PyObject_Free@plt>:
 ed0:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 ed4:	ldr	x17, [x16, #64]
 ed8:	add	x16, x16, #0x40
 edc:	br	x17

0000000000000ee0 <PyType_Ready@plt>:
 ee0:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 ee4:	ldr	x17, [x16, #72]
 ee8:	add	x16, x16, #0x48
 eec:	br	x17

0000000000000ef0 <PyLong_FromLong@plt>:
 ef0:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 ef4:	ldr	x17, [x16, #80]
 ef8:	add	x16, x16, #0x50
 efc:	br	x17

0000000000000f00 <__gmon_start__@plt>:
 f00:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f04:	ldr	x17, [x16, #88]
 f08:	add	x16, x16, #0x58
 f0c:	br	x17

0000000000000f10 <PyErr_Occurred@plt>:
 f10:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f14:	ldr	x17, [x16, #96]
 f18:	add	x16, x16, #0x60
 f1c:	br	x17

0000000000000f20 <PyModule_Create2@plt>:
 f20:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f24:	ldr	x17, [x16, #104]
 f28:	add	x16, x16, #0x68
 f2c:	br	x17

0000000000000f30 <PyObject_GetBuffer@plt>:
 f30:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f34:	ldr	x17, [x16, #112]
 f38:	add	x16, x16, #0x70
 f3c:	br	x17

0000000000000f40 <_PyObject_New@plt>:
 f40:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f44:	ldr	x17, [x16, #120]
 f48:	add	x16, x16, #0x78
 f4c:	br	x17

0000000000000f50 <PyModule_AddObject@plt>:
 f50:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f54:	ldr	x17, [x16, #128]
 f58:	add	x16, x16, #0x80
 f5c:	br	x17

0000000000000f60 <PyUnicode_FromStringAndSize@plt>:
 f60:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f64:	ldr	x17, [x16, #136]
 f68:	add	x16, x16, #0x88
 f6c:	br	x17

0000000000000f70 <_Py_strhex@plt>:
 f70:	adrp	x16, 18000 <memcpy@GLIBC_2.17>
 f74:	ldr	x17, [x16, #144]
 f78:	add	x16, x16, #0x90
 f7c:	br	x17

Disassembly of section .text:

0000000000000f80 <PyInit__sha512@@Base-0x5d0c>:
     f80:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
     f84:	ldr	x0, [x0, #4040]
     f88:	cbz	x0, f90 <_Py_strhex@plt+0x20>
     f8c:	b	f00 <__gmon_start__@plt>
     f90:	ret
     f94:	stp	x29, x30, [sp, #-32]!
     f98:	mov	x29, sp
     f9c:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
     fa0:	add	x0, x0, #0x690
     fa4:	str	x0, [sp, #24]
     fa8:	ldr	x0, [sp, #24]
     fac:	str	x0, [sp, #24]
     fb0:	ldr	x1, [sp, #24]
     fb4:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
     fb8:	add	x0, x0, #0x690
     fbc:	cmp	x1, x0
     fc0:	b.eq	ff8 <_Py_strhex@plt+0x88>  // b.none
     fc4:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
     fc8:	ldr	x0, [x0, #4008]
     fcc:	str	x0, [sp, #16]
     fd0:	ldr	x0, [sp, #16]
     fd4:	str	x0, [sp, #16]
     fd8:	ldr	x0, [sp, #16]
     fdc:	cmp	x0, #0x0
     fe0:	b.eq	ffc <_Py_strhex@plt+0x8c>  // b.none
     fe4:	ldr	x1, [sp, #16]
     fe8:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
     fec:	add	x0, x0, #0x690
     ff0:	blr	x1
     ff4:	b	ffc <_Py_strhex@plt+0x8c>
     ff8:	nop
     ffc:	ldp	x29, x30, [sp], #32
    1000:	ret
    1004:	stp	x29, x30, [sp, #-48]!
    1008:	mov	x29, sp
    100c:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    1010:	add	x0, x0, #0x690
    1014:	str	x0, [sp, #40]
    1018:	ldr	x0, [sp, #40]
    101c:	str	x0, [sp, #40]
    1020:	ldr	x1, [sp, #40]
    1024:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    1028:	add	x0, x0, #0x690
    102c:	sub	x0, x1, x0
    1030:	asr	x0, x0, #3
    1034:	lsr	x1, x0, #63
    1038:	add	x0, x1, x0
    103c:	asr	x0, x0, #1
    1040:	str	x0, [sp, #32]
    1044:	ldr	x0, [sp, #32]
    1048:	cmp	x0, #0x0
    104c:	b.eq	1088 <_Py_strhex@plt+0x118>  // b.none
    1050:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    1054:	ldr	x0, [x0, #4064]
    1058:	str	x0, [sp, #24]
    105c:	ldr	x0, [sp, #24]
    1060:	str	x0, [sp, #24]
    1064:	ldr	x0, [sp, #24]
    1068:	cmp	x0, #0x0
    106c:	b.eq	108c <_Py_strhex@plt+0x11c>  // b.none
    1070:	ldr	x2, [sp, #24]
    1074:	ldr	x1, [sp, #32]
    1078:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    107c:	add	x0, x0, #0x690
    1080:	blr	x2
    1084:	b	108c <_Py_strhex@plt+0x11c>
    1088:	nop
    108c:	ldp	x29, x30, [sp], #48
    1090:	ret
    1094:	stp	x29, x30, [sp, #-16]!
    1098:	mov	x29, sp
    109c:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    10a0:	add	x0, x0, #0x690
    10a4:	ldrb	w0, [x0]
    10a8:	and	x0, x0, #0xff
    10ac:	cmp	x0, #0x0
    10b0:	b.ne	10ec <_Py_strhex@plt+0x17c>  // b.any
    10b4:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    10b8:	ldr	x0, [x0, #4016]
    10bc:	cmp	x0, #0x0
    10c0:	b.eq	10d4 <_Py_strhex@plt+0x164>  // b.none
    10c4:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    10c8:	add	x0, x0, #0x98
    10cc:	ldr	x0, [x0]
    10d0:	bl	e70 <__cxa_finalize@plt>
    10d4:	bl	f94 <_Py_strhex@plt+0x24>
    10d8:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    10dc:	add	x0, x0, #0x690
    10e0:	mov	w1, #0x1                   	// #1
    10e4:	strb	w1, [x0]
    10e8:	b	10f0 <_Py_strhex@plt+0x180>
    10ec:	nop
    10f0:	ldp	x29, x30, [sp], #16
    10f4:	ret
    10f8:	stp	x29, x30, [sp, #-16]!
    10fc:	mov	x29, sp
    1100:	bl	1004 <_Py_strhex@plt+0x94>
    1104:	nop
    1108:	ldp	x29, x30, [sp], #16
    110c:	ret
    1110:	sub	sp, sp, #0x10
    1114:	str	x0, [sp, #8]
    1118:	ldr	x0, [sp, #8]
    111c:	ldr	x0, [x0]
    1120:	add	x1, x0, #0x1
    1124:	ldr	x0, [sp, #8]
    1128:	str	x1, [x0]
    112c:	nop
    1130:	add	sp, sp, #0x10
    1134:	ret
    1138:	stp	x29, x30, [sp, #-48]!
    113c:	mov	x29, sp
    1140:	str	x0, [sp, #40]
    1144:	str	w1, [sp, #36]
    1148:	str	x2, [sp, #24]
    114c:	ldr	x0, [sp, #24]
    1150:	ldr	x0, [x0]
    1154:	sub	x1, x0, #0x1
    1158:	ldr	x0, [sp, #24]
    115c:	str	x1, [x0]
    1160:	ldr	x0, [sp, #24]
    1164:	ldr	x0, [x0]
    1168:	cmp	x0, #0x0
    116c:	b.ne	1178 <_Py_strhex@plt+0x208>  // b.any
    1170:	ldr	x0, [sp, #24]
    1174:	bl	e90 <_Py_Dealloc@plt>
    1178:	nop
    117c:	ldp	x29, x30, [sp], #48
    1180:	ret
    1184:	stp	x29, x30, [sp, #-32]!
    1188:	mov	x29, sp
    118c:	str	x0, [sp, #24]
    1190:	str	x1, [sp, #16]
    1194:	ldr	x0, [sp, #24]
    1198:	bl	6690 <_Py_strhex@plt+0x5720>
    119c:	ldp	x29, x30, [sp], #32
    11a0:	ret
    11a4:	stp	x29, x30, [sp, #-32]!
    11a8:	mov	x29, sp
    11ac:	str	x0, [sp, #24]
    11b0:	str	x1, [sp, #16]
    11b4:	ldr	x0, [sp, #24]
    11b8:	bl	6704 <_Py_strhex@plt+0x5794>
    11bc:	ldp	x29, x30, [sp], #32
    11c0:	ret
    11c4:	stp	x29, x30, [sp, #-32]!
    11c8:	mov	x29, sp
    11cc:	str	x0, [sp, #24]
    11d0:	str	x1, [sp, #16]
    11d4:	ldr	x0, [sp, #24]
    11d8:	bl	6748 <_Py_strhex@plt+0x57d8>
    11dc:	ldp	x29, x30, [sp], #32
    11e0:	ret
    11e4:	sub	sp, sp, #0x60
    11e8:	stp	x29, x30, [sp, #16]
    11ec:	add	x29, sp, #0x10
    11f0:	str	x0, [sp, #56]
    11f4:	str	x1, [sp, #48]
    11f8:	str	x2, [sp, #40]
    11fc:	str	x3, [sp, #32]
    1200:	str	xzr, [sp, #88]
    1204:	ldr	x0, [sp, #32]
    1208:	cmp	x0, #0x0
    120c:	b.eq	121c <_Py_strhex@plt+0x2ac>  // b.none
    1210:	ldr	x0, [sp, #32]
    1214:	ldr	x0, [x0, #16]
    1218:	b	1220 <_Py_strhex@plt+0x2b0>
    121c:	mov	x0, #0x0                   	// #0
    1220:	ldr	x1, [sp, #40]
    1224:	add	x0, x0, x1
    1228:	str	x0, [sp, #72]
    122c:	str	xzr, [sp, #80]
    1230:	ldr	x0, [sp, #32]
    1234:	cmp	x0, #0x0
    1238:	b.ne	1260 <_Py_strhex@plt+0x2f0>  // b.any
    123c:	ldr	x0, [sp, #40]
    1240:	cmp	x0, #0x0
    1244:	b.lt	1260 <_Py_strhex@plt+0x2f0>  // b.tstop
    1248:	ldr	x0, [sp, #40]
    124c:	cmp	x0, #0x1
    1250:	b.gt	1260 <_Py_strhex@plt+0x2f0>
    1254:	ldr	x0, [sp, #48]
    1258:	cmp	x0, #0x0
    125c:	b.ne	1294 <_Py_strhex@plt+0x324>  // b.any
    1260:	add	x0, sp, #0x40
    1264:	str	x0, [sp]
    1268:	mov	w7, #0x0                   	// #0
    126c:	mov	w6, #0x1                   	// #1
    1270:	mov	w5, #0x0                   	// #0
    1274:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    1278:	add	x4, x0, #0x610
    127c:	ldr	x3, [sp, #32]
    1280:	mov	x2, #0x0                   	// #0
    1284:	ldr	x1, [sp, #40]
    1288:	ldr	x0, [sp, #48]
    128c:	bl	ea0 <_PyArg_UnpackKeywords@plt>
    1290:	b	1298 <_Py_strhex@plt+0x328>
    1294:	ldr	x0, [sp, #48]
    1298:	str	x0, [sp, #48]
    129c:	ldr	x0, [sp, #48]
    12a0:	cmp	x0, #0x0
    12a4:	b.eq	12dc <_Py_strhex@plt+0x36c>  // b.none
    12a8:	ldr	x0, [sp, #72]
    12ac:	cmp	x0, #0x0
    12b0:	b.eq	12c4 <_Py_strhex@plt+0x354>  // b.none
    12b4:	ldr	x0, [sp, #48]
    12b8:	ldr	x0, [x0]
    12bc:	str	x0, [sp, #80]
    12c0:	b	12c8 <_Py_strhex@plt+0x358>
    12c4:	nop
    12c8:	ldr	x1, [sp, #80]
    12cc:	ldr	x0, [sp, #56]
    12d0:	bl	692c <_Py_strhex@plt+0x59bc>
    12d4:	str	x0, [sp, #88]
    12d8:	b	12e0 <_Py_strhex@plt+0x370>
    12dc:	nop
    12e0:	ldr	x0, [sp, #88]
    12e4:	ldp	x29, x30, [sp, #16]
    12e8:	add	sp, sp, #0x60
    12ec:	ret
    12f0:	sub	sp, sp, #0x60
    12f4:	stp	x29, x30, [sp, #16]
    12f8:	add	x29, sp, #0x10
    12fc:	str	x0, [sp, #56]
    1300:	str	x1, [sp, #48]
    1304:	str	x2, [sp, #40]
    1308:	str	x3, [sp, #32]
    130c:	str	xzr, [sp, #88]
    1310:	ldr	x0, [sp, #32]
    1314:	cmp	x0, #0x0
    1318:	b.eq	1328 <_Py_strhex@plt+0x3b8>  // b.none
    131c:	ldr	x0, [sp, #32]
    1320:	ldr	x0, [x0, #16]
    1324:	b	132c <_Py_strhex@plt+0x3bc>
    1328:	mov	x0, #0x0                   	// #0
    132c:	ldr	x1, [sp, #40]
    1330:	add	x0, x0, x1
    1334:	str	x0, [sp, #72]
    1338:	str	xzr, [sp, #80]
    133c:	ldr	x0, [sp, #32]
    1340:	cmp	x0, #0x0
    1344:	b.ne	136c <_Py_strhex@plt+0x3fc>  // b.any
    1348:	ldr	x0, [sp, #40]
    134c:	cmp	x0, #0x0
    1350:	b.lt	136c <_Py_strhex@plt+0x3fc>  // b.tstop
    1354:	ldr	x0, [sp, #40]
    1358:	cmp	x0, #0x1
    135c:	b.gt	136c <_Py_strhex@plt+0x3fc>
    1360:	ldr	x0, [sp, #48]
    1364:	cmp	x0, #0x0
    1368:	b.ne	13a0 <_Py_strhex@plt+0x430>  // b.any
    136c:	add	x0, sp, #0x40
    1370:	str	x0, [sp]
    1374:	mov	w7, #0x0                   	// #0
    1378:	mov	w6, #0x1                   	// #1
    137c:	mov	w5, #0x0                   	// #0
    1380:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    1384:	add	x4, x0, #0x650
    1388:	ldr	x3, [sp, #32]
    138c:	mov	x2, #0x0                   	// #0
    1390:	ldr	x1, [sp, #40]
    1394:	ldr	x0, [sp, #48]
    1398:	bl	ea0 <_PyArg_UnpackKeywords@plt>
    139c:	b	13a4 <_Py_strhex@plt+0x434>
    13a0:	ldr	x0, [sp, #48]
    13a4:	str	x0, [sp, #48]
    13a8:	ldr	x0, [sp, #48]
    13ac:	cmp	x0, #0x0
    13b0:	b.eq	13e8 <_Py_strhex@plt+0x478>  // b.none
    13b4:	ldr	x0, [sp, #72]
    13b8:	cmp	x0, #0x0
    13bc:	b.eq	13d0 <_Py_strhex@plt+0x460>  // b.none
    13c0:	ldr	x0, [sp, #48]
    13c4:	ldr	x0, [x0]
    13c8:	str	x0, [sp, #80]
    13cc:	b	13d4 <_Py_strhex@plt+0x464>
    13d0:	nop
    13d4:	ldr	x1, [sp, #80]
    13d8:	ldr	x0, [sp, #56]
    13dc:	bl	6adc <_Py_strhex@plt+0x5b6c>
    13e0:	str	x0, [sp, #88]
    13e4:	b	13ec <_Py_strhex@plt+0x47c>
    13e8:	nop
    13ec:	ldr	x0, [sp, #88]
    13f0:	ldp	x29, x30, [sp, #16]
    13f4:	add	sp, sp, #0x60
    13f8:	ret
    13fc:	sub	sp, sp, #0x20
    1400:	str	x0, [sp, #8]
    1404:	str	w1, [sp, #4]
    1408:	ldrsw	x0, [sp, #4]
    140c:	lsr	x0, x0, #3
    1410:	str	w0, [sp, #4]
    1414:	b	14e8 <_Py_strhex@plt+0x578>
    1418:	ldr	x0, [sp, #8]
    141c:	ldr	x0, [x0]
    1420:	str	x0, [sp, #24]
    1424:	ldr	x0, [sp, #24]
    1428:	lsr	x0, x0, #56
    142c:	and	w1, w0, #0xff
    1430:	ldr	x0, [sp, #8]
    1434:	strb	w1, [x0]
    1438:	ldr	x0, [sp, #24]
    143c:	lsr	x1, x0, #48
    1440:	ldr	x0, [sp, #8]
    1444:	add	x0, x0, #0x1
    1448:	and	w1, w1, #0xff
    144c:	strb	w1, [x0]
    1450:	ldr	x0, [sp, #24]
    1454:	lsr	x1, x0, #40
    1458:	ldr	x0, [sp, #8]
    145c:	add	x0, x0, #0x2
    1460:	and	w1, w1, #0xff
    1464:	strb	w1, [x0]
    1468:	ldr	x0, [sp, #24]
    146c:	lsr	x1, x0, #32
    1470:	ldr	x0, [sp, #8]
    1474:	add	x0, x0, #0x3
    1478:	and	w1, w1, #0xff
    147c:	strb	w1, [x0]
    1480:	ldr	x0, [sp, #24]
    1484:	lsr	x1, x0, #24
    1488:	ldr	x0, [sp, #8]
    148c:	add	x0, x0, #0x4
    1490:	and	w1, w1, #0xff
    1494:	strb	w1, [x0]
    1498:	ldr	x0, [sp, #24]
    149c:	lsr	x1, x0, #16
    14a0:	ldr	x0, [sp, #8]
    14a4:	add	x0, x0, #0x5
    14a8:	and	w1, w1, #0xff
    14ac:	strb	w1, [x0]
    14b0:	ldr	x0, [sp, #24]
    14b4:	lsr	x1, x0, #8
    14b8:	ldr	x0, [sp, #8]
    14bc:	add	x0, x0, #0x6
    14c0:	and	w1, w1, #0xff
    14c4:	strb	w1, [x0]
    14c8:	ldr	x0, [sp, #8]
    14cc:	add	x0, x0, #0x7
    14d0:	ldr	x1, [sp, #24]
    14d4:	and	w1, w1, #0xff
    14d8:	strb	w1, [x0]
    14dc:	ldr	x0, [sp, #8]
    14e0:	add	x0, x0, #0x8
    14e4:	str	x0, [sp, #8]
    14e8:	ldr	w0, [sp, #4]
    14ec:	sub	w1, w0, #0x1
    14f0:	str	w1, [sp, #4]
    14f4:	cmp	w0, #0x0
    14f8:	b.ne	1418 <_Py_strhex@plt+0x4a8>  // b.any
    14fc:	nop
    1500:	nop
    1504:	add	sp, sp, #0x20
    1508:	ret
    150c:	stp	x29, x30, [sp, #-32]!
    1510:	mov	x29, sp
    1514:	str	x0, [sp, #24]
    1518:	str	x1, [sp, #16]
    151c:	ldr	x0, [sp, #24]
    1520:	ldr	w1, [x0, #216]
    1524:	ldr	x0, [sp, #16]
    1528:	str	w1, [x0, #216]
    152c:	ldr	x0, [sp, #24]
    1530:	ldr	w1, [x0, #220]
    1534:	ldr	x0, [sp, #16]
    1538:	str	w1, [x0, #220]
    153c:	ldr	x0, [sp, #24]
    1540:	ldr	w1, [x0, #80]
    1544:	ldr	x0, [sp, #16]
    1548:	str	w1, [x0, #80]
    154c:	ldr	x0, [sp, #24]
    1550:	ldr	w1, [x0, #84]
    1554:	ldr	x0, [sp, #16]
    1558:	str	w1, [x0, #84]
    155c:	ldr	x0, [sp, #16]
    1560:	add	x3, x0, #0x10
    1564:	ldr	x0, [sp, #24]
    1568:	add	x0, x0, #0x10
    156c:	mov	x2, #0x40                  	// #64
    1570:	mov	x1, x0
    1574:	mov	x0, x3
    1578:	bl	e50 <memcpy@plt>
    157c:	ldr	x0, [sp, #16]
    1580:	add	x3, x0, #0x58
    1584:	ldr	x0, [sp, #24]
    1588:	add	x0, x0, #0x58
    158c:	mov	x2, #0x80                  	// #128
    1590:	mov	x1, x0
    1594:	mov	x0, x3
    1598:	bl	e50 <memcpy@plt>
    159c:	nop
    15a0:	ldp	x29, x30, [sp], #32
    15a4:	ret
    15a8:	sub	sp, sp, #0x300
    15ac:	stp	x29, x30, [sp]
    15b0:	mov	x29, sp
    15b4:	str	x0, [sp, #24]
    15b8:	ldr	x0, [sp, #24]
    15bc:	add	x1, x0, #0x58
    15c0:	add	x0, sp, #0x28
    15c4:	mov	x2, #0x80                  	// #128
    15c8:	bl	e50 <memcpy@plt>
    15cc:	add	x0, sp, #0x28
    15d0:	mov	w1, #0x80                  	// #128
    15d4:	bl	13fc <_Py_strhex@plt+0x48c>
    15d8:	mov	w0, #0x10                  	// #16
    15dc:	str	w0, [sp, #764]
    15e0:	b	16f4 <_Py_strhex@plt+0x784>
    15e4:	ldr	w0, [sp, #764]
    15e8:	sub	w0, w0, #0x2
    15ec:	sxtw	x0, w0
    15f0:	lsl	x0, x0, #3
    15f4:	add	x1, sp, #0x28
    15f8:	ldr	x0, [x1, x0]
    15fc:	ror	x1, x0, #19
    1600:	ldr	w0, [sp, #764]
    1604:	sub	w0, w0, #0x2
    1608:	sxtw	x0, w0
    160c:	lsl	x0, x0, #3
    1610:	add	x2, sp, #0x28
    1614:	ldr	x0, [x2, x0]
    1618:	ror	x0, x0, #61
    161c:	eor	x1, x1, x0
    1620:	ldr	w0, [sp, #764]
    1624:	sub	w0, w0, #0x2
    1628:	sxtw	x0, w0
    162c:	lsl	x0, x0, #3
    1630:	add	x2, sp, #0x28
    1634:	ldr	x0, [x2, x0]
    1638:	lsr	x0, x0, #6
    163c:	eor	x1, x1, x0
    1640:	ldr	w0, [sp, #764]
    1644:	sub	w0, w0, #0x7
    1648:	sxtw	x0, w0
    164c:	lsl	x0, x0, #3
    1650:	add	x2, sp, #0x28
    1654:	ldr	x0, [x2, x0]
    1658:	add	x1, x1, x0
    165c:	ldr	w0, [sp, #764]
    1660:	sub	w0, w0, #0xf
    1664:	sxtw	x0, w0
    1668:	lsl	x0, x0, #3
    166c:	add	x2, sp, #0x28
    1670:	ldr	x0, [x2, x0]
    1674:	ror	x2, x0, #1
    1678:	ldr	w0, [sp, #764]
    167c:	sub	w0, w0, #0xf
    1680:	sxtw	x0, w0
    1684:	lsl	x0, x0, #3
    1688:	add	x3, sp, #0x28
    168c:	ldr	x0, [x3, x0]
    1690:	ror	x0, x0, #8
    1694:	eor	x2, x2, x0
    1698:	ldr	w0, [sp, #764]
    169c:	sub	w0, w0, #0xf
    16a0:	sxtw	x0, w0
    16a4:	lsl	x0, x0, #3
    16a8:	add	x3, sp, #0x28
    16ac:	ldr	x0, [x3, x0]
    16b0:	lsr	x0, x0, #7
    16b4:	eor	x0, x2, x0
    16b8:	add	x1, x1, x0
    16bc:	ldr	w0, [sp, #764]
    16c0:	sub	w0, w0, #0x10
    16c4:	sxtw	x0, w0
    16c8:	lsl	x0, x0, #3
    16cc:	add	x2, sp, #0x28
    16d0:	ldr	x0, [x2, x0]
    16d4:	add	x2, x1, x0
    16d8:	ldrsw	x0, [sp, #764]
    16dc:	lsl	x0, x0, #3
    16e0:	add	x1, sp, #0x28
    16e4:	str	x2, [x1, x0]
    16e8:	ldr	w0, [sp, #764]
    16ec:	add	w0, w0, #0x1
    16f0:	str	w0, [sp, #764]
    16f4:	ldr	w0, [sp, #764]
    16f8:	cmp	w0, #0x4f
    16fc:	b.le	15e4 <_Py_strhex@plt+0x674>
    1700:	str	wzr, [sp, #764]
    1704:	b	1734 <_Py_strhex@plt+0x7c4>
    1708:	ldr	x0, [sp, #24]
    170c:	ldrsw	x1, [sp, #764]
    1710:	add	x1, x1, #0x2
    1714:	ldr	x2, [x0, x1, lsl #3]
    1718:	ldrsw	x0, [sp, #764]
    171c:	lsl	x0, x0, #3
    1720:	add	x1, sp, #0x2a8
    1724:	str	x2, [x1, x0]
    1728:	ldr	w0, [sp, #764]
    172c:	add	w0, w0, #0x1
    1730:	str	w0, [sp, #764]
    1734:	ldr	w0, [sp, #764]
    1738:	cmp	w0, #0x7
    173c:	b.le	1708 <_Py_strhex@plt+0x798>
    1740:	ldr	x1, [sp, #736]
    1744:	ldr	x0, [sp, #712]
    1748:	ror	x2, x0, #14
    174c:	ldr	x0, [sp, #712]
    1750:	ror	x0, x0, #18
    1754:	eor	x2, x2, x0
    1758:	ldr	x0, [sp, #712]
    175c:	ror	x0, x0, #41
    1760:	eor	x0, x2, x0
    1764:	add	x1, x1, x0
    1768:	ldr	x2, [sp, #728]
    176c:	ldr	x3, [sp, #712]
    1770:	ldr	x4, [sp, #720]
    1774:	ldr	x0, [sp, #728]
    1778:	eor	x0, x4, x0
    177c:	and	x0, x3, x0
    1780:	eor	x0, x2, x0
    1784:	add	x1, x1, x0
    1788:	ldr	x0, [sp, #40]
    178c:	add	x1, x1, x0
    1790:	mov	x0, #0xae22                	// #44578
    1794:	movk	x0, #0xd728, lsl #16
    1798:	movk	x0, #0x2f98, lsl #32
    179c:	movk	x0, #0x428a, lsl #48
    17a0:	add	x0, x1, x0
    17a4:	str	x0, [sp, #752]
    17a8:	ldr	x0, [sp, #680]
    17ac:	ror	x1, x0, #28
    17b0:	ldr	x0, [sp, #680]
    17b4:	ror	x0, x0, #34
    17b8:	eor	x1, x1, x0
    17bc:	ldr	x0, [sp, #680]
    17c0:	ror	x0, x0, #39
    17c4:	eor	x1, x1, x0
    17c8:	ldr	x2, [sp, #680]
    17cc:	ldr	x0, [sp, #688]
    17d0:	orr	x2, x2, x0
    17d4:	ldr	x0, [sp, #696]
    17d8:	and	x2, x2, x0
    17dc:	ldr	x3, [sp, #680]
    17e0:	ldr	x0, [sp, #688]
    17e4:	and	x0, x3, x0
    17e8:	orr	x0, x2, x0
    17ec:	add	x0, x1, x0
    17f0:	str	x0, [sp, #744]
    17f4:	ldr	x1, [sp, #704]
    17f8:	ldr	x0, [sp, #752]
    17fc:	add	x0, x1, x0
    1800:	str	x0, [sp, #704]
    1804:	ldr	x1, [sp, #752]
    1808:	ldr	x0, [sp, #744]
    180c:	add	x0, x1, x0
    1810:	str	x0, [sp, #736]
    1814:	ldr	x1, [sp, #728]
    1818:	ldr	x0, [sp, #704]
    181c:	ror	x2, x0, #14
    1820:	ldr	x0, [sp, #704]
    1824:	ror	x0, x0, #18
    1828:	eor	x2, x2, x0
    182c:	ldr	x0, [sp, #704]
    1830:	ror	x0, x0, #41
    1834:	eor	x0, x2, x0
    1838:	add	x1, x1, x0
    183c:	ldr	x2, [sp, #720]
    1840:	ldr	x3, [sp, #704]
    1844:	ldr	x4, [sp, #712]
    1848:	ldr	x0, [sp, #720]
    184c:	eor	x0, x4, x0
    1850:	and	x0, x3, x0
    1854:	eor	x0, x2, x0
    1858:	add	x1, x1, x0
    185c:	ldr	x0, [sp, #48]
    1860:	add	x1, x1, x0
    1864:	mov	x0, #0x65cd                	// #26061
    1868:	movk	x0, #0x23ef, lsl #16
    186c:	movk	x0, #0x4491, lsl #32
    1870:	movk	x0, #0x7137, lsl #48
    1874:	add	x0, x1, x0
    1878:	str	x0, [sp, #752]
    187c:	ldr	x0, [sp, #736]
    1880:	ror	x1, x0, #28
    1884:	ldr	x0, [sp, #736]
    1888:	ror	x0, x0, #34
    188c:	eor	x1, x1, x0
    1890:	ldr	x0, [sp, #736]
    1894:	ror	x0, x0, #39
    1898:	eor	x1, x1, x0
    189c:	ldr	x2, [sp, #736]
    18a0:	ldr	x0, [sp, #680]
    18a4:	orr	x2, x2, x0
    18a8:	ldr	x0, [sp, #688]
    18ac:	and	x2, x2, x0
    18b0:	ldr	x3, [sp, #736]
    18b4:	ldr	x0, [sp, #680]
    18b8:	and	x0, x3, x0
    18bc:	orr	x0, x2, x0
    18c0:	add	x0, x1, x0
    18c4:	str	x0, [sp, #744]
    18c8:	ldr	x1, [sp, #696]
    18cc:	ldr	x0, [sp, #752]
    18d0:	add	x0, x1, x0
    18d4:	str	x0, [sp, #696]
    18d8:	ldr	x1, [sp, #752]
    18dc:	ldr	x0, [sp, #744]
    18e0:	add	x0, x1, x0
    18e4:	str	x0, [sp, #728]
    18e8:	ldr	x1, [sp, #720]
    18ec:	ldr	x0, [sp, #696]
    18f0:	ror	x2, x0, #14
    18f4:	ldr	x0, [sp, #696]
    18f8:	ror	x0, x0, #18
    18fc:	eor	x2, x2, x0
    1900:	ldr	x0, [sp, #696]
    1904:	ror	x0, x0, #41
    1908:	eor	x0, x2, x0
    190c:	add	x1, x1, x0
    1910:	ldr	x2, [sp, #712]
    1914:	ldr	x3, [sp, #696]
    1918:	ldr	x4, [sp, #704]
    191c:	ldr	x0, [sp, #712]
    1920:	eor	x0, x4, x0
    1924:	and	x0, x3, x0
    1928:	eor	x0, x2, x0
    192c:	add	x1, x1, x0
    1930:	ldr	x0, [sp, #56]
    1934:	add	x1, x1, x0
    1938:	mov	x0, #0x3b2f                	// #15151
    193c:	movk	x0, #0xec4d, lsl #16
    1940:	movk	x0, #0xfbcf, lsl #32
    1944:	movk	x0, #0xb5c0, lsl #48
    1948:	add	x0, x1, x0
    194c:	str	x0, [sp, #752]
    1950:	ldr	x0, [sp, #728]
    1954:	ror	x1, x0, #28
    1958:	ldr	x0, [sp, #728]
    195c:	ror	x0, x0, #34
    1960:	eor	x1, x1, x0
    1964:	ldr	x0, [sp, #728]
    1968:	ror	x0, x0, #39
    196c:	eor	x1, x1, x0
    1970:	ldr	x2, [sp, #728]
    1974:	ldr	x0, [sp, #736]
    1978:	orr	x2, x2, x0
    197c:	ldr	x0, [sp, #680]
    1980:	and	x2, x2, x0
    1984:	ldr	x3, [sp, #728]
    1988:	ldr	x0, [sp, #736]
    198c:	and	x0, x3, x0
    1990:	orr	x0, x2, x0
    1994:	add	x0, x1, x0
    1998:	str	x0, [sp, #744]
    199c:	ldr	x1, [sp, #688]
    19a0:	ldr	x0, [sp, #752]
    19a4:	add	x0, x1, x0
    19a8:	str	x0, [sp, #688]
    19ac:	ldr	x1, [sp, #752]
    19b0:	ldr	x0, [sp, #744]
    19b4:	add	x0, x1, x0
    19b8:	str	x0, [sp, #720]
    19bc:	ldr	x1, [sp, #712]
    19c0:	ldr	x0, [sp, #688]
    19c4:	ror	x2, x0, #14
    19c8:	ldr	x0, [sp, #688]
    19cc:	ror	x0, x0, #18
    19d0:	eor	x2, x2, x0
    19d4:	ldr	x0, [sp, #688]
    19d8:	ror	x0, x0, #41
    19dc:	eor	x0, x2, x0
    19e0:	add	x1, x1, x0
    19e4:	ldr	x2, [sp, #704]
    19e8:	ldr	x3, [sp, #688]
    19ec:	ldr	x4, [sp, #696]
    19f0:	ldr	x0, [sp, #704]
    19f4:	eor	x0, x4, x0
    19f8:	and	x0, x3, x0
    19fc:	eor	x0, x2, x0
    1a00:	add	x1, x1, x0
    1a04:	ldr	x0, [sp, #64]
    1a08:	add	x1, x1, x0
    1a0c:	mov	x0, #0xdbbc                	// #56252
    1a10:	movk	x0, #0x8189, lsl #16
    1a14:	movk	x0, #0xdba5, lsl #32
    1a18:	movk	x0, #0xe9b5, lsl #48
    1a1c:	add	x0, x1, x0
    1a20:	str	x0, [sp, #752]
    1a24:	ldr	x0, [sp, #720]
    1a28:	ror	x1, x0, #28
    1a2c:	ldr	x0, [sp, #720]
    1a30:	ror	x0, x0, #34
    1a34:	eor	x1, x1, x0
    1a38:	ldr	x0, [sp, #720]
    1a3c:	ror	x0, x0, #39
    1a40:	eor	x1, x1, x0
    1a44:	ldr	x2, [sp, #720]
    1a48:	ldr	x0, [sp, #728]
    1a4c:	orr	x2, x2, x0
    1a50:	ldr	x0, [sp, #736]
    1a54:	and	x2, x2, x0
    1a58:	ldr	x3, [sp, #720]
    1a5c:	ldr	x0, [sp, #728]
    1a60:	and	x0, x3, x0
    1a64:	orr	x0, x2, x0
    1a68:	add	x0, x1, x0
    1a6c:	str	x0, [sp, #744]
    1a70:	ldr	x1, [sp, #680]
    1a74:	ldr	x0, [sp, #752]
    1a78:	add	x0, x1, x0
    1a7c:	str	x0, [sp, #680]
    1a80:	ldr	x1, [sp, #752]
    1a84:	ldr	x0, [sp, #744]
    1a88:	add	x0, x1, x0
    1a8c:	str	x0, [sp, #712]
    1a90:	ldr	x1, [sp, #704]
    1a94:	ldr	x0, [sp, #680]
    1a98:	ror	x2, x0, #14
    1a9c:	ldr	x0, [sp, #680]
    1aa0:	ror	x0, x0, #18
    1aa4:	eor	x2, x2, x0
    1aa8:	ldr	x0, [sp, #680]
    1aac:	ror	x0, x0, #41
    1ab0:	eor	x0, x2, x0
    1ab4:	add	x1, x1, x0
    1ab8:	ldr	x2, [sp, #696]
    1abc:	ldr	x3, [sp, #680]
    1ac0:	ldr	x4, [sp, #688]
    1ac4:	ldr	x0, [sp, #696]
    1ac8:	eor	x0, x4, x0
    1acc:	and	x0, x3, x0
    1ad0:	eor	x0, x2, x0
    1ad4:	add	x1, x1, x0
    1ad8:	ldr	x0, [sp, #72]
    1adc:	add	x1, x1, x0
    1ae0:	mov	x0, #0xb538                	// #46392
    1ae4:	movk	x0, #0xf348, lsl #16
    1ae8:	movk	x0, #0xc25b, lsl #32
    1aec:	movk	x0, #0x3956, lsl #48
    1af0:	add	x0, x1, x0
    1af4:	str	x0, [sp, #752]
    1af8:	ldr	x0, [sp, #712]
    1afc:	ror	x1, x0, #28
    1b00:	ldr	x0, [sp, #712]
    1b04:	ror	x0, x0, #34
    1b08:	eor	x1, x1, x0
    1b0c:	ldr	x0, [sp, #712]
    1b10:	ror	x0, x0, #39
    1b14:	eor	x1, x1, x0
    1b18:	ldr	x2, [sp, #712]
    1b1c:	ldr	x0, [sp, #720]
    1b20:	orr	x2, x2, x0
    1b24:	ldr	x0, [sp, #728]
    1b28:	and	x2, x2, x0
    1b2c:	ldr	x3, [sp, #712]
    1b30:	ldr	x0, [sp, #720]
    1b34:	and	x0, x3, x0
    1b38:	orr	x0, x2, x0
    1b3c:	add	x0, x1, x0
    1b40:	str	x0, [sp, #744]
    1b44:	ldr	x1, [sp, #736]
    1b48:	ldr	x0, [sp, #752]
    1b4c:	add	x0, x1, x0
    1b50:	str	x0, [sp, #736]
    1b54:	ldr	x1, [sp, #752]
    1b58:	ldr	x0, [sp, #744]
    1b5c:	add	x0, x1, x0
    1b60:	str	x0, [sp, #704]
    1b64:	ldr	x1, [sp, #696]
    1b68:	ldr	x0, [sp, #736]
    1b6c:	ror	x2, x0, #14
    1b70:	ldr	x0, [sp, #736]
    1b74:	ror	x0, x0, #18
    1b78:	eor	x2, x2, x0
    1b7c:	ldr	x0, [sp, #736]
    1b80:	ror	x0, x0, #41
    1b84:	eor	x0, x2, x0
    1b88:	add	x1, x1, x0
    1b8c:	ldr	x2, [sp, #688]
    1b90:	ldr	x3, [sp, #736]
    1b94:	ldr	x4, [sp, #680]
    1b98:	ldr	x0, [sp, #688]
    1b9c:	eor	x0, x4, x0
    1ba0:	and	x0, x3, x0
    1ba4:	eor	x0, x2, x0
    1ba8:	add	x1, x1, x0
    1bac:	ldr	x0, [sp, #80]
    1bb0:	add	x1, x1, x0
    1bb4:	mov	x0, #0xd019                	// #53273
    1bb8:	movk	x0, #0xb605, lsl #16
    1bbc:	movk	x0, #0x11f1, lsl #32
    1bc0:	movk	x0, #0x59f1, lsl #48
    1bc4:	add	x0, x1, x0
    1bc8:	str	x0, [sp, #752]
    1bcc:	ldr	x0, [sp, #704]
    1bd0:	ror	x1, x0, #28
    1bd4:	ldr	x0, [sp, #704]
    1bd8:	ror	x0, x0, #34
    1bdc:	eor	x1, x1, x0
    1be0:	ldr	x0, [sp, #704]
    1be4:	ror	x0, x0, #39
    1be8:	eor	x1, x1, x0
    1bec:	ldr	x2, [sp, #704]
    1bf0:	ldr	x0, [sp, #712]
    1bf4:	orr	x2, x2, x0
    1bf8:	ldr	x0, [sp, #720]
    1bfc:	and	x2, x2, x0
    1c00:	ldr	x3, [sp, #704]
    1c04:	ldr	x0, [sp, #712]
    1c08:	and	x0, x3, x0
    1c0c:	orr	x0, x2, x0
    1c10:	add	x0, x1, x0
    1c14:	str	x0, [sp, #744]
    1c18:	ldr	x1, [sp, #728]
    1c1c:	ldr	x0, [sp, #752]
    1c20:	add	x0, x1, x0
    1c24:	str	x0, [sp, #728]
    1c28:	ldr	x1, [sp, #752]
    1c2c:	ldr	x0, [sp, #744]
    1c30:	add	x0, x1, x0
    1c34:	str	x0, [sp, #696]
    1c38:	ldr	x1, [sp, #688]
    1c3c:	ldr	x0, [sp, #728]
    1c40:	ror	x2, x0, #14
    1c44:	ldr	x0, [sp, #728]
    1c48:	ror	x0, x0, #18
    1c4c:	eor	x2, x2, x0
    1c50:	ldr	x0, [sp, #728]
    1c54:	ror	x0, x0, #41
    1c58:	eor	x0, x2, x0
    1c5c:	add	x1, x1, x0
    1c60:	ldr	x2, [sp, #680]
    1c64:	ldr	x3, [sp, #728]
    1c68:	ldr	x4, [sp, #736]
    1c6c:	ldr	x0, [sp, #680]
    1c70:	eor	x0, x4, x0
    1c74:	and	x0, x3, x0
    1c78:	eor	x0, x2, x0
    1c7c:	add	x1, x1, x0
    1c80:	ldr	x0, [sp, #88]
    1c84:	add	x1, x1, x0
    1c88:	mov	x0, #0x4f9b                	// #20379
    1c8c:	movk	x0, #0xaf19, lsl #16
    1c90:	movk	x0, #0x82a4, lsl #32
    1c94:	movk	x0, #0x923f, lsl #48
    1c98:	add	x0, x1, x0
    1c9c:	str	x0, [sp, #752]
    1ca0:	ldr	x0, [sp, #696]
    1ca4:	ror	x1, x0, #28
    1ca8:	ldr	x0, [sp, #696]
    1cac:	ror	x0, x0, #34
    1cb0:	eor	x1, x1, x0
    1cb4:	ldr	x0, [sp, #696]
    1cb8:	ror	x0, x0, #39
    1cbc:	eor	x1, x1, x0
    1cc0:	ldr	x2, [sp, #696]
    1cc4:	ldr	x0, [sp, #704]
    1cc8:	orr	x2, x2, x0
    1ccc:	ldr	x0, [sp, #712]
    1cd0:	and	x2, x2, x0
    1cd4:	ldr	x3, [sp, #696]
    1cd8:	ldr	x0, [sp, #704]
    1cdc:	and	x0, x3, x0
    1ce0:	orr	x0, x2, x0
    1ce4:	add	x0, x1, x0
    1ce8:	str	x0, [sp, #744]
    1cec:	ldr	x1, [sp, #720]
    1cf0:	ldr	x0, [sp, #752]
    1cf4:	add	x0, x1, x0
    1cf8:	str	x0, [sp, #720]
    1cfc:	ldr	x1, [sp, #752]
    1d00:	ldr	x0, [sp, #744]
    1d04:	add	x0, x1, x0
    1d08:	str	x0, [sp, #688]
    1d0c:	ldr	x1, [sp, #680]
    1d10:	ldr	x0, [sp, #720]
    1d14:	ror	x2, x0, #14
    1d18:	ldr	x0, [sp, #720]
    1d1c:	ror	x0, x0, #18
    1d20:	eor	x2, x2, x0
    1d24:	ldr	x0, [sp, #720]
    1d28:	ror	x0, x0, #41
    1d2c:	eor	x0, x2, x0
    1d30:	add	x1, x1, x0
    1d34:	ldr	x2, [sp, #736]
    1d38:	ldr	x3, [sp, #720]
    1d3c:	ldr	x4, [sp, #728]
    1d40:	ldr	x0, [sp, #736]
    1d44:	eor	x0, x4, x0
    1d48:	and	x0, x3, x0
    1d4c:	eor	x0, x2, x0
    1d50:	add	x1, x1, x0
    1d54:	ldr	x0, [sp, #96]
    1d58:	add	x1, x1, x0
    1d5c:	mov	x0, #0x8118                	// #33048
    1d60:	movk	x0, #0xda6d, lsl #16
    1d64:	movk	x0, #0x5ed5, lsl #32
    1d68:	movk	x0, #0xab1c, lsl #48
    1d6c:	add	x0, x1, x0
    1d70:	str	x0, [sp, #752]
    1d74:	ldr	x0, [sp, #688]
    1d78:	ror	x1, x0, #28
    1d7c:	ldr	x0, [sp, #688]
    1d80:	ror	x0, x0, #34
    1d84:	eor	x1, x1, x0
    1d88:	ldr	x0, [sp, #688]
    1d8c:	ror	x0, x0, #39
    1d90:	eor	x1, x1, x0
    1d94:	ldr	x2, [sp, #688]
    1d98:	ldr	x0, [sp, #696]
    1d9c:	orr	x2, x2, x0
    1da0:	ldr	x0, [sp, #704]
    1da4:	and	x2, x2, x0
    1da8:	ldr	x3, [sp, #688]
    1dac:	ldr	x0, [sp, #696]
    1db0:	and	x0, x3, x0
    1db4:	orr	x0, x2, x0
    1db8:	add	x0, x1, x0
    1dbc:	str	x0, [sp, #744]
    1dc0:	ldr	x1, [sp, #712]
    1dc4:	ldr	x0, [sp, #752]
    1dc8:	add	x0, x1, x0
    1dcc:	str	x0, [sp, #712]
    1dd0:	ldr	x1, [sp, #752]
    1dd4:	ldr	x0, [sp, #744]
    1dd8:	add	x0, x1, x0
    1ddc:	str	x0, [sp, #680]
    1de0:	ldr	x1, [sp, #736]
    1de4:	ldr	x0, [sp, #712]
    1de8:	ror	x2, x0, #14
    1dec:	ldr	x0, [sp, #712]
    1df0:	ror	x0, x0, #18
    1df4:	eor	x2, x2, x0
    1df8:	ldr	x0, [sp, #712]
    1dfc:	ror	x0, x0, #41
    1e00:	eor	x0, x2, x0
    1e04:	add	x1, x1, x0
    1e08:	ldr	x2, [sp, #728]
    1e0c:	ldr	x3, [sp, #712]
    1e10:	ldr	x4, [sp, #720]
    1e14:	ldr	x0, [sp, #728]
    1e18:	eor	x0, x4, x0
    1e1c:	and	x0, x3, x0
    1e20:	eor	x0, x2, x0
    1e24:	add	x1, x1, x0
    1e28:	ldr	x0, [sp, #104]
    1e2c:	add	x1, x1, x0
    1e30:	mov	x0, #0x242                 	// #578
    1e34:	movk	x0, #0xa303, lsl #16
    1e38:	movk	x0, #0xaa98, lsl #32
    1e3c:	movk	x0, #0xd807, lsl #48
    1e40:	add	x0, x1, x0
    1e44:	str	x0, [sp, #752]
    1e48:	ldr	x0, [sp, #680]
    1e4c:	ror	x1, x0, #28
    1e50:	ldr	x0, [sp, #680]
    1e54:	ror	x0, x0, #34
    1e58:	eor	x1, x1, x0
    1e5c:	ldr	x0, [sp, #680]
    1e60:	ror	x0, x0, #39
    1e64:	eor	x1, x1, x0
    1e68:	ldr	x2, [sp, #680]
    1e6c:	ldr	x0, [sp, #688]
    1e70:	orr	x2, x2, x0
    1e74:	ldr	x0, [sp, #696]
    1e78:	and	x2, x2, x0
    1e7c:	ldr	x3, [sp, #680]
    1e80:	ldr	x0, [sp, #688]
    1e84:	and	x0, x3, x0
    1e88:	orr	x0, x2, x0
    1e8c:	add	x0, x1, x0
    1e90:	str	x0, [sp, #744]
    1e94:	ldr	x1, [sp, #704]
    1e98:	ldr	x0, [sp, #752]
    1e9c:	add	x0, x1, x0
    1ea0:	str	x0, [sp, #704]
    1ea4:	ldr	x1, [sp, #752]
    1ea8:	ldr	x0, [sp, #744]
    1eac:	add	x0, x1, x0
    1eb0:	str	x0, [sp, #736]
    1eb4:	ldr	x1, [sp, #728]
    1eb8:	ldr	x0, [sp, #704]
    1ebc:	ror	x2, x0, #14
    1ec0:	ldr	x0, [sp, #704]
    1ec4:	ror	x0, x0, #18
    1ec8:	eor	x2, x2, x0
    1ecc:	ldr	x0, [sp, #704]
    1ed0:	ror	x0, x0, #41
    1ed4:	eor	x0, x2, x0
    1ed8:	add	x1, x1, x0
    1edc:	ldr	x2, [sp, #720]
    1ee0:	ldr	x3, [sp, #704]
    1ee4:	ldr	x4, [sp, #712]
    1ee8:	ldr	x0, [sp, #720]
    1eec:	eor	x0, x4, x0
    1ef0:	and	x0, x3, x0
    1ef4:	eor	x0, x2, x0
    1ef8:	add	x1, x1, x0
    1efc:	ldr	x0, [sp, #112]
    1f00:	add	x1, x1, x0
    1f04:	mov	x0, #0x6fbe                	// #28606
    1f08:	movk	x0, #0x4570, lsl #16
    1f0c:	movk	x0, #0x5b01, lsl #32
    1f10:	movk	x0, #0x1283, lsl #48
    1f14:	add	x0, x1, x0
    1f18:	str	x0, [sp, #752]
    1f1c:	ldr	x0, [sp, #736]
    1f20:	ror	x1, x0, #28
    1f24:	ldr	x0, [sp, #736]
    1f28:	ror	x0, x0, #34
    1f2c:	eor	x1, x1, x0
    1f30:	ldr	x0, [sp, #736]
    1f34:	ror	x0, x0, #39
    1f38:	eor	x1, x1, x0
    1f3c:	ldr	x2, [sp, #736]
    1f40:	ldr	x0, [sp, #680]
    1f44:	orr	x2, x2, x0
    1f48:	ldr	x0, [sp, #688]
    1f4c:	and	x2, x2, x0
    1f50:	ldr	x3, [sp, #736]
    1f54:	ldr	x0, [sp, #680]
    1f58:	and	x0, x3, x0
    1f5c:	orr	x0, x2, x0
    1f60:	add	x0, x1, x0
    1f64:	str	x0, [sp, #744]
    1f68:	ldr	x1, [sp, #696]
    1f6c:	ldr	x0, [sp, #752]
    1f70:	add	x0, x1, x0
    1f74:	str	x0, [sp, #696]
    1f78:	ldr	x1, [sp, #752]
    1f7c:	ldr	x0, [sp, #744]
    1f80:	add	x0, x1, x0
    1f84:	str	x0, [sp, #728]
    1f88:	ldr	x1, [sp, #720]
    1f8c:	ldr	x0, [sp, #696]
    1f90:	ror	x2, x0, #14
    1f94:	ldr	x0, [sp, #696]
    1f98:	ror	x0, x0, #18
    1f9c:	eor	x2, x2, x0
    1fa0:	ldr	x0, [sp, #696]
    1fa4:	ror	x0, x0, #41
    1fa8:	eor	x0, x2, x0
    1fac:	add	x1, x1, x0
    1fb0:	ldr	x2, [sp, #712]
    1fb4:	ldr	x3, [sp, #696]
    1fb8:	ldr	x4, [sp, #704]
    1fbc:	ldr	x0, [sp, #712]
    1fc0:	eor	x0, x4, x0
    1fc4:	and	x0, x3, x0
    1fc8:	eor	x0, x2, x0
    1fcc:	add	x1, x1, x0
    1fd0:	ldr	x0, [sp, #120]
    1fd4:	add	x1, x1, x0
    1fd8:	mov	x0, #0xb28c                	// #45708
    1fdc:	movk	x0, #0x4ee4, lsl #16
    1fe0:	movk	x0, #0x85be, lsl #32
    1fe4:	movk	x0, #0x2431, lsl #48
    1fe8:	add	x0, x1, x0
    1fec:	str	x0, [sp, #752]
    1ff0:	ldr	x0, [sp, #728]
    1ff4:	ror	x1, x0, #28
    1ff8:	ldr	x0, [sp, #728]
    1ffc:	ror	x0, x0, #34
    2000:	eor	x1, x1, x0
    2004:	ldr	x0, [sp, #728]
    2008:	ror	x0, x0, #39
    200c:	eor	x1, x1, x0
    2010:	ldr	x2, [sp, #728]
    2014:	ldr	x0, [sp, #736]
    2018:	orr	x2, x2, x0
    201c:	ldr	x0, [sp, #680]
    2020:	and	x2, x2, x0
    2024:	ldr	x3, [sp, #728]
    2028:	ldr	x0, [sp, #736]
    202c:	and	x0, x3, x0
    2030:	orr	x0, x2, x0
    2034:	add	x0, x1, x0
    2038:	str	x0, [sp, #744]
    203c:	ldr	x1, [sp, #688]
    2040:	ldr	x0, [sp, #752]
    2044:	add	x0, x1, x0
    2048:	str	x0, [sp, #688]
    204c:	ldr	x1, [sp, #752]
    2050:	ldr	x0, [sp, #744]
    2054:	add	x0, x1, x0
    2058:	str	x0, [sp, #720]
    205c:	ldr	x1, [sp, #712]
    2060:	ldr	x0, [sp, #688]
    2064:	ror	x2, x0, #14
    2068:	ldr	x0, [sp, #688]
    206c:	ror	x0, x0, #18
    2070:	eor	x2, x2, x0
    2074:	ldr	x0, [sp, #688]
    2078:	ror	x0, x0, #41
    207c:	eor	x0, x2, x0
    2080:	add	x1, x1, x0
    2084:	ldr	x2, [sp, #704]
    2088:	ldr	x3, [sp, #688]
    208c:	ldr	x4, [sp, #696]
    2090:	ldr	x0, [sp, #704]
    2094:	eor	x0, x4, x0
    2098:	and	x0, x3, x0
    209c:	eor	x0, x2, x0
    20a0:	add	x1, x1, x0
    20a4:	ldr	x0, [sp, #128]
    20a8:	add	x1, x1, x0
    20ac:	mov	x0, #0xb4e2                	// #46306
    20b0:	movk	x0, #0xd5ff, lsl #16
    20b4:	movk	x0, #0x7dc3, lsl #32
    20b8:	movk	x0, #0x550c, lsl #48
    20bc:	add	x0, x1, x0
    20c0:	str	x0, [sp, #752]
    20c4:	ldr	x0, [sp, #720]
    20c8:	ror	x1, x0, #28
    20cc:	ldr	x0, [sp, #720]
    20d0:	ror	x0, x0, #34
    20d4:	eor	x1, x1, x0
    20d8:	ldr	x0, [sp, #720]
    20dc:	ror	x0, x0, #39
    20e0:	eor	x1, x1, x0
    20e4:	ldr	x2, [sp, #720]
    20e8:	ldr	x0, [sp, #728]
    20ec:	orr	x2, x2, x0
    20f0:	ldr	x0, [sp, #736]
    20f4:	and	x2, x2, x0
    20f8:	ldr	x3, [sp, #720]
    20fc:	ldr	x0, [sp, #728]
    2100:	and	x0, x3, x0
    2104:	orr	x0, x2, x0
    2108:	add	x0, x1, x0
    210c:	str	x0, [sp, #744]
    2110:	ldr	x1, [sp, #680]
    2114:	ldr	x0, [sp, #752]
    2118:	add	x0, x1, x0
    211c:	str	x0, [sp, #680]
    2120:	ldr	x1, [sp, #752]
    2124:	ldr	x0, [sp, #744]
    2128:	add	x0, x1, x0
    212c:	str	x0, [sp, #712]
    2130:	ldr	x1, [sp, #704]
    2134:	ldr	x0, [sp, #680]
    2138:	ror	x2, x0, #14
    213c:	ldr	x0, [sp, #680]
    2140:	ror	x0, x0, #18
    2144:	eor	x2, x2, x0
    2148:	ldr	x0, [sp, #680]
    214c:	ror	x0, x0, #41
    2150:	eor	x0, x2, x0
    2154:	add	x1, x1, x0
    2158:	ldr	x2, [sp, #696]
    215c:	ldr	x3, [sp, #680]
    2160:	ldr	x4, [sp, #688]
    2164:	ldr	x0, [sp, #696]
    2168:	eor	x0, x4, x0
    216c:	and	x0, x3, x0
    2170:	eor	x0, x2, x0
    2174:	add	x1, x1, x0
    2178:	ldr	x0, [sp, #136]
    217c:	add	x1, x1, x0
    2180:	mov	x0, #0x896f                	// #35183
    2184:	movk	x0, #0xf27b, lsl #16
    2188:	movk	x0, #0x5d74, lsl #32
    218c:	movk	x0, #0x72be, lsl #48
    2190:	add	x0, x1, x0
    2194:	str	x0, [sp, #752]
    2198:	ldr	x0, [sp, #712]
    219c:	ror	x1, x0, #28
    21a0:	ldr	x0, [sp, #712]
    21a4:	ror	x0, x0, #34
    21a8:	eor	x1, x1, x0
    21ac:	ldr	x0, [sp, #712]
    21b0:	ror	x0, x0, #39
    21b4:	eor	x1, x1, x0
    21b8:	ldr	x2, [sp, #712]
    21bc:	ldr	x0, [sp, #720]
    21c0:	orr	x2, x2, x0
    21c4:	ldr	x0, [sp, #728]
    21c8:	and	x2, x2, x0
    21cc:	ldr	x3, [sp, #712]
    21d0:	ldr	x0, [sp, #720]
    21d4:	and	x0, x3, x0
    21d8:	orr	x0, x2, x0
    21dc:	add	x0, x1, x0
    21e0:	str	x0, [sp, #744]
    21e4:	ldr	x1, [sp, #736]
    21e8:	ldr	x0, [sp, #752]
    21ec:	add	x0, x1, x0
    21f0:	str	x0, [sp, #736]
    21f4:	ldr	x1, [sp, #752]
    21f8:	ldr	x0, [sp, #744]
    21fc:	add	x0, x1, x0
    2200:	str	x0, [sp, #704]
    2204:	ldr	x1, [sp, #696]
    2208:	ldr	x0, [sp, #736]
    220c:	ror	x2, x0, #14
    2210:	ldr	x0, [sp, #736]
    2214:	ror	x0, x0, #18
    2218:	eor	x2, x2, x0
    221c:	ldr	x0, [sp, #736]
    2220:	ror	x0, x0, #41
    2224:	eor	x0, x2, x0
    2228:	add	x1, x1, x0
    222c:	ldr	x2, [sp, #688]
    2230:	ldr	x3, [sp, #736]
    2234:	ldr	x4, [sp, #680]
    2238:	ldr	x0, [sp, #688]
    223c:	eor	x0, x4, x0
    2240:	and	x0, x3, x0
    2244:	eor	x0, x2, x0
    2248:	add	x1, x1, x0
    224c:	ldr	x0, [sp, #144]
    2250:	add	x1, x1, x0
    2254:	mov	x0, #0x96b1                	// #38577
    2258:	movk	x0, #0x3b16, lsl #16
    225c:	movk	x0, #0xb1fe, lsl #32
    2260:	movk	x0, #0x80de, lsl #48
    2264:	add	x0, x1, x0
    2268:	str	x0, [sp, #752]
    226c:	ldr	x0, [sp, #704]
    2270:	ror	x1, x0, #28
    2274:	ldr	x0, [sp, #704]
    2278:	ror	x0, x0, #34
    227c:	eor	x1, x1, x0
    2280:	ldr	x0, [sp, #704]
    2284:	ror	x0, x0, #39
    2288:	eor	x1, x1, x0
    228c:	ldr	x2, [sp, #704]
    2290:	ldr	x0, [sp, #712]
    2294:	orr	x2, x2, x0
    2298:	ldr	x0, [sp, #720]
    229c:	and	x2, x2, x0
    22a0:	ldr	x3, [sp, #704]
    22a4:	ldr	x0, [sp, #712]
    22a8:	and	x0, x3, x0
    22ac:	orr	x0, x2, x0
    22b0:	add	x0, x1, x0
    22b4:	str	x0, [sp, #744]
    22b8:	ldr	x1, [sp, #728]
    22bc:	ldr	x0, [sp, #752]
    22c0:	add	x0, x1, x0
    22c4:	str	x0, [sp, #728]
    22c8:	ldr	x1, [sp, #752]
    22cc:	ldr	x0, [sp, #744]
    22d0:	add	x0, x1, x0
    22d4:	str	x0, [sp, #696]
    22d8:	ldr	x1, [sp, #688]
    22dc:	ldr	x0, [sp, #728]
    22e0:	ror	x2, x0, #14
    22e4:	ldr	x0, [sp, #728]
    22e8:	ror	x0, x0, #18
    22ec:	eor	x2, x2, x0
    22f0:	ldr	x0, [sp, #728]
    22f4:	ror	x0, x0, #41
    22f8:	eor	x0, x2, x0
    22fc:	add	x1, x1, x0
    2300:	ldr	x2, [sp, #680]
    2304:	ldr	x3, [sp, #728]
    2308:	ldr	x4, [sp, #736]
    230c:	ldr	x0, [sp, #680]
    2310:	eor	x0, x4, x0
    2314:	and	x0, x3, x0
    2318:	eor	x0, x2, x0
    231c:	add	x1, x1, x0
    2320:	ldr	x0, [sp, #152]
    2324:	add	x1, x1, x0
    2328:	mov	x0, #0x1235                	// #4661
    232c:	movk	x0, #0x25c7, lsl #16
    2330:	movk	x0, #0x6a7, lsl #32
    2334:	movk	x0, #0x9bdc, lsl #48
    2338:	add	x0, x1, x0
    233c:	str	x0, [sp, #752]
    2340:	ldr	x0, [sp, #696]
    2344:	ror	x1, x0, #28
    2348:	ldr	x0, [sp, #696]
    234c:	ror	x0, x0, #34
    2350:	eor	x1, x1, x0
    2354:	ldr	x0, [sp, #696]
    2358:	ror	x0, x0, #39
    235c:	eor	x1, x1, x0
    2360:	ldr	x2, [sp, #696]
    2364:	ldr	x0, [sp, #704]
    2368:	orr	x2, x2, x0
    236c:	ldr	x0, [sp, #712]
    2370:	and	x2, x2, x0
    2374:	ldr	x3, [sp, #696]
    2378:	ldr	x0, [sp, #704]
    237c:	and	x0, x3, x0
    2380:	orr	x0, x2, x0
    2384:	add	x0, x1, x0
    2388:	str	x0, [sp, #744]
    238c:	ldr	x1, [sp, #720]
    2390:	ldr	x0, [sp, #752]
    2394:	add	x0, x1, x0
    2398:	str	x0, [sp, #720]
    239c:	ldr	x1, [sp, #752]
    23a0:	ldr	x0, [sp, #744]
    23a4:	add	x0, x1, x0
    23a8:	str	x0, [sp, #688]
    23ac:	ldr	x1, [sp, #680]
    23b0:	ldr	x0, [sp, #720]
    23b4:	ror	x2, x0, #14
    23b8:	ldr	x0, [sp, #720]
    23bc:	ror	x0, x0, #18
    23c0:	eor	x2, x2, x0
    23c4:	ldr	x0, [sp, #720]
    23c8:	ror	x0, x0, #41
    23cc:	eor	x0, x2, x0
    23d0:	add	x1, x1, x0
    23d4:	ldr	x2, [sp, #736]
    23d8:	ldr	x3, [sp, #720]
    23dc:	ldr	x4, [sp, #728]
    23e0:	ldr	x0, [sp, #736]
    23e4:	eor	x0, x4, x0
    23e8:	and	x0, x3, x0
    23ec:	eor	x0, x2, x0
    23f0:	add	x1, x1, x0
    23f4:	ldr	x0, [sp, #160]
    23f8:	add	x1, x1, x0
    23fc:	mov	x0, #0x2694                	// #9876
    2400:	movk	x0, #0xcf69, lsl #16
    2404:	movk	x0, #0xf174, lsl #32
    2408:	movk	x0, #0xc19b, lsl #48
    240c:	add	x0, x1, x0
    2410:	str	x0, [sp, #752]
    2414:	ldr	x0, [sp, #688]
    2418:	ror	x1, x0, #28
    241c:	ldr	x0, [sp, #688]
    2420:	ror	x0, x0, #34
    2424:	eor	x1, x1, x0
    2428:	ldr	x0, [sp, #688]
    242c:	ror	x0, x0, #39
    2430:	eor	x1, x1, x0
    2434:	ldr	x2, [sp, #688]
    2438:	ldr	x0, [sp, #696]
    243c:	orr	x2, x2, x0
    2440:	ldr	x0, [sp, #704]
    2444:	and	x2, x2, x0
    2448:	ldr	x3, [sp, #688]
    244c:	ldr	x0, [sp, #696]
    2450:	and	x0, x3, x0
    2454:	orr	x0, x2, x0
    2458:	add	x0, x1, x0
    245c:	str	x0, [sp, #744]
    2460:	ldr	x1, [sp, #712]
    2464:	ldr	x0, [sp, #752]
    2468:	add	x0, x1, x0
    246c:	str	x0, [sp, #712]
    2470:	ldr	x1, [sp, #752]
    2474:	ldr	x0, [sp, #744]
    2478:	add	x0, x1, x0
    247c:	str	x0, [sp, #680]
    2480:	ldr	x1, [sp, #736]
    2484:	ldr	x0, [sp, #712]
    2488:	ror	x2, x0, #14
    248c:	ldr	x0, [sp, #712]
    2490:	ror	x0, x0, #18
    2494:	eor	x2, x2, x0
    2498:	ldr	x0, [sp, #712]
    249c:	ror	x0, x0, #41
    24a0:	eor	x0, x2, x0
    24a4:	add	x1, x1, x0
    24a8:	ldr	x2, [sp, #728]
    24ac:	ldr	x3, [sp, #712]
    24b0:	ldr	x4, [sp, #720]
    24b4:	ldr	x0, [sp, #728]
    24b8:	eor	x0, x4, x0
    24bc:	and	x0, x3, x0
    24c0:	eor	x0, x2, x0
    24c4:	add	x1, x1, x0
    24c8:	ldr	x0, [sp, #168]
    24cc:	add	x1, x1, x0
    24d0:	mov	x0, #0x4ad2                	// #19154
    24d4:	movk	x0, #0x9ef1, lsl #16
    24d8:	movk	x0, #0x69c1, lsl #32
    24dc:	movk	x0, #0xe49b, lsl #48
    24e0:	add	x0, x1, x0
    24e4:	str	x0, [sp, #752]
    24e8:	ldr	x0, [sp, #680]
    24ec:	ror	x1, x0, #28
    24f0:	ldr	x0, [sp, #680]
    24f4:	ror	x0, x0, #34
    24f8:	eor	x1, x1, x0
    24fc:	ldr	x0, [sp, #680]
    2500:	ror	x0, x0, #39
    2504:	eor	x1, x1, x0
    2508:	ldr	x2, [sp, #680]
    250c:	ldr	x0, [sp, #688]
    2510:	orr	x2, x2, x0
    2514:	ldr	x0, [sp, #696]
    2518:	and	x2, x2, x0
    251c:	ldr	x3, [sp, #680]
    2520:	ldr	x0, [sp, #688]
    2524:	and	x0, x3, x0
    2528:	orr	x0, x2, x0
    252c:	add	x0, x1, x0
    2530:	str	x0, [sp, #744]
    2534:	ldr	x1, [sp, #704]
    2538:	ldr	x0, [sp, #752]
    253c:	add	x0, x1, x0
    2540:	str	x0, [sp, #704]
    2544:	ldr	x1, [sp, #752]
    2548:	ldr	x0, [sp, #744]
    254c:	add	x0, x1, x0
    2550:	str	x0, [sp, #736]
    2554:	ldr	x1, [sp, #728]
    2558:	ldr	x0, [sp, #704]
    255c:	ror	x2, x0, #14
    2560:	ldr	x0, [sp, #704]
    2564:	ror	x0, x0, #18
    2568:	eor	x2, x2, x0
    256c:	ldr	x0, [sp, #704]
    2570:	ror	x0, x0, #41
    2574:	eor	x0, x2, x0
    2578:	add	x1, x1, x0
    257c:	ldr	x2, [sp, #720]
    2580:	ldr	x3, [sp, #704]
    2584:	ldr	x4, [sp, #712]
    2588:	ldr	x0, [sp, #720]
    258c:	eor	x0, x4, x0
    2590:	and	x0, x3, x0
    2594:	eor	x0, x2, x0
    2598:	add	x1, x1, x0
    259c:	ldr	x0, [sp, #176]
    25a0:	add	x1, x1, x0
    25a4:	mov	x0, #0x25e3                	// #9699
    25a8:	movk	x0, #0x384f, lsl #16
    25ac:	movk	x0, #0x4786, lsl #32
    25b0:	movk	x0, #0xefbe, lsl #48
    25b4:	add	x0, x1, x0
    25b8:	str	x0, [sp, #752]
    25bc:	ldr	x0, [sp, #736]
    25c0:	ror	x1, x0, #28
    25c4:	ldr	x0, [sp, #736]
    25c8:	ror	x0, x0, #34
    25cc:	eor	x1, x1, x0
    25d0:	ldr	x0, [sp, #736]
    25d4:	ror	x0, x0, #39
    25d8:	eor	x1, x1, x0
    25dc:	ldr	x2, [sp, #736]
    25e0:	ldr	x0, [sp, #680]
    25e4:	orr	x2, x2, x0
    25e8:	ldr	x0, [sp, #688]
    25ec:	and	x2, x2, x0
    25f0:	ldr	x3, [sp, #736]
    25f4:	ldr	x0, [sp, #680]
    25f8:	and	x0, x3, x0
    25fc:	orr	x0, x2, x0
    2600:	add	x0, x1, x0
    2604:	str	x0, [sp, #744]
    2608:	ldr	x1, [sp, #696]
    260c:	ldr	x0, [sp, #752]
    2610:	add	x0, x1, x0
    2614:	str	x0, [sp, #696]
    2618:	ldr	x1, [sp, #752]
    261c:	ldr	x0, [sp, #744]
    2620:	add	x0, x1, x0
    2624:	str	x0, [sp, #728]
    2628:	ldr	x1, [sp, #720]
    262c:	ldr	x0, [sp, #696]
    2630:	ror	x2, x0, #14
    2634:	ldr	x0, [sp, #696]
    2638:	ror	x0, x0, #18
    263c:	eor	x2, x2, x0
    2640:	ldr	x0, [sp, #696]
    2644:	ror	x0, x0, #41
    2648:	eor	x0, x2, x0
    264c:	add	x1, x1, x0
    2650:	ldr	x2, [sp, #712]
    2654:	ldr	x3, [sp, #696]
    2658:	ldr	x4, [sp, #704]
    265c:	ldr	x0, [sp, #712]
    2660:	eor	x0, x4, x0
    2664:	and	x0, x3, x0
    2668:	eor	x0, x2, x0
    266c:	add	x1, x1, x0
    2670:	ldr	x0, [sp, #184]
    2674:	add	x1, x1, x0
    2678:	mov	x0, #0xd5b5                	// #54709
    267c:	movk	x0, #0x8b8c, lsl #16
    2680:	movk	x0, #0x9dc6, lsl #32
    2684:	movk	x0, #0xfc1, lsl #48
    2688:	add	x0, x1, x0
    268c:	str	x0, [sp, #752]
    2690:	ldr	x0, [sp, #728]
    2694:	ror	x1, x0, #28
    2698:	ldr	x0, [sp, #728]
    269c:	ror	x0, x0, #34
    26a0:	eor	x1, x1, x0
    26a4:	ldr	x0, [sp, #728]
    26a8:	ror	x0, x0, #39
    26ac:	eor	x1, x1, x0
    26b0:	ldr	x2, [sp, #728]
    26b4:	ldr	x0, [sp, #736]
    26b8:	orr	x2, x2, x0
    26bc:	ldr	x0, [sp, #680]
    26c0:	and	x2, x2, x0
    26c4:	ldr	x3, [sp, #728]
    26c8:	ldr	x0, [sp, #736]
    26cc:	and	x0, x3, x0
    26d0:	orr	x0, x2, x0
    26d4:	add	x0, x1, x0
    26d8:	str	x0, [sp, #744]
    26dc:	ldr	x1, [sp, #688]
    26e0:	ldr	x0, [sp, #752]
    26e4:	add	x0, x1, x0
    26e8:	str	x0, [sp, #688]
    26ec:	ldr	x1, [sp, #752]
    26f0:	ldr	x0, [sp, #744]
    26f4:	add	x0, x1, x0
    26f8:	str	x0, [sp, #720]
    26fc:	ldr	x1, [sp, #712]
    2700:	ldr	x0, [sp, #688]
    2704:	ror	x2, x0, #14
    2708:	ldr	x0, [sp, #688]
    270c:	ror	x0, x0, #18
    2710:	eor	x2, x2, x0
    2714:	ldr	x0, [sp, #688]
    2718:	ror	x0, x0, #41
    271c:	eor	x0, x2, x0
    2720:	add	x1, x1, x0
    2724:	ldr	x2, [sp, #704]
    2728:	ldr	x3, [sp, #688]
    272c:	ldr	x4, [sp, #696]
    2730:	ldr	x0, [sp, #704]
    2734:	eor	x0, x4, x0
    2738:	and	x0, x3, x0
    273c:	eor	x0, x2, x0
    2740:	add	x1, x1, x0
    2744:	ldr	x0, [sp, #192]
    2748:	add	x1, x1, x0
    274c:	mov	x0, #0x9c65                	// #40037
    2750:	movk	x0, #0x77ac, lsl #16
    2754:	movk	x0, #0xa1cc, lsl #32
    2758:	movk	x0, #0x240c, lsl #48
    275c:	add	x0, x1, x0
    2760:	str	x0, [sp, #752]
    2764:	ldr	x0, [sp, #720]
    2768:	ror	x1, x0, #28
    276c:	ldr	x0, [sp, #720]
    2770:	ror	x0, x0, #34
    2774:	eor	x1, x1, x0
    2778:	ldr	x0, [sp, #720]
    277c:	ror	x0, x0, #39
    2780:	eor	x1, x1, x0
    2784:	ldr	x2, [sp, #720]
    2788:	ldr	x0, [sp, #728]
    278c:	orr	x2, x2, x0
    2790:	ldr	x0, [sp, #736]
    2794:	and	x2, x2, x0
    2798:	ldr	x3, [sp, #720]
    279c:	ldr	x0, [sp, #728]
    27a0:	and	x0, x3, x0
    27a4:	orr	x0, x2, x0
    27a8:	add	x0, x1, x0
    27ac:	str	x0, [sp, #744]
    27b0:	ldr	x1, [sp, #680]
    27b4:	ldr	x0, [sp, #752]
    27b8:	add	x0, x1, x0
    27bc:	str	x0, [sp, #680]
    27c0:	ldr	x1, [sp, #752]
    27c4:	ldr	x0, [sp, #744]
    27c8:	add	x0, x1, x0
    27cc:	str	x0, [sp, #712]
    27d0:	ldr	x1, [sp, #704]
    27d4:	ldr	x0, [sp, #680]
    27d8:	ror	x2, x0, #14
    27dc:	ldr	x0, [sp, #680]
    27e0:	ror	x0, x0, #18
    27e4:	eor	x2, x2, x0
    27e8:	ldr	x0, [sp, #680]
    27ec:	ror	x0, x0, #41
    27f0:	eor	x0, x2, x0
    27f4:	add	x1, x1, x0
    27f8:	ldr	x2, [sp, #696]
    27fc:	ldr	x3, [sp, #680]
    2800:	ldr	x4, [sp, #688]
    2804:	ldr	x0, [sp, #696]
    2808:	eor	x0, x4, x0
    280c:	and	x0, x3, x0
    2810:	eor	x0, x2, x0
    2814:	add	x1, x1, x0
    2818:	ldr	x0, [sp, #200]
    281c:	add	x1, x1, x0
    2820:	mov	x0, #0x275                 	// #629
    2824:	movk	x0, #0x592b, lsl #16
    2828:	movk	x0, #0x2c6f, lsl #32
    282c:	movk	x0, #0x2de9, lsl #48
    2830:	add	x0, x1, x0
    2834:	str	x0, [sp, #752]
    2838:	ldr	x0, [sp, #712]
    283c:	ror	x1, x0, #28
    2840:	ldr	x0, [sp, #712]
    2844:	ror	x0, x0, #34
    2848:	eor	x1, x1, x0
    284c:	ldr	x0, [sp, #712]
    2850:	ror	x0, x0, #39
    2854:	eor	x1, x1, x0
    2858:	ldr	x2, [sp, #712]
    285c:	ldr	x0, [sp, #720]
    2860:	orr	x2, x2, x0
    2864:	ldr	x0, [sp, #728]
    2868:	and	x2, x2, x0
    286c:	ldr	x3, [sp, #712]
    2870:	ldr	x0, [sp, #720]
    2874:	and	x0, x3, x0
    2878:	orr	x0, x2, x0
    287c:	add	x0, x1, x0
    2880:	str	x0, [sp, #744]
    2884:	ldr	x1, [sp, #736]
    2888:	ldr	x0, [sp, #752]
    288c:	add	x0, x1, x0
    2890:	str	x0, [sp, #736]
    2894:	ldr	x1, [sp, #752]
    2898:	ldr	x0, [sp, #744]
    289c:	add	x0, x1, x0
    28a0:	str	x0, [sp, #704]
    28a4:	ldr	x1, [sp, #696]
    28a8:	ldr	x0, [sp, #736]
    28ac:	ror	x2, x0, #14
    28b0:	ldr	x0, [sp, #736]
    28b4:	ror	x0, x0, #18
    28b8:	eor	x2, x2, x0
    28bc:	ldr	x0, [sp, #736]
    28c0:	ror	x0, x0, #41
    28c4:	eor	x0, x2, x0
    28c8:	add	x1, x1, x0
    28cc:	ldr	x2, [sp, #688]
    28d0:	ldr	x3, [sp, #736]
    28d4:	ldr	x4, [sp, #680]
    28d8:	ldr	x0, [sp, #688]
    28dc:	eor	x0, x4, x0
    28e0:	and	x0, x3, x0
    28e4:	eor	x0, x2, x0
    28e8:	add	x1, x1, x0
    28ec:	ldr	x0, [sp, #208]
    28f0:	add	x1, x1, x0
    28f4:	mov	x0, #0xe483                	// #58499
    28f8:	movk	x0, #0x6ea6, lsl #16
    28fc:	movk	x0, #0x84aa, lsl #32
    2900:	movk	x0, #0x4a74, lsl #48
    2904:	add	x0, x1, x0
    2908:	str	x0, [sp, #752]
    290c:	ldr	x0, [sp, #704]
    2910:	ror	x1, x0, #28
    2914:	ldr	x0, [sp, #704]
    2918:	ror	x0, x0, #34
    291c:	eor	x1, x1, x0
    2920:	ldr	x0, [sp, #704]
    2924:	ror	x0, x0, #39
    2928:	eor	x1, x1, x0
    292c:	ldr	x2, [sp, #704]
    2930:	ldr	x0, [sp, #712]
    2934:	orr	x2, x2, x0
    2938:	ldr	x0, [sp, #720]
    293c:	and	x2, x2, x0
    2940:	ldr	x3, [sp, #704]
    2944:	ldr	x0, [sp, #712]
    2948:	and	x0, x3, x0
    294c:	orr	x0, x2, x0
    2950:	add	x0, x1, x0
    2954:	str	x0, [sp, #744]
    2958:	ldr	x1, [sp, #728]
    295c:	ldr	x0, [sp, #752]
    2960:	add	x0, x1, x0
    2964:	str	x0, [sp, #728]
    2968:	ldr	x1, [sp, #752]
    296c:	ldr	x0, [sp, #744]
    2970:	add	x0, x1, x0
    2974:	str	x0, [sp, #696]
    2978:	ldr	x1, [sp, #688]
    297c:	ldr	x0, [sp, #728]
    2980:	ror	x2, x0, #14
    2984:	ldr	x0, [sp, #728]
    2988:	ror	x0, x0, #18
    298c:	eor	x2, x2, x0
    2990:	ldr	x0, [sp, #728]
    2994:	ror	x0, x0, #41
    2998:	eor	x0, x2, x0
    299c:	add	x1, x1, x0
    29a0:	ldr	x2, [sp, #680]
    29a4:	ldr	x3, [sp, #728]
    29a8:	ldr	x4, [sp, #736]
    29ac:	ldr	x0, [sp, #680]
    29b0:	eor	x0, x4, x0
    29b4:	and	x0, x3, x0
    29b8:	eor	x0, x2, x0
    29bc:	add	x1, x1, x0
    29c0:	ldr	x0, [sp, #216]
    29c4:	add	x1, x1, x0
    29c8:	mov	x0, #0xfbd4                	// #64468
    29cc:	movk	x0, #0xbd41, lsl #16
    29d0:	movk	x0, #0xa9dc, lsl #32
    29d4:	movk	x0, #0x5cb0, lsl #48
    29d8:	add	x0, x1, x0
    29dc:	str	x0, [sp, #752]
    29e0:	ldr	x0, [sp, #696]
    29e4:	ror	x1, x0, #28
    29e8:	ldr	x0, [sp, #696]
    29ec:	ror	x0, x0, #34
    29f0:	eor	x1, x1, x0
    29f4:	ldr	x0, [sp, #696]
    29f8:	ror	x0, x0, #39
    29fc:	eor	x1, x1, x0
    2a00:	ldr	x2, [sp, #696]
    2a04:	ldr	x0, [sp, #704]
    2a08:	orr	x2, x2, x0
    2a0c:	ldr	x0, [sp, #712]
    2a10:	and	x2, x2, x0
    2a14:	ldr	x3, [sp, #696]
    2a18:	ldr	x0, [sp, #704]
    2a1c:	and	x0, x3, x0
    2a20:	orr	x0, x2, x0
    2a24:	add	x0, x1, x0
    2a28:	str	x0, [sp, #744]
    2a2c:	ldr	x1, [sp, #720]
    2a30:	ldr	x0, [sp, #752]
    2a34:	add	x0, x1, x0
    2a38:	str	x0, [sp, #720]
    2a3c:	ldr	x1, [sp, #752]
    2a40:	ldr	x0, [sp, #744]
    2a44:	add	x0, x1, x0
    2a48:	str	x0, [sp, #688]
    2a4c:	ldr	x1, [sp, #680]
    2a50:	ldr	x0, [sp, #720]
    2a54:	ror	x2, x0, #14
    2a58:	ldr	x0, [sp, #720]
    2a5c:	ror	x0, x0, #18
    2a60:	eor	x2, x2, x0
    2a64:	ldr	x0, [sp, #720]
    2a68:	ror	x0, x0, #41
    2a6c:	eor	x0, x2, x0
    2a70:	add	x1, x1, x0
    2a74:	ldr	x2, [sp, #736]
    2a78:	ldr	x3, [sp, #720]
    2a7c:	ldr	x4, [sp, #728]
    2a80:	ldr	x0, [sp, #736]
    2a84:	eor	x0, x4, x0
    2a88:	and	x0, x3, x0
    2a8c:	eor	x0, x2, x0
    2a90:	add	x1, x1, x0
    2a94:	ldr	x0, [sp, #224]
    2a98:	add	x1, x1, x0
    2a9c:	mov	x0, #0x53b5                	// #21429
    2aa0:	movk	x0, #0x8311, lsl #16
    2aa4:	movk	x0, #0x88da, lsl #32
    2aa8:	movk	x0, #0x76f9, lsl #48
    2aac:	add	x0, x1, x0
    2ab0:	str	x0, [sp, #752]
    2ab4:	ldr	x0, [sp, #688]
    2ab8:	ror	x1, x0, #28
    2abc:	ldr	x0, [sp, #688]
    2ac0:	ror	x0, x0, #34
    2ac4:	eor	x1, x1, x0
    2ac8:	ldr	x0, [sp, #688]
    2acc:	ror	x0, x0, #39
    2ad0:	eor	x1, x1, x0
    2ad4:	ldr	x2, [sp, #688]
    2ad8:	ldr	x0, [sp, #696]
    2adc:	orr	x2, x2, x0
    2ae0:	ldr	x0, [sp, #704]
    2ae4:	and	x2, x2, x0
    2ae8:	ldr	x3, [sp, #688]
    2aec:	ldr	x0, [sp, #696]
    2af0:	and	x0, x3, x0
    2af4:	orr	x0, x2, x0
    2af8:	add	x0, x1, x0
    2afc:	str	x0, [sp, #744]
    2b00:	ldr	x1, [sp, #712]
    2b04:	ldr	x0, [sp, #752]
    2b08:	add	x0, x1, x0
    2b0c:	str	x0, [sp, #712]
    2b10:	ldr	x1, [sp, #752]
    2b14:	ldr	x0, [sp, #744]
    2b18:	add	x0, x1, x0
    2b1c:	str	x0, [sp, #680]
    2b20:	ldr	x1, [sp, #736]
    2b24:	ldr	x0, [sp, #712]
    2b28:	ror	x2, x0, #14
    2b2c:	ldr	x0, [sp, #712]
    2b30:	ror	x0, x0, #18
    2b34:	eor	x2, x2, x0
    2b38:	ldr	x0, [sp, #712]
    2b3c:	ror	x0, x0, #41
    2b40:	eor	x0, x2, x0
    2b44:	add	x1, x1, x0
    2b48:	ldr	x2, [sp, #728]
    2b4c:	ldr	x3, [sp, #712]
    2b50:	ldr	x4, [sp, #720]
    2b54:	ldr	x0, [sp, #728]
    2b58:	eor	x0, x4, x0
    2b5c:	and	x0, x3, x0
    2b60:	eor	x0, x2, x0
    2b64:	add	x1, x1, x0
    2b68:	ldr	x0, [sp, #232]
    2b6c:	add	x1, x1, x0
    2b70:	mov	x0, #0xdfab                	// #57259
    2b74:	movk	x0, #0xee66, lsl #16
    2b78:	movk	x0, #0x5152, lsl #32
    2b7c:	movk	x0, #0x983e, lsl #48
    2b80:	add	x0, x1, x0
    2b84:	str	x0, [sp, #752]
    2b88:	ldr	x0, [sp, #680]
    2b8c:	ror	x1, x0, #28
    2b90:	ldr	x0, [sp, #680]
    2b94:	ror	x0, x0, #34
    2b98:	eor	x1, x1, x0
    2b9c:	ldr	x0, [sp, #680]
    2ba0:	ror	x0, x0, #39
    2ba4:	eor	x1, x1, x0
    2ba8:	ldr	x2, [sp, #680]
    2bac:	ldr	x0, [sp, #688]
    2bb0:	orr	x2, x2, x0
    2bb4:	ldr	x0, [sp, #696]
    2bb8:	and	x2, x2, x0
    2bbc:	ldr	x3, [sp, #680]
    2bc0:	ldr	x0, [sp, #688]
    2bc4:	and	x0, x3, x0
    2bc8:	orr	x0, x2, x0
    2bcc:	add	x0, x1, x0
    2bd0:	str	x0, [sp, #744]
    2bd4:	ldr	x1, [sp, #704]
    2bd8:	ldr	x0, [sp, #752]
    2bdc:	add	x0, x1, x0
    2be0:	str	x0, [sp, #704]
    2be4:	ldr	x1, [sp, #752]
    2be8:	ldr	x0, [sp, #744]
    2bec:	add	x0, x1, x0
    2bf0:	str	x0, [sp, #736]
    2bf4:	ldr	x1, [sp, #728]
    2bf8:	ldr	x0, [sp, #704]
    2bfc:	ror	x2, x0, #14
    2c00:	ldr	x0, [sp, #704]
    2c04:	ror	x0, x0, #18
    2c08:	eor	x2, x2, x0
    2c0c:	ldr	x0, [sp, #704]
    2c10:	ror	x0, x0, #41
    2c14:	eor	x0, x2, x0
    2c18:	add	x1, x1, x0
    2c1c:	ldr	x2, [sp, #720]
    2c20:	ldr	x3, [sp, #704]
    2c24:	ldr	x4, [sp, #712]
    2c28:	ldr	x0, [sp, #720]
    2c2c:	eor	x0, x4, x0
    2c30:	and	x0, x3, x0
    2c34:	eor	x0, x2, x0
    2c38:	add	x1, x1, x0
    2c3c:	ldr	x0, [sp, #240]
    2c40:	add	x1, x1, x0
    2c44:	mov	x0, #0x3210                	// #12816
    2c48:	movk	x0, #0x2db4, lsl #16
    2c4c:	movk	x0, #0xc66d, lsl #32
    2c50:	movk	x0, #0xa831, lsl #48
    2c54:	add	x0, x1, x0
    2c58:	str	x0, [sp, #752]
    2c5c:	ldr	x0, [sp, #736]
    2c60:	ror	x1, x0, #28
    2c64:	ldr	x0, [sp, #736]
    2c68:	ror	x0, x0, #34
    2c6c:	eor	x1, x1, x0
    2c70:	ldr	x0, [sp, #736]
    2c74:	ror	x0, x0, #39
    2c78:	eor	x1, x1, x0
    2c7c:	ldr	x2, [sp, #736]
    2c80:	ldr	x0, [sp, #680]
    2c84:	orr	x2, x2, x0
    2c88:	ldr	x0, [sp, #688]
    2c8c:	and	x2, x2, x0
    2c90:	ldr	x3, [sp, #736]
    2c94:	ldr	x0, [sp, #680]
    2c98:	and	x0, x3, x0
    2c9c:	orr	x0, x2, x0
    2ca0:	add	x0, x1, x0
    2ca4:	str	x0, [sp, #744]
    2ca8:	ldr	x1, [sp, #696]
    2cac:	ldr	x0, [sp, #752]
    2cb0:	add	x0, x1, x0
    2cb4:	str	x0, [sp, #696]
    2cb8:	ldr	x1, [sp, #752]
    2cbc:	ldr	x0, [sp, #744]
    2cc0:	add	x0, x1, x0
    2cc4:	str	x0, [sp, #728]
    2cc8:	ldr	x1, [sp, #720]
    2ccc:	ldr	x0, [sp, #696]
    2cd0:	ror	x2, x0, #14
    2cd4:	ldr	x0, [sp, #696]
    2cd8:	ror	x0, x0, #18
    2cdc:	eor	x2, x2, x0
    2ce0:	ldr	x0, [sp, #696]
    2ce4:	ror	x0, x0, #41
    2ce8:	eor	x0, x2, x0
    2cec:	add	x1, x1, x0
    2cf0:	ldr	x2, [sp, #712]
    2cf4:	ldr	x3, [sp, #696]
    2cf8:	ldr	x4, [sp, #704]
    2cfc:	ldr	x0, [sp, #712]
    2d00:	eor	x0, x4, x0
    2d04:	and	x0, x3, x0
    2d08:	eor	x0, x2, x0
    2d0c:	add	x1, x1, x0
    2d10:	ldr	x0, [sp, #248]
    2d14:	add	x1, x1, x0
    2d18:	mov	x0, #0x213f                	// #8511
    2d1c:	movk	x0, #0x98fb, lsl #16
    2d20:	movk	x0, #0x27c8, lsl #32
    2d24:	movk	x0, #0xb003, lsl #48
    2d28:	add	x0, x1, x0
    2d2c:	str	x0, [sp, #752]
    2d30:	ldr	x0, [sp, #728]
    2d34:	ror	x1, x0, #28
    2d38:	ldr	x0, [sp, #728]
    2d3c:	ror	x0, x0, #34
    2d40:	eor	x1, x1, x0
    2d44:	ldr	x0, [sp, #728]
    2d48:	ror	x0, x0, #39
    2d4c:	eor	x1, x1, x0
    2d50:	ldr	x2, [sp, #728]
    2d54:	ldr	x0, [sp, #736]
    2d58:	orr	x2, x2, x0
    2d5c:	ldr	x0, [sp, #680]
    2d60:	and	x2, x2, x0
    2d64:	ldr	x3, [sp, #728]
    2d68:	ldr	x0, [sp, #736]
    2d6c:	and	x0, x3, x0
    2d70:	orr	x0, x2, x0
    2d74:	add	x0, x1, x0
    2d78:	str	x0, [sp, #744]
    2d7c:	ldr	x1, [sp, #688]
    2d80:	ldr	x0, [sp, #752]
    2d84:	add	x0, x1, x0
    2d88:	str	x0, [sp, #688]
    2d8c:	ldr	x1, [sp, #752]
    2d90:	ldr	x0, [sp, #744]
    2d94:	add	x0, x1, x0
    2d98:	str	x0, [sp, #720]
    2d9c:	ldr	x1, [sp, #712]
    2da0:	ldr	x0, [sp, #688]
    2da4:	ror	x2, x0, #14
    2da8:	ldr	x0, [sp, #688]
    2dac:	ror	x0, x0, #18
    2db0:	eor	x2, x2, x0
    2db4:	ldr	x0, [sp, #688]
    2db8:	ror	x0, x0, #41
    2dbc:	eor	x0, x2, x0
    2dc0:	add	x1, x1, x0
    2dc4:	ldr	x2, [sp, #704]
    2dc8:	ldr	x3, [sp, #688]
    2dcc:	ldr	x4, [sp, #696]
    2dd0:	ldr	x0, [sp, #704]
    2dd4:	eor	x0, x4, x0
    2dd8:	and	x0, x3, x0
    2ddc:	eor	x0, x2, x0
    2de0:	add	x1, x1, x0
    2de4:	ldr	x0, [sp, #256]
    2de8:	add	x1, x1, x0
    2dec:	mov	x0, #0xee4                 	// #3812
    2df0:	movk	x0, #0xbeef, lsl #16
    2df4:	movk	x0, #0x7fc7, lsl #32
    2df8:	movk	x0, #0xbf59, lsl #48
    2dfc:	add	x0, x1, x0
    2e00:	str	x0, [sp, #752]
    2e04:	ldr	x0, [sp, #720]
    2e08:	ror	x1, x0, #28
    2e0c:	ldr	x0, [sp, #720]
    2e10:	ror	x0, x0, #34
    2e14:	eor	x1, x1, x0
    2e18:	ldr	x0, [sp, #720]
    2e1c:	ror	x0, x0, #39
    2e20:	eor	x1, x1, x0
    2e24:	ldr	x2, [sp, #720]
    2e28:	ldr	x0, [sp, #728]
    2e2c:	orr	x2, x2, x0
    2e30:	ldr	x0, [sp, #736]
    2e34:	and	x2, x2, x0
    2e38:	ldr	x3, [sp, #720]
    2e3c:	ldr	x0, [sp, #728]
    2e40:	and	x0, x3, x0
    2e44:	orr	x0, x2, x0
    2e48:	add	x0, x1, x0
    2e4c:	str	x0, [sp, #744]
    2e50:	ldr	x1, [sp, #680]
    2e54:	ldr	x0, [sp, #752]
    2e58:	add	x0, x1, x0
    2e5c:	str	x0, [sp, #680]
    2e60:	ldr	x1, [sp, #752]
    2e64:	ldr	x0, [sp, #744]
    2e68:	add	x0, x1, x0
    2e6c:	str	x0, [sp, #712]
    2e70:	ldr	x1, [sp, #704]
    2e74:	ldr	x0, [sp, #680]
    2e78:	ror	x2, x0, #14
    2e7c:	ldr	x0, [sp, #680]
    2e80:	ror	x0, x0, #18
    2e84:	eor	x2, x2, x0
    2e88:	ldr	x0, [sp, #680]
    2e8c:	ror	x0, x0, #41
    2e90:	eor	x0, x2, x0
    2e94:	add	x1, x1, x0
    2e98:	ldr	x2, [sp, #696]
    2e9c:	ldr	x3, [sp, #680]
    2ea0:	ldr	x4, [sp, #688]
    2ea4:	ldr	x0, [sp, #696]
    2ea8:	eor	x0, x4, x0
    2eac:	and	x0, x3, x0
    2eb0:	eor	x0, x2, x0
    2eb4:	add	x1, x1, x0
    2eb8:	ldr	x0, [sp, #264]
    2ebc:	add	x1, x1, x0
    2ec0:	mov	x0, #0x8fc2                	// #36802
    2ec4:	movk	x0, #0x3da8, lsl #16
    2ec8:	movk	x0, #0xbf3, lsl #32
    2ecc:	movk	x0, #0xc6e0, lsl #48
    2ed0:	add	x0, x1, x0
    2ed4:	str	x0, [sp, #752]
    2ed8:	ldr	x0, [sp, #712]
    2edc:	ror	x1, x0, #28
    2ee0:	ldr	x0, [sp, #712]
    2ee4:	ror	x0, x0, #34
    2ee8:	eor	x1, x1, x0
    2eec:	ldr	x0, [sp, #712]
    2ef0:	ror	x0, x0, #39
    2ef4:	eor	x1, x1, x0
    2ef8:	ldr	x2, [sp, #712]
    2efc:	ldr	x0, [sp, #720]
    2f00:	orr	x2, x2, x0
    2f04:	ldr	x0, [sp, #728]
    2f08:	and	x2, x2, x0
    2f0c:	ldr	x3, [sp, #712]
    2f10:	ldr	x0, [sp, #720]
    2f14:	and	x0, x3, x0
    2f18:	orr	x0, x2, x0
    2f1c:	add	x0, x1, x0
    2f20:	str	x0, [sp, #744]
    2f24:	ldr	x1, [sp, #736]
    2f28:	ldr	x0, [sp, #752]
    2f2c:	add	x0, x1, x0
    2f30:	str	x0, [sp, #736]
    2f34:	ldr	x1, [sp, #752]
    2f38:	ldr	x0, [sp, #744]
    2f3c:	add	x0, x1, x0
    2f40:	str	x0, [sp, #704]
    2f44:	ldr	x1, [sp, #696]
    2f48:	ldr	x0, [sp, #736]
    2f4c:	ror	x2, x0, #14
    2f50:	ldr	x0, [sp, #736]
    2f54:	ror	x0, x0, #18
    2f58:	eor	x2, x2, x0
    2f5c:	ldr	x0, [sp, #736]
    2f60:	ror	x0, x0, #41
    2f64:	eor	x0, x2, x0
    2f68:	add	x1, x1, x0
    2f6c:	ldr	x2, [sp, #688]
    2f70:	ldr	x3, [sp, #736]
    2f74:	ldr	x4, [sp, #680]
    2f78:	ldr	x0, [sp, #688]
    2f7c:	eor	x0, x4, x0
    2f80:	and	x0, x3, x0
    2f84:	eor	x0, x2, x0
    2f88:	add	x1, x1, x0
    2f8c:	ldr	x0, [sp, #272]
    2f90:	add	x1, x1, x0
    2f94:	mov	x0, #0xa725                	// #42789
    2f98:	movk	x0, #0x930a, lsl #16
    2f9c:	movk	x0, #0x9147, lsl #32
    2fa0:	movk	x0, #0xd5a7, lsl #48
    2fa4:	add	x0, x1, x0
    2fa8:	str	x0, [sp, #752]
    2fac:	ldr	x0, [sp, #704]
    2fb0:	ror	x1, x0, #28
    2fb4:	ldr	x0, [sp, #704]
    2fb8:	ror	x0, x0, #34
    2fbc:	eor	x1, x1, x0
    2fc0:	ldr	x0, [sp, #704]
    2fc4:	ror	x0, x0, #39
    2fc8:	eor	x1, x1, x0
    2fcc:	ldr	x2, [sp, #704]
    2fd0:	ldr	x0, [sp, #712]
    2fd4:	orr	x2, x2, x0
    2fd8:	ldr	x0, [sp, #720]
    2fdc:	and	x2, x2, x0
    2fe0:	ldr	x3, [sp, #704]
    2fe4:	ldr	x0, [sp, #712]
    2fe8:	and	x0, x3, x0
    2fec:	orr	x0, x2, x0
    2ff0:	add	x0, x1, x0
    2ff4:	str	x0, [sp, #744]
    2ff8:	ldr	x1, [sp, #728]
    2ffc:	ldr	x0, [sp, #752]
    3000:	add	x0, x1, x0
    3004:	str	x0, [sp, #728]
    3008:	ldr	x1, [sp, #752]
    300c:	ldr	x0, [sp, #744]
    3010:	add	x0, x1, x0
    3014:	str	x0, [sp, #696]
    3018:	ldr	x1, [sp, #688]
    301c:	ldr	x0, [sp, #728]
    3020:	ror	x2, x0, #14
    3024:	ldr	x0, [sp, #728]
    3028:	ror	x0, x0, #18
    302c:	eor	x2, x2, x0
    3030:	ldr	x0, [sp, #728]
    3034:	ror	x0, x0, #41
    3038:	eor	x0, x2, x0
    303c:	add	x1, x1, x0
    3040:	ldr	x2, [sp, #680]
    3044:	ldr	x3, [sp, #728]
    3048:	ldr	x4, [sp, #736]
    304c:	ldr	x0, [sp, #680]
    3050:	eor	x0, x4, x0
    3054:	and	x0, x3, x0
    3058:	eor	x0, x2, x0
    305c:	add	x1, x1, x0
    3060:	ldr	x0, [sp, #280]
    3064:	add	x1, x1, x0
    3068:	mov	x0, #0x826f                	// #33391
    306c:	movk	x0, #0xe003, lsl #16
    3070:	movk	x0, #0x6351, lsl #32
    3074:	movk	x0, #0x6ca, lsl #48
    3078:	add	x0, x1, x0
    307c:	str	x0, [sp, #752]
    3080:	ldr	x0, [sp, #696]
    3084:	ror	x1, x0, #28
    3088:	ldr	x0, [sp, #696]
    308c:	ror	x0, x0, #34
    3090:	eor	x1, x1, x0
    3094:	ldr	x0, [sp, #696]
    3098:	ror	x0, x0, #39
    309c:	eor	x1, x1, x0
    30a0:	ldr	x2, [sp, #696]
    30a4:	ldr	x0, [sp, #704]
    30a8:	orr	x2, x2, x0
    30ac:	ldr	x0, [sp, #712]
    30b0:	and	x2, x2, x0
    30b4:	ldr	x3, [sp, #696]
    30b8:	ldr	x0, [sp, #704]
    30bc:	and	x0, x3, x0
    30c0:	orr	x0, x2, x0
    30c4:	add	x0, x1, x0
    30c8:	str	x0, [sp, #744]
    30cc:	ldr	x1, [sp, #720]
    30d0:	ldr	x0, [sp, #752]
    30d4:	add	x0, x1, x0
    30d8:	str	x0, [sp, #720]
    30dc:	ldr	x1, [sp, #752]
    30e0:	ldr	x0, [sp, #744]
    30e4:	add	x0, x1, x0
    30e8:	str	x0, [sp, #688]
    30ec:	ldr	x1, [sp, #680]
    30f0:	ldr	x0, [sp, #720]
    30f4:	ror	x2, x0, #14
    30f8:	ldr	x0, [sp, #720]
    30fc:	ror	x0, x0, #18
    3100:	eor	x2, x2, x0
    3104:	ldr	x0, [sp, #720]
    3108:	ror	x0, x0, #41
    310c:	eor	x0, x2, x0
    3110:	add	x1, x1, x0
    3114:	ldr	x2, [sp, #736]
    3118:	ldr	x3, [sp, #720]
    311c:	ldr	x4, [sp, #728]
    3120:	ldr	x0, [sp, #736]
    3124:	eor	x0, x4, x0
    3128:	and	x0, x3, x0
    312c:	eor	x0, x2, x0
    3130:	add	x1, x1, x0
    3134:	ldr	x0, [sp, #288]
    3138:	add	x1, x1, x0
    313c:	mov	x0, #0x6e70                	// #28272
    3140:	movk	x0, #0xa0e, lsl #16
    3144:	movk	x0, #0x2967, lsl #32
    3148:	movk	x0, #0x1429, lsl #48
    314c:	add	x0, x1, x0
    3150:	str	x0, [sp, #752]
    3154:	ldr	x0, [sp, #688]
    3158:	ror	x1, x0, #28
    315c:	ldr	x0, [sp, #688]
    3160:	ror	x0, x0, #34
    3164:	eor	x1, x1, x0
    3168:	ldr	x0, [sp, #688]
    316c:	ror	x0, x0, #39
    3170:	eor	x1, x1, x0
    3174:	ldr	x2, [sp, #688]
    3178:	ldr	x0, [sp, #696]
    317c:	orr	x2, x2, x0
    3180:	ldr	x0, [sp, #704]
    3184:	and	x2, x2, x0
    3188:	ldr	x3, [sp, #688]
    318c:	ldr	x0, [sp, #696]
    3190:	and	x0, x3, x0
    3194:	orr	x0, x2, x0
    3198:	add	x0, x1, x0
    319c:	str	x0, [sp, #744]
    31a0:	ldr	x1, [sp, #712]
    31a4:	ldr	x0, [sp, #752]
    31a8:	add	x0, x1, x0
    31ac:	str	x0, [sp, #712]
    31b0:	ldr	x1, [sp, #752]
    31b4:	ldr	x0, [sp, #744]
    31b8:	add	x0, x1, x0
    31bc:	str	x0, [sp, #680]
    31c0:	ldr	x1, [sp, #736]
    31c4:	ldr	x0, [sp, #712]
    31c8:	ror	x2, x0, #14
    31cc:	ldr	x0, [sp, #712]
    31d0:	ror	x0, x0, #18
    31d4:	eor	x2, x2, x0
    31d8:	ldr	x0, [sp, #712]
    31dc:	ror	x0, x0, #41
    31e0:	eor	x0, x2, x0
    31e4:	add	x1, x1, x0
    31e8:	ldr	x2, [sp, #728]
    31ec:	ldr	x3, [sp, #712]
    31f0:	ldr	x4, [sp, #720]
    31f4:	ldr	x0, [sp, #728]
    31f8:	eor	x0, x4, x0
    31fc:	and	x0, x3, x0
    3200:	eor	x0, x2, x0
    3204:	add	x1, x1, x0
    3208:	ldr	x0, [sp, #296]
    320c:	add	x1, x1, x0
    3210:	mov	x0, #0x2ffc                	// #12284
    3214:	movk	x0, #0x46d2, lsl #16
    3218:	movk	x0, #0xa85, lsl #32
    321c:	movk	x0, #0x27b7, lsl #48
    3220:	add	x0, x1, x0
    3224:	str	x0, [sp, #752]
    3228:	ldr	x0, [sp, #680]
    322c:	ror	x1, x0, #28
    3230:	ldr	x0, [sp, #680]
    3234:	ror	x0, x0, #34
    3238:	eor	x1, x1, x0
    323c:	ldr	x0, [sp, #680]
    3240:	ror	x0, x0, #39
    3244:	eor	x1, x1, x0
    3248:	ldr	x2, [sp, #680]
    324c:	ldr	x0, [sp, #688]
    3250:	orr	x2, x2, x0
    3254:	ldr	x0, [sp, #696]
    3258:	and	x2, x2, x0
    325c:	ldr	x3, [sp, #680]
    3260:	ldr	x0, [sp, #688]
    3264:	and	x0, x3, x0
    3268:	orr	x0, x2, x0
    326c:	add	x0, x1, x0
    3270:	str	x0, [sp, #744]
    3274:	ldr	x1, [sp, #704]
    3278:	ldr	x0, [sp, #752]
    327c:	add	x0, x1, x0
    3280:	str	x0, [sp, #704]
    3284:	ldr	x1, [sp, #752]
    3288:	ldr	x0, [sp, #744]
    328c:	add	x0, x1, x0
    3290:	str	x0, [sp, #736]
    3294:	ldr	x1, [sp, #728]
    3298:	ldr	x0, [sp, #704]
    329c:	ror	x2, x0, #14
    32a0:	ldr	x0, [sp, #704]
    32a4:	ror	x0, x0, #18
    32a8:	eor	x2, x2, x0
    32ac:	ldr	x0, [sp, #704]
    32b0:	ror	x0, x0, #41
    32b4:	eor	x0, x2, x0
    32b8:	add	x1, x1, x0
    32bc:	ldr	x2, [sp, #720]
    32c0:	ldr	x3, [sp, #704]
    32c4:	ldr	x4, [sp, #712]
    32c8:	ldr	x0, [sp, #720]
    32cc:	eor	x0, x4, x0
    32d0:	and	x0, x3, x0
    32d4:	eor	x0, x2, x0
    32d8:	add	x1, x1, x0
    32dc:	ldr	x0, [sp, #304]
    32e0:	add	x1, x1, x0
    32e4:	mov	x0, #0xc926                	// #51494
    32e8:	movk	x0, #0x5c26, lsl #16
    32ec:	movk	x0, #0x2138, lsl #32
    32f0:	movk	x0, #0x2e1b, lsl #48
    32f4:	add	x0, x1, x0
    32f8:	str	x0, [sp, #752]
    32fc:	ldr	x0, [sp, #736]
    3300:	ror	x1, x0, #28
    3304:	ldr	x0, [sp, #736]
    3308:	ror	x0, x0, #34
    330c:	eor	x1, x1, x0
    3310:	ldr	x0, [sp, #736]
    3314:	ror	x0, x0, #39
    3318:	eor	x1, x1, x0
    331c:	ldr	x2, [sp, #736]
    3320:	ldr	x0, [sp, #680]
    3324:	orr	x2, x2, x0
    3328:	ldr	x0, [sp, #688]
    332c:	and	x2, x2, x0
    3330:	ldr	x3, [sp, #736]
    3334:	ldr	x0, [sp, #680]
    3338:	and	x0, x3, x0
    333c:	orr	x0, x2, x0
    3340:	add	x0, x1, x0
    3344:	str	x0, [sp, #744]
    3348:	ldr	x1, [sp, #696]
    334c:	ldr	x0, [sp, #752]
    3350:	add	x0, x1, x0
    3354:	str	x0, [sp, #696]
    3358:	ldr	x1, [sp, #752]
    335c:	ldr	x0, [sp, #744]
    3360:	add	x0, x1, x0
    3364:	str	x0, [sp, #728]
    3368:	ldr	x1, [sp, #720]
    336c:	ldr	x0, [sp, #696]
    3370:	ror	x2, x0, #14
    3374:	ldr	x0, [sp, #696]
    3378:	ror	x0, x0, #18
    337c:	eor	x2, x2, x0
    3380:	ldr	x0, [sp, #696]
    3384:	ror	x0, x0, #41
    3388:	eor	x0, x2, x0
    338c:	add	x1, x1, x0
    3390:	ldr	x2, [sp, #712]
    3394:	ldr	x3, [sp, #696]
    3398:	ldr	x4, [sp, #704]
    339c:	ldr	x0, [sp, #712]
    33a0:	eor	x0, x4, x0
    33a4:	and	x0, x3, x0
    33a8:	eor	x0, x2, x0
    33ac:	add	x1, x1, x0
    33b0:	ldr	x0, [sp, #312]
    33b4:	add	x1, x1, x0
    33b8:	mov	x0, #0x2aed                	// #10989
    33bc:	movk	x0, #0x5ac4, lsl #16
    33c0:	movk	x0, #0x6dfc, lsl #32
    33c4:	movk	x0, #0x4d2c, lsl #48
    33c8:	add	x0, x1, x0
    33cc:	str	x0, [sp, #752]
    33d0:	ldr	x0, [sp, #728]
    33d4:	ror	x1, x0, #28
    33d8:	ldr	x0, [sp, #728]
    33dc:	ror	x0, x0, #34
    33e0:	eor	x1, x1, x0
    33e4:	ldr	x0, [sp, #728]
    33e8:	ror	x0, x0, #39
    33ec:	eor	x1, x1, x0
    33f0:	ldr	x2, [sp, #728]
    33f4:	ldr	x0, [sp, #736]
    33f8:	orr	x2, x2, x0
    33fc:	ldr	x0, [sp, #680]
    3400:	and	x2, x2, x0
    3404:	ldr	x3, [sp, #728]
    3408:	ldr	x0, [sp, #736]
    340c:	and	x0, x3, x0
    3410:	orr	x0, x2, x0
    3414:	add	x0, x1, x0
    3418:	str	x0, [sp, #744]
    341c:	ldr	x1, [sp, #688]
    3420:	ldr	x0, [sp, #752]
    3424:	add	x0, x1, x0
    3428:	str	x0, [sp, #688]
    342c:	ldr	x1, [sp, #752]
    3430:	ldr	x0, [sp, #744]
    3434:	add	x0, x1, x0
    3438:	str	x0, [sp, #720]
    343c:	ldr	x1, [sp, #712]
    3440:	ldr	x0, [sp, #688]
    3444:	ror	x2, x0, #14
    3448:	ldr	x0, [sp, #688]
    344c:	ror	x0, x0, #18
    3450:	eor	x2, x2, x0
    3454:	ldr	x0, [sp, #688]
    3458:	ror	x0, x0, #41
    345c:	eor	x0, x2, x0
    3460:	add	x1, x1, x0
    3464:	ldr	x2, [sp, #704]
    3468:	ldr	x3, [sp, #688]
    346c:	ldr	x4, [sp, #696]
    3470:	ldr	x0, [sp, #704]
    3474:	eor	x0, x4, x0
    3478:	and	x0, x3, x0
    347c:	eor	x0, x2, x0
    3480:	add	x1, x1, x0
    3484:	ldr	x0, [sp, #320]
    3488:	add	x1, x1, x0
    348c:	mov	x0, #0xb3df                	// #46047
    3490:	movk	x0, #0x9d95, lsl #16
    3494:	movk	x0, #0xd13, lsl #32
    3498:	movk	x0, #0x5338, lsl #48
    349c:	add	x0, x1, x0
    34a0:	str	x0, [sp, #752]
    34a4:	ldr	x0, [sp, #720]
    34a8:	ror	x1, x0, #28
    34ac:	ldr	x0, [sp, #720]
    34b0:	ror	x0, x0, #34
    34b4:	eor	x1, x1, x0
    34b8:	ldr	x0, [sp, #720]
    34bc:	ror	x0, x0, #39
    34c0:	eor	x1, x1, x0
    34c4:	ldr	x2, [sp, #720]
    34c8:	ldr	x0, [sp, #728]
    34cc:	orr	x2, x2, x0
    34d0:	ldr	x0, [sp, #736]
    34d4:	and	x2, x2, x0
    34d8:	ldr	x3, [sp, #720]
    34dc:	ldr	x0, [sp, #728]
    34e0:	and	x0, x3, x0
    34e4:	orr	x0, x2, x0
    34e8:	add	x0, x1, x0
    34ec:	str	x0, [sp, #744]
    34f0:	ldr	x1, [sp, #680]
    34f4:	ldr	x0, [sp, #752]
    34f8:	add	x0, x1, x0
    34fc:	str	x0, [sp, #680]
    3500:	ldr	x1, [sp, #752]
    3504:	ldr	x0, [sp, #744]
    3508:	add	x0, x1, x0
    350c:	str	x0, [sp, #712]
    3510:	ldr	x1, [sp, #704]
    3514:	ldr	x0, [sp, #680]
    3518:	ror	x2, x0, #14
    351c:	ldr	x0, [sp, #680]
    3520:	ror	x0, x0, #18
    3524:	eor	x2, x2, x0
    3528:	ldr	x0, [sp, #680]
    352c:	ror	x0, x0, #41
    3530:	eor	x0, x2, x0
    3534:	add	x1, x1, x0
    3538:	ldr	x2, [sp, #696]
    353c:	ldr	x3, [sp, #680]
    3540:	ldr	x4, [sp, #688]
    3544:	ldr	x0, [sp, #696]
    3548:	eor	x0, x4, x0
    354c:	and	x0, x3, x0
    3550:	eor	x0, x2, x0
    3554:	add	x1, x1, x0
    3558:	ldr	x0, [sp, #328]
    355c:	add	x1, x1, x0
    3560:	mov	x0, #0x63de                	// #25566
    3564:	movk	x0, #0x8baf, lsl #16
    3568:	movk	x0, #0x7354, lsl #32
    356c:	movk	x0, #0x650a, lsl #48
    3570:	add	x0, x1, x0
    3574:	str	x0, [sp, #752]
    3578:	ldr	x0, [sp, #712]
    357c:	ror	x1, x0, #28
    3580:	ldr	x0, [sp, #712]
    3584:	ror	x0, x0, #34
    3588:	eor	x1, x1, x0
    358c:	ldr	x0, [sp, #712]
    3590:	ror	x0, x0, #39
    3594:	eor	x1, x1, x0
    3598:	ldr	x2, [sp, #712]
    359c:	ldr	x0, [sp, #720]
    35a0:	orr	x2, x2, x0
    35a4:	ldr	x0, [sp, #728]
    35a8:	and	x2, x2, x0
    35ac:	ldr	x3, [sp, #712]
    35b0:	ldr	x0, [sp, #720]
    35b4:	and	x0, x3, x0
    35b8:	orr	x0, x2, x0
    35bc:	add	x0, x1, x0
    35c0:	str	x0, [sp, #744]
    35c4:	ldr	x1, [sp, #736]
    35c8:	ldr	x0, [sp, #752]
    35cc:	add	x0, x1, x0
    35d0:	str	x0, [sp, #736]
    35d4:	ldr	x1, [sp, #752]
    35d8:	ldr	x0, [sp, #744]
    35dc:	add	x0, x1, x0
    35e0:	str	x0, [sp, #704]
    35e4:	ldr	x1, [sp, #696]
    35e8:	ldr	x0, [sp, #736]
    35ec:	ror	x2, x0, #14
    35f0:	ldr	x0, [sp, #736]
    35f4:	ror	x0, x0, #18
    35f8:	eor	x2, x2, x0
    35fc:	ldr	x0, [sp, #736]
    3600:	ror	x0, x0, #41
    3604:	eor	x0, x2, x0
    3608:	add	x1, x1, x0
    360c:	ldr	x2, [sp, #688]
    3610:	ldr	x3, [sp, #736]
    3614:	ldr	x4, [sp, #680]
    3618:	ldr	x0, [sp, #688]
    361c:	eor	x0, x4, x0
    3620:	and	x0, x3, x0
    3624:	eor	x0, x2, x0
    3628:	add	x1, x1, x0
    362c:	ldr	x0, [sp, #336]
    3630:	add	x1, x1, x0
    3634:	mov	x0, #0xb2a8                	// #45736
    3638:	movk	x0, #0x3c77, lsl #16
    363c:	movk	x0, #0xabb, lsl #32
    3640:	movk	x0, #0x766a, lsl #48
    3644:	add	x0, x1, x0
    3648:	str	x0, [sp, #752]
    364c:	ldr	x0, [sp, #704]
    3650:	ror	x1, x0, #28
    3654:	ldr	x0, [sp, #704]
    3658:	ror	x0, x0, #34
    365c:	eor	x1, x1, x0
    3660:	ldr	x0, [sp, #704]
    3664:	ror	x0, x0, #39
    3668:	eor	x1, x1, x0
    366c:	ldr	x2, [sp, #704]
    3670:	ldr	x0, [sp, #712]
    3674:	orr	x2, x2, x0
    3678:	ldr	x0, [sp, #720]
    367c:	and	x2, x2, x0
    3680:	ldr	x3, [sp, #704]
    3684:	ldr	x0, [sp, #712]
    3688:	and	x0, x3, x0
    368c:	orr	x0, x2, x0
    3690:	add	x0, x1, x0
    3694:	str	x0, [sp, #744]
    3698:	ldr	x1, [sp, #728]
    369c:	ldr	x0, [sp, #752]
    36a0:	add	x0, x1, x0
    36a4:	str	x0, [sp, #728]
    36a8:	ldr	x1, [sp, #752]
    36ac:	ldr	x0, [sp, #744]
    36b0:	add	x0, x1, x0
    36b4:	str	x0, [sp, #696]
    36b8:	ldr	x1, [sp, #688]
    36bc:	ldr	x0, [sp, #728]
    36c0:	ror	x2, x0, #14
    36c4:	ldr	x0, [sp, #728]
    36c8:	ror	x0, x0, #18
    36cc:	eor	x2, x2, x0
    36d0:	ldr	x0, [sp, #728]
    36d4:	ror	x0, x0, #41
    36d8:	eor	x0, x2, x0
    36dc:	add	x1, x1, x0
    36e0:	ldr	x2, [sp, #680]
    36e4:	ldr	x3, [sp, #728]
    36e8:	ldr	x4, [sp, #736]
    36ec:	ldr	x0, [sp, #680]
    36f0:	eor	x0, x4, x0
    36f4:	and	x0, x3, x0
    36f8:	eor	x0, x2, x0
    36fc:	add	x1, x1, x0
    3700:	ldr	x0, [sp, #344]
    3704:	add	x1, x1, x0
    3708:	mov	x0, #0xaee6                	// #44774
    370c:	movk	x0, #0x47ed, lsl #16
    3710:	movk	x0, #0xc92e, lsl #32
    3714:	movk	x0, #0x81c2, lsl #48
    3718:	add	x0, x1, x0
    371c:	str	x0, [sp, #752]
    3720:	ldr	x0, [sp, #696]
    3724:	ror	x1, x0, #28
    3728:	ldr	x0, [sp, #696]
    372c:	ror	x0, x0, #34
    3730:	eor	x1, x1, x0
    3734:	ldr	x0, [sp, #696]
    3738:	ror	x0, x0, #39
    373c:	eor	x1, x1, x0
    3740:	ldr	x2, [sp, #696]
    3744:	ldr	x0, [sp, #704]
    3748:	orr	x2, x2, x0
    374c:	ldr	x0, [sp, #712]
    3750:	and	x2, x2, x0
    3754:	ldr	x3, [sp, #696]
    3758:	ldr	x0, [sp, #704]
    375c:	and	x0, x3, x0
    3760:	orr	x0, x2, x0
    3764:	add	x0, x1, x0
    3768:	str	x0, [sp, #744]
    376c:	ldr	x1, [sp, #720]
    3770:	ldr	x0, [sp, #752]
    3774:	add	x0, x1, x0
    3778:	str	x0, [sp, #720]
    377c:	ldr	x1, [sp, #752]
    3780:	ldr	x0, [sp, #744]
    3784:	add	x0, x1, x0
    3788:	str	x0, [sp, #688]
    378c:	ldr	x1, [sp, #680]
    3790:	ldr	x0, [sp, #720]
    3794:	ror	x2, x0, #14
    3798:	ldr	x0, [sp, #720]
    379c:	ror	x0, x0, #18
    37a0:	eor	x2, x2, x0
    37a4:	ldr	x0, [sp, #720]
    37a8:	ror	x0, x0, #41
    37ac:	eor	x0, x2, x0
    37b0:	add	x1, x1, x0
    37b4:	ldr	x2, [sp, #736]
    37b8:	ldr	x3, [sp, #720]
    37bc:	ldr	x4, [sp, #728]
    37c0:	ldr	x0, [sp, #736]
    37c4:	eor	x0, x4, x0
    37c8:	and	x0, x3, x0
    37cc:	eor	x0, x2, x0
    37d0:	add	x1, x1, x0
    37d4:	ldr	x0, [sp, #352]
    37d8:	add	x1, x1, x0
    37dc:	mov	x0, #0x353b                	// #13627
    37e0:	movk	x0, #0x1482, lsl #16
    37e4:	movk	x0, #0x2c85, lsl #32
    37e8:	movk	x0, #0x9272, lsl #48
    37ec:	add	x0, x1, x0
    37f0:	str	x0, [sp, #752]
    37f4:	ldr	x0, [sp, #688]
    37f8:	ror	x1, x0, #28
    37fc:	ldr	x0, [sp, #688]
    3800:	ror	x0, x0, #34
    3804:	eor	x1, x1, x0
    3808:	ldr	x0, [sp, #688]
    380c:	ror	x0, x0, #39
    3810:	eor	x1, x1, x0
    3814:	ldr	x2, [sp, #688]
    3818:	ldr	x0, [sp, #696]
    381c:	orr	x2, x2, x0
    3820:	ldr	x0, [sp, #704]
    3824:	and	x2, x2, x0
    3828:	ldr	x3, [sp, #688]
    382c:	ldr	x0, [sp, #696]
    3830:	and	x0, x3, x0
    3834:	orr	x0, x2, x0
    3838:	add	x0, x1, x0
    383c:	str	x0, [sp, #744]
    3840:	ldr	x1, [sp, #712]
    3844:	ldr	x0, [sp, #752]
    3848:	add	x0, x1, x0
    384c:	str	x0, [sp, #712]
    3850:	ldr	x1, [sp, #752]
    3854:	ldr	x0, [sp, #744]
    3858:	add	x0, x1, x0
    385c:	str	x0, [sp, #680]
    3860:	ldr	x1, [sp, #736]
    3864:	ldr	x0, [sp, #712]
    3868:	ror	x2, x0, #14
    386c:	ldr	x0, [sp, #712]
    3870:	ror	x0, x0, #18
    3874:	eor	x2, x2, x0
    3878:	ldr	x0, [sp, #712]
    387c:	ror	x0, x0, #41
    3880:	eor	x0, x2, x0
    3884:	add	x1, x1, x0
    3888:	ldr	x2, [sp, #728]
    388c:	ldr	x3, [sp, #712]
    3890:	ldr	x4, [sp, #720]
    3894:	ldr	x0, [sp, #728]
    3898:	eor	x0, x4, x0
    389c:	and	x0, x3, x0
    38a0:	eor	x0, x2, x0
    38a4:	add	x1, x1, x0
    38a8:	ldr	x0, [sp, #360]
    38ac:	add	x1, x1, x0
    38b0:	mov	x0, #0x364                 	// #868
    38b4:	movk	x0, #0x4cf1, lsl #16
    38b8:	movk	x0, #0xe8a1, lsl #32
    38bc:	movk	x0, #0xa2bf, lsl #48
    38c0:	add	x0, x1, x0
    38c4:	str	x0, [sp, #752]
    38c8:	ldr	x0, [sp, #680]
    38cc:	ror	x1, x0, #28
    38d0:	ldr	x0, [sp, #680]
    38d4:	ror	x0, x0, #34
    38d8:	eor	x1, x1, x0
    38dc:	ldr	x0, [sp, #680]
    38e0:	ror	x0, x0, #39
    38e4:	eor	x1, x1, x0
    38e8:	ldr	x2, [sp, #680]
    38ec:	ldr	x0, [sp, #688]
    38f0:	orr	x2, x2, x0
    38f4:	ldr	x0, [sp, #696]
    38f8:	and	x2, x2, x0
    38fc:	ldr	x3, [sp, #680]
    3900:	ldr	x0, [sp, #688]
    3904:	and	x0, x3, x0
    3908:	orr	x0, x2, x0
    390c:	add	x0, x1, x0
    3910:	str	x0, [sp, #744]
    3914:	ldr	x1, [sp, #704]
    3918:	ldr	x0, [sp, #752]
    391c:	add	x0, x1, x0
    3920:	str	x0, [sp, #704]
    3924:	ldr	x1, [sp, #752]
    3928:	ldr	x0, [sp, #744]
    392c:	add	x0, x1, x0
    3930:	str	x0, [sp, #736]
    3934:	ldr	x1, [sp, #728]
    3938:	ldr	x0, [sp, #704]
    393c:	ror	x2, x0, #14
    3940:	ldr	x0, [sp, #704]
    3944:	ror	x0, x0, #18
    3948:	eor	x2, x2, x0
    394c:	ldr	x0, [sp, #704]
    3950:	ror	x0, x0, #41
    3954:	eor	x0, x2, x0
    3958:	add	x1, x1, x0
    395c:	ldr	x2, [sp, #720]
    3960:	ldr	x3, [sp, #704]
    3964:	ldr	x4, [sp, #712]
    3968:	ldr	x0, [sp, #720]
    396c:	eor	x0, x4, x0
    3970:	and	x0, x3, x0
    3974:	eor	x0, x2, x0
    3978:	add	x1, x1, x0
    397c:	ldr	x0, [sp, #368]
    3980:	add	x1, x1, x0
    3984:	mov	x0, #0x3001                	// #12289
    3988:	movk	x0, #0xbc42, lsl #16
    398c:	movk	x0, #0x664b, lsl #32
    3990:	movk	x0, #0xa81a, lsl #48
    3994:	add	x0, x1, x0
    3998:	str	x0, [sp, #752]
    399c:	ldr	x0, [sp, #736]
    39a0:	ror	x1, x0, #28
    39a4:	ldr	x0, [sp, #736]
    39a8:	ror	x0, x0, #34
    39ac:	eor	x1, x1, x0
    39b0:	ldr	x0, [sp, #736]
    39b4:	ror	x0, x0, #39
    39b8:	eor	x1, x1, x0
    39bc:	ldr	x2, [sp, #736]
    39c0:	ldr	x0, [sp, #680]
    39c4:	orr	x2, x2, x0
    39c8:	ldr	x0, [sp, #688]
    39cc:	and	x2, x2, x0
    39d0:	ldr	x3, [sp, #736]
    39d4:	ldr	x0, [sp, #680]
    39d8:	and	x0, x3, x0
    39dc:	orr	x0, x2, x0
    39e0:	add	x0, x1, x0
    39e4:	str	x0, [sp, #744]
    39e8:	ldr	x1, [sp, #696]
    39ec:	ldr	x0, [sp, #752]
    39f0:	add	x0, x1, x0
    39f4:	str	x0, [sp, #696]
    39f8:	ldr	x1, [sp, #752]
    39fc:	ldr	x0, [sp, #744]
    3a00:	add	x0, x1, x0
    3a04:	str	x0, [sp, #728]
    3a08:	ldr	x1, [sp, #720]
    3a0c:	ldr	x0, [sp, #696]
    3a10:	ror	x2, x0, #14
    3a14:	ldr	x0, [sp, #696]
    3a18:	ror	x0, x0, #18
    3a1c:	eor	x2, x2, x0
    3a20:	ldr	x0, [sp, #696]
    3a24:	ror	x0, x0, #41
    3a28:	eor	x0, x2, x0
    3a2c:	add	x1, x1, x0
    3a30:	ldr	x2, [sp, #712]
    3a34:	ldr	x3, [sp, #696]
    3a38:	ldr	x4, [sp, #704]
    3a3c:	ldr	x0, [sp, #712]
    3a40:	eor	x0, x4, x0
    3a44:	and	x0, x3, x0
    3a48:	eor	x0, x2, x0
    3a4c:	add	x1, x1, x0
    3a50:	ldr	x0, [sp, #376]
    3a54:	add	x1, x1, x0
    3a58:	mov	x0, #0x9791                	// #38801
    3a5c:	movk	x0, #0xd0f8, lsl #16
    3a60:	movk	x0, #0x8b70, lsl #32
    3a64:	movk	x0, #0xc24b, lsl #48
    3a68:	add	x0, x1, x0
    3a6c:	str	x0, [sp, #752]
    3a70:	ldr	x0, [sp, #728]
    3a74:	ror	x1, x0, #28
    3a78:	ldr	x0, [sp, #728]
    3a7c:	ror	x0, x0, #34
    3a80:	eor	x1, x1, x0
    3a84:	ldr	x0, [sp, #728]
    3a88:	ror	x0, x0, #39
    3a8c:	eor	x1, x1, x0
    3a90:	ldr	x2, [sp, #728]
    3a94:	ldr	x0, [sp, #736]
    3a98:	orr	x2, x2, x0
    3a9c:	ldr	x0, [sp, #680]
    3aa0:	and	x2, x2, x0
    3aa4:	ldr	x3, [sp, #728]
    3aa8:	ldr	x0, [sp, #736]
    3aac:	and	x0, x3, x0
    3ab0:	orr	x0, x2, x0
    3ab4:	add	x0, x1, x0
    3ab8:	str	x0, [sp, #744]
    3abc:	ldr	x1, [sp, #688]
    3ac0:	ldr	x0, [sp, #752]
    3ac4:	add	x0, x1, x0
    3ac8:	str	x0, [sp, #688]
    3acc:	ldr	x1, [sp, #752]
    3ad0:	ldr	x0, [sp, #744]
    3ad4:	add	x0, x1, x0
    3ad8:	str	x0, [sp, #720]
    3adc:	ldr	x1, [sp, #712]
    3ae0:	ldr	x0, [sp, #688]
    3ae4:	ror	x2, x0, #14
    3ae8:	ldr	x0, [sp, #688]
    3aec:	ror	x0, x0, #18
    3af0:	eor	x2, x2, x0
    3af4:	ldr	x0, [sp, #688]
    3af8:	ror	x0, x0, #41
    3afc:	eor	x0, x2, x0
    3b00:	add	x1, x1, x0
    3b04:	ldr	x2, [sp, #704]
    3b08:	ldr	x3, [sp, #688]
    3b0c:	ldr	x4, [sp, #696]
    3b10:	ldr	x0, [sp, #704]
    3b14:	eor	x0, x4, x0
    3b18:	and	x0, x3, x0
    3b1c:	eor	x0, x2, x0
    3b20:	add	x1, x1, x0
    3b24:	ldr	x0, [sp, #384]
    3b28:	add	x1, x1, x0
    3b2c:	mov	x0, #0xbe30                	// #48688
    3b30:	movk	x0, #0x654, lsl #16
    3b34:	movk	x0, #0x51a3, lsl #32
    3b38:	movk	x0, #0xc76c, lsl #48
    3b3c:	add	x0, x1, x0
    3b40:	str	x0, [sp, #752]
    3b44:	ldr	x0, [sp, #720]
    3b48:	ror	x1, x0, #28
    3b4c:	ldr	x0, [sp, #720]
    3b50:	ror	x0, x0, #34
    3b54:	eor	x1, x1, x0
    3b58:	ldr	x0, [sp, #720]
    3b5c:	ror	x0, x0, #39
    3b60:	eor	x1, x1, x0
    3b64:	ldr	x2, [sp, #720]
    3b68:	ldr	x0, [sp, #728]
    3b6c:	orr	x2, x2, x0
    3b70:	ldr	x0, [sp, #736]
    3b74:	and	x2, x2, x0
    3b78:	ldr	x3, [sp, #720]
    3b7c:	ldr	x0, [sp, #728]
    3b80:	and	x0, x3, x0
    3b84:	orr	x0, x2, x0
    3b88:	add	x0, x1, x0
    3b8c:	str	x0, [sp, #744]
    3b90:	ldr	x1, [sp, #680]
    3b94:	ldr	x0, [sp, #752]
    3b98:	add	x0, x1, x0
    3b9c:	str	x0, [sp, #680]
    3ba0:	ldr	x1, [sp, #752]
    3ba4:	ldr	x0, [sp, #744]
    3ba8:	add	x0, x1, x0
    3bac:	str	x0, [sp, #712]
    3bb0:	ldr	x1, [sp, #704]
    3bb4:	ldr	x0, [sp, #680]
    3bb8:	ror	x2, x0, #14
    3bbc:	ldr	x0, [sp, #680]
    3bc0:	ror	x0, x0, #18
    3bc4:	eor	x2, x2, x0
    3bc8:	ldr	x0, [sp, #680]
    3bcc:	ror	x0, x0, #41
    3bd0:	eor	x0, x2, x0
    3bd4:	add	x1, x1, x0
    3bd8:	ldr	x2, [sp, #696]
    3bdc:	ldr	x3, [sp, #680]
    3be0:	ldr	x4, [sp, #688]
    3be4:	ldr	x0, [sp, #696]
    3be8:	eor	x0, x4, x0
    3bec:	and	x0, x3, x0
    3bf0:	eor	x0, x2, x0
    3bf4:	add	x1, x1, x0
    3bf8:	ldr	x0, [sp, #392]
    3bfc:	add	x1, x1, x0
    3c00:	mov	x0, #0x5218                	// #21016
    3c04:	movk	x0, #0xd6ef, lsl #16
    3c08:	movk	x0, #0xe819, lsl #32
    3c0c:	movk	x0, #0xd192, lsl #48
    3c10:	add	x0, x1, x0
    3c14:	str	x0, [sp, #752]
    3c18:	ldr	x0, [sp, #712]
    3c1c:	ror	x1, x0, #28
    3c20:	ldr	x0, [sp, #712]
    3c24:	ror	x0, x0, #34
    3c28:	eor	x1, x1, x0
    3c2c:	ldr	x0, [sp, #712]
    3c30:	ror	x0, x0, #39
    3c34:	eor	x1, x1, x0
    3c38:	ldr	x2, [sp, #712]
    3c3c:	ldr	x0, [sp, #720]
    3c40:	orr	x2, x2, x0
    3c44:	ldr	x0, [sp, #728]
    3c48:	and	x2, x2, x0
    3c4c:	ldr	x3, [sp, #712]
    3c50:	ldr	x0, [sp, #720]
    3c54:	and	x0, x3, x0
    3c58:	orr	x0, x2, x0
    3c5c:	add	x0, x1, x0
    3c60:	str	x0, [sp, #744]
    3c64:	ldr	x1, [sp, #736]
    3c68:	ldr	x0, [sp, #752]
    3c6c:	add	x0, x1, x0
    3c70:	str	x0, [sp, #736]
    3c74:	ldr	x1, [sp, #752]
    3c78:	ldr	x0, [sp, #744]
    3c7c:	add	x0, x1, x0
    3c80:	str	x0, [sp, #704]
    3c84:	ldr	x1, [sp, #696]
    3c88:	ldr	x0, [sp, #736]
    3c8c:	ror	x2, x0, #14
    3c90:	ldr	x0, [sp, #736]
    3c94:	ror	x0, x0, #18
    3c98:	eor	x2, x2, x0
    3c9c:	ldr	x0, [sp, #736]
    3ca0:	ror	x0, x0, #41
    3ca4:	eor	x0, x2, x0
    3ca8:	add	x1, x1, x0
    3cac:	ldr	x2, [sp, #688]
    3cb0:	ldr	x3, [sp, #736]
    3cb4:	ldr	x4, [sp, #680]
    3cb8:	ldr	x0, [sp, #688]
    3cbc:	eor	x0, x4, x0
    3cc0:	and	x0, x3, x0
    3cc4:	eor	x0, x2, x0
    3cc8:	add	x1, x1, x0
    3ccc:	ldr	x0, [sp, #400]
    3cd0:	add	x1, x1, x0
    3cd4:	mov	x0, #0xa910                	// #43280
    3cd8:	movk	x0, #0x5565, lsl #16
    3cdc:	movk	x0, #0x624, lsl #32
    3ce0:	movk	x0, #0xd699, lsl #48
    3ce4:	add	x0, x1, x0
    3ce8:	str	x0, [sp, #752]
    3cec:	ldr	x0, [sp, #704]
    3cf0:	ror	x1, x0, #28
    3cf4:	ldr	x0, [sp, #704]
    3cf8:	ror	x0, x0, #34
    3cfc:	eor	x1, x1, x0
    3d00:	ldr	x0, [sp, #704]
    3d04:	ror	x0, x0, #39
    3d08:	eor	x1, x1, x0
    3d0c:	ldr	x2, [sp, #704]
    3d10:	ldr	x0, [sp, #712]
    3d14:	orr	x2, x2, x0
    3d18:	ldr	x0, [sp, #720]
    3d1c:	and	x2, x2, x0
    3d20:	ldr	x3, [sp, #704]
    3d24:	ldr	x0, [sp, #712]
    3d28:	and	x0, x3, x0
    3d2c:	orr	x0, x2, x0
    3d30:	add	x0, x1, x0
    3d34:	str	x0, [sp, #744]
    3d38:	ldr	x1, [sp, #728]
    3d3c:	ldr	x0, [sp, #752]
    3d40:	add	x0, x1, x0
    3d44:	str	x0, [sp, #728]
    3d48:	ldr	x1, [sp, #752]
    3d4c:	ldr	x0, [sp, #744]
    3d50:	add	x0, x1, x0
    3d54:	str	x0, [sp, #696]
    3d58:	ldr	x1, [sp, #688]
    3d5c:	ldr	x0, [sp, #728]
    3d60:	ror	x2, x0, #14
    3d64:	ldr	x0, [sp, #728]
    3d68:	ror	x0, x0, #18
    3d6c:	eor	x2, x2, x0
    3d70:	ldr	x0, [sp, #728]
    3d74:	ror	x0, x0, #41
    3d78:	eor	x0, x2, x0
    3d7c:	add	x1, x1, x0
    3d80:	ldr	x2, [sp, #680]
    3d84:	ldr	x3, [sp, #728]
    3d88:	ldr	x4, [sp, #736]
    3d8c:	ldr	x0, [sp, #680]
    3d90:	eor	x0, x4, x0
    3d94:	and	x0, x3, x0
    3d98:	eor	x0, x2, x0
    3d9c:	add	x1, x1, x0
    3da0:	ldr	x0, [sp, #408]
    3da4:	add	x1, x1, x0
    3da8:	mov	x0, #0x202a                	// #8234
    3dac:	movk	x0, #0x5771, lsl #16
    3db0:	movk	x0, #0x3585, lsl #32
    3db4:	movk	x0, #0xf40e, lsl #48
    3db8:	add	x0, x1, x0
    3dbc:	str	x0, [sp, #752]
    3dc0:	ldr	x0, [sp, #696]
    3dc4:	ror	x1, x0, #28
    3dc8:	ldr	x0, [sp, #696]
    3dcc:	ror	x0, x0, #34
    3dd0:	eor	x1, x1, x0
    3dd4:	ldr	x0, [sp, #696]
    3dd8:	ror	x0, x0, #39
    3ddc:	eor	x1, x1, x0
    3de0:	ldr	x2, [sp, #696]
    3de4:	ldr	x0, [sp, #704]
    3de8:	orr	x2, x2, x0
    3dec:	ldr	x0, [sp, #712]
    3df0:	and	x2, x2, x0
    3df4:	ldr	x3, [sp, #696]
    3df8:	ldr	x0, [sp, #704]
    3dfc:	and	x0, x3, x0
    3e00:	orr	x0, x2, x0
    3e04:	add	x0, x1, x0
    3e08:	str	x0, [sp, #744]
    3e0c:	ldr	x1, [sp, #720]
    3e10:	ldr	x0, [sp, #752]
    3e14:	add	x0, x1, x0
    3e18:	str	x0, [sp, #720]
    3e1c:	ldr	x1, [sp, #752]
    3e20:	ldr	x0, [sp, #744]
    3e24:	add	x0, x1, x0
    3e28:	str	x0, [sp, #688]
    3e2c:	ldr	x1, [sp, #680]
    3e30:	ldr	x0, [sp, #720]
    3e34:	ror	x2, x0, #14
    3e38:	ldr	x0, [sp, #720]
    3e3c:	ror	x0, x0, #18
    3e40:	eor	x2, x2, x0
    3e44:	ldr	x0, [sp, #720]
    3e48:	ror	x0, x0, #41
    3e4c:	eor	x0, x2, x0
    3e50:	add	x1, x1, x0
    3e54:	ldr	x2, [sp, #736]
    3e58:	ldr	x3, [sp, #720]
    3e5c:	ldr	x4, [sp, #728]
    3e60:	ldr	x0, [sp, #736]
    3e64:	eor	x0, x4, x0
    3e68:	and	x0, x3, x0
    3e6c:	eor	x0, x2, x0
    3e70:	add	x1, x1, x0
    3e74:	ldr	x0, [sp, #416]
    3e78:	add	x1, x1, x0
    3e7c:	mov	x0, #0xd1b8                	// #53688
    3e80:	movk	x0, #0x32bb, lsl #16
    3e84:	movk	x0, #0xa070, lsl #32
    3e88:	movk	x0, #0x106a, lsl #48
    3e8c:	add	x0, x1, x0
    3e90:	str	x0, [sp, #752]
    3e94:	ldr	x0, [sp, #688]
    3e98:	ror	x1, x0, #28
    3e9c:	ldr	x0, [sp, #688]
    3ea0:	ror	x0, x0, #34
    3ea4:	eor	x1, x1, x0
    3ea8:	ldr	x0, [sp, #688]
    3eac:	ror	x0, x0, #39
    3eb0:	eor	x1, x1, x0
    3eb4:	ldr	x2, [sp, #688]
    3eb8:	ldr	x0, [sp, #696]
    3ebc:	orr	x2, x2, x0
    3ec0:	ldr	x0, [sp, #704]
    3ec4:	and	x2, x2, x0
    3ec8:	ldr	x3, [sp, #688]
    3ecc:	ldr	x0, [sp, #696]
    3ed0:	and	x0, x3, x0
    3ed4:	orr	x0, x2, x0
    3ed8:	add	x0, x1, x0
    3edc:	str	x0, [sp, #744]
    3ee0:	ldr	x1, [sp, #712]
    3ee4:	ldr	x0, [sp, #752]
    3ee8:	add	x0, x1, x0
    3eec:	str	x0, [sp, #712]
    3ef0:	ldr	x1, [sp, #752]
    3ef4:	ldr	x0, [sp, #744]
    3ef8:	add	x0, x1, x0
    3efc:	str	x0, [sp, #680]
    3f00:	ldr	x1, [sp, #736]
    3f04:	ldr	x0, [sp, #712]
    3f08:	ror	x2, x0, #14
    3f0c:	ldr	x0, [sp, #712]
    3f10:	ror	x0, x0, #18
    3f14:	eor	x2, x2, x0
    3f18:	ldr	x0, [sp, #712]
    3f1c:	ror	x0, x0, #41
    3f20:	eor	x0, x2, x0
    3f24:	add	x1, x1, x0
    3f28:	ldr	x2, [sp, #728]
    3f2c:	ldr	x3, [sp, #712]
    3f30:	ldr	x4, [sp, #720]
    3f34:	ldr	x0, [sp, #728]
    3f38:	eor	x0, x4, x0
    3f3c:	and	x0, x3, x0
    3f40:	eor	x0, x2, x0
    3f44:	add	x1, x1, x0
    3f48:	ldr	x0, [sp, #424]
    3f4c:	add	x1, x1, x0
    3f50:	mov	x0, #0xd0c8                	// #53448
    3f54:	movk	x0, #0xb8d2, lsl #16
    3f58:	movk	x0, #0xc116, lsl #32
    3f5c:	movk	x0, #0x19a4, lsl #48
    3f60:	add	x0, x1, x0
    3f64:	str	x0, [sp, #752]
    3f68:	ldr	x0, [sp, #680]
    3f6c:	ror	x1, x0, #28
    3f70:	ldr	x0, [sp, #680]
    3f74:	ror	x0, x0, #34
    3f78:	eor	x1, x1, x0
    3f7c:	ldr	x0, [sp, #680]
    3f80:	ror	x0, x0, #39
    3f84:	eor	x1, x1, x0
    3f88:	ldr	x2, [sp, #680]
    3f8c:	ldr	x0, [sp, #688]
    3f90:	orr	x2, x2, x0
    3f94:	ldr	x0, [sp, #696]
    3f98:	and	x2, x2, x0
    3f9c:	ldr	x3, [sp, #680]
    3fa0:	ldr	x0, [sp, #688]
    3fa4:	and	x0, x3, x0
    3fa8:	orr	x0, x2, x0
    3fac:	add	x0, x1, x0
    3fb0:	str	x0, [sp, #744]
    3fb4:	ldr	x1, [sp, #704]
    3fb8:	ldr	x0, [sp, #752]
    3fbc:	add	x0, x1, x0
    3fc0:	str	x0, [sp, #704]
    3fc4:	ldr	x1, [sp, #752]
    3fc8:	ldr	x0, [sp, #744]
    3fcc:	add	x0, x1, x0
    3fd0:	str	x0, [sp, #736]
    3fd4:	ldr	x1, [sp, #728]
    3fd8:	ldr	x0, [sp, #704]
    3fdc:	ror	x2, x0, #14
    3fe0:	ldr	x0, [sp, #704]
    3fe4:	ror	x0, x0, #18
    3fe8:	eor	x2, x2, x0
    3fec:	ldr	x0, [sp, #704]
    3ff0:	ror	x0, x0, #41
    3ff4:	eor	x0, x2, x0
    3ff8:	add	x1, x1, x0
    3ffc:	ldr	x2, [sp, #720]
    4000:	ldr	x3, [sp, #704]
    4004:	ldr	x4, [sp, #712]
    4008:	ldr	x0, [sp, #720]
    400c:	eor	x0, x4, x0
    4010:	and	x0, x3, x0
    4014:	eor	x0, x2, x0
    4018:	add	x1, x1, x0
    401c:	ldr	x0, [sp, #432]
    4020:	add	x1, x1, x0
    4024:	mov	x0, #0xab53                	// #43859
    4028:	movk	x0, #0x5141, lsl #16
    402c:	movk	x0, #0x6c08, lsl #32
    4030:	movk	x0, #0x1e37, lsl #48
    4034:	add	x0, x1, x0
    4038:	str	x0, [sp, #752]
    403c:	ldr	x0, [sp, #736]
    4040:	ror	x1, x0, #28
    4044:	ldr	x0, [sp, #736]
    4048:	ror	x0, x0, #34
    404c:	eor	x1, x1, x0
    4050:	ldr	x0, [sp, #736]
    4054:	ror	x0, x0, #39
    4058:	eor	x1, x1, x0
    405c:	ldr	x2, [sp, #736]
    4060:	ldr	x0, [sp, #680]
    4064:	orr	x2, x2, x0
    4068:	ldr	x0, [sp, #688]
    406c:	and	x2, x2, x0
    4070:	ldr	x3, [sp, #736]
    4074:	ldr	x0, [sp, #680]
    4078:	and	x0, x3, x0
    407c:	orr	x0, x2, x0
    4080:	add	x0, x1, x0
    4084:	str	x0, [sp, #744]
    4088:	ldr	x1, [sp, #696]
    408c:	ldr	x0, [sp, #752]
    4090:	add	x0, x1, x0
    4094:	str	x0, [sp, #696]
    4098:	ldr	x1, [sp, #752]
    409c:	ldr	x0, [sp, #744]
    40a0:	add	x0, x1, x0
    40a4:	str	x0, [sp, #728]
    40a8:	ldr	x1, [sp, #720]
    40ac:	ldr	x0, [sp, #696]
    40b0:	ror	x2, x0, #14
    40b4:	ldr	x0, [sp, #696]
    40b8:	ror	x0, x0, #18
    40bc:	eor	x2, x2, x0
    40c0:	ldr	x0, [sp, #696]
    40c4:	ror	x0, x0, #41
    40c8:	eor	x0, x2, x0
    40cc:	add	x1, x1, x0
    40d0:	ldr	x2, [sp, #712]
    40d4:	ldr	x3, [sp, #696]
    40d8:	ldr	x4, [sp, #704]
    40dc:	ldr	x0, [sp, #712]
    40e0:	eor	x0, x4, x0
    40e4:	and	x0, x3, x0
    40e8:	eor	x0, x2, x0
    40ec:	add	x1, x1, x0
    40f0:	ldr	x0, [sp, #440]
    40f4:	add	x1, x1, x0
    40f8:	mov	x0, #0xeb99                	// #60313
    40fc:	movk	x0, #0xdf8e, lsl #16
    4100:	movk	x0, #0x774c, lsl #32
    4104:	movk	x0, #0x2748, lsl #48
    4108:	add	x0, x1, x0
    410c:	str	x0, [sp, #752]
    4110:	ldr	x0, [sp, #728]
    4114:	ror	x1, x0, #28
    4118:	ldr	x0, [sp, #728]
    411c:	ror	x0, x0, #34
    4120:	eor	x1, x1, x0
    4124:	ldr	x0, [sp, #728]
    4128:	ror	x0, x0, #39
    412c:	eor	x1, x1, x0
    4130:	ldr	x2, [sp, #728]
    4134:	ldr	x0, [sp, #736]
    4138:	orr	x2, x2, x0
    413c:	ldr	x0, [sp, #680]
    4140:	and	x2, x2, x0
    4144:	ldr	x3, [sp, #728]
    4148:	ldr	x0, [sp, #736]
    414c:	and	x0, x3, x0
    4150:	orr	x0, x2, x0
    4154:	add	x0, x1, x0
    4158:	str	x0, [sp, #744]
    415c:	ldr	x1, [sp, #688]
    4160:	ldr	x0, [sp, #752]
    4164:	add	x0, x1, x0
    4168:	str	x0, [sp, #688]
    416c:	ldr	x1, [sp, #752]
    4170:	ldr	x0, [sp, #744]
    4174:	add	x0, x1, x0
    4178:	str	x0, [sp, #720]
    417c:	ldr	x1, [sp, #712]
    4180:	ldr	x0, [sp, #688]
    4184:	ror	x2, x0, #14
    4188:	ldr	x0, [sp, #688]
    418c:	ror	x0, x0, #18
    4190:	eor	x2, x2, x0
    4194:	ldr	x0, [sp, #688]
    4198:	ror	x0, x0, #41
    419c:	eor	x0, x2, x0
    41a0:	add	x1, x1, x0
    41a4:	ldr	x2, [sp, #704]
    41a8:	ldr	x3, [sp, #688]
    41ac:	ldr	x4, [sp, #696]
    41b0:	ldr	x0, [sp, #704]
    41b4:	eor	x0, x4, x0
    41b8:	and	x0, x3, x0
    41bc:	eor	x0, x2, x0
    41c0:	add	x1, x1, x0
    41c4:	ldr	x0, [sp, #448]
    41c8:	add	x1, x1, x0
    41cc:	mov	x0, #0x48a8                	// #18600
    41d0:	movk	x0, #0xe19b, lsl #16
    41d4:	movk	x0, #0xbcb5, lsl #32
    41d8:	movk	x0, #0x34b0, lsl #48
    41dc:	add	x0, x1, x0
    41e0:	str	x0, [sp, #752]
    41e4:	ldr	x0, [sp, #720]
    41e8:	ror	x1, x0, #28
    41ec:	ldr	x0, [sp, #720]
    41f0:	ror	x0, x0, #34
    41f4:	eor	x1, x1, x0
    41f8:	ldr	x0, [sp, #720]
    41fc:	ror	x0, x0, #39
    4200:	eor	x1, x1, x0
    4204:	ldr	x2, [sp, #720]
    4208:	ldr	x0, [sp, #728]
    420c:	orr	x2, x2, x0
    4210:	ldr	x0, [sp, #736]
    4214:	and	x2, x2, x0
    4218:	ldr	x3, [sp, #720]
    421c:	ldr	x0, [sp, #728]
    4220:	and	x0, x3, x0
    4224:	orr	x0, x2, x0
    4228:	add	x0, x1, x0
    422c:	str	x0, [sp, #744]
    4230:	ldr	x1, [sp, #680]
    4234:	ldr	x0, [sp, #752]
    4238:	add	x0, x1, x0
    423c:	str	x0, [sp, #680]
    4240:	ldr	x1, [sp, #752]
    4244:	ldr	x0, [sp, #744]
    4248:	add	x0, x1, x0
    424c:	str	x0, [sp, #712]
    4250:	ldr	x1, [sp, #704]
    4254:	ldr	x0, [sp, #680]
    4258:	ror	x2, x0, #14
    425c:	ldr	x0, [sp, #680]
    4260:	ror	x0, x0, #18
    4264:	eor	x2, x2, x0
    4268:	ldr	x0, [sp, #680]
    426c:	ror	x0, x0, #41
    4270:	eor	x0, x2, x0
    4274:	add	x1, x1, x0
    4278:	ldr	x2, [sp, #696]
    427c:	ldr	x3, [sp, #680]
    4280:	ldr	x4, [sp, #688]
    4284:	ldr	x0, [sp, #696]
    4288:	eor	x0, x4, x0
    428c:	and	x0, x3, x0
    4290:	eor	x0, x2, x0
    4294:	add	x1, x1, x0
    4298:	ldr	x0, [sp, #456]
    429c:	add	x1, x1, x0
    42a0:	mov	x0, #0x5a63                	// #23139
    42a4:	movk	x0, #0xc5c9, lsl #16
    42a8:	movk	x0, #0xcb3, lsl #32
    42ac:	movk	x0, #0x391c, lsl #48
    42b0:	add	x0, x1, x0
    42b4:	str	x0, [sp, #752]
    42b8:	ldr	x0, [sp, #712]
    42bc:	ror	x1, x0, #28
    42c0:	ldr	x0, [sp, #712]
    42c4:	ror	x0, x0, #34
    42c8:	eor	x1, x1, x0
    42cc:	ldr	x0, [sp, #712]
    42d0:	ror	x0, x0, #39
    42d4:	eor	x1, x1, x0
    42d8:	ldr	x2, [sp, #712]
    42dc:	ldr	x0, [sp, #720]
    42e0:	orr	x2, x2, x0
    42e4:	ldr	x0, [sp, #728]
    42e8:	and	x2, x2, x0
    42ec:	ldr	x3, [sp, #712]
    42f0:	ldr	x0, [sp, #720]
    42f4:	and	x0, x3, x0
    42f8:	orr	x0, x2, x0
    42fc:	add	x0, x1, x0
    4300:	str	x0, [sp, #744]
    4304:	ldr	x1, [sp, #736]
    4308:	ldr	x0, [sp, #752]
    430c:	add	x0, x1, x0
    4310:	str	x0, [sp, #736]
    4314:	ldr	x1, [sp, #752]
    4318:	ldr	x0, [sp, #744]
    431c:	add	x0, x1, x0
    4320:	str	x0, [sp, #704]
    4324:	ldr	x1, [sp, #696]
    4328:	ldr	x0, [sp, #736]
    432c:	ror	x2, x0, #14
    4330:	ldr	x0, [sp, #736]
    4334:	ror	x0, x0, #18
    4338:	eor	x2, x2, x0
    433c:	ldr	x0, [sp, #736]
    4340:	ror	x0, x0, #41
    4344:	eor	x0, x2, x0
    4348:	add	x1, x1, x0
    434c:	ldr	x2, [sp, #688]
    4350:	ldr	x3, [sp, #736]
    4354:	ldr	x4, [sp, #680]
    4358:	ldr	x0, [sp, #688]
    435c:	eor	x0, x4, x0
    4360:	and	x0, x3, x0
    4364:	eor	x0, x2, x0
    4368:	add	x1, x1, x0
    436c:	ldr	x0, [sp, #464]
    4370:	add	x1, x1, x0
    4374:	mov	x0, #0x8acb                	// #35531
    4378:	movk	x0, #0xe341, lsl #16
    437c:	movk	x0, #0xaa4a, lsl #32
    4380:	movk	x0, #0x4ed8, lsl #48
    4384:	add	x0, x1, x0
    4388:	str	x0, [sp, #752]
    438c:	ldr	x0, [sp, #704]
    4390:	ror	x1, x0, #28
    4394:	ldr	x0, [sp, #704]
    4398:	ror	x0, x0, #34
    439c:	eor	x1, x1, x0
    43a0:	ldr	x0, [sp, #704]
    43a4:	ror	x0, x0, #39
    43a8:	eor	x1, x1, x0
    43ac:	ldr	x2, [sp, #704]
    43b0:	ldr	x0, [sp, #712]
    43b4:	orr	x2, x2, x0
    43b8:	ldr	x0, [sp, #720]
    43bc:	and	x2, x2, x0
    43c0:	ldr	x3, [sp, #704]
    43c4:	ldr	x0, [sp, #712]
    43c8:	and	x0, x3, x0
    43cc:	orr	x0, x2, x0
    43d0:	add	x0, x1, x0
    43d4:	str	x0, [sp, #744]
    43d8:	ldr	x1, [sp, #728]
    43dc:	ldr	x0, [sp, #752]
    43e0:	add	x0, x1, x0
    43e4:	str	x0, [sp, #728]
    43e8:	ldr	x1, [sp, #752]
    43ec:	ldr	x0, [sp, #744]
    43f0:	add	x0, x1, x0
    43f4:	str	x0, [sp, #696]
    43f8:	ldr	x1, [sp, #688]
    43fc:	ldr	x0, [sp, #728]
    4400:	ror	x2, x0, #14
    4404:	ldr	x0, [sp, #728]
    4408:	ror	x0, x0, #18
    440c:	eor	x2, x2, x0
    4410:	ldr	x0, [sp, #728]
    4414:	ror	x0, x0, #41
    4418:	eor	x0, x2, x0
    441c:	add	x1, x1, x0
    4420:	ldr	x2, [sp, #680]
    4424:	ldr	x3, [sp, #728]
    4428:	ldr	x4, [sp, #736]
    442c:	ldr	x0, [sp, #680]
    4430:	eor	x0, x4, x0
    4434:	and	x0, x3, x0
    4438:	eor	x0, x2, x0
    443c:	add	x1, x1, x0
    4440:	ldr	x0, [sp, #472]
    4444:	add	x1, x1, x0
    4448:	mov	x0, #0xe373                	// #58227
    444c:	movk	x0, #0x7763, lsl #16
    4450:	movk	x0, #0xca4f, lsl #32
    4454:	movk	x0, #0x5b9c, lsl #48
    4458:	add	x0, x1, x0
    445c:	str	x0, [sp, #752]
    4460:	ldr	x0, [sp, #696]
    4464:	ror	x1, x0, #28
    4468:	ldr	x0, [sp, #696]
    446c:	ror	x0, x0, #34
    4470:	eor	x1, x1, x0
    4474:	ldr	x0, [sp, #696]
    4478:	ror	x0, x0, #39
    447c:	eor	x1, x1, x0
    4480:	ldr	x2, [sp, #696]
    4484:	ldr	x0, [sp, #704]
    4488:	orr	x2, x2, x0
    448c:	ldr	x0, [sp, #712]
    4490:	and	x2, x2, x0
    4494:	ldr	x3, [sp, #696]
    4498:	ldr	x0, [sp, #704]
    449c:	and	x0, x3, x0
    44a0:	orr	x0, x2, x0
    44a4:	add	x0, x1, x0
    44a8:	str	x0, [sp, #744]
    44ac:	ldr	x1, [sp, #720]
    44b0:	ldr	x0, [sp, #752]
    44b4:	add	x0, x1, x0
    44b8:	str	x0, [sp, #720]
    44bc:	ldr	x1, [sp, #752]
    44c0:	ldr	x0, [sp, #744]
    44c4:	add	x0, x1, x0
    44c8:	str	x0, [sp, #688]
    44cc:	ldr	x1, [sp, #680]
    44d0:	ldr	x0, [sp, #720]
    44d4:	ror	x2, x0, #14
    44d8:	ldr	x0, [sp, #720]
    44dc:	ror	x0, x0, #18
    44e0:	eor	x2, x2, x0
    44e4:	ldr	x0, [sp, #720]
    44e8:	ror	x0, x0, #41
    44ec:	eor	x0, x2, x0
    44f0:	add	x1, x1, x0
    44f4:	ldr	x2, [sp, #736]
    44f8:	ldr	x3, [sp, #720]
    44fc:	ldr	x4, [sp, #728]
    4500:	ldr	x0, [sp, #736]
    4504:	eor	x0, x4, x0
    4508:	and	x0, x3, x0
    450c:	eor	x0, x2, x0
    4510:	add	x1, x1, x0
    4514:	ldr	x0, [sp, #480]
    4518:	add	x1, x1, x0
    451c:	mov	x0, #0xb8a3                	// #47267
    4520:	movk	x0, #0xd6b2, lsl #16
    4524:	movk	x0, #0x6ff3, lsl #32
    4528:	movk	x0, #0x682e, lsl #48
    452c:	add	x0, x1, x0
    4530:	str	x0, [sp, #752]
    4534:	ldr	x0, [sp, #688]
    4538:	ror	x1, x0, #28
    453c:	ldr	x0, [sp, #688]
    4540:	ror	x0, x0, #34
    4544:	eor	x1, x1, x0
    4548:	ldr	x0, [sp, #688]
    454c:	ror	x0, x0, #39
    4550:	eor	x1, x1, x0
    4554:	ldr	x2, [sp, #688]
    4558:	ldr	x0, [sp, #696]
    455c:	orr	x2, x2, x0
    4560:	ldr	x0, [sp, #704]
    4564:	and	x2, x2, x0
    4568:	ldr	x3, [sp, #688]
    456c:	ldr	x0, [sp, #696]
    4570:	and	x0, x3, x0
    4574:	orr	x0, x2, x0
    4578:	add	x0, x1, x0
    457c:	str	x0, [sp, #744]
    4580:	ldr	x1, [sp, #712]
    4584:	ldr	x0, [sp, #752]
    4588:	add	x0, x1, x0
    458c:	str	x0, [sp, #712]
    4590:	ldr	x1, [sp, #752]
    4594:	ldr	x0, [sp, #744]
    4598:	add	x0, x1, x0
    459c:	str	x0, [sp, #680]
    45a0:	ldr	x1, [sp, #736]
    45a4:	ldr	x0, [sp, #712]
    45a8:	ror	x2, x0, #14
    45ac:	ldr	x0, [sp, #712]
    45b0:	ror	x0, x0, #18
    45b4:	eor	x2, x2, x0
    45b8:	ldr	x0, [sp, #712]
    45bc:	ror	x0, x0, #41
    45c0:	eor	x0, x2, x0
    45c4:	add	x1, x1, x0
    45c8:	ldr	x2, [sp, #728]
    45cc:	ldr	x3, [sp, #712]
    45d0:	ldr	x4, [sp, #720]
    45d4:	ldr	x0, [sp, #728]
    45d8:	eor	x0, x4, x0
    45dc:	and	x0, x3, x0
    45e0:	eor	x0, x2, x0
    45e4:	add	x1, x1, x0
    45e8:	ldr	x0, [sp, #488]
    45ec:	add	x1, x1, x0
    45f0:	mov	x0, #0xb2fc                	// #45820
    45f4:	movk	x0, #0x5def, lsl #16
    45f8:	movk	x0, #0x82ee, lsl #32
    45fc:	movk	x0, #0x748f, lsl #48
    4600:	add	x0, x1, x0
    4604:	str	x0, [sp, #752]
    4608:	ldr	x0, [sp, #680]
    460c:	ror	x1, x0, #28
    4610:	ldr	x0, [sp, #680]
    4614:	ror	x0, x0, #34
    4618:	eor	x1, x1, x0
    461c:	ldr	x0, [sp, #680]
    4620:	ror	x0, x0, #39
    4624:	eor	x1, x1, x0
    4628:	ldr	x2, [sp, #680]
    462c:	ldr	x0, [sp, #688]
    4630:	orr	x2, x2, x0
    4634:	ldr	x0, [sp, #696]
    4638:	and	x2, x2, x0
    463c:	ldr	x3, [sp, #680]
    4640:	ldr	x0, [sp, #688]
    4644:	and	x0, x3, x0
    4648:	orr	x0, x2, x0
    464c:	add	x0, x1, x0
    4650:	str	x0, [sp, #744]
    4654:	ldr	x1, [sp, #704]
    4658:	ldr	x0, [sp, #752]
    465c:	add	x0, x1, x0
    4660:	str	x0, [sp, #704]
    4664:	ldr	x1, [sp, #752]
    4668:	ldr	x0, [sp, #744]
    466c:	add	x0, x1, x0
    4670:	str	x0, [sp, #736]
    4674:	ldr	x1, [sp, #728]
    4678:	ldr	x0, [sp, #704]
    467c:	ror	x2, x0, #14
    4680:	ldr	x0, [sp, #704]
    4684:	ror	x0, x0, #18
    4688:	eor	x2, x2, x0
    468c:	ldr	x0, [sp, #704]
    4690:	ror	x0, x0, #41
    4694:	eor	x0, x2, x0
    4698:	add	x1, x1, x0
    469c:	ldr	x2, [sp, #720]
    46a0:	ldr	x3, [sp, #704]
    46a4:	ldr	x4, [sp, #712]
    46a8:	ldr	x0, [sp, #720]
    46ac:	eor	x0, x4, x0
    46b0:	and	x0, x3, x0
    46b4:	eor	x0, x2, x0
    46b8:	add	x1, x1, x0
    46bc:	ldr	x0, [sp, #496]
    46c0:	add	x1, x1, x0
    46c4:	mov	x0, #0x2f60                	// #12128
    46c8:	movk	x0, #0x4317, lsl #16
    46cc:	movk	x0, #0x636f, lsl #32
    46d0:	movk	x0, #0x78a5, lsl #48
    46d4:	add	x0, x1, x0
    46d8:	str	x0, [sp, #752]
    46dc:	ldr	x0, [sp, #736]
    46e0:	ror	x1, x0, #28
    46e4:	ldr	x0, [sp, #736]
    46e8:	ror	x0, x0, #34
    46ec:	eor	x1, x1, x0
    46f0:	ldr	x0, [sp, #736]
    46f4:	ror	x0, x0, #39
    46f8:	eor	x1, x1, x0
    46fc:	ldr	x2, [sp, #736]
    4700:	ldr	x0, [sp, #680]
    4704:	orr	x2, x2, x0
    4708:	ldr	x0, [sp, #688]
    470c:	and	x2, x2, x0
    4710:	ldr	x3, [sp, #736]
    4714:	ldr	x0, [sp, #680]
    4718:	and	x0, x3, x0
    471c:	orr	x0, x2, x0
    4720:	add	x0, x1, x0
    4724:	str	x0, [sp, #744]
    4728:	ldr	x1, [sp, #696]
    472c:	ldr	x0, [sp, #752]
    4730:	add	x0, x1, x0
    4734:	str	x0, [sp, #696]
    4738:	ldr	x1, [sp, #752]
    473c:	ldr	x0, [sp, #744]
    4740:	add	x0, x1, x0
    4744:	str	x0, [sp, #728]
    4748:	ldr	x1, [sp, #720]
    474c:	ldr	x0, [sp, #696]
    4750:	ror	x2, x0, #14
    4754:	ldr	x0, [sp, #696]
    4758:	ror	x0, x0, #18
    475c:	eor	x2, x2, x0
    4760:	ldr	x0, [sp, #696]
    4764:	ror	x0, x0, #41
    4768:	eor	x0, x2, x0
    476c:	add	x1, x1, x0
    4770:	ldr	x2, [sp, #712]
    4774:	ldr	x3, [sp, #696]
    4778:	ldr	x4, [sp, #704]
    477c:	ldr	x0, [sp, #712]
    4780:	eor	x0, x4, x0
    4784:	and	x0, x3, x0
    4788:	eor	x0, x2, x0
    478c:	add	x1, x1, x0
    4790:	ldr	x0, [sp, #504]
    4794:	add	x1, x1, x0
    4798:	mov	x0, #0xab72                	// #43890
    479c:	movk	x0, #0xa1f0, lsl #16
    47a0:	movk	x0, #0x7814, lsl #32
    47a4:	movk	x0, #0x84c8, lsl #48
    47a8:	add	x0, x1, x0
    47ac:	str	x0, [sp, #752]
    47b0:	ldr	x0, [sp, #728]
    47b4:	ror	x1, x0, #28
    47b8:	ldr	x0, [sp, #728]
    47bc:	ror	x0, x0, #34
    47c0:	eor	x1, x1, x0
    47c4:	ldr	x0, [sp, #728]
    47c8:	ror	x0, x0, #39
    47cc:	eor	x1, x1, x0
    47d0:	ldr	x2, [sp, #728]
    47d4:	ldr	x0, [sp, #736]
    47d8:	orr	x2, x2, x0
    47dc:	ldr	x0, [sp, #680]
    47e0:	and	x2, x2, x0
    47e4:	ldr	x3, [sp, #728]
    47e8:	ldr	x0, [sp, #736]
    47ec:	and	x0, x3, x0
    47f0:	orr	x0, x2, x0
    47f4:	add	x0, x1, x0
    47f8:	str	x0, [sp, #744]
    47fc:	ldr	x1, [sp, #688]
    4800:	ldr	x0, [sp, #752]
    4804:	add	x0, x1, x0
    4808:	str	x0, [sp, #688]
    480c:	ldr	x1, [sp, #752]
    4810:	ldr	x0, [sp, #744]
    4814:	add	x0, x1, x0
    4818:	str	x0, [sp, #720]
    481c:	ldr	x1, [sp, #712]
    4820:	ldr	x0, [sp, #688]
    4824:	ror	x2, x0, #14
    4828:	ldr	x0, [sp, #688]
    482c:	ror	x0, x0, #18
    4830:	eor	x2, x2, x0
    4834:	ldr	x0, [sp, #688]
    4838:	ror	x0, x0, #41
    483c:	eor	x0, x2, x0
    4840:	add	x1, x1, x0
    4844:	ldr	x2, [sp, #704]
    4848:	ldr	x3, [sp, #688]
    484c:	ldr	x4, [sp, #696]
    4850:	ldr	x0, [sp, #704]
    4854:	eor	x0, x4, x0
    4858:	and	x0, x3, x0
    485c:	eor	x0, x2, x0
    4860:	add	x1, x1, x0
    4864:	ldr	x0, [sp, #512]
    4868:	add	x1, x1, x0
    486c:	mov	x0, #0x39ec                	// #14828
    4870:	movk	x0, #0x1a64, lsl #16
    4874:	movk	x0, #0x208, lsl #32
    4878:	movk	x0, #0x8cc7, lsl #48
    487c:	add	x0, x1, x0
    4880:	str	x0, [sp, #752]
    4884:	ldr	x0, [sp, #720]
    4888:	ror	x1, x0, #28
    488c:	ldr	x0, [sp, #720]
    4890:	ror	x0, x0, #34
    4894:	eor	x1, x1, x0
    4898:	ldr	x0, [sp, #720]
    489c:	ror	x0, x0, #39
    48a0:	eor	x1, x1, x0
    48a4:	ldr	x2, [sp, #720]
    48a8:	ldr	x0, [sp, #728]
    48ac:	orr	x2, x2, x0
    48b0:	ldr	x0, [sp, #736]
    48b4:	and	x2, x2, x0
    48b8:	ldr	x3, [sp, #720]
    48bc:	ldr	x0, [sp, #728]
    48c0:	and	x0, x3, x0
    48c4:	orr	x0, x2, x0
    48c8:	add	x0, x1, x0
    48cc:	str	x0, [sp, #744]
    48d0:	ldr	x1, [sp, #680]
    48d4:	ldr	x0, [sp, #752]
    48d8:	add	x0, x1, x0
    48dc:	str	x0, [sp, #680]
    48e0:	ldr	x1, [sp, #752]
    48e4:	ldr	x0, [sp, #744]
    48e8:	add	x0, x1, x0
    48ec:	str	x0, [sp, #712]
    48f0:	ldr	x1, [sp, #704]
    48f4:	ldr	x0, [sp, #680]
    48f8:	ror	x2, x0, #14
    48fc:	ldr	x0, [sp, #680]
    4900:	ror	x0, x0, #18
    4904:	eor	x2, x2, x0
    4908:	ldr	x0, [sp, #680]
    490c:	ror	x0, x0, #41
    4910:	eor	x0, x2, x0
    4914:	add	x1, x1, x0
    4918:	ldr	x2, [sp, #696]
    491c:	ldr	x3, [sp, #680]
    4920:	ldr	x4, [sp, #688]
    4924:	ldr	x0, [sp, #696]
    4928:	eor	x0, x4, x0
    492c:	and	x0, x3, x0
    4930:	eor	x0, x2, x0
    4934:	add	x1, x1, x0
    4938:	ldr	x0, [sp, #520]
    493c:	add	x1, x1, x0
    4940:	mov	x0, #0x1e28                	// #7720
    4944:	movk	x0, #0x2363, lsl #16
    4948:	movk	x0, #0xfffa, lsl #32
    494c:	movk	x0, #0x90be, lsl #48
    4950:	add	x0, x1, x0
    4954:	str	x0, [sp, #752]
    4958:	ldr	x0, [sp, #712]
    495c:	ror	x1, x0, #28
    4960:	ldr	x0, [sp, #712]
    4964:	ror	x0, x0, #34
    4968:	eor	x1, x1, x0
    496c:	ldr	x0, [sp, #712]
    4970:	ror	x0, x0, #39
    4974:	eor	x1, x1, x0
    4978:	ldr	x2, [sp, #712]
    497c:	ldr	x0, [sp, #720]
    4980:	orr	x2, x2, x0
    4984:	ldr	x0, [sp, #728]
    4988:	and	x2, x2, x0
    498c:	ldr	x3, [sp, #712]
    4990:	ldr	x0, [sp, #720]
    4994:	and	x0, x3, x0
    4998:	orr	x0, x2, x0
    499c:	add	x0, x1, x0
    49a0:	str	x0, [sp, #744]
    49a4:	ldr	x1, [sp, #736]
    49a8:	ldr	x0, [sp, #752]
    49ac:	add	x0, x1, x0
    49b0:	str	x0, [sp, #736]
    49b4:	ldr	x1, [sp, #752]
    49b8:	ldr	x0, [sp, #744]
    49bc:	add	x0, x1, x0
    49c0:	str	x0, [sp, #704]
    49c4:	ldr	x1, [sp, #696]
    49c8:	ldr	x0, [sp, #736]
    49cc:	ror	x2, x0, #14
    49d0:	ldr	x0, [sp, #736]
    49d4:	ror	x0, x0, #18
    49d8:	eor	x2, x2, x0
    49dc:	ldr	x0, [sp, #736]
    49e0:	ror	x0, x0, #41
    49e4:	eor	x0, x2, x0
    49e8:	add	x1, x1, x0
    49ec:	ldr	x2, [sp, #688]
    49f0:	ldr	x3, [sp, #736]
    49f4:	ldr	x4, [sp, #680]
    49f8:	ldr	x0, [sp, #688]
    49fc:	eor	x0, x4, x0
    4a00:	and	x0, x3, x0
    4a04:	eor	x0, x2, x0
    4a08:	add	x1, x1, x0
    4a0c:	ldr	x0, [sp, #528]
    4a10:	add	x1, x1, x0
    4a14:	mov	x0, #0xbde9                	// #48617
    4a18:	movk	x0, #0xde82, lsl #16
    4a1c:	movk	x0, #0x6ceb, lsl #32
    4a20:	movk	x0, #0xa450, lsl #48
    4a24:	add	x0, x1, x0
    4a28:	str	x0, [sp, #752]
    4a2c:	ldr	x0, [sp, #704]
    4a30:	ror	x1, x0, #28
    4a34:	ldr	x0, [sp, #704]
    4a38:	ror	x0, x0, #34
    4a3c:	eor	x1, x1, x0
    4a40:	ldr	x0, [sp, #704]
    4a44:	ror	x0, x0, #39
    4a48:	eor	x1, x1, x0
    4a4c:	ldr	x2, [sp, #704]
    4a50:	ldr	x0, [sp, #712]
    4a54:	orr	x2, x2, x0
    4a58:	ldr	x0, [sp, #720]
    4a5c:	and	x2, x2, x0
    4a60:	ldr	x3, [sp, #704]
    4a64:	ldr	x0, [sp, #712]
    4a68:	and	x0, x3, x0
    4a6c:	orr	x0, x2, x0
    4a70:	add	x0, x1, x0
    4a74:	str	x0, [sp, #744]
    4a78:	ldr	x1, [sp, #728]
    4a7c:	ldr	x0, [sp, #752]
    4a80:	add	x0, x1, x0
    4a84:	str	x0, [sp, #728]
    4a88:	ldr	x1, [sp, #752]
    4a8c:	ldr	x0, [sp, #744]
    4a90:	add	x0, x1, x0
    4a94:	str	x0, [sp, #696]
    4a98:	ldr	x1, [sp, #688]
    4a9c:	ldr	x0, [sp, #728]
    4aa0:	ror	x2, x0, #14
    4aa4:	ldr	x0, [sp, #728]
    4aa8:	ror	x0, x0, #18
    4aac:	eor	x2, x2, x0
    4ab0:	ldr	x0, [sp, #728]
    4ab4:	ror	x0, x0, #41
    4ab8:	eor	x0, x2, x0
    4abc:	add	x1, x1, x0
    4ac0:	ldr	x2, [sp, #680]
    4ac4:	ldr	x3, [sp, #728]
    4ac8:	ldr	x4, [sp, #736]
    4acc:	ldr	x0, [sp, #680]
    4ad0:	eor	x0, x4, x0
    4ad4:	and	x0, x3, x0
    4ad8:	eor	x0, x2, x0
    4adc:	add	x1, x1, x0
    4ae0:	ldr	x0, [sp, #536]
    4ae4:	add	x1, x1, x0
    4ae8:	mov	x0, #0x7915                	// #30997
    4aec:	movk	x0, #0xb2c6, lsl #16
    4af0:	movk	x0, #0xa3f7, lsl #32
    4af4:	movk	x0, #0xbef9, lsl #48
    4af8:	add	x0, x1, x0
    4afc:	str	x0, [sp, #752]
    4b00:	ldr	x0, [sp, #696]
    4b04:	ror	x1, x0, #28
    4b08:	ldr	x0, [sp, #696]
    4b0c:	ror	x0, x0, #34
    4b10:	eor	x1, x1, x0
    4b14:	ldr	x0, [sp, #696]
    4b18:	ror	x0, x0, #39
    4b1c:	eor	x1, x1, x0
    4b20:	ldr	x2, [sp, #696]
    4b24:	ldr	x0, [sp, #704]
    4b28:	orr	x2, x2, x0
    4b2c:	ldr	x0, [sp, #712]
    4b30:	and	x2, x2, x0
    4b34:	ldr	x3, [sp, #696]
    4b38:	ldr	x0, [sp, #704]
    4b3c:	and	x0, x3, x0
    4b40:	orr	x0, x2, x0
    4b44:	add	x0, x1, x0
    4b48:	str	x0, [sp, #744]
    4b4c:	ldr	x1, [sp, #720]
    4b50:	ldr	x0, [sp, #752]
    4b54:	add	x0, x1, x0
    4b58:	str	x0, [sp, #720]
    4b5c:	ldr	x1, [sp, #752]
    4b60:	ldr	x0, [sp, #744]
    4b64:	add	x0, x1, x0
    4b68:	str	x0, [sp, #688]
    4b6c:	ldr	x1, [sp, #680]
    4b70:	ldr	x0, [sp, #720]
    4b74:	ror	x2, x0, #14
    4b78:	ldr	x0, [sp, #720]
    4b7c:	ror	x0, x0, #18
    4b80:	eor	x2, x2, x0
    4b84:	ldr	x0, [sp, #720]
    4b88:	ror	x0, x0, #41
    4b8c:	eor	x0, x2, x0
    4b90:	add	x1, x1, x0
    4b94:	ldr	x2, [sp, #736]
    4b98:	ldr	x3, [sp, #720]
    4b9c:	ldr	x4, [sp, #728]
    4ba0:	ldr	x0, [sp, #736]
    4ba4:	eor	x0, x4, x0
    4ba8:	and	x0, x3, x0
    4bac:	eor	x0, x2, x0
    4bb0:	add	x1, x1, x0
    4bb4:	ldr	x0, [sp, #544]
    4bb8:	add	x1, x1, x0
    4bbc:	mov	x0, #0x532b                	// #21291
    4bc0:	movk	x0, #0xe372, lsl #16
    4bc4:	movk	x0, #0x78f2, lsl #32
    4bc8:	movk	x0, #0xc671, lsl #48
    4bcc:	add	x0, x1, x0
    4bd0:	str	x0, [sp, #752]
    4bd4:	ldr	x0, [sp, #688]
    4bd8:	ror	x1, x0, #28
    4bdc:	ldr	x0, [sp, #688]
    4be0:	ror	x0, x0, #34
    4be4:	eor	x1, x1, x0
    4be8:	ldr	x0, [sp, #688]
    4bec:	ror	x0, x0, #39
    4bf0:	eor	x1, x1, x0
    4bf4:	ldr	x2, [sp, #688]
    4bf8:	ldr	x0, [sp, #696]
    4bfc:	orr	x2, x2, x0
    4c00:	ldr	x0, [sp, #704]
    4c04:	and	x2, x2, x0
    4c08:	ldr	x3, [sp, #688]
    4c0c:	ldr	x0, [sp, #696]
    4c10:	and	x0, x3, x0
    4c14:	orr	x0, x2, x0
    4c18:	add	x0, x1, x0
    4c1c:	str	x0, [sp, #744]
    4c20:	ldr	x1, [sp, #712]
    4c24:	ldr	x0, [sp, #752]
    4c28:	add	x0, x1, x0
    4c2c:	str	x0, [sp, #712]
    4c30:	ldr	x1, [sp, #752]
    4c34:	ldr	x0, [sp, #744]
    4c38:	add	x0, x1, x0
    4c3c:	str	x0, [sp, #680]
    4c40:	ldr	x1, [sp, #736]
    4c44:	ldr	x0, [sp, #712]
    4c48:	ror	x2, x0, #14
    4c4c:	ldr	x0, [sp, #712]
    4c50:	ror	x0, x0, #18
    4c54:	eor	x2, x2, x0
    4c58:	ldr	x0, [sp, #712]
    4c5c:	ror	x0, x0, #41
    4c60:	eor	x0, x2, x0
    4c64:	add	x1, x1, x0
    4c68:	ldr	x2, [sp, #728]
    4c6c:	ldr	x3, [sp, #712]
    4c70:	ldr	x4, [sp, #720]
    4c74:	ldr	x0, [sp, #728]
    4c78:	eor	x0, x4, x0
    4c7c:	and	x0, x3, x0
    4c80:	eor	x0, x2, x0
    4c84:	add	x1, x1, x0
    4c88:	ldr	x0, [sp, #552]
    4c8c:	add	x1, x1, x0
    4c90:	mov	x0, #0x619c                	// #24988
    4c94:	movk	x0, #0xea26, lsl #16
    4c98:	movk	x0, #0x3ece, lsl #32
    4c9c:	movk	x0, #0xca27, lsl #48
    4ca0:	add	x0, x1, x0
    4ca4:	str	x0, [sp, #752]
    4ca8:	ldr	x0, [sp, #680]
    4cac:	ror	x1, x0, #28
    4cb0:	ldr	x0, [sp, #680]
    4cb4:	ror	x0, x0, #34
    4cb8:	eor	x1, x1, x0
    4cbc:	ldr	x0, [sp, #680]
    4cc0:	ror	x0, x0, #39
    4cc4:	eor	x1, x1, x0
    4cc8:	ldr	x2, [sp, #680]
    4ccc:	ldr	x0, [sp, #688]
    4cd0:	orr	x2, x2, x0
    4cd4:	ldr	x0, [sp, #696]
    4cd8:	and	x2, x2, x0
    4cdc:	ldr	x3, [sp, #680]
    4ce0:	ldr	x0, [sp, #688]
    4ce4:	and	x0, x3, x0
    4ce8:	orr	x0, x2, x0
    4cec:	add	x0, x1, x0
    4cf0:	str	x0, [sp, #744]
    4cf4:	ldr	x1, [sp, #704]
    4cf8:	ldr	x0, [sp, #752]
    4cfc:	add	x0, x1, x0
    4d00:	str	x0, [sp, #704]
    4d04:	ldr	x1, [sp, #752]
    4d08:	ldr	x0, [sp, #744]
    4d0c:	add	x0, x1, x0
    4d10:	str	x0, [sp, #736]
    4d14:	ldr	x1, [sp, #728]
    4d18:	ldr	x0, [sp, #704]
    4d1c:	ror	x2, x0, #14
    4d20:	ldr	x0, [sp, #704]
    4d24:	ror	x0, x0, #18
    4d28:	eor	x2, x2, x0
    4d2c:	ldr	x0, [sp, #704]
    4d30:	ror	x0, x0, #41
    4d34:	eor	x0, x2, x0
    4d38:	add	x1, x1, x0
    4d3c:	ldr	x2, [sp, #720]
    4d40:	ldr	x3, [sp, #704]
    4d44:	ldr	x4, [sp, #712]
    4d48:	ldr	x0, [sp, #720]
    4d4c:	eor	x0, x4, x0
    4d50:	and	x0, x3, x0
    4d54:	eor	x0, x2, x0
    4d58:	add	x1, x1, x0
    4d5c:	ldr	x0, [sp, #560]
    4d60:	add	x1, x1, x0
    4d64:	mov	x0, #0xc207                	// #49671
    4d68:	movk	x0, #0x21c0, lsl #16
    4d6c:	movk	x0, #0xb8c7, lsl #32
    4d70:	movk	x0, #0xd186, lsl #48
    4d74:	add	x0, x1, x0
    4d78:	str	x0, [sp, #752]
    4d7c:	ldr	x0, [sp, #736]
    4d80:	ror	x1, x0, #28
    4d84:	ldr	x0, [sp, #736]
    4d88:	ror	x0, x0, #34
    4d8c:	eor	x1, x1, x0
    4d90:	ldr	x0, [sp, #736]
    4d94:	ror	x0, x0, #39
    4d98:	eor	x1, x1, x0
    4d9c:	ldr	x2, [sp, #736]
    4da0:	ldr	x0, [sp, #680]
    4da4:	orr	x2, x2, x0
    4da8:	ldr	x0, [sp, #688]
    4dac:	and	x2, x2, x0
    4db0:	ldr	x3, [sp, #736]
    4db4:	ldr	x0, [sp, #680]
    4db8:	and	x0, x3, x0
    4dbc:	orr	x0, x2, x0
    4dc0:	add	x0, x1, x0
    4dc4:	str	x0, [sp, #744]
    4dc8:	ldr	x1, [sp, #696]
    4dcc:	ldr	x0, [sp, #752]
    4dd0:	add	x0, x1, x0
    4dd4:	str	x0, [sp, #696]
    4dd8:	ldr	x1, [sp, #752]
    4ddc:	ldr	x0, [sp, #744]
    4de0:	add	x0, x1, x0
    4de4:	str	x0, [sp, #728]
    4de8:	ldr	x1, [sp, #720]
    4dec:	ldr	x0, [sp, #696]
    4df0:	ror	x2, x0, #14
    4df4:	ldr	x0, [sp, #696]
    4df8:	ror	x0, x0, #18
    4dfc:	eor	x2, x2, x0
    4e00:	ldr	x0, [sp, #696]
    4e04:	ror	x0, x0, #41
    4e08:	eor	x0, x2, x0
    4e0c:	add	x1, x1, x0
    4e10:	ldr	x2, [sp, #712]
    4e14:	ldr	x3, [sp, #696]
    4e18:	ldr	x4, [sp, #704]
    4e1c:	ldr	x0, [sp, #712]
    4e20:	eor	x0, x4, x0
    4e24:	and	x0, x3, x0
    4e28:	eor	x0, x2, x0
    4e2c:	add	x1, x1, x0
    4e30:	ldr	x0, [sp, #568]
    4e34:	add	x1, x1, x0
    4e38:	mov	x0, #0xeb1e                	// #60190
    4e3c:	movk	x0, #0xcde0, lsl #16
    4e40:	movk	x0, #0x7dd6, lsl #32
    4e44:	movk	x0, #0xeada, lsl #48
    4e48:	add	x0, x1, x0
    4e4c:	str	x0, [sp, #752]
    4e50:	ldr	x0, [sp, #728]
    4e54:	ror	x1, x0, #28
    4e58:	ldr	x0, [sp, #728]
    4e5c:	ror	x0, x0, #34
    4e60:	eor	x1, x1, x0
    4e64:	ldr	x0, [sp, #728]
    4e68:	ror	x0, x0, #39
    4e6c:	eor	x1, x1, x0
    4e70:	ldr	x2, [sp, #728]
    4e74:	ldr	x0, [sp, #736]
    4e78:	orr	x2, x2, x0
    4e7c:	ldr	x0, [sp, #680]
    4e80:	and	x2, x2, x0
    4e84:	ldr	x3, [sp, #728]
    4e88:	ldr	x0, [sp, #736]
    4e8c:	and	x0, x3, x0
    4e90:	orr	x0, x2, x0
    4e94:	add	x0, x1, x0
    4e98:	str	x0, [sp, #744]
    4e9c:	ldr	x1, [sp, #688]
    4ea0:	ldr	x0, [sp, #752]
    4ea4:	add	x0, x1, x0
    4ea8:	str	x0, [sp, #688]
    4eac:	ldr	x1, [sp, #752]
    4eb0:	ldr	x0, [sp, #744]
    4eb4:	add	x0, x1, x0
    4eb8:	str	x0, [sp, #720]
    4ebc:	ldr	x1, [sp, #712]
    4ec0:	ldr	x0, [sp, #688]
    4ec4:	ror	x2, x0, #14
    4ec8:	ldr	x0, [sp, #688]
    4ecc:	ror	x0, x0, #18
    4ed0:	eor	x2, x2, x0
    4ed4:	ldr	x0, [sp, #688]
    4ed8:	ror	x0, x0, #41
    4edc:	eor	x0, x2, x0
    4ee0:	add	x1, x1, x0
    4ee4:	ldr	x2, [sp, #704]
    4ee8:	ldr	x3, [sp, #688]
    4eec:	ldr	x4, [sp, #696]
    4ef0:	ldr	x0, [sp, #704]
    4ef4:	eor	x0, x4, x0
    4ef8:	and	x0, x3, x0
    4efc:	eor	x0, x2, x0
    4f00:	add	x1, x1, x0
    4f04:	ldr	x0, [sp, #576]
    4f08:	add	x1, x1, x0
    4f0c:	mov	x0, #0xd178                	// #53624
    4f10:	movk	x0, #0xee6e, lsl #16
    4f14:	movk	x0, #0x4f7f, lsl #32
    4f18:	movk	x0, #0xf57d, lsl #48
    4f1c:	add	x0, x1, x0
    4f20:	str	x0, [sp, #752]
    4f24:	ldr	x0, [sp, #720]
    4f28:	ror	x1, x0, #28
    4f2c:	ldr	x0, [sp, #720]
    4f30:	ror	x0, x0, #34
    4f34:	eor	x1, x1, x0
    4f38:	ldr	x0, [sp, #720]
    4f3c:	ror	x0, x0, #39
    4f40:	eor	x1, x1, x0
    4f44:	ldr	x2, [sp, #720]
    4f48:	ldr	x0, [sp, #728]
    4f4c:	orr	x2, x2, x0
    4f50:	ldr	x0, [sp, #736]
    4f54:	and	x2, x2, x0
    4f58:	ldr	x3, [sp, #720]
    4f5c:	ldr	x0, [sp, #728]
    4f60:	and	x0, x3, x0
    4f64:	orr	x0, x2, x0
    4f68:	add	x0, x1, x0
    4f6c:	str	x0, [sp, #744]
    4f70:	ldr	x1, [sp, #680]
    4f74:	ldr	x0, [sp, #752]
    4f78:	add	x0, x1, x0
    4f7c:	str	x0, [sp, #680]
    4f80:	ldr	x1, [sp, #752]
    4f84:	ldr	x0, [sp, #744]
    4f88:	add	x0, x1, x0
    4f8c:	str	x0, [sp, #712]
    4f90:	ldr	x1, [sp, #704]
    4f94:	ldr	x0, [sp, #680]
    4f98:	ror	x2, x0, #14
    4f9c:	ldr	x0, [sp, #680]
    4fa0:	ror	x0, x0, #18
    4fa4:	eor	x2, x2, x0
    4fa8:	ldr	x0, [sp, #680]
    4fac:	ror	x0, x0, #41
    4fb0:	eor	x0, x2, x0
    4fb4:	add	x1, x1, x0
    4fb8:	ldr	x2, [sp, #696]
    4fbc:	ldr	x3, [sp, #680]
    4fc0:	ldr	x4, [sp, #688]
    4fc4:	ldr	x0, [sp, #696]
    4fc8:	eor	x0, x4, x0
    4fcc:	and	x0, x3, x0
    4fd0:	eor	x0, x2, x0
    4fd4:	add	x1, x1, x0
    4fd8:	ldr	x0, [sp, #584]
    4fdc:	add	x1, x1, x0
    4fe0:	mov	x0, #0x6fba                	// #28602
    4fe4:	movk	x0, #0x7217, lsl #16
    4fe8:	movk	x0, #0x67aa, lsl #32
    4fec:	movk	x0, #0x6f0, lsl #48
    4ff0:	add	x0, x1, x0
    4ff4:	str	x0, [sp, #752]
    4ff8:	ldr	x0, [sp, #712]
    4ffc:	ror	x1, x0, #28
    5000:	ldr	x0, [sp, #712]
    5004:	ror	x0, x0, #34
    5008:	eor	x1, x1, x0
    500c:	ldr	x0, [sp, #712]
    5010:	ror	x0, x0, #39
    5014:	eor	x1, x1, x0
    5018:	ldr	x2, [sp, #712]
    501c:	ldr	x0, [sp, #720]
    5020:	orr	x2, x2, x0
    5024:	ldr	x0, [sp, #728]
    5028:	and	x2, x2, x0
    502c:	ldr	x3, [sp, #712]
    5030:	ldr	x0, [sp, #720]
    5034:	and	x0, x3, x0
    5038:	orr	x0, x2, x0
    503c:	add	x0, x1, x0
    5040:	str	x0, [sp, #744]
    5044:	ldr	x1, [sp, #736]
    5048:	ldr	x0, [sp, #752]
    504c:	add	x0, x1, x0
    5050:	str	x0, [sp, #736]
    5054:	ldr	x1, [sp, #752]
    5058:	ldr	x0, [sp, #744]
    505c:	add	x0, x1, x0
    5060:	str	x0, [sp, #704]
    5064:	ldr	x1, [sp, #696]
    5068:	ldr	x0, [sp, #736]
    506c:	ror	x2, x0, #14
    5070:	ldr	x0, [sp, #736]
    5074:	ror	x0, x0, #18
    5078:	eor	x2, x2, x0
    507c:	ldr	x0, [sp, #736]
    5080:	ror	x0, x0, #41
    5084:	eor	x0, x2, x0
    5088:	add	x1, x1, x0
    508c:	ldr	x2, [sp, #688]
    5090:	ldr	x3, [sp, #736]
    5094:	ldr	x4, [sp, #680]
    5098:	ldr	x0, [sp, #688]
    509c:	eor	x0, x4, x0
    50a0:	and	x0, x3, x0
    50a4:	eor	x0, x2, x0
    50a8:	add	x1, x1, x0
    50ac:	ldr	x0, [sp, #592]
    50b0:	add	x1, x1, x0
    50b4:	mov	x0, #0x98a6                	// #39078
    50b8:	movk	x0, #0xa2c8, lsl #16
    50bc:	movk	x0, #0x7dc5, lsl #32
    50c0:	movk	x0, #0xa63, lsl #48
    50c4:	add	x0, x1, x0
    50c8:	str	x0, [sp, #752]
    50cc:	ldr	x0, [sp, #704]
    50d0:	ror	x1, x0, #28
    50d4:	ldr	x0, [sp, #704]
    50d8:	ror	x0, x0, #34
    50dc:	eor	x1, x1, x0
    50e0:	ldr	x0, [sp, #704]
    50e4:	ror	x0, x0, #39
    50e8:	eor	x1, x1, x0
    50ec:	ldr	x2, [sp, #704]
    50f0:	ldr	x0, [sp, #712]
    50f4:	orr	x2, x2, x0
    50f8:	ldr	x0, [sp, #720]
    50fc:	and	x2, x2, x0
    5100:	ldr	x3, [sp, #704]
    5104:	ldr	x0, [sp, #712]
    5108:	and	x0, x3, x0
    510c:	orr	x0, x2, x0
    5110:	add	x0, x1, x0
    5114:	str	x0, [sp, #744]
    5118:	ldr	x1, [sp, #728]
    511c:	ldr	x0, [sp, #752]
    5120:	add	x0, x1, x0
    5124:	str	x0, [sp, #728]
    5128:	ldr	x1, [sp, #752]
    512c:	ldr	x0, [sp, #744]
    5130:	add	x0, x1, x0
    5134:	str	x0, [sp, #696]
    5138:	ldr	x1, [sp, #688]
    513c:	ldr	x0, [sp, #728]
    5140:	ror	x2, x0, #14
    5144:	ldr	x0, [sp, #728]
    5148:	ror	x0, x0, #18
    514c:	eor	x2, x2, x0
    5150:	ldr	x0, [sp, #728]
    5154:	ror	x0, x0, #41
    5158:	eor	x0, x2, x0
    515c:	add	x1, x1, x0
    5160:	ldr	x2, [sp, #680]
    5164:	ldr	x3, [sp, #728]
    5168:	ldr	x4, [sp, #736]
    516c:	ldr	x0, [sp, #680]
    5170:	eor	x0, x4, x0
    5174:	and	x0, x3, x0
    5178:	eor	x0, x2, x0
    517c:	add	x1, x1, x0
    5180:	ldr	x0, [sp, #600]
    5184:	add	x1, x1, x0
    5188:	mov	x0, #0xdae                 	// #3502
    518c:	movk	x0, #0xbef9, lsl #16
    5190:	movk	x0, #0x9804, lsl #32
    5194:	movk	x0, #0x113f, lsl #48
    5198:	add	x0, x1, x0
    519c:	str	x0, [sp, #752]
    51a0:	ldr	x0, [sp, #696]
    51a4:	ror	x1, x0, #28
    51a8:	ldr	x0, [sp, #696]
    51ac:	ror	x0, x0, #34
    51b0:	eor	x1, x1, x0
    51b4:	ldr	x0, [sp, #696]
    51b8:	ror	x0, x0, #39
    51bc:	eor	x1, x1, x0
    51c0:	ldr	x2, [sp, #696]
    51c4:	ldr	x0, [sp, #704]
    51c8:	orr	x2, x2, x0
    51cc:	ldr	x0, [sp, #712]
    51d0:	and	x2, x2, x0
    51d4:	ldr	x3, [sp, #696]
    51d8:	ldr	x0, [sp, #704]
    51dc:	and	x0, x3, x0
    51e0:	orr	x0, x2, x0
    51e4:	add	x0, x1, x0
    51e8:	str	x0, [sp, #744]
    51ec:	ldr	x1, [sp, #720]
    51f0:	ldr	x0, [sp, #752]
    51f4:	add	x0, x1, x0
    51f8:	str	x0, [sp, #720]
    51fc:	ldr	x1, [sp, #752]
    5200:	ldr	x0, [sp, #744]
    5204:	add	x0, x1, x0
    5208:	str	x0, [sp, #688]
    520c:	ldr	x1, [sp, #680]
    5210:	ldr	x0, [sp, #720]
    5214:	ror	x2, x0, #14
    5218:	ldr	x0, [sp, #720]
    521c:	ror	x0, x0, #18
    5220:	eor	x2, x2, x0
    5224:	ldr	x0, [sp, #720]
    5228:	ror	x0, x0, #41
    522c:	eor	x0, x2, x0
    5230:	add	x1, x1, x0
    5234:	ldr	x2, [sp, #736]
    5238:	ldr	x3, [sp, #720]
    523c:	ldr	x4, [sp, #728]
    5240:	ldr	x0, [sp, #736]
    5244:	eor	x0, x4, x0
    5248:	and	x0, x3, x0
    524c:	eor	x0, x2, x0
    5250:	add	x1, x1, x0
    5254:	ldr	x0, [sp, #608]
    5258:	add	x1, x1, x0
    525c:	mov	x0, #0x471b                	// #18203
    5260:	movk	x0, #0x131c, lsl #16
    5264:	movk	x0, #0xb35, lsl #32
    5268:	movk	x0, #0x1b71, lsl #48
    526c:	add	x0, x1, x0
    5270:	str	x0, [sp, #752]
    5274:	ldr	x0, [sp, #688]
    5278:	ror	x1, x0, #28
    527c:	ldr	x0, [sp, #688]
    5280:	ror	x0, x0, #34
    5284:	eor	x1, x1, x0
    5288:	ldr	x0, [sp, #688]
    528c:	ror	x0, x0, #39
    5290:	eor	x1, x1, x0
    5294:	ldr	x2, [sp, #688]
    5298:	ldr	x0, [sp, #696]
    529c:	orr	x2, x2, x0
    52a0:	ldr	x0, [sp, #704]
    52a4:	and	x2, x2, x0
    52a8:	ldr	x3, [sp, #688]
    52ac:	ldr	x0, [sp, #696]
    52b0:	and	x0, x3, x0
    52b4:	orr	x0, x2, x0
    52b8:	add	x0, x1, x0
    52bc:	str	x0, [sp, #744]
    52c0:	ldr	x1, [sp, #712]
    52c4:	ldr	x0, [sp, #752]
    52c8:	add	x0, x1, x0
    52cc:	str	x0, [sp, #712]
    52d0:	ldr	x1, [sp, #752]
    52d4:	ldr	x0, [sp, #744]
    52d8:	add	x0, x1, x0
    52dc:	str	x0, [sp, #680]
    52e0:	ldr	x1, [sp, #736]
    52e4:	ldr	x0, [sp, #712]
    52e8:	ror	x2, x0, #14
    52ec:	ldr	x0, [sp, #712]
    52f0:	ror	x0, x0, #18
    52f4:	eor	x2, x2, x0
    52f8:	ldr	x0, [sp, #712]
    52fc:	ror	x0, x0, #41
    5300:	eor	x0, x2, x0
    5304:	add	x1, x1, x0
    5308:	ldr	x2, [sp, #728]
    530c:	ldr	x3, [sp, #712]
    5310:	ldr	x4, [sp, #720]
    5314:	ldr	x0, [sp, #728]
    5318:	eor	x0, x4, x0
    531c:	and	x0, x3, x0
    5320:	eor	x0, x2, x0
    5324:	add	x1, x1, x0
    5328:	ldr	x0, [sp, #616]
    532c:	add	x1, x1, x0
    5330:	mov	x0, #0x7d84                	// #32132
    5334:	movk	x0, #0x2304, lsl #16
    5338:	movk	x0, #0x77f5, lsl #32
    533c:	movk	x0, #0x28db, lsl #48
    5340:	add	x0, x1, x0
    5344:	str	x0, [sp, #752]
    5348:	ldr	x0, [sp, #680]
    534c:	ror	x1, x0, #28
    5350:	ldr	x0, [sp, #680]
    5354:	ror	x0, x0, #34
    5358:	eor	x1, x1, x0
    535c:	ldr	x0, [sp, #680]
    5360:	ror	x0, x0, #39
    5364:	eor	x1, x1, x0
    5368:	ldr	x2, [sp, #680]
    536c:	ldr	x0, [sp, #688]
    5370:	orr	x2, x2, x0
    5374:	ldr	x0, [sp, #696]
    5378:	and	x2, x2, x0
    537c:	ldr	x3, [sp, #680]
    5380:	ldr	x0, [sp, #688]
    5384:	and	x0, x3, x0
    5388:	orr	x0, x2, x0
    538c:	add	x0, x1, x0
    5390:	str	x0, [sp, #744]
    5394:	ldr	x1, [sp, #704]
    5398:	ldr	x0, [sp, #752]
    539c:	add	x0, x1, x0
    53a0:	str	x0, [sp, #704]
    53a4:	ldr	x1, [sp, #752]
    53a8:	ldr	x0, [sp, #744]
    53ac:	add	x0, x1, x0
    53b0:	str	x0, [sp, #736]
    53b4:	ldr	x1, [sp, #728]
    53b8:	ldr	x0, [sp, #704]
    53bc:	ror	x2, x0, #14
    53c0:	ldr	x0, [sp, #704]
    53c4:	ror	x0, x0, #18
    53c8:	eor	x2, x2, x0
    53cc:	ldr	x0, [sp, #704]
    53d0:	ror	x0, x0, #41
    53d4:	eor	x0, x2, x0
    53d8:	add	x1, x1, x0
    53dc:	ldr	x2, [sp, #720]
    53e0:	ldr	x3, [sp, #704]
    53e4:	ldr	x4, [sp, #712]
    53e8:	ldr	x0, [sp, #720]
    53ec:	eor	x0, x4, x0
    53f0:	and	x0, x3, x0
    53f4:	eor	x0, x2, x0
    53f8:	add	x1, x1, x0
    53fc:	ldr	x0, [sp, #624]
    5400:	add	x1, x1, x0
    5404:	mov	x0, #0x2493                	// #9363
    5408:	movk	x0, #0x40c7, lsl #16
    540c:	movk	x0, #0xab7b, lsl #32
    5410:	movk	x0, #0x32ca, lsl #48
    5414:	add	x0, x1, x0
    5418:	str	x0, [sp, #752]
    541c:	ldr	x0, [sp, #736]
    5420:	ror	x1, x0, #28
    5424:	ldr	x0, [sp, #736]
    5428:	ror	x0, x0, #34
    542c:	eor	x1, x1, x0
    5430:	ldr	x0, [sp, #736]
    5434:	ror	x0, x0, #39
    5438:	eor	x1, x1, x0
    543c:	ldr	x2, [sp, #736]
    5440:	ldr	x0, [sp, #680]
    5444:	orr	x2, x2, x0
    5448:	ldr	x0, [sp, #688]
    544c:	and	x2, x2, x0
    5450:	ldr	x3, [sp, #736]
    5454:	ldr	x0, [sp, #680]
    5458:	and	x0, x3, x0
    545c:	orr	x0, x2, x0
    5460:	add	x0, x1, x0
    5464:	str	x0, [sp, #744]
    5468:	ldr	x1, [sp, #696]
    546c:	ldr	x0, [sp, #752]
    5470:	add	x0, x1, x0
    5474:	str	x0, [sp, #696]
    5478:	ldr	x1, [sp, #752]
    547c:	ldr	x0, [sp, #744]
    5480:	add	x0, x1, x0
    5484:	str	x0, [sp, #728]
    5488:	ldr	x1, [sp, #720]
    548c:	ldr	x0, [sp, #696]
    5490:	ror	x2, x0, #14
    5494:	ldr	x0, [sp, #696]
    5498:	ror	x0, x0, #18
    549c:	eor	x2, x2, x0
    54a0:	ldr	x0, [sp, #696]
    54a4:	ror	x0, x0, #41
    54a8:	eor	x0, x2, x0
    54ac:	add	x1, x1, x0
    54b0:	ldr	x2, [sp, #712]
    54b4:	ldr	x3, [sp, #696]
    54b8:	ldr	x4, [sp, #704]
    54bc:	ldr	x0, [sp, #712]
    54c0:	eor	x0, x4, x0
    54c4:	and	x0, x3, x0
    54c8:	eor	x0, x2, x0
    54cc:	add	x1, x1, x0
    54d0:	ldr	x0, [sp, #632]
    54d4:	add	x1, x1, x0
    54d8:	mov	x0, #0xbebc                	// #48828
    54dc:	movk	x0, #0x15c9, lsl #16
    54e0:	movk	x0, #0xbe0a, lsl #32
    54e4:	movk	x0, #0x3c9e, lsl #48
    54e8:	add	x0, x1, x0
    54ec:	str	x0, [sp, #752]
    54f0:	ldr	x0, [sp, #728]
    54f4:	ror	x1, x0, #28
    54f8:	ldr	x0, [sp, #728]
    54fc:	ror	x0, x0, #34
    5500:	eor	x1, x1, x0
    5504:	ldr	x0, [sp, #728]
    5508:	ror	x0, x0, #39
    550c:	eor	x1, x1, x0
    5510:	ldr	x2, [sp, #728]
    5514:	ldr	x0, [sp, #736]
    5518:	orr	x2, x2, x0
    551c:	ldr	x0, [sp, #680]
    5520:	and	x2, x2, x0
    5524:	ldr	x3, [sp, #728]
    5528:	ldr	x0, [sp, #736]
    552c:	and	x0, x3, x0
    5530:	orr	x0, x2, x0
    5534:	add	x0, x1, x0
    5538:	str	x0, [sp, #744]
    553c:	ldr	x1, [sp, #688]
    5540:	ldr	x0, [sp, #752]
    5544:	add	x0, x1, x0
    5548:	str	x0, [sp, #688]
    554c:	ldr	x1, [sp, #752]
    5550:	ldr	x0, [sp, #744]
    5554:	add	x0, x1, x0
    5558:	str	x0, [sp, #720]
    555c:	ldr	x1, [sp, #712]
    5560:	ldr	x0, [sp, #688]
    5564:	ror	x2, x0, #14
    5568:	ldr	x0, [sp, #688]
    556c:	ror	x0, x0, #18
    5570:	eor	x2, x2, x0
    5574:	ldr	x0, [sp, #688]
    5578:	ror	x0, x0, #41
    557c:	eor	x0, x2, x0
    5580:	add	x1, x1, x0
    5584:	ldr	x2, [sp, #704]
    5588:	ldr	x3, [sp, #688]
    558c:	ldr	x4, [sp, #696]
    5590:	ldr	x0, [sp, #704]
    5594:	eor	x0, x4, x0
    5598:	and	x0, x3, x0
    559c:	eor	x0, x2, x0
    55a0:	add	x1, x1, x0
    55a4:	ldr	x0, [sp, #640]
    55a8:	add	x1, x1, x0
    55ac:	mov	x0, #0xd4c                 	// #3404
    55b0:	movk	x0, #0x9c10, lsl #16
    55b4:	movk	x0, #0x67c4, lsl #32
    55b8:	movk	x0, #0x431d, lsl #48
    55bc:	add	x0, x1, x0
    55c0:	str	x0, [sp, #752]
    55c4:	ldr	x0, [sp, #720]
    55c8:	ror	x1, x0, #28
    55cc:	ldr	x0, [sp, #720]
    55d0:	ror	x0, x0, #34
    55d4:	eor	x1, x1, x0
    55d8:	ldr	x0, [sp, #720]
    55dc:	ror	x0, x0, #39
    55e0:	eor	x1, x1, x0
    55e4:	ldr	x2, [sp, #720]
    55e8:	ldr	x0, [sp, #728]
    55ec:	orr	x2, x2, x0
    55f0:	ldr	x0, [sp, #736]
    55f4:	and	x2, x2, x0
    55f8:	ldr	x3, [sp, #720]
    55fc:	ldr	x0, [sp, #728]
    5600:	and	x0, x3, x0
    5604:	orr	x0, x2, x0
    5608:	add	x0, x1, x0
    560c:	str	x0, [sp, #744]
    5610:	ldr	x1, [sp, #680]
    5614:	ldr	x0, [sp, #752]
    5618:	add	x0, x1, x0
    561c:	str	x0, [sp, #680]
    5620:	ldr	x1, [sp, #752]
    5624:	ldr	x0, [sp, #744]
    5628:	add	x0, x1, x0
    562c:	str	x0, [sp, #712]
    5630:	ldr	x1, [sp, #704]
    5634:	ldr	x0, [sp, #680]
    5638:	ror	x2, x0, #14
    563c:	ldr	x0, [sp, #680]
    5640:	ror	x0, x0, #18
    5644:	eor	x2, x2, x0
    5648:	ldr	x0, [sp, #680]
    564c:	ror	x0, x0, #41
    5650:	eor	x0, x2, x0
    5654:	add	x1, x1, x0
    5658:	ldr	x2, [sp, #696]
    565c:	ldr	x3, [sp, #680]
    5660:	ldr	x4, [sp, #688]
    5664:	ldr	x0, [sp, #696]
    5668:	eor	x0, x4, x0
    566c:	and	x0, x3, x0
    5670:	eor	x0, x2, x0
    5674:	add	x1, x1, x0
    5678:	ldr	x0, [sp, #648]
    567c:	add	x1, x1, x0
    5680:	mov	x0, #0x42b6                	// #17078
    5684:	movk	x0, #0xcb3e, lsl #16
    5688:	movk	x0, #0xd4be, lsl #32
    568c:	movk	x0, #0x4cc5, lsl #48
    5690:	add	x0, x1, x0
    5694:	str	x0, [sp, #752]
    5698:	ldr	x0, [sp, #712]
    569c:	ror	x1, x0, #28
    56a0:	ldr	x0, [sp, #712]
    56a4:	ror	x0, x0, #34
    56a8:	eor	x1, x1, x0
    56ac:	ldr	x0, [sp, #712]
    56b0:	ror	x0, x0, #39
    56b4:	eor	x1, x1, x0
    56b8:	ldr	x2, [sp, #712]
    56bc:	ldr	x0, [sp, #720]
    56c0:	orr	x2, x2, x0
    56c4:	ldr	x0, [sp, #728]
    56c8:	and	x2, x2, x0
    56cc:	ldr	x3, [sp, #712]
    56d0:	ldr	x0, [sp, #720]
    56d4:	and	x0, x3, x0
    56d8:	orr	x0, x2, x0
    56dc:	add	x0, x1, x0
    56e0:	str	x0, [sp, #744]
    56e4:	ldr	x1, [sp, #736]
    56e8:	ldr	x0, [sp, #752]
    56ec:	add	x0, x1, x0
    56f0:	str	x0, [sp, #736]
    56f4:	ldr	x1, [sp, #752]
    56f8:	ldr	x0, [sp, #744]
    56fc:	add	x0, x1, x0
    5700:	str	x0, [sp, #704]
    5704:	ldr	x1, [sp, #696]
    5708:	ldr	x0, [sp, #736]
    570c:	ror	x2, x0, #14
    5710:	ldr	x0, [sp, #736]
    5714:	ror	x0, x0, #18
    5718:	eor	x2, x2, x0
    571c:	ldr	x0, [sp, #736]
    5720:	ror	x0, x0, #41
    5724:	eor	x0, x2, x0
    5728:	add	x1, x1, x0
    572c:	ldr	x2, [sp, #688]
    5730:	ldr	x3, [sp, #736]
    5734:	ldr	x4, [sp, #680]
    5738:	ldr	x0, [sp, #688]
    573c:	eor	x0, x4, x0
    5740:	and	x0, x3, x0
    5744:	eor	x0, x2, x0
    5748:	add	x1, x1, x0
    574c:	ldr	x0, [sp, #656]
    5750:	add	x1, x1, x0
    5754:	mov	x0, #0x7e2a                	// #32298
    5758:	movk	x0, #0xfc65, lsl #16
    575c:	movk	x0, #0x299c, lsl #32
    5760:	movk	x0, #0x597f, lsl #48
    5764:	add	x0, x1, x0
    5768:	str	x0, [sp, #752]
    576c:	ldr	x0, [sp, #704]
    5770:	ror	x1, x0, #28
    5774:	ldr	x0, [sp, #704]
    5778:	ror	x0, x0, #34
    577c:	eor	x1, x1, x0
    5780:	ldr	x0, [sp, #704]
    5784:	ror	x0, x0, #39
    5788:	eor	x1, x1, x0
    578c:	ldr	x2, [sp, #704]
    5790:	ldr	x0, [sp, #712]
    5794:	orr	x2, x2, x0
    5798:	ldr	x0, [sp, #720]
    579c:	and	x2, x2, x0
    57a0:	ldr	x3, [sp, #704]
    57a4:	ldr	x0, [sp, #712]
    57a8:	and	x0, x3, x0
    57ac:	orr	x0, x2, x0
    57b0:	add	x0, x1, x0
    57b4:	str	x0, [sp, #744]
    57b8:	ldr	x1, [sp, #728]
    57bc:	ldr	x0, [sp, #752]
    57c0:	add	x0, x1, x0
    57c4:	str	x0, [sp, #728]
    57c8:	ldr	x1, [sp, #752]
    57cc:	ldr	x0, [sp, #744]
    57d0:	add	x0, x1, x0
    57d4:	str	x0, [sp, #696]
    57d8:	ldr	x1, [sp, #688]
    57dc:	ldr	x0, [sp, #728]
    57e0:	ror	x2, x0, #14
    57e4:	ldr	x0, [sp, #728]
    57e8:	ror	x0, x0, #18
    57ec:	eor	x2, x2, x0
    57f0:	ldr	x0, [sp, #728]
    57f4:	ror	x0, x0, #41
    57f8:	eor	x0, x2, x0
    57fc:	add	x1, x1, x0
    5800:	ldr	x2, [sp, #680]
    5804:	ldr	x3, [sp, #728]
    5808:	ldr	x4, [sp, #736]
    580c:	ldr	x0, [sp, #680]
    5810:	eor	x0, x4, x0
    5814:	and	x0, x3, x0
    5818:	eor	x0, x2, x0
    581c:	add	x1, x1, x0
    5820:	ldr	x0, [sp, #664]
    5824:	add	x1, x1, x0
    5828:	mov	x0, #0xfaec                	// #64236
    582c:	movk	x0, #0x3ad6, lsl #16
    5830:	movk	x0, #0x6fab, lsl #32
    5834:	movk	x0, #0x5fcb, lsl #48
    5838:	add	x0, x1, x0
    583c:	str	x0, [sp, #752]
    5840:	ldr	x0, [sp, #696]
    5844:	ror	x1, x0, #28
    5848:	ldr	x0, [sp, #696]
    584c:	ror	x0, x0, #34
    5850:	eor	x1, x1, x0
    5854:	ldr	x0, [sp, #696]
    5858:	ror	x0, x0, #39
    585c:	eor	x1, x1, x0
    5860:	ldr	x2, [sp, #696]
    5864:	ldr	x0, [sp, #704]
    5868:	orr	x2, x2, x0
    586c:	ldr	x0, [sp, #712]
    5870:	and	x2, x2, x0
    5874:	ldr	x3, [sp, #696]
    5878:	ldr	x0, [sp, #704]
    587c:	and	x0, x3, x0
    5880:	orr	x0, x2, x0
    5884:	add	x0, x1, x0
    5888:	str	x0, [sp, #744]
    588c:	ldr	x1, [sp, #720]
    5890:	ldr	x0, [sp, #752]
    5894:	add	x0, x1, x0
    5898:	str	x0, [sp, #720]
    589c:	ldr	x1, [sp, #752]
    58a0:	ldr	x0, [sp, #744]
    58a4:	add	x0, x1, x0
    58a8:	str	x0, [sp, #688]
    58ac:	ldr	x1, [sp, #680]
    58b0:	ldr	x0, [sp, #720]
    58b4:	ror	x2, x0, #14
    58b8:	ldr	x0, [sp, #720]
    58bc:	ror	x0, x0, #18
    58c0:	eor	x2, x2, x0
    58c4:	ldr	x0, [sp, #720]
    58c8:	ror	x0, x0, #41
    58cc:	eor	x0, x2, x0
    58d0:	add	x1, x1, x0
    58d4:	ldr	x2, [sp, #736]
    58d8:	ldr	x3, [sp, #720]
    58dc:	ldr	x4, [sp, #728]
    58e0:	ldr	x0, [sp, #736]
    58e4:	eor	x0, x4, x0
    58e8:	and	x0, x3, x0
    58ec:	eor	x0, x2, x0
    58f0:	add	x1, x1, x0
    58f4:	ldr	x0, [sp, #672]
    58f8:	add	x1, x1, x0
    58fc:	mov	x0, #0x5817                	// #22551
    5900:	movk	x0, #0x4a47, lsl #16
    5904:	movk	x0, #0x198c, lsl #32
    5908:	movk	x0, #0x6c44, lsl #48
    590c:	add	x0, x1, x0
    5910:	str	x0, [sp, #752]
    5914:	ldr	x0, [sp, #688]
    5918:	ror	x1, x0, #28
    591c:	ldr	x0, [sp, #688]
    5920:	ror	x0, x0, #34
    5924:	eor	x1, x1, x0
    5928:	ldr	x0, [sp, #688]
    592c:	ror	x0, x0, #39
    5930:	eor	x1, x1, x0
    5934:	ldr	x2, [sp, #688]
    5938:	ldr	x0, [sp, #696]
    593c:	orr	x2, x2, x0
    5940:	ldr	x0, [sp, #704]
    5944:	and	x2, x2, x0
    5948:	ldr	x3, [sp, #688]
    594c:	ldr	x0, [sp, #696]
    5950:	and	x0, x3, x0
    5954:	orr	x0, x2, x0
    5958:	add	x0, x1, x0
    595c:	str	x0, [sp, #744]
    5960:	ldr	x1, [sp, #712]
    5964:	ldr	x0, [sp, #752]
    5968:	add	x0, x1, x0
    596c:	str	x0, [sp, #712]
    5970:	ldr	x1, [sp, #752]
    5974:	ldr	x0, [sp, #744]
    5978:	add	x0, x1, x0
    597c:	str	x0, [sp, #680]
    5980:	str	wzr, [sp, #764]
    5984:	b	59c8 <_Py_strhex@plt+0x4a58>
    5988:	ldr	x0, [sp, #24]
    598c:	ldrsw	x1, [sp, #764]
    5990:	add	x1, x1, #0x2
    5994:	ldr	x1, [x0, x1, lsl #3]
    5998:	ldrsw	x0, [sp, #764]
    599c:	lsl	x0, x0, #3
    59a0:	add	x2, sp, #0x2a8
    59a4:	ldr	x0, [x2, x0]
    59a8:	add	x2, x1, x0
    59ac:	ldr	x0, [sp, #24]
    59b0:	ldrsw	x1, [sp, #764]
    59b4:	add	x1, x1, #0x2
    59b8:	str	x2, [x0, x1, lsl #3]
    59bc:	ldr	w0, [sp, #764]
    59c0:	add	w0, w0, #0x1
    59c4:	str	w0, [sp, #764]
    59c8:	ldr	w0, [sp, #764]
    59cc:	cmp	w0, #0x7
    59d0:	b.le	5988 <_Py_strhex@plt+0x4a18>
    59d4:	nop
    59d8:	nop
    59dc:	ldp	x29, x30, [sp]
    59e0:	add	sp, sp, #0x300
    59e4:	ret
    59e8:	sub	sp, sp, #0x10
    59ec:	str	x0, [sp, #8]
    59f0:	ldr	x0, [sp, #8]
    59f4:	mov	x1, #0xc908                	// #51464
    59f8:	movk	x1, #0xf3bc, lsl #16
    59fc:	movk	x1, #0xe667, lsl #32
    5a00:	movk	x1, #0x6a09, lsl #48
    5a04:	str	x1, [x0, #16]
    5a08:	ldr	x0, [sp, #8]
    5a0c:	mov	x1, #0xa73b                	// #42811
    5a10:	movk	x1, #0x84ca, lsl #16
    5a14:	movk	x1, #0xae85, lsl #32
    5a18:	movk	x1, #0xbb67, lsl #48
    5a1c:	str	x1, [x0, #24]
    5a20:	ldr	x0, [sp, #8]
    5a24:	mov	x1, #0xf82b                	// #63531
    5a28:	movk	x1, #0xfe94, lsl #16
    5a2c:	movk	x1, #0xf372, lsl #32
    5a30:	movk	x1, #0x3c6e, lsl #48
    5a34:	str	x1, [x0, #32]
    5a38:	ldr	x0, [sp, #8]
    5a3c:	mov	x1, #0x36f1                	// #14065
    5a40:	movk	x1, #0x5f1d, lsl #16
    5a44:	movk	x1, #0xf53a, lsl #32
    5a48:	movk	x1, #0xa54f, lsl #48
    5a4c:	str	x1, [x0, #40]
    5a50:	ldr	x0, [sp, #8]
    5a54:	mov	x1, #0x82d1                	// #33489
    5a58:	movk	x1, #0xade6, lsl #16
    5a5c:	movk	x1, #0x527f, lsl #32
    5a60:	movk	x1, #0x510e, lsl #48
    5a64:	str	x1, [x0, #48]
    5a68:	ldr	x0, [sp, #8]
    5a6c:	mov	x1, #0x6c1f                	// #27679
    5a70:	movk	x1, #0x2b3e, lsl #16
    5a74:	movk	x1, #0x688c, lsl #32
    5a78:	movk	x1, #0x9b05, lsl #48
    5a7c:	str	x1, [x0, #56]
    5a80:	ldr	x0, [sp, #8]
    5a84:	mov	x1, #0xbd6b                	// #48491
    5a88:	movk	x1, #0xfb41, lsl #16
    5a8c:	movk	x1, #0xd9ab, lsl #32
    5a90:	movk	x1, #0x1f83, lsl #48
    5a94:	str	x1, [x0, #64]
    5a98:	ldr	x0, [sp, #8]
    5a9c:	mov	x1, #0x2179                	// #8569
    5aa0:	movk	x1, #0x137e, lsl #16
    5aa4:	movk	x1, #0xcd19, lsl #32
    5aa8:	movk	x1, #0x5be0, lsl #48
    5aac:	str	x1, [x0, #72]
    5ab0:	ldr	x0, [sp, #8]
    5ab4:	str	wzr, [x0, #80]
    5ab8:	ldr	x0, [sp, #8]
    5abc:	str	wzr, [x0, #84]
    5ac0:	ldr	x0, [sp, #8]
    5ac4:	str	wzr, [x0, #216]
    5ac8:	ldr	x0, [sp, #8]
    5acc:	mov	w1, #0x40                  	// #64
    5ad0:	str	w1, [x0, #220]
    5ad4:	nop
    5ad8:	add	sp, sp, #0x10
    5adc:	ret
    5ae0:	sub	sp, sp, #0x10
    5ae4:	str	x0, [sp, #8]
    5ae8:	ldr	x0, [sp, #8]
    5aec:	mov	x1, #0x9ed8                	// #40664
    5af0:	movk	x1, #0xc105, lsl #16
    5af4:	movk	x1, #0x9d5d, lsl #32
    5af8:	movk	x1, #0xcbbb, lsl #48
    5afc:	str	x1, [x0, #16]
    5b00:	ldr	x0, [sp, #8]
    5b04:	mov	x1, #0xd507                	// #54535
    5b08:	movk	x1, #0x367c, lsl #16
    5b0c:	movk	x1, #0x292a, lsl #32
    5b10:	movk	x1, #0x629a, lsl #48
    5b14:	str	x1, [x0, #24]
    5b18:	ldr	x0, [sp, #8]
    5b1c:	mov	x1, #0xdd17                	// #56599
    5b20:	movk	x1, #0x3070, lsl #16
    5b24:	movk	x1, #0x15a, lsl #32
    5b28:	movk	x1, #0x9159, lsl #48
    5b2c:	str	x1, [x0, #32]
    5b30:	ldr	x0, [sp, #8]
    5b34:	mov	x1, #0x5939                	// #22841
    5b38:	movk	x1, #0xf70e, lsl #16
    5b3c:	movk	x1, #0xecd8, lsl #32
    5b40:	movk	x1, #0x152f, lsl #48
    5b44:	str	x1, [x0, #40]
    5b48:	ldr	x0, [sp, #8]
    5b4c:	mov	x1, #0xb31                 	// #2865
    5b50:	movk	x1, #0xffc0, lsl #16
    5b54:	movk	x1, #0x2667, lsl #32
    5b58:	movk	x1, #0x6733, lsl #48
    5b5c:	str	x1, [x0, #48]
    5b60:	ldr	x0, [sp, #8]
    5b64:	mov	x1, #0x1511                	// #5393
    5b68:	movk	x1, #0x6858, lsl #16
    5b6c:	movk	x1, #0x4a87, lsl #32
    5b70:	movk	x1, #0x8eb4, lsl #48
    5b74:	str	x1, [x0, #56]
    5b78:	ldr	x0, [sp, #8]
    5b7c:	mov	x1, #0x8fa7                	// #36775
    5b80:	movk	x1, #0x64f9, lsl #16
    5b84:	movk	x1, #0x2e0d, lsl #32
    5b88:	movk	x1, #0xdb0c, lsl #48
    5b8c:	str	x1, [x0, #64]
    5b90:	ldr	x0, [sp, #8]
    5b94:	mov	x1, #0x4fa4                	// #20388
    5b98:	movk	x1, #0xbefa, lsl #16
    5b9c:	movk	x1, #0x481d, lsl #32
    5ba0:	movk	x1, #0x47b5, lsl #48
    5ba4:	str	x1, [x0, #72]
    5ba8:	ldr	x0, [sp, #8]
    5bac:	str	wzr, [x0, #80]
    5bb0:	ldr	x0, [sp, #8]
    5bb4:	str	wzr, [x0, #84]
    5bb8:	ldr	x0, [sp, #8]
    5bbc:	str	wzr, [x0, #216]
    5bc0:	ldr	x0, [sp, #8]
    5bc4:	mov	w1, #0x30                  	// #48
    5bc8:	str	w1, [x0, #220]
    5bcc:	nop
    5bd0:	add	sp, sp, #0x10
    5bd4:	ret
    5bd8:	stp	x29, x30, [sp, #-64]!
    5bdc:	mov	x29, sp
    5be0:	str	x0, [sp, #40]
    5be4:	str	x1, [sp, #32]
    5be8:	str	x2, [sp, #24]
    5bec:	ldr	x0, [sp, #40]
    5bf0:	ldr	w1, [x0, #80]
    5bf4:	ldr	x0, [sp, #24]
    5bf8:	lsl	w0, w0, #3
    5bfc:	add	w0, w1, w0
    5c00:	str	w0, [sp, #52]
    5c04:	ldr	x0, [sp, #40]
    5c08:	ldr	w0, [x0, #80]
    5c0c:	ldr	w1, [sp, #52]
    5c10:	cmp	w1, w0
    5c14:	b.cs	5c2c <_Py_strhex@plt+0x4cbc>  // b.hs, b.nlast
    5c18:	ldr	x0, [sp, #40]
    5c1c:	ldr	w0, [x0, #84]
    5c20:	add	w1, w0, #0x1
    5c24:	ldr	x0, [sp, #40]
    5c28:	str	w1, [x0, #84]
    5c2c:	ldr	x0, [sp, #40]
    5c30:	ldr	w1, [sp, #52]
    5c34:	str	w1, [x0, #80]
    5c38:	ldr	x0, [sp, #40]
    5c3c:	ldr	w1, [x0, #84]
    5c40:	ldr	x0, [sp, #24]
    5c44:	lsr	w0, w0, #29
    5c48:	add	w1, w1, w0
    5c4c:	ldr	x0, [sp, #40]
    5c50:	str	w1, [x0, #84]
    5c54:	ldr	x0, [sp, #40]
    5c58:	ldr	w0, [x0, #216]
    5c5c:	cmp	w0, #0x0
    5c60:	b.eq	5d44 <_Py_strhex@plt+0x4dd4>  // b.none
    5c64:	ldr	x0, [sp, #40]
    5c68:	ldr	w0, [x0, #216]
    5c6c:	mov	w1, #0x80                  	// #128
    5c70:	sub	w0, w1, w0
    5c74:	sxtw	x0, w0
    5c78:	str	x0, [sp, #56]
    5c7c:	ldr	x1, [sp, #56]
    5c80:	ldr	x0, [sp, #24]
    5c84:	cmp	x1, x0
    5c88:	b.le	5c94 <_Py_strhex@plt+0x4d24>
    5c8c:	ldr	x0, [sp, #24]
    5c90:	str	x0, [sp, #56]
    5c94:	ldr	x0, [sp, #40]
    5c98:	add	x1, x0, #0x58
    5c9c:	ldr	x0, [sp, #40]
    5ca0:	ldr	w0, [x0, #216]
    5ca4:	sxtw	x0, w0
    5ca8:	add	x0, x1, x0
    5cac:	ldr	x1, [sp, #56]
    5cb0:	mov	x2, x1
    5cb4:	ldr	x1, [sp, #32]
    5cb8:	bl	e50 <memcpy@plt>
    5cbc:	ldr	x1, [sp, #24]
    5cc0:	ldr	x0, [sp, #56]
    5cc4:	sub	x0, x1, x0
    5cc8:	str	x0, [sp, #24]
    5ccc:	ldr	x0, [sp, #56]
    5cd0:	ldr	x1, [sp, #32]
    5cd4:	add	x0, x1, x0
    5cd8:	str	x0, [sp, #32]
    5cdc:	ldr	x0, [sp, #40]
    5ce0:	ldr	w0, [x0, #216]
    5ce4:	ldr	x1, [sp, #56]
    5ce8:	add	w1, w0, w1
    5cec:	ldr	x0, [sp, #40]
    5cf0:	str	w1, [x0, #216]
    5cf4:	ldr	x0, [sp, #40]
    5cf8:	ldr	w0, [x0, #216]
    5cfc:	cmp	w0, #0x80
    5d00:	b.ne	5d7c <_Py_strhex@plt+0x4e0c>  // b.any
    5d04:	ldr	x0, [sp, #40]
    5d08:	bl	15a8 <_Py_strhex@plt+0x638>
    5d0c:	b	5d44 <_Py_strhex@plt+0x4dd4>
    5d10:	ldr	x0, [sp, #40]
    5d14:	add	x0, x0, #0x58
    5d18:	mov	x2, #0x80                  	// #128
    5d1c:	ldr	x1, [sp, #32]
    5d20:	bl	e50 <memcpy@plt>
    5d24:	ldr	x0, [sp, #32]
    5d28:	add	x0, x0, #0x80
    5d2c:	str	x0, [sp, #32]
    5d30:	ldr	x0, [sp, #24]
    5d34:	sub	x0, x0, #0x80
    5d38:	str	x0, [sp, #24]
    5d3c:	ldr	x0, [sp, #40]
    5d40:	bl	15a8 <_Py_strhex@plt+0x638>
    5d44:	ldr	x0, [sp, #24]
    5d48:	cmp	x0, #0x7f
    5d4c:	b.gt	5d10 <_Py_strhex@plt+0x4da0>
    5d50:	ldr	x0, [sp, #40]
    5d54:	add	x0, x0, #0x58
    5d58:	ldr	x1, [sp, #24]
    5d5c:	mov	x2, x1
    5d60:	ldr	x1, [sp, #32]
    5d64:	bl	e50 <memcpy@plt>
    5d68:	ldr	x0, [sp, #24]
    5d6c:	mov	w1, w0
    5d70:	ldr	x0, [sp, #40]
    5d74:	str	w1, [x0, #216]
    5d78:	b	5d80 <_Py_strhex@plt+0x4e10>
    5d7c:	nop
    5d80:	ldp	x29, x30, [sp], #64
    5d84:	ret
    5d88:	stp	x29, x30, [sp, #-48]!
    5d8c:	mov	x29, sp
    5d90:	str	x0, [sp, #24]
    5d94:	str	x1, [sp, #16]
    5d98:	ldr	x0, [sp, #16]
    5d9c:	ldr	w0, [x0, #80]
    5da0:	str	w0, [sp, #44]
    5da4:	ldr	x0, [sp, #16]
    5da8:	ldr	w0, [x0, #84]
    5dac:	str	w0, [sp, #40]
    5db0:	ldr	w0, [sp, #44]
    5db4:	lsr	w0, w0, #3
    5db8:	and	w0, w0, #0x7f
    5dbc:	str	w0, [sp, #36]
    5dc0:	ldr	x0, [sp, #16]
    5dc4:	add	x1, x0, #0x58
    5dc8:	ldr	w0, [sp, #36]
    5dcc:	add	w2, w0, #0x1
    5dd0:	str	w2, [sp, #36]
    5dd4:	sxtw	x0, w0
    5dd8:	add	x0, x1, x0
    5ddc:	mov	w1, #0xffffff80            	// #-128
    5de0:	strb	w1, [x0]
    5de4:	ldr	w0, [sp, #36]
    5de8:	cmp	w0, #0x70
    5dec:	b.le	5e40 <_Py_strhex@plt+0x4ed0>
    5df0:	ldr	x0, [sp, #16]
    5df4:	add	x1, x0, #0x58
    5df8:	ldrsw	x0, [sp, #36]
    5dfc:	add	x3, x1, x0
    5e00:	mov	w1, #0x80                  	// #128
    5e04:	ldr	w0, [sp, #36]
    5e08:	sub	w0, w1, w0
    5e0c:	sxtw	x0, w0
    5e10:	mov	x2, x0
    5e14:	mov	w1, #0x0                   	// #0
    5e18:	mov	x0, x3
    5e1c:	bl	ec0 <memset@plt>
    5e20:	ldr	x0, [sp, #16]
    5e24:	bl	15a8 <_Py_strhex@plt+0x638>
    5e28:	ldr	x0, [sp, #16]
    5e2c:	add	x0, x0, #0x58
    5e30:	mov	x2, #0x70                  	// #112
    5e34:	mov	w1, #0x0                   	// #0
    5e38:	bl	ec0 <memset@plt>
    5e3c:	b	5e70 <_Py_strhex@plt+0x4f00>
    5e40:	ldr	x0, [sp, #16]
    5e44:	add	x1, x0, #0x58
    5e48:	ldrsw	x0, [sp, #36]
    5e4c:	add	x3, x1, x0
    5e50:	mov	w1, #0x70                  	// #112
    5e54:	ldr	w0, [sp, #36]
    5e58:	sub	w0, w1, w0
    5e5c:	sxtw	x0, w0
    5e60:	mov	x2, x0
    5e64:	mov	w1, #0x0                   	// #0
    5e68:	mov	x0, x3
    5e6c:	bl	ec0 <memset@plt>
    5e70:	ldr	x0, [sp, #16]
    5e74:	strb	wzr, [x0, #200]
    5e78:	ldr	x0, [sp, #16]
    5e7c:	strb	wzr, [x0, #201]
    5e80:	ldr	x0, [sp, #16]
    5e84:	strb	wzr, [x0, #202]
    5e88:	ldr	x0, [sp, #16]
    5e8c:	strb	wzr, [x0, #203]
    5e90:	ldr	x0, [sp, #16]
    5e94:	strb	wzr, [x0, #204]
    5e98:	ldr	x0, [sp, #16]
    5e9c:	strb	wzr, [x0, #205]
    5ea0:	ldr	x0, [sp, #16]
    5ea4:	strb	wzr, [x0, #206]
    5ea8:	ldr	x0, [sp, #16]
    5eac:	strb	wzr, [x0, #207]
    5eb0:	ldr	w0, [sp, #40]
    5eb4:	lsr	w0, w0, #24
    5eb8:	and	w1, w0, #0xff
    5ebc:	ldr	x0, [sp, #16]
    5ec0:	strb	w1, [x0, #208]
    5ec4:	ldr	w0, [sp, #40]
    5ec8:	lsr	w0, w0, #16
    5ecc:	and	w1, w0, #0xff
    5ed0:	ldr	x0, [sp, #16]
    5ed4:	strb	w1, [x0, #209]
    5ed8:	ldr	w0, [sp, #40]
    5edc:	lsr	w0, w0, #8
    5ee0:	and	w1, w0, #0xff
    5ee4:	ldr	x0, [sp, #16]
    5ee8:	strb	w1, [x0, #210]
    5eec:	ldr	w0, [sp, #40]
    5ef0:	and	w1, w0, #0xff
    5ef4:	ldr	x0, [sp, #16]
    5ef8:	strb	w1, [x0, #211]
    5efc:	ldr	w0, [sp, #44]
    5f00:	lsr	w0, w0, #24
    5f04:	and	w1, w0, #0xff
    5f08:	ldr	x0, [sp, #16]
    5f0c:	strb	w1, [x0, #212]
    5f10:	ldr	w0, [sp, #44]
    5f14:	lsr	w0, w0, #16
    5f18:	and	w1, w0, #0xff
    5f1c:	ldr	x0, [sp, #16]
    5f20:	strb	w1, [x0, #213]
    5f24:	ldr	w0, [sp, #44]
    5f28:	lsr	w0, w0, #8
    5f2c:	and	w1, w0, #0xff
    5f30:	ldr	x0, [sp, #16]
    5f34:	strb	w1, [x0, #214]
    5f38:	ldr	w0, [sp, #44]
    5f3c:	and	w1, w0, #0xff
    5f40:	ldr	x0, [sp, #16]
    5f44:	strb	w1, [x0, #215]
    5f48:	ldr	x0, [sp, #16]
    5f4c:	bl	15a8 <_Py_strhex@plt+0x638>
    5f50:	ldr	x0, [sp, #16]
    5f54:	ldr	x0, [x0, #16]
    5f58:	lsr	x0, x0, #56
    5f5c:	and	w1, w0, #0xff
    5f60:	ldr	x0, [sp, #24]
    5f64:	strb	w1, [x0]
    5f68:	ldr	x0, [sp, #16]
    5f6c:	ldr	x0, [x0, #16]
    5f70:	lsr	x1, x0, #48
    5f74:	ldr	x0, [sp, #24]
    5f78:	add	x0, x0, #0x1
    5f7c:	and	w1, w1, #0xff
    5f80:	strb	w1, [x0]
    5f84:	ldr	x0, [sp, #16]
    5f88:	ldr	x0, [x0, #16]
    5f8c:	lsr	x1, x0, #40
    5f90:	ldr	x0, [sp, #24]
    5f94:	add	x0, x0, #0x2
    5f98:	and	w1, w1, #0xff
    5f9c:	strb	w1, [x0]
    5fa0:	ldr	x0, [sp, #16]
    5fa4:	ldr	x0, [x0, #16]
    5fa8:	lsr	x1, x0, #32
    5fac:	ldr	x0, [sp, #24]
    5fb0:	add	x0, x0, #0x3
    5fb4:	and	w1, w1, #0xff
    5fb8:	strb	w1, [x0]
    5fbc:	ldr	x0, [sp, #16]
    5fc0:	ldr	x0, [x0, #16]
    5fc4:	lsr	x1, x0, #24
    5fc8:	ldr	x0, [sp, #24]
    5fcc:	add	x0, x0, #0x4
    5fd0:	and	w1, w1, #0xff
    5fd4:	strb	w1, [x0]
    5fd8:	ldr	x0, [sp, #16]
    5fdc:	ldr	x0, [x0, #16]
    5fe0:	lsr	x1, x0, #16
    5fe4:	ldr	x0, [sp, #24]
    5fe8:	add	x0, x0, #0x5
    5fec:	and	w1, w1, #0xff
    5ff0:	strb	w1, [x0]
    5ff4:	ldr	x0, [sp, #16]
    5ff8:	ldr	x0, [x0, #16]
    5ffc:	lsr	x1, x0, #8
    6000:	ldr	x0, [sp, #24]
    6004:	add	x0, x0, #0x6
    6008:	and	w1, w1, #0xff
    600c:	strb	w1, [x0]
    6010:	ldr	x0, [sp, #16]
    6014:	ldr	x1, [x0, #16]
    6018:	ldr	x0, [sp, #24]
    601c:	add	x0, x0, #0x7
    6020:	and	w1, w1, #0xff
    6024:	strb	w1, [x0]
    6028:	ldr	x0, [sp, #16]
    602c:	ldr	x0, [x0, #24]
    6030:	lsr	x1, x0, #56
    6034:	ldr	x0, [sp, #24]
    6038:	add	x0, x0, #0x8
    603c:	and	w1, w1, #0xff
    6040:	strb	w1, [x0]
    6044:	ldr	x0, [sp, #16]
    6048:	ldr	x0, [x0, #24]
    604c:	lsr	x1, x0, #48
    6050:	ldr	x0, [sp, #24]
    6054:	add	x0, x0, #0x9
    6058:	and	w1, w1, #0xff
    605c:	strb	w1, [x0]
    6060:	ldr	x0, [sp, #16]
    6064:	ldr	x0, [x0, #24]
    6068:	lsr	x1, x0, #40
    606c:	ldr	x0, [sp, #24]
    6070:	add	x0, x0, #0xa
    6074:	and	w1, w1, #0xff
    6078:	strb	w1, [x0]
    607c:	ldr	x0, [sp, #16]
    6080:	ldr	x0, [x0, #24]
    6084:	lsr	x1, x0, #32
    6088:	ldr	x0, [sp, #24]
    608c:	add	x0, x0, #0xb
    6090:	and	w1, w1, #0xff
    6094:	strb	w1, [x0]
    6098:	ldr	x0, [sp, #16]
    609c:	ldr	x0, [x0, #24]
    60a0:	lsr	x1, x0, #24
    60a4:	ldr	x0, [sp, #24]
    60a8:	add	x0, x0, #0xc
    60ac:	and	w1, w1, #0xff
    60b0:	strb	w1, [x0]
    60b4:	ldr	x0, [sp, #16]
    60b8:	ldr	x0, [x0, #24]
    60bc:	lsr	x1, x0, #16
    60c0:	ldr	x0, [sp, #24]
    60c4:	add	x0, x0, #0xd
    60c8:	and	w1, w1, #0xff
    60cc:	strb	w1, [x0]
    60d0:	ldr	x0, [sp, #16]
    60d4:	ldr	x0, [x0, #24]
    60d8:	lsr	x1, x0, #8
    60dc:	ldr	x0, [sp, #24]
    60e0:	add	x0, x0, #0xe
    60e4:	and	w1, w1, #0xff
    60e8:	strb	w1, [x0]
    60ec:	ldr	x0, [sp, #16]
    60f0:	ldr	x1, [x0, #24]
    60f4:	ldr	x0, [sp, #24]
    60f8:	add	x0, x0, #0xf
    60fc:	and	w1, w1, #0xff
    6100:	strb	w1, [x0]
    6104:	ldr	x0, [sp, #16]
    6108:	ldr	x0, [x0, #32]
    610c:	lsr	x1, x0, #56
    6110:	ldr	x0, [sp, #24]
    6114:	add	x0, x0, #0x10
    6118:	and	w1, w1, #0xff
    611c:	strb	w1, [x0]
    6120:	ldr	x0, [sp, #16]
    6124:	ldr	x0, [x0, #32]
    6128:	lsr	x1, x0, #48
    612c:	ldr	x0, [sp, #24]
    6130:	add	x0, x0, #0x11
    6134:	and	w1, w1, #0xff
    6138:	strb	w1, [x0]
    613c:	ldr	x0, [sp, #16]
    6140:	ldr	x0, [x0, #32]
    6144:	lsr	x1, x0, #40
    6148:	ldr	x0, [sp, #24]
    614c:	add	x0, x0, #0x12
    6150:	and	w1, w1, #0xff
    6154:	strb	w1, [x0]
    6158:	ldr	x0, [sp, #16]
    615c:	ldr	x0, [x0, #32]
    6160:	lsr	x1, x0, #32
    6164:	ldr	x0, [sp, #24]
    6168:	add	x0, x0, #0x13
    616c:	and	w1, w1, #0xff
    6170:	strb	w1, [x0]
    6174:	ldr	x0, [sp, #16]
    6178:	ldr	x0, [x0, #32]
    617c:	lsr	x1, x0, #24
    6180:	ldr	x0, [sp, #24]
    6184:	add	x0, x0, #0x14
    6188:	and	w1, w1, #0xff
    618c:	strb	w1, [x0]
    6190:	ldr	x0, [sp, #16]
    6194:	ldr	x0, [x0, #32]
    6198:	lsr	x1, x0, #16
    619c:	ldr	x0, [sp, #24]
    61a0:	add	x0, x0, #0x15
    61a4:	and	w1, w1, #0xff
    61a8:	strb	w1, [x0]
    61ac:	ldr	x0, [sp, #16]
    61b0:	ldr	x0, [x0, #32]
    61b4:	lsr	x1, x0, #8
    61b8:	ldr	x0, [sp, #24]
    61bc:	add	x0, x0, #0x16
    61c0:	and	w1, w1, #0xff
    61c4:	strb	w1, [x0]
    61c8:	ldr	x0, [sp, #16]
    61cc:	ldr	x1, [x0, #32]
    61d0:	ldr	x0, [sp, #24]
    61d4:	add	x0, x0, #0x17
    61d8:	and	w1, w1, #0xff
    61dc:	strb	w1, [x0]
    61e0:	ldr	x0, [sp, #16]
    61e4:	ldr	x0, [x0, #40]
    61e8:	lsr	x1, x0, #56
    61ec:	ldr	x0, [sp, #24]
    61f0:	add	x0, x0, #0x18
    61f4:	and	w1, w1, #0xff
    61f8:	strb	w1, [x0]
    61fc:	ldr	x0, [sp, #16]
    6200:	ldr	x0, [x0, #40]
    6204:	lsr	x1, x0, #48
    6208:	ldr	x0, [sp, #24]
    620c:	add	x0, x0, #0x19
    6210:	and	w1, w1, #0xff
    6214:	strb	w1, [x0]
    6218:	ldr	x0, [sp, #16]
    621c:	ldr	x0, [x0, #40]
    6220:	lsr	x1, x0, #40
    6224:	ldr	x0, [sp, #24]
    6228:	add	x0, x0, #0x1a
    622c:	and	w1, w1, #0xff
    6230:	strb	w1, [x0]
    6234:	ldr	x0, [sp, #16]
    6238:	ldr	x0, [x0, #40]
    623c:	lsr	x1, x0, #32
    6240:	ldr	x0, [sp, #24]
    6244:	add	x0, x0, #0x1b
    6248:	and	w1, w1, #0xff
    624c:	strb	w1, [x0]
    6250:	ldr	x0, [sp, #16]
    6254:	ldr	x0, [x0, #40]
    6258:	lsr	x1, x0, #24
    625c:	ldr	x0, [sp, #24]
    6260:	add	x0, x0, #0x1c
    6264:	and	w1, w1, #0xff
    6268:	strb	w1, [x0]
    626c:	ldr	x0, [sp, #16]
    6270:	ldr	x0, [x0, #40]
    6274:	lsr	x1, x0, #16
    6278:	ldr	x0, [sp, #24]
    627c:	add	x0, x0, #0x1d
    6280:	and	w1, w1, #0xff
    6284:	strb	w1, [x0]
    6288:	ldr	x0, [sp, #16]
    628c:	ldr	x0, [x0, #40]
    6290:	lsr	x1, x0, #8
    6294:	ldr	x0, [sp, #24]
    6298:	add	x0, x0, #0x1e
    629c:	and	w1, w1, #0xff
    62a0:	strb	w1, [x0]
    62a4:	ldr	x0, [sp, #16]
    62a8:	ldr	x1, [x0, #40]
    62ac:	ldr	x0, [sp, #24]
    62b0:	add	x0, x0, #0x1f
    62b4:	and	w1, w1, #0xff
    62b8:	strb	w1, [x0]
    62bc:	ldr	x0, [sp, #16]
    62c0:	ldr	x0, [x0, #48]
    62c4:	lsr	x1, x0, #56
    62c8:	ldr	x0, [sp, #24]
    62cc:	add	x0, x0, #0x20
    62d0:	and	w1, w1, #0xff
    62d4:	strb	w1, [x0]
    62d8:	ldr	x0, [sp, #16]
    62dc:	ldr	x0, [x0, #48]
    62e0:	lsr	x1, x0, #48
    62e4:	ldr	x0, [sp, #24]
    62e8:	add	x0, x0, #0x21
    62ec:	and	w1, w1, #0xff
    62f0:	strb	w1, [x0]
    62f4:	ldr	x0, [sp, #16]
    62f8:	ldr	x0, [x0, #48]
    62fc:	lsr	x1, x0, #40
    6300:	ldr	x0, [sp, #24]
    6304:	add	x0, x0, #0x22
    6308:	and	w1, w1, #0xff
    630c:	strb	w1, [x0]
    6310:	ldr	x0, [sp, #16]
    6314:	ldr	x0, [x0, #48]
    6318:	lsr	x1, x0, #32
    631c:	ldr	x0, [sp, #24]
    6320:	add	x0, x0, #0x23
    6324:	and	w1, w1, #0xff
    6328:	strb	w1, [x0]
    632c:	ldr	x0, [sp, #16]
    6330:	ldr	x0, [x0, #48]
    6334:	lsr	x1, x0, #24
    6338:	ldr	x0, [sp, #24]
    633c:	add	x0, x0, #0x24
    6340:	and	w1, w1, #0xff
    6344:	strb	w1, [x0]
    6348:	ldr	x0, [sp, #16]
    634c:	ldr	x0, [x0, #48]
    6350:	lsr	x1, x0, #16
    6354:	ldr	x0, [sp, #24]
    6358:	add	x0, x0, #0x25
    635c:	and	w1, w1, #0xff
    6360:	strb	w1, [x0]
    6364:	ldr	x0, [sp, #16]
    6368:	ldr	x0, [x0, #48]
    636c:	lsr	x1, x0, #8
    6370:	ldr	x0, [sp, #24]
    6374:	add	x0, x0, #0x26
    6378:	and	w1, w1, #0xff
    637c:	strb	w1, [x0]
    6380:	ldr	x0, [sp, #16]
    6384:	ldr	x1, [x0, #48]
    6388:	ldr	x0, [sp, #24]
    638c:	add	x0, x0, #0x27
    6390:	and	w1, w1, #0xff
    6394:	strb	w1, [x0]
    6398:	ldr	x0, [sp, #16]
    639c:	ldr	x0, [x0, #56]
    63a0:	lsr	x1, x0, #56
    63a4:	ldr	x0, [sp, #24]
    63a8:	add	x0, x0, #0x28
    63ac:	and	w1, w1, #0xff
    63b0:	strb	w1, [x0]
    63b4:	ldr	x0, [sp, #16]
    63b8:	ldr	x0, [x0, #56]
    63bc:	lsr	x1, x0, #48
    63c0:	ldr	x0, [sp, #24]
    63c4:	add	x0, x0, #0x29
    63c8:	and	w1, w1, #0xff
    63cc:	strb	w1, [x0]
    63d0:	ldr	x0, [sp, #16]
    63d4:	ldr	x0, [x0, #56]
    63d8:	lsr	x1, x0, #40
    63dc:	ldr	x0, [sp, #24]
    63e0:	add	x0, x0, #0x2a
    63e4:	and	w1, w1, #0xff
    63e8:	strb	w1, [x0]
    63ec:	ldr	x0, [sp, #16]
    63f0:	ldr	x0, [x0, #56]
    63f4:	lsr	x1, x0, #32
    63f8:	ldr	x0, [sp, #24]
    63fc:	add	x0, x0, #0x2b
    6400:	and	w1, w1, #0xff
    6404:	strb	w1, [x0]
    6408:	ldr	x0, [sp, #16]
    640c:	ldr	x0, [x0, #56]
    6410:	lsr	x1, x0, #24
    6414:	ldr	x0, [sp, #24]
    6418:	add	x0, x0, #0x2c
    641c:	and	w1, w1, #0xff
    6420:	strb	w1, [x0]
    6424:	ldr	x0, [sp, #16]
    6428:	ldr	x0, [x0, #56]
    642c:	lsr	x1, x0, #16
    6430:	ldr	x0, [sp, #24]
    6434:	add	x0, x0, #0x2d
    6438:	and	w1, w1, #0xff
    643c:	strb	w1, [x0]
    6440:	ldr	x0, [sp, #16]
    6444:	ldr	x0, [x0, #56]
    6448:	lsr	x1, x0, #8
    644c:	ldr	x0, [sp, #24]
    6450:	add	x0, x0, #0x2e
    6454:	and	w1, w1, #0xff
    6458:	strb	w1, [x0]
    645c:	ldr	x0, [sp, #16]
    6460:	ldr	x1, [x0, #56]
    6464:	ldr	x0, [sp, #24]
    6468:	add	x0, x0, #0x2f
    646c:	and	w1, w1, #0xff
    6470:	strb	w1, [x0]
    6474:	ldr	x0, [sp, #16]
    6478:	ldr	x0, [x0, #64]
    647c:	lsr	x1, x0, #56
    6480:	ldr	x0, [sp, #24]
    6484:	add	x0, x0, #0x30
    6488:	and	w1, w1, #0xff
    648c:	strb	w1, [x0]
    6490:	ldr	x0, [sp, #16]
    6494:	ldr	x0, [x0, #64]
    6498:	lsr	x1, x0, #48
    649c:	ldr	x0, [sp, #24]
    64a0:	add	x0, x0, #0x31
    64a4:	and	w1, w1, #0xff
    64a8:	strb	w1, [x0]
    64ac:	ldr	x0, [sp, #16]
    64b0:	ldr	x0, [x0, #64]
    64b4:	lsr	x1, x0, #40
    64b8:	ldr	x0, [sp, #24]
    64bc:	add	x0, x0, #0x32
    64c0:	and	w1, w1, #0xff
    64c4:	strb	w1, [x0]
    64c8:	ldr	x0, [sp, #16]
    64cc:	ldr	x0, [x0, #64]
    64d0:	lsr	x1, x0, #32
    64d4:	ldr	x0, [sp, #24]
    64d8:	add	x0, x0, #0x33
    64dc:	and	w1, w1, #0xff
    64e0:	strb	w1, [x0]
    64e4:	ldr	x0, [sp, #16]
    64e8:	ldr	x0, [x0, #64]
    64ec:	lsr	x1, x0, #24
    64f0:	ldr	x0, [sp, #24]
    64f4:	add	x0, x0, #0x34
    64f8:	and	w1, w1, #0xff
    64fc:	strb	w1, [x0]
    6500:	ldr	x0, [sp, #16]
    6504:	ldr	x0, [x0, #64]
    6508:	lsr	x1, x0, #16
    650c:	ldr	x0, [sp, #24]
    6510:	add	x0, x0, #0x35
    6514:	and	w1, w1, #0xff
    6518:	strb	w1, [x0]
    651c:	ldr	x0, [sp, #16]
    6520:	ldr	x0, [x0, #64]
    6524:	lsr	x1, x0, #8
    6528:	ldr	x0, [sp, #24]
    652c:	add	x0, x0, #0x36
    6530:	and	w1, w1, #0xff
    6534:	strb	w1, [x0]
    6538:	ldr	x0, [sp, #16]
    653c:	ldr	x1, [x0, #64]
    6540:	ldr	x0, [sp, #24]
    6544:	add	x0, x0, #0x37
    6548:	and	w1, w1, #0xff
    654c:	strb	w1, [x0]
    6550:	ldr	x0, [sp, #16]
    6554:	ldr	x0, [x0, #72]
    6558:	lsr	x1, x0, #56
    655c:	ldr	x0, [sp, #24]
    6560:	add	x0, x0, #0x38
    6564:	and	w1, w1, #0xff
    6568:	strb	w1, [x0]
    656c:	ldr	x0, [sp, #16]
    6570:	ldr	x0, [x0, #72]
    6574:	lsr	x1, x0, #48
    6578:	ldr	x0, [sp, #24]
    657c:	add	x0, x0, #0x39
    6580:	and	w1, w1, #0xff
    6584:	strb	w1, [x0]
    6588:	ldr	x0, [sp, #16]
    658c:	ldr	x0, [x0, #72]
    6590:	lsr	x1, x0, #40
    6594:	ldr	x0, [sp, #24]
    6598:	add	x0, x0, #0x3a
    659c:	and	w1, w1, #0xff
    65a0:	strb	w1, [x0]
    65a4:	ldr	x0, [sp, #16]
    65a8:	ldr	x0, [x0, #72]
    65ac:	lsr	x1, x0, #32
    65b0:	ldr	x0, [sp, #24]
    65b4:	add	x0, x0, #0x3b
    65b8:	and	w1, w1, #0xff
    65bc:	strb	w1, [x0]
    65c0:	ldr	x0, [sp, #16]
    65c4:	ldr	x0, [x0, #72]
    65c8:	lsr	x1, x0, #24
    65cc:	ldr	x0, [sp, #24]
    65d0:	add	x0, x0, #0x3c
    65d4:	and	w1, w1, #0xff
    65d8:	strb	w1, [x0]
    65dc:	ldr	x0, [sp, #16]
    65e0:	ldr	x0, [x0, #72]
    65e4:	lsr	x1, x0, #16
    65e8:	ldr	x0, [sp, #24]
    65ec:	add	x0, x0, #0x3d
    65f0:	and	w1, w1, #0xff
    65f4:	strb	w1, [x0]
    65f8:	ldr	x0, [sp, #16]
    65fc:	ldr	x0, [x0, #72]
    6600:	lsr	x1, x0, #8
    6604:	ldr	x0, [sp, #24]
    6608:	add	x0, x0, #0x3e
    660c:	and	w1, w1, #0xff
    6610:	strb	w1, [x0]
    6614:	ldr	x0, [sp, #16]
    6618:	ldr	x1, [x0, #72]
    661c:	ldr	x0, [sp, #24]
    6620:	add	x0, x0, #0x3f
    6624:	and	w1, w1, #0xff
    6628:	strb	w1, [x0]
    662c:	nop
    6630:	ldp	x29, x30, [sp], #48
    6634:	ret
    6638:	stp	x29, x30, [sp, #-16]!
    663c:	mov	x29, sp
    6640:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6644:	add	x0, x0, #0xa0
    6648:	bl	f40 <_PyObject_New@plt>
    664c:	ldp	x29, x30, [sp], #16
    6650:	ret
    6654:	stp	x29, x30, [sp, #-16]!
    6658:	mov	x29, sp
    665c:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6660:	add	x0, x0, #0x240
    6664:	bl	f40 <_PyObject_New@plt>
    6668:	ldp	x29, x30, [sp], #16
    666c:	ret
    6670:	stp	x29, x30, [sp, #-32]!
    6674:	mov	x29, sp
    6678:	str	x0, [sp, #24]
    667c:	ldr	x0, [sp, #24]
    6680:	bl	ed0 <PyObject_Free@plt>
    6684:	nop
    6688:	ldp	x29, x30, [sp], #32
    668c:	ret
    6690:	stp	x29, x30, [sp, #-48]!
    6694:	mov	x29, sp
    6698:	str	x0, [sp, #24]
    669c:	ldr	x0, [sp, #24]
    66a0:	ldr	x1, [x0, #8]
    66a4:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    66a8:	add	x0, x0, #0x240
    66ac:	cmp	x1, x0
    66b0:	b.ne	66d0 <_Py_strhex@plt+0x5760>  // b.any
    66b4:	bl	6654 <_Py_strhex@plt+0x56e4>
    66b8:	str	x0, [sp, #40]
    66bc:	ldr	x0, [sp, #40]
    66c0:	cmp	x0, #0x0
    66c4:	b.ne	66ec <_Py_strhex@plt+0x577c>  // b.any
    66c8:	mov	x0, #0x0                   	// #0
    66cc:	b	66fc <_Py_strhex@plt+0x578c>
    66d0:	bl	6638 <_Py_strhex@plt+0x56c8>
    66d4:	str	x0, [sp, #40]
    66d8:	ldr	x0, [sp, #40]
    66dc:	cmp	x0, #0x0
    66e0:	b.ne	66ec <_Py_strhex@plt+0x577c>  // b.any
    66e4:	mov	x0, #0x0                   	// #0
    66e8:	b	66fc <_Py_strhex@plt+0x578c>
    66ec:	ldr	x1, [sp, #40]
    66f0:	ldr	x0, [sp, #24]
    66f4:	bl	150c <_Py_strhex@plt+0x59c>
    66f8:	ldr	x0, [sp, #40]
    66fc:	ldp	x29, x30, [sp], #48
    6700:	ret
    6704:	stp	x29, x30, [sp, #-320]!
    6708:	mov	x29, sp
    670c:	str	x0, [sp, #24]
    6710:	add	x0, sp, #0x20
    6714:	mov	x1, x0
    6718:	ldr	x0, [sp, #24]
    671c:	bl	150c <_Py_strhex@plt+0x59c>
    6720:	add	x1, sp, #0x20
    6724:	add	x0, sp, #0x100
    6728:	bl	5d88 <_Py_strhex@plt+0x4e18>
    672c:	ldr	x0, [sp, #24]
    6730:	ldr	w0, [x0, #220]
    6734:	sxtw	x1, w0
    6738:	add	x0, sp, #0x100
    673c:	bl	e80 <PyBytes_FromStringAndSize@plt>
    6740:	ldp	x29, x30, [sp], #320
    6744:	ret
    6748:	stp	x29, x30, [sp, #-320]!
    674c:	mov	x29, sp
    6750:	str	x0, [sp, #24]
    6754:	add	x0, sp, #0x20
    6758:	mov	x1, x0
    675c:	ldr	x0, [sp, #24]
    6760:	bl	150c <_Py_strhex@plt+0x59c>
    6764:	add	x1, sp, #0x20
    6768:	add	x0, sp, #0x100
    676c:	bl	5d88 <_Py_strhex@plt+0x4e18>
    6770:	ldr	x0, [sp, #24]
    6774:	ldr	w0, [x0, #220]
    6778:	sxtw	x1, w0
    677c:	add	x0, sp, #0x100
    6780:	bl	f70 <_Py_strhex@plt>
    6784:	ldp	x29, x30, [sp], #320
    6788:	ret
    678c:	stp	x29, x30, [sp, #-112]!
    6790:	mov	x29, sp
    6794:	str	x0, [sp, #24]
    6798:	str	x1, [sp, #16]
    679c:	ldr	x0, [sp, #16]
    67a0:	ldr	x0, [x0, #8]
    67a4:	ldr	x0, [x0, #168]
    67a8:	and	x0, x0, #0x10000000
    67ac:	cmp	x0, #0x0
    67b0:	b.eq	67d8 <_Py_strhex@plt+0x5868>  // b.none
    67b4:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    67b8:	ldr	x0, [x0, #4032]
    67bc:	ldr	x2, [x0]
    67c0:	adrp	x0, 6000 <_Py_strhex@plt+0x5090>
    67c4:	add	x1, x0, #0xfa8
    67c8:	mov	x0, x2
    67cc:	bl	eb0 <PyErr_SetString@plt>
    67d0:	mov	x0, #0x0                   	// #0
    67d4:	b	68b8 <_Py_strhex@plt+0x5948>
    67d8:	ldr	x0, [sp, #16]
    67dc:	ldr	x0, [x0, #8]
    67e0:	ldr	x0, [x0, #160]
    67e4:	cmp	x0, #0x0
    67e8:	b.eq	6804 <_Py_strhex@plt+0x5894>  // b.none
    67ec:	ldr	x0, [sp, #16]
    67f0:	ldr	x0, [x0, #8]
    67f4:	ldr	x0, [x0, #160]
    67f8:	ldr	x0, [x0]
    67fc:	cmp	x0, #0x0
    6800:	b.ne	6828 <_Py_strhex@plt+0x58b8>  // b.any
    6804:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    6808:	ldr	x0, [x0, #4032]
    680c:	ldr	x2, [x0]
    6810:	adrp	x0, 6000 <_Py_strhex@plt+0x5090>
    6814:	add	x1, x0, #0xfd8
    6818:	mov	x0, x2
    681c:	bl	eb0 <PyErr_SetString@plt>
    6820:	mov	x0, #0x0                   	// #0
    6824:	b	68b8 <_Py_strhex@plt+0x5948>
    6828:	add	x0, sp, #0x20
    682c:	mov	w2, #0x0                   	// #0
    6830:	mov	x1, x0
    6834:	ldr	x0, [sp, #16]
    6838:	bl	f30 <PyObject_GetBuffer@plt>
    683c:	cmn	w0, #0x1
    6840:	b.ne	684c <_Py_strhex@plt+0x58dc>  // b.any
    6844:	mov	x0, #0x0                   	// #0
    6848:	b	68b8 <_Py_strhex@plt+0x5948>
    684c:	ldr	w0, [sp, #68]
    6850:	cmp	w0, #0x1
    6854:	b.le	6884 <_Py_strhex@plt+0x5914>
    6858:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    685c:	ldr	x0, [x0, #4024]
    6860:	ldr	x2, [x0]
    6864:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6868:	add	x1, x0, #0x8
    686c:	mov	x0, x2
    6870:	bl	eb0 <PyErr_SetString@plt>
    6874:	add	x0, sp, #0x20
    6878:	bl	e60 <PyBuffer_Release@plt>
    687c:	mov	x0, #0x0                   	// #0
    6880:	b	68b8 <_Py_strhex@plt+0x5948>
    6884:	ldr	x0, [sp, #32]
    6888:	ldr	x1, [sp, #48]
    688c:	mov	x2, x1
    6890:	mov	x1, x0
    6894:	ldr	x0, [sp, #24]
    6898:	bl	5bd8 <_Py_strhex@plt+0x4c68>
    689c:	add	x0, sp, #0x20
    68a0:	bl	e60 <PyBuffer_Release@plt>
    68a4:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    68a8:	ldr	x0, [x0, #4056]
    68ac:	bl	1110 <_Py_strhex@plt+0x1a0>
    68b0:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    68b4:	ldr	x0, [x0, #4056]
    68b8:	ldp	x29, x30, [sp], #112
    68bc:	ret
    68c0:	stp	x29, x30, [sp, #-32]!
    68c4:	mov	x29, sp
    68c8:	str	x0, [sp, #24]
    68cc:	str	x1, [sp, #16]
    68d0:	mov	x0, #0x80                  	// #128
    68d4:	bl	ef0 <PyLong_FromLong@plt>
    68d8:	ldp	x29, x30, [sp], #32
    68dc:	ret
    68e0:	stp	x29, x30, [sp, #-32]!
    68e4:	mov	x29, sp
    68e8:	str	x0, [sp, #24]
    68ec:	str	x1, [sp, #16]
    68f0:	ldr	x0, [sp, #24]
    68f4:	ldr	w0, [x0, #220]
    68f8:	cmp	w0, #0x40
    68fc:	b.ne	6914 <_Py_strhex@plt+0x59a4>  // b.any
    6900:	mov	x1, #0x6                   	// #6
    6904:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6908:	add	x0, x0, #0x50
    690c:	bl	f60 <PyUnicode_FromStringAndSize@plt>
    6910:	b	6924 <_Py_strhex@plt+0x59b4>
    6914:	mov	x1, #0x6                   	// #6
    6918:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    691c:	add	x0, x0, #0x58
    6920:	bl	f60 <PyUnicode_FromStringAndSize@plt>
    6924:	ldp	x29, x30, [sp], #32
    6928:	ret
    692c:	stp	x29, x30, [sp, #-128]!
    6930:	mov	x29, sp
    6934:	str	x0, [sp, #24]
    6938:	str	x1, [sp, #16]
    693c:	ldr	x0, [sp, #16]
    6940:	cmp	x0, #0x0
    6944:	b.eq	6a30 <_Py_strhex@plt+0x5ac0>  // b.none
    6948:	ldr	x0, [sp, #16]
    694c:	ldr	x0, [x0, #8]
    6950:	ldr	x0, [x0, #168]
    6954:	and	x0, x0, #0x10000000
    6958:	cmp	x0, #0x0
    695c:	b.eq	6984 <_Py_strhex@plt+0x5a14>  // b.none
    6960:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    6964:	ldr	x0, [x0, #4032]
    6968:	ldr	x2, [x0]
    696c:	adrp	x0, 6000 <_Py_strhex@plt+0x5090>
    6970:	add	x1, x0, #0xfa8
    6974:	mov	x0, x2
    6978:	bl	eb0 <PyErr_SetString@plt>
    697c:	mov	x0, #0x0                   	// #0
    6980:	b	6ad4 <_Py_strhex@plt+0x5b64>
    6984:	ldr	x0, [sp, #16]
    6988:	ldr	x0, [x0, #8]
    698c:	ldr	x0, [x0, #160]
    6990:	cmp	x0, #0x0
    6994:	b.eq	69b0 <_Py_strhex@plt+0x5a40>  // b.none
    6998:	ldr	x0, [sp, #16]
    699c:	ldr	x0, [x0, #8]
    69a0:	ldr	x0, [x0, #160]
    69a4:	ldr	x0, [x0]
    69a8:	cmp	x0, #0x0
    69ac:	b.ne	69d4 <_Py_strhex@plt+0x5a64>  // b.any
    69b0:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    69b4:	ldr	x0, [x0, #4032]
    69b8:	ldr	x2, [x0]
    69bc:	adrp	x0, 6000 <_Py_strhex@plt+0x5090>
    69c0:	add	x1, x0, #0xfd8
    69c4:	mov	x0, x2
    69c8:	bl	eb0 <PyErr_SetString@plt>
    69cc:	mov	x0, #0x0                   	// #0
    69d0:	b	6ad4 <_Py_strhex@plt+0x5b64>
    69d4:	add	x0, sp, #0x28
    69d8:	mov	w2, #0x0                   	// #0
    69dc:	mov	x1, x0
    69e0:	ldr	x0, [sp, #16]
    69e4:	bl	f30 <PyObject_GetBuffer@plt>
    69e8:	cmn	w0, #0x1
    69ec:	b.ne	69f8 <_Py_strhex@plt+0x5a88>  // b.any
    69f0:	mov	x0, #0x0                   	// #0
    69f4:	b	6ad4 <_Py_strhex@plt+0x5b64>
    69f8:	ldr	w0, [sp, #76]
    69fc:	cmp	w0, #0x1
    6a00:	b.le	6a30 <_Py_strhex@plt+0x5ac0>
    6a04:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    6a08:	ldr	x0, [x0, #4024]
    6a0c:	ldr	x2, [x0]
    6a10:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6a14:	add	x1, x0, #0x8
    6a18:	mov	x0, x2
    6a1c:	bl	eb0 <PyErr_SetString@plt>
    6a20:	add	x0, sp, #0x28
    6a24:	bl	e60 <PyBuffer_Release@plt>
    6a28:	mov	x0, #0x0                   	// #0
    6a2c:	b	6ad4 <_Py_strhex@plt+0x5b64>
    6a30:	bl	6654 <_Py_strhex@plt+0x56e4>
    6a34:	str	x0, [sp, #120]
    6a38:	ldr	x0, [sp, #120]
    6a3c:	cmp	x0, #0x0
    6a40:	b.ne	6a60 <_Py_strhex@plt+0x5af0>  // b.any
    6a44:	ldr	x0, [sp, #16]
    6a48:	cmp	x0, #0x0
    6a4c:	b.eq	6a58 <_Py_strhex@plt+0x5ae8>  // b.none
    6a50:	add	x0, sp, #0x28
    6a54:	bl	e60 <PyBuffer_Release@plt>
    6a58:	mov	x0, #0x0                   	// #0
    6a5c:	b	6ad4 <_Py_strhex@plt+0x5b64>
    6a60:	ldr	x0, [sp, #120]
    6a64:	bl	59e8 <_Py_strhex@plt+0x4a78>
    6a68:	bl	f10 <PyErr_Occurred@plt>
    6a6c:	cmp	x0, #0x0
    6a70:	b.eq	6aa4 <_Py_strhex@plt+0x5b34>  // b.none
    6a74:	ldr	x2, [sp, #120]
    6a78:	mov	w1, #0x2b4                 	// #692
    6a7c:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6a80:	add	x0, x0, #0x88
    6a84:	bl	1138 <_Py_strhex@plt+0x1c8>
    6a88:	ldr	x0, [sp, #16]
    6a8c:	cmp	x0, #0x0
    6a90:	b.eq	6a9c <_Py_strhex@plt+0x5b2c>  // b.none
    6a94:	add	x0, sp, #0x28
    6a98:	bl	e60 <PyBuffer_Release@plt>
    6a9c:	mov	x0, #0x0                   	// #0
    6aa0:	b	6ad4 <_Py_strhex@plt+0x5b64>
    6aa4:	ldr	x0, [sp, #16]
    6aa8:	cmp	x0, #0x0
    6aac:	b.eq	6ad0 <_Py_strhex@plt+0x5b60>  // b.none
    6ab0:	ldr	x0, [sp, #40]
    6ab4:	ldr	x1, [sp, #56]
    6ab8:	mov	x2, x1
    6abc:	mov	x1, x0
    6ac0:	ldr	x0, [sp, #120]
    6ac4:	bl	5bd8 <_Py_strhex@plt+0x4c68>
    6ac8:	add	x0, sp, #0x28
    6acc:	bl	e60 <PyBuffer_Release@plt>
    6ad0:	ldr	x0, [sp, #120]
    6ad4:	ldp	x29, x30, [sp], #128
    6ad8:	ret
    6adc:	stp	x29, x30, [sp, #-128]!
    6ae0:	mov	x29, sp
    6ae4:	str	x0, [sp, #24]
    6ae8:	str	x1, [sp, #16]
    6aec:	ldr	x0, [sp, #16]
    6af0:	cmp	x0, #0x0
    6af4:	b.eq	6be0 <_Py_strhex@plt+0x5c70>  // b.none
    6af8:	ldr	x0, [sp, #16]
    6afc:	ldr	x0, [x0, #8]
    6b00:	ldr	x0, [x0, #168]
    6b04:	and	x0, x0, #0x10000000
    6b08:	cmp	x0, #0x0
    6b0c:	b.eq	6b34 <_Py_strhex@plt+0x5bc4>  // b.none
    6b10:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    6b14:	ldr	x0, [x0, #4032]
    6b18:	ldr	x2, [x0]
    6b1c:	adrp	x0, 6000 <_Py_strhex@plt+0x5090>
    6b20:	add	x1, x0, #0xfa8
    6b24:	mov	x0, x2
    6b28:	bl	eb0 <PyErr_SetString@plt>
    6b2c:	mov	x0, #0x0                   	// #0
    6b30:	b	6c84 <_Py_strhex@plt+0x5d14>
    6b34:	ldr	x0, [sp, #16]
    6b38:	ldr	x0, [x0, #8]
    6b3c:	ldr	x0, [x0, #160]
    6b40:	cmp	x0, #0x0
    6b44:	b.eq	6b60 <_Py_strhex@plt+0x5bf0>  // b.none
    6b48:	ldr	x0, [sp, #16]
    6b4c:	ldr	x0, [x0, #8]
    6b50:	ldr	x0, [x0, #160]
    6b54:	ldr	x0, [x0]
    6b58:	cmp	x0, #0x0
    6b5c:	b.ne	6b84 <_Py_strhex@plt+0x5c14>  // b.any
    6b60:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    6b64:	ldr	x0, [x0, #4032]
    6b68:	ldr	x2, [x0]
    6b6c:	adrp	x0, 6000 <_Py_strhex@plt+0x5090>
    6b70:	add	x1, x0, #0xfd8
    6b74:	mov	x0, x2
    6b78:	bl	eb0 <PyErr_SetString@plt>
    6b7c:	mov	x0, #0x0                   	// #0
    6b80:	b	6c84 <_Py_strhex@plt+0x5d14>
    6b84:	add	x0, sp, #0x28
    6b88:	mov	w2, #0x0                   	// #0
    6b8c:	mov	x1, x0
    6b90:	ldr	x0, [sp, #16]
    6b94:	bl	f30 <PyObject_GetBuffer@plt>
    6b98:	cmn	w0, #0x1
    6b9c:	b.ne	6ba8 <_Py_strhex@plt+0x5c38>  // b.any
    6ba0:	mov	x0, #0x0                   	// #0
    6ba4:	b	6c84 <_Py_strhex@plt+0x5d14>
    6ba8:	ldr	w0, [sp, #76]
    6bac:	cmp	w0, #0x1
    6bb0:	b.le	6be0 <_Py_strhex@plt+0x5c70>
    6bb4:	adrp	x0, 17000 <PyInit__sha512@@Base+0x10374>
    6bb8:	ldr	x0, [x0, #4024]
    6bbc:	ldr	x2, [x0]
    6bc0:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6bc4:	add	x1, x0, #0x8
    6bc8:	mov	x0, x2
    6bcc:	bl	eb0 <PyErr_SetString@plt>
    6bd0:	add	x0, sp, #0x28
    6bd4:	bl	e60 <PyBuffer_Release@plt>
    6bd8:	mov	x0, #0x0                   	// #0
    6bdc:	b	6c84 <_Py_strhex@plt+0x5d14>
    6be0:	bl	6638 <_Py_strhex@plt+0x56c8>
    6be4:	str	x0, [sp, #120]
    6be8:	ldr	x0, [sp, #120]
    6bec:	cmp	x0, #0x0
    6bf0:	b.ne	6c10 <_Py_strhex@plt+0x5ca0>  // b.any
    6bf4:	ldr	x0, [sp, #16]
    6bf8:	cmp	x0, #0x0
    6bfc:	b.eq	6c08 <_Py_strhex@plt+0x5c98>  // b.none
    6c00:	add	x0, sp, #0x28
    6c04:	bl	e60 <PyBuffer_Release@plt>
    6c08:	mov	x0, #0x0                   	// #0
    6c0c:	b	6c84 <_Py_strhex@plt+0x5d14>
    6c10:	ldr	x0, [sp, #120]
    6c14:	bl	5ae0 <_Py_strhex@plt+0x4b70>
    6c18:	bl	f10 <PyErr_Occurred@plt>
    6c1c:	cmp	x0, #0x0
    6c20:	b.eq	6c54 <_Py_strhex@plt+0x5ce4>  // b.none
    6c24:	ldr	x2, [sp, #120]
    6c28:	mov	w1, #0x2dc                 	// #732
    6c2c:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6c30:	add	x0, x0, #0x88
    6c34:	bl	1138 <_Py_strhex@plt+0x1c8>
    6c38:	ldr	x0, [sp, #16]
    6c3c:	cmp	x0, #0x0
    6c40:	b.eq	6c4c <_Py_strhex@plt+0x5cdc>  // b.none
    6c44:	add	x0, sp, #0x28
    6c48:	bl	e60 <PyBuffer_Release@plt>
    6c4c:	mov	x0, #0x0                   	// #0
    6c50:	b	6c84 <_Py_strhex@plt+0x5d14>
    6c54:	ldr	x0, [sp, #16]
    6c58:	cmp	x0, #0x0
    6c5c:	b.eq	6c80 <_Py_strhex@plt+0x5d10>  // b.none
    6c60:	ldr	x0, [sp, #40]
    6c64:	ldr	x1, [sp, #56]
    6c68:	mov	x2, x1
    6c6c:	mov	x1, x0
    6c70:	ldr	x0, [sp, #120]
    6c74:	bl	5bd8 <_Py_strhex@plt+0x4c68>
    6c78:	add	x0, sp, #0x28
    6c7c:	bl	e60 <PyBuffer_Release@plt>
    6c80:	ldr	x0, [sp, #120]
    6c84:	ldp	x29, x30, [sp], #128
    6c88:	ret

0000000000006c8c <PyInit__sha512@@Base>:
    6c8c:	stp	x29, x30, [sp, #-32]!
    6c90:	mov	x29, sp
    6c94:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6c98:	add	x0, x0, #0xa0
    6c9c:	adrp	x1, 17000 <PyInit__sha512@@Base+0x10374>
    6ca0:	ldr	x1, [x1, #4048]
    6ca4:	str	x1, [x0, #8]
    6ca8:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6cac:	add	x0, x0, #0xa0
    6cb0:	bl	ee0 <PyType_Ready@plt>
    6cb4:	cmp	w0, #0x0
    6cb8:	b.ge	6cc4 <PyInit__sha512@@Base+0x38>  // b.tcont
    6cbc:	mov	x0, #0x0                   	// #0
    6cc0:	b	6d68 <PyInit__sha512@@Base+0xdc>
    6cc4:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6cc8:	add	x0, x0, #0x240
    6ccc:	adrp	x1, 17000 <PyInit__sha512@@Base+0x10374>
    6cd0:	ldr	x1, [x1, #4048]
    6cd4:	str	x1, [x0, #8]
    6cd8:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6cdc:	add	x0, x0, #0x240
    6ce0:	bl	ee0 <PyType_Ready@plt>
    6ce4:	cmp	w0, #0x0
    6ce8:	b.ge	6cf4 <PyInit__sha512@@Base+0x68>  // b.tcont
    6cec:	mov	x0, #0x0                   	// #0
    6cf0:	b	6d68 <PyInit__sha512@@Base+0xdc>
    6cf4:	mov	w1, #0x3f5                 	// #1013
    6cf8:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6cfc:	add	x0, x0, #0x5a8
    6d00:	bl	f20 <PyModule_Create2@plt>
    6d04:	str	x0, [sp, #24]
    6d08:	ldr	x0, [sp, #24]
    6d0c:	cmp	x0, #0x0
    6d10:	b.ne	6d1c <PyInit__sha512@@Base+0x90>  // b.any
    6d14:	mov	x0, #0x0                   	// #0
    6d18:	b	6d68 <PyInit__sha512@@Base+0xdc>
    6d1c:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6d20:	add	x0, x0, #0xa0
    6d24:	bl	1110 <_Py_strhex@plt+0x1a0>
    6d28:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6d2c:	add	x2, x0, #0xa0
    6d30:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6d34:	add	x1, x0, #0xc0
    6d38:	ldr	x0, [sp, #24]
    6d3c:	bl	f50 <PyModule_AddObject@plt>
    6d40:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6d44:	add	x0, x0, #0x240
    6d48:	bl	1110 <_Py_strhex@plt+0x1a0>
    6d4c:	adrp	x0, 18000 <PyInit__sha512@@Base+0x11374>
    6d50:	add	x2, x0, #0x240
    6d54:	adrp	x0, 7000 <PyInit__sha512@@Base+0x374>
    6d58:	add	x1, x0, #0xd0
    6d5c:	ldr	x0, [sp, #24]
    6d60:	bl	f50 <PyModule_AddObject@plt>
    6d64:	ldr	x0, [sp, #24]
    6d68:	ldp	x29, x30, [sp], #32
    6d6c:	ret

Disassembly of section .fini:

0000000000006d70 <.fini>:
    6d70:	stp	x29, x30, [sp, #-16]!
    6d74:	mov	x29, sp
    6d78:	ldp	x29, x30, [sp], #16
    6d7c:	ret
