# OptoML_Submission
Implementing a single-stage pipeline register in SystemVerilog using a standard valid/ready handshake. 
