{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 22:10:54 2009 " "Info: Processing started: Tue Oct 27 22:10:54 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myArkanoid -c myArkanoid --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50MHz " "Info: Assuming node \"clk_50MHz\" is an undefined clock" {  } { { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dimezzaClock:inst1\|conta\[0\] " "Info: Detected ripple clock \"dimezzaClock:inst1\|conta\[0\]\" as buffer" {  } { { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } } { "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/programmi win7/alterasoft/quartus/bin/Assignment Editor.qase" 1 { { 0 "dimezzaClock:inst1\|conta\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50MHz register myArkanoidVHDL:inst\|ballPositionV\[4\] register myArkanoidVHDL:inst\|red1_signal 3.38 MHz 295.535 ns Internal " "Info: Clock \"clk_50MHz\" has Internal fmax of 3.38 MHz between source register \"myArkanoidVHDL:inst\|ballPositionV\[4\]\" and destination register \"myArkanoidVHDL:inst\|red1_signal\" (period= 295.535 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "295.317 ns + Longest register register " "Info: + Longest register to register delay is 295.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myArkanoidVHDL:inst\|ballPositionV\[4\] 1 REG LCFF_X19_Y22_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y22_N13; Fanout = 6; REG Node = 'myArkanoidVHDL:inst\|ballPositionV\[4\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { myArkanoidVHDL:inst|ballPositionV[4] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.178 ns) 0.540 ns myArkanoidVHDL:inst\|ballPositionV~1181 2 COMB LCCOMB_X19_Y22_N22 15 " "Info: 2: + IC(0.362 ns) + CELL(0.178 ns) = 0.540 ns; Loc. = LCCOMB_X19_Y22_N22; Fanout = 15; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1181'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { myArkanoidVHDL:inst|ballPositionV[4] myArkanoidVHDL:inst|ballPositionV~1181 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(0.517 ns) 3.505 ns myArkanoidVHDL:inst\|Add114~9 3 COMB LCCOMB_X36_Y3_N8 2 " "Info: 3: + IC(2.448 ns) + CELL(0.517 ns) = 3.505 ns; Loc. = LCCOMB_X36_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.585 ns myArkanoidVHDL:inst\|Add114~11 4 COMB LCCOMB_X36_Y3_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 3.585 ns; Loc. = LCCOMB_X36_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.665 ns myArkanoidVHDL:inst\|Add114~13 5 COMB LCCOMB_X36_Y3_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.665 ns; Loc. = LCCOMB_X36_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.839 ns myArkanoidVHDL:inst\|Add114~15 6 COMB LCCOMB_X36_Y3_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 3.839 ns; Loc. = LCCOMB_X36_Y3_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.919 ns myArkanoidVHDL:inst\|Add114~17 7 COMB LCCOMB_X36_Y3_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.919 ns; Loc. = LCCOMB_X36_Y3_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.999 ns myArkanoidVHDL:inst\|Add114~19 8 COMB LCCOMB_X36_Y3_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.999 ns; Loc. = LCCOMB_X36_Y3_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.079 ns myArkanoidVHDL:inst\|Add114~21 9 COMB LCCOMB_X36_Y3_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.079 ns; Loc. = LCCOMB_X36_Y3_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.159 ns myArkanoidVHDL:inst\|Add114~23 10 COMB LCCOMB_X36_Y3_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.159 ns; Loc. = LCCOMB_X36_Y3_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.239 ns myArkanoidVHDL:inst\|Add114~25 11 COMB LCCOMB_X36_Y3_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.239 ns; Loc. = LCCOMB_X36_Y3_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.319 ns myArkanoidVHDL:inst\|Add114~27 12 COMB LCCOMB_X36_Y3_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.319 ns; Loc. = LCCOMB_X36_Y3_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.399 ns myArkanoidVHDL:inst\|Add114~29 13 COMB LCCOMB_X36_Y3_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.399 ns; Loc. = LCCOMB_X36_Y3_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.560 ns myArkanoidVHDL:inst\|Add114~31 14 COMB LCCOMB_X36_Y3_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 4.560 ns; Loc. = LCCOMB_X36_Y3_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.640 ns myArkanoidVHDL:inst\|Add114~33 15 COMB LCCOMB_X36_Y2_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.640 ns; Loc. = LCCOMB_X36_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.720 ns myArkanoidVHDL:inst\|Add114~35 16 COMB LCCOMB_X36_Y2_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 4.720 ns; Loc. = LCCOMB_X36_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.800 ns myArkanoidVHDL:inst\|Add114~37 17 COMB LCCOMB_X36_Y2_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 4.800 ns; Loc. = LCCOMB_X36_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.880 ns myArkanoidVHDL:inst\|Add114~39 18 COMB LCCOMB_X36_Y2_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 4.880 ns; Loc. = LCCOMB_X36_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.960 ns myArkanoidVHDL:inst\|Add114~41 19 COMB LCCOMB_X36_Y2_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 4.960 ns; Loc. = LCCOMB_X36_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.418 ns myArkanoidVHDL:inst\|Add114~42 20 COMB LCCOMB_X36_Y2_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 5.418 ns; Loc. = LCCOMB_X36_Y2_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add114~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.178 ns) 7.358 ns myArkanoidVHDL:inst\|ballPositionV~1266 21 COMB LCCOMB_X24_Y5_N16 11 " "Info: 21: + IC(1.762 ns) + CELL(0.178 ns) = 7.358 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1266'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.495 ns) 9.239 ns myArkanoidVHDL:inst\|Add117~43 22 COMB LCCOMB_X34_Y4_N10 2 " "Info: 22: + IC(1.386 ns) + CELL(0.495 ns) = 9.239 ns; Loc. = LCCOMB_X34_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.319 ns myArkanoidVHDL:inst\|Add117~45 23 COMB LCCOMB_X34_Y4_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.319 ns; Loc. = LCCOMB_X34_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.777 ns myArkanoidVHDL:inst\|Add117~46 24 COMB LCCOMB_X34_Y4_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 9.777 ns; Loc. = LCCOMB_X34_Y4_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add117~46'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.177 ns) 10.780 ns myArkanoidVHDL:inst\|LessThan241~3 25 COMB LCCOMB_X33_Y4_N6 1 " "Info: 25: + IC(0.826 ns) + CELL(0.177 ns) = 10.780 ns; Loc. = LCCOMB_X33_Y4_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 11.255 ns myArkanoidVHDL:inst\|LessThan241~4 26 COMB LCCOMB_X33_Y4_N20 2 " "Info: 26: + IC(0.297 ns) + CELL(0.178 ns) = 11.255 ns; Loc. = LCCOMB_X33_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.545 ns) 12.125 ns myArkanoidVHDL:inst\|process_0~3891 27 COMB LCCOMB_X33_Y4_N28 1 " "Info: 27: + IC(0.325 ns) + CELL(0.545 ns) = 12.125 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3891'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 12.598 ns myArkanoidVHDL:inst\|process_0~3893 28 COMB LCCOMB_X33_Y4_N12 2 " "Info: 28: + IC(0.295 ns) + CELL(0.178 ns) = 12.598 ns; Loc. = LCCOMB_X33_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3893'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 13.078 ns myArkanoidVHDL:inst\|process_0~3900 29 COMB LCCOMB_X33_Y4_N2 1 " "Info: 29: + IC(0.302 ns) + CELL(0.178 ns) = 13.078 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3900'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.178 ns) 15.449 ns myArkanoidVHDL:inst\|process_0~3903 30 COMB LCCOMB_X19_Y17_N20 1 " "Info: 30: + IC(2.193 ns) + CELL(0.178 ns) = 15.449 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3903'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.322 ns) 17.999 ns myArkanoidVHDL:inst\|process_0~3919 31 COMB LCCOMB_X36_Y8_N30 2 " "Info: 31: + IC(2.228 ns) + CELL(0.322 ns) = 17.999 ns; Loc. = LCCOMB_X36_Y8_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3919'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 18.483 ns myArkanoidVHDL:inst\|process_0~3920 32 COMB LCCOMB_X36_Y8_N12 84 " "Info: 32: + IC(0.306 ns) + CELL(0.178 ns) = 18.483 ns; Loc. = LCCOMB_X36_Y8_N12; Fanout = 84; COMB Node = 'myArkanoidVHDL:inst\|process_0~3920'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.495 ns) 19.972 ns myArkanoidVHDL:inst\|Add127~1 33 COMB LCCOMB_X35_Y11_N0 2 " "Info: 33: + IC(0.994 ns) + CELL(0.495 ns) = 19.972 ns; Loc. = LCCOMB_X35_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.430 ns myArkanoidVHDL:inst\|Add127~2 34 COMB LCCOMB_X35_Y11_N2 14 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 20.430 ns; Loc. = LCCOMB_X35_Y11_N2; Fanout = 14; COMB Node = 'myArkanoidVHDL:inst\|Add127~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.495 ns) 21.749 ns myArkanoidVHDL:inst\|Add131~3 35 COMB LCCOMB_X31_Y11_N2 2 " "Info: 35: + IC(0.824 ns) + CELL(0.495 ns) = 21.749 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.207 ns myArkanoidVHDL:inst\|Add131~4 36 COMB LCCOMB_X31_Y11_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 22.207 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(0.322 ns) 24.693 ns myArkanoidVHDL:inst\|process_0~3962 37 COMB LCCOMB_X6_Y5_N4 2 " "Info: 37: + IC(2.164 ns) + CELL(0.322 ns) = 24.693 ns; Loc. = LCCOMB_X6_Y5_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3962'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3962 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 25.328 ns myArkanoidVHDL:inst\|process_0~3964 38 COMB LCCOMB_X6_Y5_N20 1 " "Info: 38: + IC(0.313 ns) + CELL(0.322 ns) = 25.328 ns; Loc. = LCCOMB_X6_Y5_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3964'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { myArkanoidVHDL:inst|process_0~3962 myArkanoidVHDL:inst|process_0~3964 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 25.954 ns myArkanoidVHDL:inst\|process_0~3966 39 COMB LCCOMB_X6_Y5_N0 1 " "Info: 39: + IC(0.304 ns) + CELL(0.322 ns) = 25.954 ns; Loc. = LCCOMB_X6_Y5_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3966'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|process_0~3964 myArkanoidVHDL:inst|process_0~3966 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.178 ns) 28.221 ns myArkanoidVHDL:inst\|process_0~3967 40 COMB LCCOMB_X30_Y11_N12 1 " "Info: 40: + IC(2.089 ns) + CELL(0.178 ns) = 28.221 ns; Loc. = LCCOMB_X30_Y11_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3967'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 28.689 ns myArkanoidVHDL:inst\|process_0~3968 41 COMB LCCOMB_X30_Y11_N6 1 " "Info: 41: + IC(0.290 ns) + CELL(0.178 ns) = 28.689 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3968'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.178 ns) 29.736 ns myArkanoidVHDL:inst\|process_0~3973 42 COMB LCCOMB_X30_Y12_N26 2 " "Info: 42: + IC(0.869 ns) + CELL(0.178 ns) = 29.736 ns; Loc. = LCCOMB_X30_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3973'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 30.218 ns myArkanoidVHDL:inst\|process_0~3980 43 COMB LCCOMB_X30_Y12_N0 1 " "Info: 43: + IC(0.304 ns) + CELL(0.178 ns) = 30.218 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3980'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 30.688 ns myArkanoidVHDL:inst\|process_0~3982 44 COMB LCCOMB_X30_Y12_N2 1 " "Info: 44: + IC(0.292 ns) + CELL(0.178 ns) = 30.688 ns; Loc. = LCCOMB_X30_Y12_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3982'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 31.477 ns myArkanoidVHDL:inst\|process_0~3983 45 COMB LCCOMB_X30_Y12_N4 2 " "Info: 45: + IC(0.298 ns) + CELL(0.491 ns) = 31.477 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3983'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.177 ns) 32.845 ns myArkanoidVHDL:inst\|process_0~6235 46 COMB LCCOMB_X27_Y16_N26 66 " "Info: 46: + IC(1.191 ns) + CELL(0.177 ns) = 32.845 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~6235'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.517 ns) 34.605 ns myArkanoidVHDL:inst\|Add133~1 47 COMB LCCOMB_X24_Y17_N0 2 " "Info: 47: + IC(1.243 ns) + CELL(0.517 ns) = 34.605 ns; Loc. = LCCOMB_X24_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.685 ns myArkanoidVHDL:inst\|Add133~3 48 COMB LCCOMB_X24_Y17_N2 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 34.685 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.765 ns myArkanoidVHDL:inst\|Add133~5 49 COMB LCCOMB_X24_Y17_N4 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 34.765 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.845 ns myArkanoidVHDL:inst\|Add133~7 50 COMB LCCOMB_X24_Y17_N6 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 34.845 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 34.925 ns myArkanoidVHDL:inst\|Add133~9 51 COMB LCCOMB_X24_Y17_N8 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 34.925 ns; Loc. = LCCOMB_X24_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.005 ns myArkanoidVHDL:inst\|Add133~11 52 COMB LCCOMB_X24_Y17_N10 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 35.005 ns; Loc. = LCCOMB_X24_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.085 ns myArkanoidVHDL:inst\|Add133~13 53 COMB LCCOMB_X24_Y17_N12 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 35.085 ns; Loc. = LCCOMB_X24_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 35.259 ns myArkanoidVHDL:inst\|Add133~15 54 COMB LCCOMB_X24_Y17_N14 2 " "Info: 54: + IC(0.000 ns) + CELL(0.174 ns) = 35.259 ns; Loc. = LCCOMB_X24_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.339 ns myArkanoidVHDL:inst\|Add133~17 55 COMB LCCOMB_X24_Y17_N16 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 35.339 ns; Loc. = LCCOMB_X24_Y17_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.419 ns myArkanoidVHDL:inst\|Add133~19 56 COMB LCCOMB_X24_Y17_N18 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 35.419 ns; Loc. = LCCOMB_X24_Y17_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.499 ns myArkanoidVHDL:inst\|Add133~21 57 COMB LCCOMB_X24_Y17_N20 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 35.499 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.579 ns myArkanoidVHDL:inst\|Add133~23 58 COMB LCCOMB_X24_Y17_N22 2 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 35.579 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.659 ns myArkanoidVHDL:inst\|Add133~25 59 COMB LCCOMB_X24_Y17_N24 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 35.659 ns; Loc. = LCCOMB_X24_Y17_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.739 ns myArkanoidVHDL:inst\|Add133~27 60 COMB LCCOMB_X24_Y17_N26 2 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 35.739 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.819 ns myArkanoidVHDL:inst\|Add133~29 61 COMB LCCOMB_X24_Y17_N28 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 35.819 ns; Loc. = LCCOMB_X24_Y17_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 35.980 ns myArkanoidVHDL:inst\|Add133~31 62 COMB LCCOMB_X24_Y17_N30 2 " "Info: 62: + IC(0.000 ns) + CELL(0.161 ns) = 35.980 ns; Loc. = LCCOMB_X24_Y17_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 36.438 ns myArkanoidVHDL:inst\|Add133~32 63 COMB LCCOMB_X24_Y16_N0 11 " "Info: 63: + IC(0.000 ns) + CELL(0.458 ns) = 36.438 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add133~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.609 ns) 37.980 ns myArkanoidVHDL:inst\|Add136~29 64 COMB LCCOMB_X24_Y14_N30 2 " "Info: 64: + IC(0.933 ns) + CELL(0.609 ns) = 37.980 ns; Loc. = LCCOMB_X24_Y14_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.060 ns myArkanoidVHDL:inst\|Add136~31 65 COMB LCCOMB_X24_Y13_N0 2 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 38.060 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.140 ns myArkanoidVHDL:inst\|Add136~33 66 COMB LCCOMB_X24_Y13_N2 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 38.140 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.220 ns myArkanoidVHDL:inst\|Add136~35 67 COMB LCCOMB_X24_Y13_N4 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 38.220 ns; Loc. = LCCOMB_X24_Y13_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.300 ns myArkanoidVHDL:inst\|Add136~37 68 COMB LCCOMB_X24_Y13_N6 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 38.300 ns; Loc. = LCCOMB_X24_Y13_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 38.380 ns myArkanoidVHDL:inst\|Add136~39 69 COMB LCCOMB_X24_Y13_N8 2 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 38.380 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 38.838 ns myArkanoidVHDL:inst\|Add136~40 70 COMB LCCOMB_X24_Y13_N10 1 " "Info: 70: + IC(0.000 ns) + CELL(0.458 ns) = 38.838 ns; Loc. = LCCOMB_X24_Y13_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add136~40'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~40 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.455 ns) 40.140 ns myArkanoidVHDL:inst\|LessThan301~7 71 COMB LCCOMB_X23_Y13_N14 1 " "Info: 71: + IC(0.847 ns) + CELL(0.455 ns) = 40.140 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { myArkanoidVHDL:inst|Add136~40 myArkanoidVHDL:inst|LessThan301~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 40.755 ns myArkanoidVHDL:inst\|LessThan301~9 72 COMB LCCOMB_X23_Y13_N12 1 " "Info: 72: + IC(0.293 ns) + CELL(0.322 ns) = 40.755 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { myArkanoidVHDL:inst|LessThan301~7 myArkanoidVHDL:inst|LessThan301~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 41.726 ns myArkanoidVHDL:inst\|LessThan301~10 73 COMB LCCOMB_X25_Y13_N4 1 " "Info: 73: + IC(0.793 ns) + CELL(0.178 ns) = 41.726 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.178 ns) 43.170 ns myArkanoidVHDL:inst\|process_0~3988 74 COMB LCCOMB_X25_Y18_N28 1 " "Info: 74: + IC(1.266 ns) + CELL(0.178 ns) = 43.170 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3988'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 43.646 ns myArkanoidVHDL:inst\|process_0~3989 75 COMB LCCOMB_X25_Y18_N18 2 " "Info: 75: + IC(0.298 ns) + CELL(0.178 ns) = 43.646 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3989'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 44.121 ns myArkanoidVHDL:inst\|process_0~4021 76 COMB LCCOMB_X25_Y18_N22 1 " "Info: 76: + IC(0.297 ns) + CELL(0.178 ns) = 44.121 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4021'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.491 ns) 44.911 ns myArkanoidVHDL:inst\|process_0~4044 77 COMB LCCOMB_X25_Y18_N12 2 " "Info: 77: + IC(0.299 ns) + CELL(0.491 ns) = 44.911 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4044'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.177 ns) 46.303 ns myArkanoidVHDL:inst\|process_0~4045 78 COMB LCCOMB_X22_Y16_N2 67 " "Info: 78: + IC(1.215 ns) + CELL(0.177 ns) = 46.303 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4045'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.517 ns) 48.669 ns myArkanoidVHDL:inst\|Add139~1 79 COMB LCCOMB_X3_Y19_N0 2 " "Info: 79: + IC(1.849 ns) + CELL(0.517 ns) = 48.669 ns; Loc. = LCCOMB_X3_Y19_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 48.749 ns myArkanoidVHDL:inst\|Add139~3 80 COMB LCCOMB_X3_Y19_N2 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 48.749 ns; Loc. = LCCOMB_X3_Y19_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 48.829 ns myArkanoidVHDL:inst\|Add139~5 81 COMB LCCOMB_X3_Y19_N4 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 48.829 ns; Loc. = LCCOMB_X3_Y19_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 48.909 ns myArkanoidVHDL:inst\|Add139~7 82 COMB LCCOMB_X3_Y19_N6 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 48.909 ns; Loc. = LCCOMB_X3_Y19_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 48.989 ns myArkanoidVHDL:inst\|Add139~9 83 COMB LCCOMB_X3_Y19_N8 2 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 48.989 ns; Loc. = LCCOMB_X3_Y19_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.069 ns myArkanoidVHDL:inst\|Add139~11 84 COMB LCCOMB_X3_Y19_N10 2 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 49.069 ns; Loc. = LCCOMB_X3_Y19_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.149 ns myArkanoidVHDL:inst\|Add139~13 85 COMB LCCOMB_X3_Y19_N12 2 " "Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 49.149 ns; Loc. = LCCOMB_X3_Y19_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 49.323 ns myArkanoidVHDL:inst\|Add139~15 86 COMB LCCOMB_X3_Y19_N14 2 " "Info: 86: + IC(0.000 ns) + CELL(0.174 ns) = 49.323 ns; Loc. = LCCOMB_X3_Y19_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.403 ns myArkanoidVHDL:inst\|Add139~17 87 COMB LCCOMB_X3_Y19_N16 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 49.403 ns; Loc. = LCCOMB_X3_Y19_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.483 ns myArkanoidVHDL:inst\|Add139~19 88 COMB LCCOMB_X3_Y19_N18 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 49.483 ns; Loc. = LCCOMB_X3_Y19_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 49.941 ns myArkanoidVHDL:inst\|Add139~20 89 COMB LCCOMB_X3_Y19_N20 11 " "Info: 89: + IC(0.000 ns) + CELL(0.458 ns) = 49.941 ns; Loc. = LCCOMB_X3_Y19_N20; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add139~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.517 ns) 51.260 ns myArkanoidVHDL:inst\|Add143~21 90 COMB LCCOMB_X2_Y19_N20 2 " "Info: 90: + IC(0.802 ns) + CELL(0.517 ns) = 51.260 ns; Loc. = LCCOMB_X2_Y19_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { myArkanoidVHDL:inst|Add139~20 myArkanoidVHDL:inst|Add143~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.340 ns myArkanoidVHDL:inst\|Add143~23 91 COMB LCCOMB_X2_Y19_N22 2 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 51.340 ns; Loc. = LCCOMB_X2_Y19_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.420 ns myArkanoidVHDL:inst\|Add143~25 92 COMB LCCOMB_X2_Y19_N24 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 51.420 ns; Loc. = LCCOMB_X2_Y19_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.500 ns myArkanoidVHDL:inst\|Add143~27 93 COMB LCCOMB_X2_Y19_N26 2 " "Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 51.500 ns; Loc. = LCCOMB_X2_Y19_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.580 ns myArkanoidVHDL:inst\|Add143~29 94 COMB LCCOMB_X2_Y19_N28 2 " "Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 51.580 ns; Loc. = LCCOMB_X2_Y19_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 51.741 ns myArkanoidVHDL:inst\|Add143~31 95 COMB LCCOMB_X2_Y19_N30 2 " "Info: 95: + IC(0.000 ns) + CELL(0.161 ns) = 51.741 ns; Loc. = LCCOMB_X2_Y19_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.821 ns myArkanoidVHDL:inst\|Add143~33 96 COMB LCCOMB_X2_Y18_N0 2 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 51.821 ns; Loc. = LCCOMB_X2_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.901 ns myArkanoidVHDL:inst\|Add143~35 97 COMB LCCOMB_X2_Y18_N2 2 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 51.901 ns; Loc. = LCCOMB_X2_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.981 ns myArkanoidVHDL:inst\|Add143~37 98 COMB LCCOMB_X2_Y18_N4 2 " "Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 51.981 ns; Loc. = LCCOMB_X2_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 52.061 ns myArkanoidVHDL:inst\|Add143~39 99 COMB LCCOMB_X2_Y18_N6 2 " "Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 52.061 ns; Loc. = LCCOMB_X2_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 52.519 ns myArkanoidVHDL:inst\|Add143~40 100 COMB LCCOMB_X2_Y18_N8 1 " "Info: 100: + IC(0.000 ns) + CELL(0.458 ns) = 52.519 ns; Loc. = LCCOMB_X2_Y18_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add143~40'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~40 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.211 ns) + CELL(0.278 ns) 58.008 ns myArkanoidVHDL:inst\|process_0~4097 101 COMB LCCOMB_X23_Y14_N16 1 " "Info: 101: + IC(5.211 ns) + CELL(0.278 ns) = 58.008 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4097'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { myArkanoidVHDL:inst|Add143~40 myArkanoidVHDL:inst|process_0~4097 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.278 ns) 58.590 ns myArkanoidVHDL:inst\|process_0~4098 102 COMB LCCOMB_X23_Y14_N10 1 " "Info: 102: + IC(0.304 ns) + CELL(0.278 ns) = 58.590 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4098'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { myArkanoidVHDL:inst|process_0~4097 myArkanoidVHDL:inst|process_0~4098 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.178 ns) 60.908 ns myArkanoidVHDL:inst\|process_0~4103 103 COMB LCCOMB_X2_Y22_N0 2 " "Info: 103: + IC(2.140 ns) + CELL(0.178 ns) = 60.908 ns; Loc. = LCCOMB_X2_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4103'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 61.392 ns myArkanoidVHDL:inst\|process_0~4105 104 COMB LCCOMB_X2_Y22_N10 1 " "Info: 104: + IC(0.306 ns) + CELL(0.178 ns) = 61.392 ns; Loc. = LCCOMB_X2_Y22_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4105'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 61.866 ns myArkanoidVHDL:inst\|process_0~4110 105 COMB LCCOMB_X2_Y22_N22 1 " "Info: 105: + IC(0.296 ns) + CELL(0.178 ns) = 61.866 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4110'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 62.340 ns myArkanoidVHDL:inst\|process_0~4111 106 COMB LCCOMB_X2_Y22_N12 2 " "Info: 106: + IC(0.296 ns) + CELL(0.178 ns) = 62.340 ns; Loc. = LCCOMB_X2_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4111'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.177 ns) 63.329 ns myArkanoidVHDL:inst\|process_0~4396 107 COMB LCCOMB_X6_Y22_N12 67 " "Info: 107: + IC(0.812 ns) + CELL(0.177 ns) = 63.329 ns; Loc. = LCCOMB_X6_Y22_N12; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4396'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.517 ns) 64.862 ns myArkanoidVHDL:inst\|Add145~1 108 COMB LCCOMB_X7_Y19_N0 2 " "Info: 108: + IC(1.016 ns) + CELL(0.517 ns) = 64.862 ns; Loc. = LCCOMB_X7_Y19_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 64.942 ns myArkanoidVHDL:inst\|Add145~3 109 COMB LCCOMB_X7_Y19_N2 2 " "Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 64.942 ns; Loc. = LCCOMB_X7_Y19_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.022 ns myArkanoidVHDL:inst\|Add145~5 110 COMB LCCOMB_X7_Y19_N4 2 " "Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 65.022 ns; Loc. = LCCOMB_X7_Y19_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.102 ns myArkanoidVHDL:inst\|Add145~7 111 COMB LCCOMB_X7_Y19_N6 2 " "Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 65.102 ns; Loc. = LCCOMB_X7_Y19_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.182 ns myArkanoidVHDL:inst\|Add145~9 112 COMB LCCOMB_X7_Y19_N8 2 " "Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 65.182 ns; Loc. = LCCOMB_X7_Y19_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.262 ns myArkanoidVHDL:inst\|Add145~11 113 COMB LCCOMB_X7_Y19_N10 2 " "Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 65.262 ns; Loc. = LCCOMB_X7_Y19_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 65.342 ns myArkanoidVHDL:inst\|Add145~13 114 COMB LCCOMB_X7_Y19_N12 2 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 65.342 ns; Loc. = LCCOMB_X7_Y19_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 65.516 ns myArkanoidVHDL:inst\|Add145~15 115 COMB LCCOMB_X7_Y19_N14 2 " "Info: 115: + IC(0.000 ns) + CELL(0.174 ns) = 65.516 ns; Loc. = LCCOMB_X7_Y19_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 65.974 ns myArkanoidVHDL:inst\|Add145~16 116 COMB LCCOMB_X7_Y19_N16 11 " "Info: 116: + IC(0.000 ns) + CELL(0.458 ns) = 65.974 ns; Loc. = LCCOMB_X7_Y19_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add145~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.517 ns) 67.708 ns myArkanoidVHDL:inst\|Add147~17 117 COMB LCCOMB_X8_Y16_N16 2 " "Info: 117: + IC(1.217 ns) + CELL(0.517 ns) = 67.708 ns; Loc. = LCCOMB_X8_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { myArkanoidVHDL:inst|Add145~16 myArkanoidVHDL:inst|Add147~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.788 ns myArkanoidVHDL:inst\|Add147~19 118 COMB LCCOMB_X8_Y16_N18 2 " "Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 67.788 ns; Loc. = LCCOMB_X8_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add147~17 myArkanoidVHDL:inst|Add147~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.868 ns myArkanoidVHDL:inst\|Add147~21 119 COMB LCCOMB_X8_Y16_N20 2 " "Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 67.868 ns; Loc. = LCCOMB_X8_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add147~19 myArkanoidVHDL:inst|Add147~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 67.948 ns myArkanoidVHDL:inst\|Add147~23 120 COMB LCCOMB_X8_Y16_N22 2 " "Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 67.948 ns; Loc. = LCCOMB_X8_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add147~21 myArkanoidVHDL:inst|Add147~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 68.406 ns myArkanoidVHDL:inst\|Add147~24 121 COMB LCCOMB_X8_Y16_N24 1 " "Info: 121: + IC(0.000 ns) + CELL(0.458 ns) = 68.406 ns; Loc. = LCCOMB_X8_Y16_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add147~24'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add147~23 myArkanoidVHDL:inst|Add147~24 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.177 ns) 69.717 ns myArkanoidVHDL:inst\|LessThan349~1 122 COMB LCCOMB_X9_Y15_N20 1 " "Info: 122: + IC(1.134 ns) + CELL(0.177 ns) = 69.717 ns; Loc. = LCCOMB_X9_Y15_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan349~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { myArkanoidVHDL:inst|Add147~24 myArkanoidVHDL:inst|LessThan349~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.545 ns) 70.576 ns myArkanoidVHDL:inst\|LessThan349~2 123 COMB LCCOMB_X9_Y15_N14 1 " "Info: 123: + IC(0.314 ns) + CELL(0.545 ns) = 70.576 ns; Loc. = LCCOMB_X9_Y15_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan349~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { myArkanoidVHDL:inst|LessThan349~1 myArkanoidVHDL:inst|LessThan349~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 71.200 ns myArkanoidVHDL:inst\|LessThan349~5 124 COMB LCCOMB_X9_Y15_N28 2 " "Info: 124: + IC(0.302 ns) + CELL(0.322 ns) = 71.200 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan349~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { myArkanoidVHDL:inst|LessThan349~2 myArkanoidVHDL:inst|LessThan349~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.322 ns) 72.316 ns myArkanoidVHDL:inst\|process_0~6428 125 COMB LCCOMB_X7_Y15_N20 1 " "Info: 125: + IC(0.794 ns) + CELL(0.322 ns) = 72.316 ns; Loc. = LCCOMB_X7_Y15_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6428'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { myArkanoidVHDL:inst|LessThan349~5 myArkanoidVHDL:inst|process_0~6428 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.542 ns) 73.177 ns myArkanoidVHDL:inst\|process_0~6429 126 COMB LCCOMB_X7_Y15_N6 1 " "Info: 126: + IC(0.319 ns) + CELL(0.542 ns) = 73.177 ns; Loc. = LCCOMB_X7_Y15_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6429'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { myArkanoidVHDL:inst|process_0~6428 myArkanoidVHDL:inst|process_0~6429 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 73.654 ns myArkanoidVHDL:inst\|process_0~4398 127 COMB LCCOMB_X7_Y15_N12 2 " "Info: 127: + IC(0.299 ns) + CELL(0.178 ns) = 73.654 ns; Loc. = LCCOMB_X7_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4398'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|process_0~6429 myArkanoidVHDL:inst|process_0~4398 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 74.134 ns myArkanoidVHDL:inst\|process_0~4399 128 COMB LCCOMB_X7_Y15_N10 1 " "Info: 128: + IC(0.302 ns) + CELL(0.178 ns) = 74.134 ns; Loc. = LCCOMB_X7_Y15_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4399'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4398 myArkanoidVHDL:inst|process_0~4399 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 74.611 ns myArkanoidVHDL:inst\|process_0~4400 129 COMB LCCOMB_X7_Y15_N30 2 " "Info: 129: + IC(0.299 ns) + CELL(0.178 ns) = 74.611 ns; Loc. = LCCOMB_X7_Y15_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4400'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|process_0~4399 myArkanoidVHDL:inst|process_0~4400 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 75.091 ns myArkanoidVHDL:inst\|process_0~4417 130 COMB LCCOMB_X7_Y15_N24 1 " "Info: 130: + IC(0.302 ns) + CELL(0.178 ns) = 75.091 ns; Loc. = LCCOMB_X7_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4417'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4400 myArkanoidVHDL:inst|process_0~4417 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.512 ns) 75.919 ns myArkanoidVHDL:inst\|process_0~4457 131 COMB LCCOMB_X7_Y15_N28 2 " "Info: 131: + IC(0.316 ns) + CELL(0.512 ns) = 75.919 ns; Loc. = LCCOMB_X7_Y15_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4457'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { myArkanoidVHDL:inst|process_0~4417 myArkanoidVHDL:inst|process_0~4457 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.177 ns) 76.402 ns myArkanoidVHDL:inst\|process_0~4458 132 COMB LCCOMB_X7_Y15_N18 67 " "Info: 132: + IC(0.306 ns) + CELL(0.177 ns) = 76.402 ns; Loc. = LCCOMB_X7_Y15_N18; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4458'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.517 ns) 77.937 ns myArkanoidVHDL:inst\|Add151~1 133 COMB LCCOMB_X7_Y12_N0 2 " "Info: 133: + IC(1.018 ns) + CELL(0.517 ns) = 77.937 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.017 ns myArkanoidVHDL:inst\|Add151~3 134 COMB LCCOMB_X7_Y12_N2 2 " "Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 78.017 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.097 ns myArkanoidVHDL:inst\|Add151~5 135 COMB LCCOMB_X7_Y12_N4 2 " "Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 78.097 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.177 ns myArkanoidVHDL:inst\|Add151~7 136 COMB LCCOMB_X7_Y12_N6 2 " "Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 78.177 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.257 ns myArkanoidVHDL:inst\|Add151~9 137 COMB LCCOMB_X7_Y12_N8 2 " "Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 78.257 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.337 ns myArkanoidVHDL:inst\|Add151~11 138 COMB LCCOMB_X7_Y12_N10 2 " "Info: 138: + IC(0.000 ns) + CELL(0.080 ns) = 78.337 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.417 ns myArkanoidVHDL:inst\|Add151~13 139 COMB LCCOMB_X7_Y12_N12 2 " "Info: 139: + IC(0.000 ns) + CELL(0.080 ns) = 78.417 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 78.591 ns myArkanoidVHDL:inst\|Add151~15 140 COMB LCCOMB_X7_Y12_N14 2 " "Info: 140: + IC(0.000 ns) + CELL(0.174 ns) = 78.591 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.671 ns myArkanoidVHDL:inst\|Add151~17 141 COMB LCCOMB_X7_Y12_N16 2 " "Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 78.671 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.751 ns myArkanoidVHDL:inst\|Add151~19 142 COMB LCCOMB_X7_Y12_N18 2 " "Info: 142: + IC(0.000 ns) + CELL(0.080 ns) = 78.751 ns; Loc. = LCCOMB_X7_Y12_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.831 ns myArkanoidVHDL:inst\|Add151~21 143 COMB LCCOMB_X7_Y12_N20 2 " "Info: 143: + IC(0.000 ns) + CELL(0.080 ns) = 78.831 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.911 ns myArkanoidVHDL:inst\|Add151~23 144 COMB LCCOMB_X7_Y12_N22 2 " "Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 78.911 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.991 ns myArkanoidVHDL:inst\|Add151~25 145 COMB LCCOMB_X7_Y12_N24 2 " "Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 78.991 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.071 ns myArkanoidVHDL:inst\|Add151~27 146 COMB LCCOMB_X7_Y12_N26 2 " "Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 79.071 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.151 ns myArkanoidVHDL:inst\|Add151~29 147 COMB LCCOMB_X7_Y12_N28 2 " "Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 79.151 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 79.312 ns myArkanoidVHDL:inst\|Add151~31 148 COMB LCCOMB_X7_Y12_N30 2 " "Info: 148: + IC(0.000 ns) + CELL(0.161 ns) = 79.312 ns; Loc. = LCCOMB_X7_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.392 ns myArkanoidVHDL:inst\|Add151~33 149 COMB LCCOMB_X7_Y11_N0 2 " "Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 79.392 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.472 ns myArkanoidVHDL:inst\|Add151~35 150 COMB LCCOMB_X7_Y11_N2 2 " "Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 79.472 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~33 myArkanoidVHDL:inst|Add151~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.552 ns myArkanoidVHDL:inst\|Add151~37 151 COMB LCCOMB_X7_Y11_N4 2 " "Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 79.552 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~35 myArkanoidVHDL:inst|Add151~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.632 ns myArkanoidVHDL:inst\|Add151~39 152 COMB LCCOMB_X7_Y11_N6 2 " "Info: 152: + IC(0.000 ns) + CELL(0.080 ns) = 79.632 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~37 myArkanoidVHDL:inst|Add151~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.712 ns myArkanoidVHDL:inst\|Add151~41 153 COMB LCCOMB_X7_Y11_N8 2 " "Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 79.712 ns; Loc. = LCCOMB_X7_Y11_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~39 myArkanoidVHDL:inst|Add151~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.792 ns myArkanoidVHDL:inst\|Add151~43 154 COMB LCCOMB_X7_Y11_N10 2 " "Info: 154: + IC(0.000 ns) + CELL(0.080 ns) = 79.792 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~41 myArkanoidVHDL:inst|Add151~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 79.872 ns myArkanoidVHDL:inst\|Add151~45 155 COMB LCCOMB_X7_Y11_N12 2 " "Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 79.872 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~43 myArkanoidVHDL:inst|Add151~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 80.046 ns myArkanoidVHDL:inst\|Add151~47 156 COMB LCCOMB_X7_Y11_N14 2 " "Info: 156: + IC(0.000 ns) + CELL(0.174 ns) = 80.046 ns; Loc. = LCCOMB_X7_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add151~45 myArkanoidVHDL:inst|Add151~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 80.504 ns myArkanoidVHDL:inst\|Add151~48 157 COMB LCCOMB_X7_Y11_N16 11 " "Info: 157: + IC(0.000 ns) + CELL(0.458 ns) = 80.504 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add151~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add151~47 myArkanoidVHDL:inst|Add151~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.596 ns) 82.298 ns myArkanoidVHDL:inst\|Add156~45 158 COMB LCCOMB_X8_Y13_N14 2 " "Info: 158: + IC(1.198 ns) + CELL(0.596 ns) = 82.298 ns; Loc. = LCCOMB_X8_Y13_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { myArkanoidVHDL:inst|Add151~48 myArkanoidVHDL:inst|Add156~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.378 ns myArkanoidVHDL:inst\|Add156~47 159 COMB LCCOMB_X8_Y13_N16 2 " "Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 82.378 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.458 ns myArkanoidVHDL:inst\|Add156~49 160 COMB LCCOMB_X8_Y13_N18 2 " "Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 82.458 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.538 ns myArkanoidVHDL:inst\|Add156~51 161 COMB LCCOMB_X8_Y13_N20 2 " "Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 82.538 ns; Loc. = LCCOMB_X8_Y13_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 82.996 ns myArkanoidVHDL:inst\|Add156~52 162 COMB LCCOMB_X8_Y13_N22 1 " "Info: 162: + IC(0.000 ns) + CELL(0.458 ns) = 82.996 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add156~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.521 ns) 84.689 ns myArkanoidVHDL:inst\|process_0~4494 163 COMB LCCOMB_X9_Y15_N24 1 " "Info: 163: + IC(1.172 ns) + CELL(0.521 ns) = 84.689 ns; Loc. = LCCOMB_X9_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4494'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.278 ns) 85.264 ns myArkanoidVHDL:inst\|process_0~4500 164 COMB LCCOMB_X9_Y15_N16 1 " "Info: 164: + IC(0.297 ns) + CELL(0.278 ns) = 85.264 ns; Loc. = LCCOMB_X9_Y15_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4500'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.458 ns) 86.516 ns myArkanoidVHDL:inst\|process_0~4508 165 COMB LCCOMB_X7_Y14_N8 1 " "Info: 165: + IC(0.794 ns) + CELL(0.458 ns) = 86.516 ns; Loc. = LCCOMB_X7_Y14_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4508'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.177 ns) 87.876 ns myArkanoidVHDL:inst\|process_0~4509 166 COMB LCCOMB_X5_Y11_N28 1 " "Info: 166: + IC(1.183 ns) + CELL(0.177 ns) = 87.876 ns; Loc. = LCCOMB_X5_Y11_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4509'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 88.347 ns myArkanoidVHDL:inst\|process_0~4528 167 COMB LCCOMB_X5_Y11_N26 2 " "Info: 167: + IC(0.293 ns) + CELL(0.178 ns) = 88.347 ns; Loc. = LCCOMB_X5_Y11_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4528'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.177 ns) 90.260 ns myArkanoidVHDL:inst\|process_0~4529 168 COMB LCCOMB_X23_Y10_N10 67 " "Info: 168: + IC(1.736 ns) + CELL(0.177 ns) = 90.260 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4529'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.517 ns) 91.752 ns myArkanoidVHDL:inst\|Add157~1 169 COMB LCCOMB_X24_Y9_N0 2 " "Info: 169: + IC(0.975 ns) + CELL(0.517 ns) = 91.752 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 91.832 ns myArkanoidVHDL:inst\|Add157~3 170 COMB LCCOMB_X24_Y9_N2 2 " "Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 91.832 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 91.912 ns myArkanoidVHDL:inst\|Add157~5 171 COMB LCCOMB_X24_Y9_N4 2 " "Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 91.912 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 91.992 ns myArkanoidVHDL:inst\|Add157~7 172 COMB LCCOMB_X24_Y9_N6 2 " "Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 91.992 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.072 ns myArkanoidVHDL:inst\|Add157~9 173 COMB LCCOMB_X24_Y9_N8 2 " "Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 92.072 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.152 ns myArkanoidVHDL:inst\|Add157~11 174 COMB LCCOMB_X24_Y9_N10 2 " "Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 92.152 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 92.232 ns myArkanoidVHDL:inst\|Add157~13 175 COMB LCCOMB_X24_Y9_N12 2 " "Info: 175: + IC(0.000 ns) + CELL(0.080 ns) = 92.232 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 92.406 ns myArkanoidVHDL:inst\|Add157~15 176 COMB LCCOMB_X24_Y9_N14 2 " "Info: 176: + IC(0.000 ns) + CELL(0.174 ns) = 92.406 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 92.864 ns myArkanoidVHDL:inst\|Add157~16 177 COMB LCCOMB_X24_Y9_N16 11 " "Info: 177: + IC(0.000 ns) + CELL(0.458 ns) = 92.864 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add157~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.596 ns) 94.315 ns myArkanoidVHDL:inst\|Add160~13 178 COMB LCCOMB_X27_Y9_N14 2 " "Info: 178: + IC(0.855 ns) + CELL(0.596 ns) = 94.315 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { myArkanoidVHDL:inst|Add157~16 myArkanoidVHDL:inst|Add160~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.395 ns myArkanoidVHDL:inst\|Add160~15 179 COMB LCCOMB_X27_Y9_N16 2 " "Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 94.395 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~13 myArkanoidVHDL:inst|Add160~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.475 ns myArkanoidVHDL:inst\|Add160~17 180 COMB LCCOMB_X27_Y9_N18 2 " "Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 94.475 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~15 myArkanoidVHDL:inst|Add160~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.555 ns myArkanoidVHDL:inst\|Add160~19 181 COMB LCCOMB_X27_Y9_N20 2 " "Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 94.555 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~17 myArkanoidVHDL:inst|Add160~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.635 ns myArkanoidVHDL:inst\|Add160~21 182 COMB LCCOMB_X27_Y9_N22 2 " "Info: 182: + IC(0.000 ns) + CELL(0.080 ns) = 94.635 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~19 myArkanoidVHDL:inst|Add160~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.715 ns myArkanoidVHDL:inst\|Add160~23 183 COMB LCCOMB_X27_Y9_N24 2 " "Info: 183: + IC(0.000 ns) + CELL(0.080 ns) = 94.715 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~21 myArkanoidVHDL:inst|Add160~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.795 ns myArkanoidVHDL:inst\|Add160~25 184 COMB LCCOMB_X27_Y9_N26 2 " "Info: 184: + IC(0.000 ns) + CELL(0.080 ns) = 94.795 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~23 myArkanoidVHDL:inst|Add160~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 94.875 ns myArkanoidVHDL:inst\|Add160~27 185 COMB LCCOMB_X27_Y9_N28 2 " "Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 94.875 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~25 myArkanoidVHDL:inst|Add160~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 95.036 ns myArkanoidVHDL:inst\|Add160~29 186 COMB LCCOMB_X27_Y9_N30 2 " "Info: 186: + IC(0.000 ns) + CELL(0.161 ns) = 95.036 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add160~27 myArkanoidVHDL:inst|Add160~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.116 ns myArkanoidVHDL:inst\|Add160~31 187 COMB LCCOMB_X27_Y8_N0 2 " "Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 95.116 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.196 ns myArkanoidVHDL:inst\|Add160~33 188 COMB LCCOMB_X27_Y8_N2 2 " "Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 95.196 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.276 ns myArkanoidVHDL:inst\|Add160~35 189 COMB LCCOMB_X27_Y8_N4 2 " "Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 95.276 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.356 ns myArkanoidVHDL:inst\|Add160~37 190 COMB LCCOMB_X27_Y8_N6 2 " "Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 95.356 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.436 ns myArkanoidVHDL:inst\|Add160~39 191 COMB LCCOMB_X27_Y8_N8 2 " "Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 95.436 ns; Loc. = LCCOMB_X27_Y8_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.516 ns myArkanoidVHDL:inst\|Add160~41 192 COMB LCCOMB_X27_Y8_N10 2 " "Info: 192: + IC(0.000 ns) + CELL(0.080 ns) = 95.516 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.596 ns myArkanoidVHDL:inst\|Add160~43 193 COMB LCCOMB_X27_Y8_N12 2 " "Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 95.596 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 95.770 ns myArkanoidVHDL:inst\|Add160~45 194 COMB LCCOMB_X27_Y8_N14 2 " "Info: 194: + IC(0.000 ns) + CELL(0.174 ns) = 95.770 ns; Loc. = LCCOMB_X27_Y8_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.850 ns myArkanoidVHDL:inst\|Add160~47 195 COMB LCCOMB_X27_Y8_N16 2 " "Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 95.850 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 95.930 ns myArkanoidVHDL:inst\|Add160~49 196 COMB LCCOMB_X27_Y8_N18 2 " "Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 95.930 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.010 ns myArkanoidVHDL:inst\|Add160~51 197 COMB LCCOMB_X27_Y8_N20 2 " "Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 96.010 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 96.468 ns myArkanoidVHDL:inst\|Add160~52 198 COMB LCCOMB_X27_Y8_N22 1 " "Info: 198: + IC(0.000 ns) + CELL(0.458 ns) = 96.468 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add160~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.322 ns) 97.614 ns myArkanoidVHDL:inst\|LessThan409~7 199 COMB LCCOMB_X26_Y8_N22 1 " "Info: 199: + IC(0.824 ns) + CELL(0.322 ns) = 97.614 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 98.083 ns myArkanoidVHDL:inst\|LessThan409~8 200 COMB LCCOMB_X26_Y8_N4 1 " "Info: 200: + IC(0.291 ns) + CELL(0.178 ns) = 98.083 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 98.708 ns myArkanoidVHDL:inst\|LessThan409~9 201 COMB LCCOMB_X26_Y8_N26 1 " "Info: 201: + IC(0.303 ns) + CELL(0.322 ns) = 98.708 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.178 ns) 100.079 ns myArkanoidVHDL:inst\|LessThan409~15 202 COMB LCCOMB_X30_Y10_N0 1 " "Info: 202: + IC(1.193 ns) + CELL(0.178 ns) = 100.079 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.278 ns) 101.831 ns myArkanoidVHDL:inst\|process_0~4536 203 COMB LCCOMB_X22_Y8_N12 1 " "Info: 203: + IC(1.474 ns) + CELL(0.278 ns) = 101.831 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4536'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 102.303 ns myArkanoidVHDL:inst\|process_0~4589 204 COMB LCCOMB_X22_Y8_N26 2 " "Info: 204: + IC(0.294 ns) + CELL(0.178 ns) = 102.303 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4589'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.177 ns) 102.784 ns myArkanoidVHDL:inst\|process_0~4590 205 COMB LCCOMB_X22_Y8_N0 66 " "Info: 205: + IC(0.304 ns) + CELL(0.177 ns) = 102.784 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4590'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.495 ns) 104.252 ns myArkanoidVHDL:inst\|Add163~1 206 COMB LCCOMB_X23_Y7_N0 2 " "Info: 206: + IC(0.973 ns) + CELL(0.495 ns) = 104.252 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.332 ns myArkanoidVHDL:inst\|Add163~3 207 COMB LCCOMB_X23_Y7_N2 2 " "Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 104.332 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.412 ns myArkanoidVHDL:inst\|Add163~5 208 COMB LCCOMB_X23_Y7_N4 2 " "Info: 208: + IC(0.000 ns) + CELL(0.080 ns) = 104.412 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.492 ns myArkanoidVHDL:inst\|Add163~7 209 COMB LCCOMB_X23_Y7_N6 2 " "Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 104.492 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~5 myArkanoidVHDL:inst|Add163~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.572 ns myArkanoidVHDL:inst\|Add163~9 210 COMB LCCOMB_X23_Y7_N8 2 " "Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 104.572 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~7 myArkanoidVHDL:inst|Add163~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.652 ns myArkanoidVHDL:inst\|Add163~11 211 COMB LCCOMB_X23_Y7_N10 2 " "Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 104.652 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~9 myArkanoidVHDL:inst|Add163~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.732 ns myArkanoidVHDL:inst\|Add163~13 212 COMB LCCOMB_X23_Y7_N12 2 " "Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 104.732 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~11 myArkanoidVHDL:inst|Add163~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 104.906 ns myArkanoidVHDL:inst\|Add163~15 213 COMB LCCOMB_X23_Y7_N14 2 " "Info: 213: + IC(0.000 ns) + CELL(0.174 ns) = 104.906 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add163~13 myArkanoidVHDL:inst|Add163~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 104.986 ns myArkanoidVHDL:inst\|Add163~17 214 COMB LCCOMB_X23_Y7_N16 2 " "Info: 214: + IC(0.000 ns) + CELL(0.080 ns) = 104.986 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~15 myArkanoidVHDL:inst|Add163~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.066 ns myArkanoidVHDL:inst\|Add163~19 215 COMB LCCOMB_X23_Y7_N18 2 " "Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 105.066 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~17 myArkanoidVHDL:inst|Add163~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.146 ns myArkanoidVHDL:inst\|Add163~21 216 COMB LCCOMB_X23_Y7_N20 2 " "Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 105.146 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~19 myArkanoidVHDL:inst|Add163~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.226 ns myArkanoidVHDL:inst\|Add163~23 217 COMB LCCOMB_X23_Y7_N22 2 " "Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 105.226 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~21 myArkanoidVHDL:inst|Add163~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.306 ns myArkanoidVHDL:inst\|Add163~25 218 COMB LCCOMB_X23_Y7_N24 2 " "Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 105.306 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~23 myArkanoidVHDL:inst|Add163~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.386 ns myArkanoidVHDL:inst\|Add163~27 219 COMB LCCOMB_X23_Y7_N26 2 " "Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 105.386 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~25 myArkanoidVHDL:inst|Add163~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 105.466 ns myArkanoidVHDL:inst\|Add163~29 220 COMB LCCOMB_X23_Y7_N28 2 " "Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 105.466 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~27 myArkanoidVHDL:inst|Add163~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 105.627 ns myArkanoidVHDL:inst\|Add163~31 221 COMB LCCOMB_X23_Y7_N30 2 " "Info: 221: + IC(0.000 ns) + CELL(0.161 ns) = 105.627 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add163~29 myArkanoidVHDL:inst|Add163~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 106.085 ns myArkanoidVHDL:inst\|Add163~32 222 COMB LCCOMB_X23_Y6_N0 11 " "Info: 222: + IC(0.000 ns) + CELL(0.458 ns) = 106.085 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add163~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add163~31 myArkanoidVHDL:inst|Add163~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.595 ns) 107.928 ns myArkanoidVHDL:inst\|Add168~29 223 COMB LCCOMB_X24_Y11_N30 2 " "Info: 223: + IC(1.248 ns) + CELL(0.595 ns) = 107.928 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { myArkanoidVHDL:inst|Add163~32 myArkanoidVHDL:inst|Add168~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.008 ns myArkanoidVHDL:inst\|Add168~31 224 COMB LCCOMB_X24_Y10_N0 2 " "Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 108.008 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~29 myArkanoidVHDL:inst|Add168~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.088 ns myArkanoidVHDL:inst\|Add168~33 225 COMB LCCOMB_X24_Y10_N2 2 " "Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 108.088 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~31 myArkanoidVHDL:inst|Add168~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.168 ns myArkanoidVHDL:inst\|Add168~35 226 COMB LCCOMB_X24_Y10_N4 2 " "Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 108.168 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~33 myArkanoidVHDL:inst|Add168~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.248 ns myArkanoidVHDL:inst\|Add168~37 227 COMB LCCOMB_X24_Y10_N6 2 " "Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 108.248 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~35 myArkanoidVHDL:inst|Add168~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.328 ns myArkanoidVHDL:inst\|Add168~39 228 COMB LCCOMB_X24_Y10_N8 2 " "Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 108.328 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~37 myArkanoidVHDL:inst|Add168~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.408 ns myArkanoidVHDL:inst\|Add168~41 229 COMB LCCOMB_X24_Y10_N10 2 " "Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 108.408 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~39 myArkanoidVHDL:inst|Add168~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.488 ns myArkanoidVHDL:inst\|Add168~43 230 COMB LCCOMB_X24_Y10_N12 2 " "Info: 230: + IC(0.000 ns) + CELL(0.080 ns) = 108.488 ns; Loc. = LCCOMB_X24_Y10_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~41 myArkanoidVHDL:inst|Add168~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 108.662 ns myArkanoidVHDL:inst\|Add168~45 231 COMB LCCOMB_X24_Y10_N14 2 " "Info: 231: + IC(0.000 ns) + CELL(0.174 ns) = 108.662 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add168~43 myArkanoidVHDL:inst|Add168~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.742 ns myArkanoidVHDL:inst\|Add168~47 232 COMB LCCOMB_X24_Y10_N16 2 " "Info: 232: + IC(0.000 ns) + CELL(0.080 ns) = 108.742 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~45 myArkanoidVHDL:inst|Add168~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.822 ns myArkanoidVHDL:inst\|Add168~49 233 COMB LCCOMB_X24_Y10_N18 2 " "Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 108.822 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~47 myArkanoidVHDL:inst|Add168~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 108.902 ns myArkanoidVHDL:inst\|Add168~51 234 COMB LCCOMB_X24_Y10_N20 2 " "Info: 234: + IC(0.000 ns) + CELL(0.080 ns) = 108.902 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~49 myArkanoidVHDL:inst|Add168~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 109.360 ns myArkanoidVHDL:inst\|Add168~52 235 COMB LCCOMB_X24_Y10_N22 1 " "Info: 235: + IC(0.000 ns) + CELL(0.458 ns) = 109.360 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add168~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add168~51 myArkanoidVHDL:inst|Add168~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.178 ns) 111.056 ns myArkanoidVHDL:inst\|process_0~4635 236 COMB LCCOMB_X23_Y14_N30 1 " "Info: 236: + IC(1.518 ns) + CELL(0.178 ns) = 111.056 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4635'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { myArkanoidVHDL:inst|Add168~52 myArkanoidVHDL:inst|process_0~4635 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 111.876 ns myArkanoidVHDL:inst\|process_0~4641 237 COMB LCCOMB_X23_Y14_N22 1 " "Info: 237: + IC(0.299 ns) + CELL(0.521 ns) = 111.876 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4641'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { myArkanoidVHDL:inst|process_0~4635 myArkanoidVHDL:inst|process_0~4641 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.545 ns) 112.974 ns myArkanoidVHDL:inst\|process_0~4646 238 COMB LCCOMB_X23_Y14_N0 1 " "Info: 238: + IC(0.553 ns) + CELL(0.545 ns) = 112.974 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4646'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4646 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.322 ns) 114.842 ns myArkanoidVHDL:inst\|process_0~4649 239 COMB LCCOMB_X21_Y7_N28 1 " "Info: 239: + IC(1.546 ns) + CELL(0.322 ns) = 114.842 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4649'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { myArkanoidVHDL:inst|process_0~4646 myArkanoidVHDL:inst|process_0~4649 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.512 ns) 116.259 ns myArkanoidVHDL:inst\|process_0~4651 240 COMB LCCOMB_X21_Y6_N12 4 " "Info: 240: + IC(0.905 ns) + CELL(0.512 ns) = 116.259 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4651'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 116.733 ns myArkanoidVHDL:inst\|process_0~4652 241 COMB LCCOMB_X21_Y6_N6 64 " "Info: 241: + IC(0.297 ns) + CELL(0.177 ns) = 116.733 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4652'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.495 ns) 119.026 ns myArkanoidVHDL:inst\|Add169~1 242 COMB LCCOMB_X7_Y9_N0 2 " "Info: 242: + IC(1.798 ns) + CELL(0.495 ns) = 119.026 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.106 ns myArkanoidVHDL:inst\|Add169~3 243 COMB LCCOMB_X7_Y9_N2 2 " "Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 119.106 ns; Loc. = LCCOMB_X7_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.186 ns myArkanoidVHDL:inst\|Add169~5 244 COMB LCCOMB_X7_Y9_N4 2 " "Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 119.186 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.266 ns myArkanoidVHDL:inst\|Add169~7 245 COMB LCCOMB_X7_Y9_N6 2 " "Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 119.266 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.346 ns myArkanoidVHDL:inst\|Add169~9 246 COMB LCCOMB_X7_Y9_N8 2 " "Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 119.346 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.426 ns myArkanoidVHDL:inst\|Add169~11 247 COMB LCCOMB_X7_Y9_N10 2 " "Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 119.426 ns; Loc. = LCCOMB_X7_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.506 ns myArkanoidVHDL:inst\|Add169~13 248 COMB LCCOMB_X7_Y9_N12 2 " "Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 119.506 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 119.680 ns myArkanoidVHDL:inst\|Add169~15 249 COMB LCCOMB_X7_Y9_N14 2 " "Info: 249: + IC(0.000 ns) + CELL(0.174 ns) = 119.680 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.760 ns myArkanoidVHDL:inst\|Add169~17 250 COMB LCCOMB_X7_Y9_N16 2 " "Info: 250: + IC(0.000 ns) + CELL(0.080 ns) = 119.760 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.840 ns myArkanoidVHDL:inst\|Add169~19 251 COMB LCCOMB_X7_Y9_N18 2 " "Info: 251: + IC(0.000 ns) + CELL(0.080 ns) = 119.840 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 119.920 ns myArkanoidVHDL:inst\|Add169~21 252 COMB LCCOMB_X7_Y9_N20 2 " "Info: 252: + IC(0.000 ns) + CELL(0.080 ns) = 119.920 ns; Loc. = LCCOMB_X7_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 120.000 ns myArkanoidVHDL:inst\|Add169~23 253 COMB LCCOMB_X7_Y9_N22 2 " "Info: 253: + IC(0.000 ns) + CELL(0.080 ns) = 120.000 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 120.080 ns myArkanoidVHDL:inst\|Add169~25 254 COMB LCCOMB_X7_Y9_N24 2 " "Info: 254: + IC(0.000 ns) + CELL(0.080 ns) = 120.080 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 120.160 ns myArkanoidVHDL:inst\|Add169~27 255 COMB LCCOMB_X7_Y9_N26 2 " "Info: 255: + IC(0.000 ns) + CELL(0.080 ns) = 120.160 ns; Loc. = LCCOMB_X7_Y9_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 120.240 ns myArkanoidVHDL:inst\|Add169~29 256 COMB LCCOMB_X7_Y9_N28 2 " "Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 120.240 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 120.401 ns myArkanoidVHDL:inst\|Add169~31 257 COMB LCCOMB_X7_Y9_N30 2 " "Info: 257: + IC(0.000 ns) + CELL(0.161 ns) = 120.401 ns; Loc. = LCCOMB_X7_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 120.859 ns myArkanoidVHDL:inst\|Add169~32 258 COMB LCCOMB_X7_Y8_N0 11 " "Info: 258: + IC(0.000 ns) + CELL(0.458 ns) = 120.859 ns; Loc. = LCCOMB_X7_Y8_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add169~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.595 ns) 122.326 ns myArkanoidVHDL:inst\|Add174~29 259 COMB LCCOMB_X6_Y9_N30 2 " "Info: 259: + IC(0.872 ns) + CELL(0.595 ns) = 122.326 ns; Loc. = LCCOMB_X6_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.406 ns myArkanoidVHDL:inst\|Add174~31 260 COMB LCCOMB_X6_Y8_N0 2 " "Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 122.406 ns; Loc. = LCCOMB_X6_Y8_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.486 ns myArkanoidVHDL:inst\|Add174~33 261 COMB LCCOMB_X6_Y8_N2 2 " "Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 122.486 ns; Loc. = LCCOMB_X6_Y8_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.566 ns myArkanoidVHDL:inst\|Add174~35 262 COMB LCCOMB_X6_Y8_N4 2 " "Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 122.566 ns; Loc. = LCCOMB_X6_Y8_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.646 ns myArkanoidVHDL:inst\|Add174~37 263 COMB LCCOMB_X6_Y8_N6 2 " "Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 122.646 ns; Loc. = LCCOMB_X6_Y8_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.726 ns myArkanoidVHDL:inst\|Add174~39 264 COMB LCCOMB_X6_Y8_N8 2 " "Info: 264: + IC(0.000 ns) + CELL(0.080 ns) = 122.726 ns; Loc. = LCCOMB_X6_Y8_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.806 ns myArkanoidVHDL:inst\|Add174~41 265 COMB LCCOMB_X6_Y8_N10 2 " "Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 122.806 ns; Loc. = LCCOMB_X6_Y8_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 122.886 ns myArkanoidVHDL:inst\|Add174~43 266 COMB LCCOMB_X6_Y8_N12 2 " "Info: 266: + IC(0.000 ns) + CELL(0.080 ns) = 122.886 ns; Loc. = LCCOMB_X6_Y8_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 123.060 ns myArkanoidVHDL:inst\|Add174~45 267 COMB LCCOMB_X6_Y8_N14 2 " "Info: 267: + IC(0.000 ns) + CELL(0.174 ns) = 123.060 ns; Loc. = LCCOMB_X6_Y8_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.140 ns myArkanoidVHDL:inst\|Add174~47 268 COMB LCCOMB_X6_Y8_N16 2 " "Info: 268: + IC(0.000 ns) + CELL(0.080 ns) = 123.140 ns; Loc. = LCCOMB_X6_Y8_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 123.598 ns myArkanoidVHDL:inst\|Add174~48 269 COMB LCCOMB_X6_Y8_N18 1 " "Info: 269: + IC(0.000 ns) + CELL(0.458 ns) = 123.598 ns; Loc. = LCCOMB_X6_Y8_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add174~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.545 ns) 124.970 ns myArkanoidVHDL:inst\|process_0~4682 270 COMB LCCOMB_X5_Y8_N30 1 " "Info: 270: + IC(0.827 ns) + CELL(0.545 ns) = 124.970 ns; Loc. = LCCOMB_X5_Y8_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4682'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { myArkanoidVHDL:inst|Add174~48 myArkanoidVHDL:inst|process_0~4682 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 125.434 ns myArkanoidVHDL:inst\|process_0~4683 271 COMB LCCOMB_X5_Y8_N0 1 " "Info: 271: + IC(0.286 ns) + CELL(0.178 ns) = 125.434 ns; Loc. = LCCOMB_X5_Y8_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4683'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { myArkanoidVHDL:inst|process_0~4682 myArkanoidVHDL:inst|process_0~4683 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.521 ns) 126.497 ns myArkanoidVHDL:inst\|process_0~4684 272 COMB LCCOMB_X5_Y9_N28 1 " "Info: 272: + IC(0.542 ns) + CELL(0.521 ns) = 126.497 ns; Loc. = LCCOMB_X5_Y9_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4684'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { myArkanoidVHDL:inst|process_0~4683 myArkanoidVHDL:inst|process_0~4684 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 126.965 ns myArkanoidVHDL:inst\|process_0~4688 273 COMB LCCOMB_X5_Y9_N20 2 " "Info: 273: + IC(0.290 ns) + CELL(0.178 ns) = 126.965 ns; Loc. = LCCOMB_X5_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4688'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.319 ns) 128.461 ns myArkanoidVHDL:inst\|process_0~4689 274 COMB LCCOMB_X9_Y11_N20 1 " "Info: 274: + IC(1.177 ns) + CELL(0.319 ns) = 128.461 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4689'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4689 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 129.085 ns myArkanoidVHDL:inst\|process_0~4713 275 COMB LCCOMB_X9_Y11_N28 2 " "Info: 275: + IC(0.302 ns) + CELL(0.322 ns) = 129.085 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4713'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { myArkanoidVHDL:inst|process_0~4689 myArkanoidVHDL:inst|process_0~4713 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.177 ns) 130.164 ns myArkanoidVHDL:inst\|process_0~4714 276 COMB LCCOMB_X8_Y7_N22 66 " "Info: 276: + IC(0.902 ns) + CELL(0.177 ns) = 130.164 ns; Loc. = LCCOMB_X8_Y7_N22; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4714'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.495 ns) 131.859 ns myArkanoidVHDL:inst\|Add175~1 277 COMB LCCOMB_X4_Y6_N0 2 " "Info: 277: + IC(1.200 ns) + CELL(0.495 ns) = 131.859 ns; Loc. = LCCOMB_X4_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 131.939 ns myArkanoidVHDL:inst\|Add175~3 278 COMB LCCOMB_X4_Y6_N2 2 " "Info: 278: + IC(0.000 ns) + CELL(0.080 ns) = 131.939 ns; Loc. = LCCOMB_X4_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.019 ns myArkanoidVHDL:inst\|Add175~5 279 COMB LCCOMB_X4_Y6_N4 2 " "Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 132.019 ns; Loc. = LCCOMB_X4_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.099 ns myArkanoidVHDL:inst\|Add175~7 280 COMB LCCOMB_X4_Y6_N6 2 " "Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 132.099 ns; Loc. = LCCOMB_X4_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.179 ns myArkanoidVHDL:inst\|Add175~9 281 COMB LCCOMB_X4_Y6_N8 2 " "Info: 281: + IC(0.000 ns) + CELL(0.080 ns) = 132.179 ns; Loc. = LCCOMB_X4_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.259 ns myArkanoidVHDL:inst\|Add175~11 282 COMB LCCOMB_X4_Y6_N10 2 " "Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 132.259 ns; Loc. = LCCOMB_X4_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.339 ns myArkanoidVHDL:inst\|Add175~13 283 COMB LCCOMB_X4_Y6_N12 2 " "Info: 283: + IC(0.000 ns) + CELL(0.080 ns) = 132.339 ns; Loc. = LCCOMB_X4_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~11 myArkanoidVHDL:inst|Add175~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 132.513 ns myArkanoidVHDL:inst\|Add175~15 284 COMB LCCOMB_X4_Y6_N14 2 " "Info: 284: + IC(0.000 ns) + CELL(0.174 ns) = 132.513 ns; Loc. = LCCOMB_X4_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add175~13 myArkanoidVHDL:inst|Add175~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.593 ns myArkanoidVHDL:inst\|Add175~17 285 COMB LCCOMB_X4_Y6_N16 2 " "Info: 285: + IC(0.000 ns) + CELL(0.080 ns) = 132.593 ns; Loc. = LCCOMB_X4_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~15 myArkanoidVHDL:inst|Add175~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.673 ns myArkanoidVHDL:inst\|Add175~19 286 COMB LCCOMB_X4_Y6_N18 2 " "Info: 286: + IC(0.000 ns) + CELL(0.080 ns) = 132.673 ns; Loc. = LCCOMB_X4_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~17 myArkanoidVHDL:inst|Add175~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.753 ns myArkanoidVHDL:inst\|Add175~21 287 COMB LCCOMB_X4_Y6_N20 2 " "Info: 287: + IC(0.000 ns) + CELL(0.080 ns) = 132.753 ns; Loc. = LCCOMB_X4_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~19 myArkanoidVHDL:inst|Add175~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.833 ns myArkanoidVHDL:inst\|Add175~23 288 COMB LCCOMB_X4_Y6_N22 2 " "Info: 288: + IC(0.000 ns) + CELL(0.080 ns) = 132.833 ns; Loc. = LCCOMB_X4_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~21 myArkanoidVHDL:inst|Add175~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.913 ns myArkanoidVHDL:inst\|Add175~25 289 COMB LCCOMB_X4_Y6_N24 2 " "Info: 289: + IC(0.000 ns) + CELL(0.080 ns) = 132.913 ns; Loc. = LCCOMB_X4_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~23 myArkanoidVHDL:inst|Add175~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 132.993 ns myArkanoidVHDL:inst\|Add175~27 290 COMB LCCOMB_X4_Y6_N26 2 " "Info: 290: + IC(0.000 ns) + CELL(0.080 ns) = 132.993 ns; Loc. = LCCOMB_X4_Y6_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~25 myArkanoidVHDL:inst|Add175~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 133.073 ns myArkanoidVHDL:inst\|Add175~29 291 COMB LCCOMB_X4_Y6_N28 2 " "Info: 291: + IC(0.000 ns) + CELL(0.080 ns) = 133.073 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~27 myArkanoidVHDL:inst|Add175~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 133.234 ns myArkanoidVHDL:inst\|Add175~31 292 COMB LCCOMB_X4_Y6_N30 2 " "Info: 292: + IC(0.000 ns) + CELL(0.161 ns) = 133.234 ns; Loc. = LCCOMB_X4_Y6_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add175~29 myArkanoidVHDL:inst|Add175~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 133.692 ns myArkanoidVHDL:inst\|Add175~32 293 COMB LCCOMB_X4_Y5_N0 11 " "Info: 293: + IC(0.000 ns) + CELL(0.458 ns) = 133.692 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add175~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add175~31 myArkanoidVHDL:inst|Add175~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.609 ns) 135.225 ns myArkanoidVHDL:inst\|Add178~29 294 COMB LCCOMB_X4_Y8_N30 2 " "Info: 294: + IC(0.924 ns) + CELL(0.609 ns) = 135.225 ns; Loc. = LCCOMB_X4_Y8_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { myArkanoidVHDL:inst|Add175~32 myArkanoidVHDL:inst|Add178~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 135.305 ns myArkanoidVHDL:inst\|Add178~31 295 COMB LCCOMB_X4_Y7_N0 2 " "Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 135.305 ns; Loc. = LCCOMB_X4_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~29 myArkanoidVHDL:inst|Add178~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 135.385 ns myArkanoidVHDL:inst\|Add178~33 296 COMB LCCOMB_X4_Y7_N2 2 " "Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 135.385 ns; Loc. = LCCOMB_X4_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~31 myArkanoidVHDL:inst|Add178~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 135.465 ns myArkanoidVHDL:inst\|Add178~35 297 COMB LCCOMB_X4_Y7_N4 2 " "Info: 297: + IC(0.000 ns) + CELL(0.080 ns) = 135.465 ns; Loc. = LCCOMB_X4_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~33 myArkanoidVHDL:inst|Add178~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 135.545 ns myArkanoidVHDL:inst\|Add178~37 298 COMB LCCOMB_X4_Y7_N6 2 " "Info: 298: + IC(0.000 ns) + CELL(0.080 ns) = 135.545 ns; Loc. = LCCOMB_X4_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~35 myArkanoidVHDL:inst|Add178~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 135.625 ns myArkanoidVHDL:inst\|Add178~39 299 COMB LCCOMB_X4_Y7_N8 2 " "Info: 299: + IC(0.000 ns) + CELL(0.080 ns) = 135.625 ns; Loc. = LCCOMB_X4_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~37 myArkanoidVHDL:inst|Add178~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 135.705 ns myArkanoidVHDL:inst\|Add178~41 300 COMB LCCOMB_X4_Y7_N10 2 " "Info: 300: + IC(0.000 ns) + CELL(0.080 ns) = 135.705 ns; Loc. = LCCOMB_X4_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~39 myArkanoidVHDL:inst|Add178~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 136.163 ns myArkanoidVHDL:inst\|Add178~42 301 COMB LCCOMB_X4_Y7_N12 1 " "Info: 301: + IC(0.000 ns) + CELL(0.458 ns) = 136.163 ns; Loc. = LCCOMB_X4_Y7_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add178~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add178~41 myArkanoidVHDL:inst|Add178~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.455 ns) 137.465 ns myArkanoidVHDL:inst\|LessThan490~6 302 COMB LCCOMB_X3_Y7_N14 1 " "Info: 302: + IC(0.847 ns) + CELL(0.455 ns) = 137.465 ns; Loc. = LCCOMB_X3_Y7_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { myArkanoidVHDL:inst|Add178~42 myArkanoidVHDL:inst|LessThan490~6 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 138.087 ns myArkanoidVHDL:inst\|LessThan490~8 303 COMB LCCOMB_X3_Y7_N12 1 " "Info: 303: + IC(0.300 ns) + CELL(0.322 ns) = 138.087 ns; Loc. = LCCOMB_X3_Y7_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { myArkanoidVHDL:inst|LessThan490~6 myArkanoidVHDL:inst|LessThan490~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 138.560 ns myArkanoidVHDL:inst\|LessThan490~9 304 COMB LCCOMB_X3_Y7_N22 1 " "Info: 304: + IC(0.295 ns) + CELL(0.178 ns) = 138.560 ns; Loc. = LCCOMB_X3_Y7_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|LessThan490~8 myArkanoidVHDL:inst|LessThan490~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.178 ns) 139.555 ns myArkanoidVHDL:inst\|LessThan490~15 305 COMB LCCOMB_X5_Y7_N22 1 " "Info: 305: + IC(0.817 ns) + CELL(0.178 ns) = 139.555 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { myArkanoidVHDL:inst|LessThan490~9 myArkanoidVHDL:inst|LessThan490~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.278 ns) 140.991 ns myArkanoidVHDL:inst\|process_0~4724 306 COMB LCCOMB_X7_Y6_N20 1 " "Info: 306: + IC(1.158 ns) + CELL(0.278 ns) = 140.991 ns; Loc. = LCCOMB_X7_Y6_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4724'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { myArkanoidVHDL:inst|LessThan490~15 myArkanoidVHDL:inst|process_0~4724 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 141.618 ns myArkanoidVHDL:inst\|process_0~4792 307 COMB LCCOMB_X7_Y6_N0 4 " "Info: 307: + IC(0.305 ns) + CELL(0.322 ns) = 141.618 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4792'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { myArkanoidVHDL:inst|process_0~4724 myArkanoidVHDL:inst|process_0~4792 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.177 ns) 142.100 ns myArkanoidVHDL:inst\|process_0~4793 308 COMB LCCOMB_X7_Y6_N26 64 " "Info: 308: + IC(0.305 ns) + CELL(0.177 ns) = 142.100 ns; Loc. = LCCOMB_X7_Y6_N26; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4793'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.517 ns) 143.801 ns myArkanoidVHDL:inst\|Add181~1 309 COMB LCCOMB_X15_Y6_N0 2 " "Info: 309: + IC(1.184 ns) + CELL(0.517 ns) = 143.801 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 143.881 ns myArkanoidVHDL:inst\|Add181~3 310 COMB LCCOMB_X15_Y6_N2 2 " "Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 143.881 ns; Loc. = LCCOMB_X15_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 143.961 ns myArkanoidVHDL:inst\|Add181~5 311 COMB LCCOMB_X15_Y6_N4 2 " "Info: 311: + IC(0.000 ns) + CELL(0.080 ns) = 143.961 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.041 ns myArkanoidVHDL:inst\|Add181~7 312 COMB LCCOMB_X15_Y6_N6 2 " "Info: 312: + IC(0.000 ns) + CELL(0.080 ns) = 144.041 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.121 ns myArkanoidVHDL:inst\|Add181~9 313 COMB LCCOMB_X15_Y6_N8 2 " "Info: 313: + IC(0.000 ns) + CELL(0.080 ns) = 144.121 ns; Loc. = LCCOMB_X15_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.201 ns myArkanoidVHDL:inst\|Add181~11 314 COMB LCCOMB_X15_Y6_N10 2 " "Info: 314: + IC(0.000 ns) + CELL(0.080 ns) = 144.201 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.281 ns myArkanoidVHDL:inst\|Add181~13 315 COMB LCCOMB_X15_Y6_N12 2 " "Info: 315: + IC(0.000 ns) + CELL(0.080 ns) = 144.281 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 144.455 ns myArkanoidVHDL:inst\|Add181~15 316 COMB LCCOMB_X15_Y6_N14 2 " "Info: 316: + IC(0.000 ns) + CELL(0.174 ns) = 144.455 ns; Loc. = LCCOMB_X15_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.535 ns myArkanoidVHDL:inst\|Add181~17 317 COMB LCCOMB_X15_Y6_N16 2 " "Info: 317: + IC(0.000 ns) + CELL(0.080 ns) = 144.535 ns; Loc. = LCCOMB_X15_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.615 ns myArkanoidVHDL:inst\|Add181~19 318 COMB LCCOMB_X15_Y6_N18 2 " "Info: 318: + IC(0.000 ns) + CELL(0.080 ns) = 144.615 ns; Loc. = LCCOMB_X15_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.695 ns myArkanoidVHDL:inst\|Add181~21 319 COMB LCCOMB_X15_Y6_N20 2 " "Info: 319: + IC(0.000 ns) + CELL(0.080 ns) = 144.695 ns; Loc. = LCCOMB_X15_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.775 ns myArkanoidVHDL:inst\|Add181~23 320 COMB LCCOMB_X15_Y6_N22 2 " "Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 144.775 ns; Loc. = LCCOMB_X15_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.855 ns myArkanoidVHDL:inst\|Add181~25 321 COMB LCCOMB_X15_Y6_N24 2 " "Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 144.855 ns; Loc. = LCCOMB_X15_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 144.935 ns myArkanoidVHDL:inst\|Add181~27 322 COMB LCCOMB_X15_Y6_N26 2 " "Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 144.935 ns; Loc. = LCCOMB_X15_Y6_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 145.015 ns myArkanoidVHDL:inst\|Add181~29 323 COMB LCCOMB_X15_Y6_N28 2 " "Info: 323: + IC(0.000 ns) + CELL(0.080 ns) = 145.015 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 145.176 ns myArkanoidVHDL:inst\|Add181~31 324 COMB LCCOMB_X15_Y6_N30 2 " "Info: 324: + IC(0.000 ns) + CELL(0.161 ns) = 145.176 ns; Loc. = LCCOMB_X15_Y6_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 145.634 ns myArkanoidVHDL:inst\|Add181~32 325 COMB LCCOMB_X15_Y5_N0 11 " "Info: 325: + IC(0.000 ns) + CELL(0.458 ns) = 145.634 ns; Loc. = LCCOMB_X15_Y5_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add181~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.595 ns) 147.505 ns myArkanoidVHDL:inst\|Add186~29 326 COMB LCCOMB_X16_Y8_N30 2 " "Info: 326: + IC(1.276 ns) + CELL(0.595 ns) = 147.505 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 147.585 ns myArkanoidVHDL:inst\|Add186~31 327 COMB LCCOMB_X16_Y7_N0 2 " "Info: 327: + IC(0.000 ns) + CELL(0.080 ns) = 147.585 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 147.665 ns myArkanoidVHDL:inst\|Add186~33 328 COMB LCCOMB_X16_Y7_N2 2 " "Info: 328: + IC(0.000 ns) + CELL(0.080 ns) = 147.665 ns; Loc. = LCCOMB_X16_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 147.745 ns myArkanoidVHDL:inst\|Add186~35 329 COMB LCCOMB_X16_Y7_N4 2 " "Info: 329: + IC(0.000 ns) + CELL(0.080 ns) = 147.745 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 147.825 ns myArkanoidVHDL:inst\|Add186~37 330 COMB LCCOMB_X16_Y7_N6 2 " "Info: 330: + IC(0.000 ns) + CELL(0.080 ns) = 147.825 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 147.905 ns myArkanoidVHDL:inst\|Add186~39 331 COMB LCCOMB_X16_Y7_N8 2 " "Info: 331: + IC(0.000 ns) + CELL(0.080 ns) = 147.905 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 147.985 ns myArkanoidVHDL:inst\|Add186~41 332 COMB LCCOMB_X16_Y7_N10 2 " "Info: 332: + IC(0.000 ns) + CELL(0.080 ns) = 147.985 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.065 ns myArkanoidVHDL:inst\|Add186~43 333 COMB LCCOMB_X16_Y7_N12 2 " "Info: 333: + IC(0.000 ns) + CELL(0.080 ns) = 148.065 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 148.239 ns myArkanoidVHDL:inst\|Add186~45 334 COMB LCCOMB_X16_Y7_N14 2 " "Info: 334: + IC(0.000 ns) + CELL(0.174 ns) = 148.239 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.319 ns myArkanoidVHDL:inst\|Add186~47 335 COMB LCCOMB_X16_Y7_N16 2 " "Info: 335: + IC(0.000 ns) + CELL(0.080 ns) = 148.319 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.399 ns myArkanoidVHDL:inst\|Add186~49 336 COMB LCCOMB_X16_Y7_N18 2 " "Info: 336: + IC(0.000 ns) + CELL(0.080 ns) = 148.399 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.479 ns myArkanoidVHDL:inst\|Add186~51 337 COMB LCCOMB_X16_Y7_N20 2 " "Info: 337: + IC(0.000 ns) + CELL(0.080 ns) = 148.479 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.559 ns myArkanoidVHDL:inst\|Add186~53 338 COMB LCCOMB_X16_Y7_N22 2 " "Info: 338: + IC(0.000 ns) + CELL(0.080 ns) = 148.559 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.639 ns myArkanoidVHDL:inst\|Add186~55 339 COMB LCCOMB_X16_Y7_N24 2 " "Info: 339: + IC(0.000 ns) + CELL(0.080 ns) = 148.639 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.719 ns myArkanoidVHDL:inst\|Add186~57 340 COMB LCCOMB_X16_Y7_N26 1 " "Info: 340: + IC(0.000 ns) + CELL(0.080 ns) = 148.719 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add186~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 149.177 ns myArkanoidVHDL:inst\|Add186~58 341 COMB LCCOMB_X16_Y7_N28 1 " "Info: 341: + IC(0.000 ns) + CELL(0.458 ns) = 149.177 ns; Loc. = LCCOMB_X16_Y7_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add186~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.178 ns) 151.306 ns myArkanoidVHDL:inst\|process_0~4840 342 COMB LCCOMB_X11_Y17_N12 1 " "Info: 342: + IC(1.951 ns) + CELL(0.178 ns) = 151.306 ns; Loc. = LCCOMB_X11_Y17_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4840'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.178 ns) 153.396 ns myArkanoidVHDL:inst\|process_0~4848 343 COMB LCCOMB_X15_Y7_N0 1 " "Info: 343: + IC(1.912 ns) + CELL(0.178 ns) = 153.396 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4848'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 153.866 ns myArkanoidVHDL:inst\|process_0~4849 344 COMB LCCOMB_X15_Y7_N22 2 " "Info: 344: + IC(0.292 ns) + CELL(0.178 ns) = 153.866 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4849'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.178 ns) 155.826 ns myArkanoidVHDL:inst\|process_0~4850 345 COMB LCCOMB_X9_Y2_N6 1 " "Info: 345: + IC(1.782 ns) + CELL(0.178 ns) = 155.826 ns; Loc. = LCCOMB_X9_Y2_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4850'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 156.297 ns myArkanoidVHDL:inst\|process_0~4851 346 COMB LCCOMB_X9_Y2_N4 1 " "Info: 346: + IC(0.293 ns) + CELL(0.178 ns) = 156.297 ns; Loc. = LCCOMB_X9_Y2_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4851'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 156.925 ns myArkanoidVHDL:inst\|process_0~4853 347 COMB LCCOMB_X9_Y2_N12 3 " "Info: 347: + IC(0.306 ns) + CELL(0.322 ns) = 156.925 ns; Loc. = LCCOMB_X9_Y2_N12; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~4853'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 157.405 ns myArkanoidVHDL:inst\|process_0~4854 348 COMB LCCOMB_X9_Y2_N2 64 " "Info: 348: + IC(0.303 ns) + CELL(0.177 ns) = 157.405 ns; Loc. = LCCOMB_X9_Y2_N2; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4854'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.495 ns) 159.739 ns myArkanoidVHDL:inst\|Add187~1 349 COMB LCCOMB_X19_Y6_N0 2 " "Info: 349: + IC(1.839 ns) + CELL(0.495 ns) = 159.739 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 159.819 ns myArkanoidVHDL:inst\|Add187~3 350 COMB LCCOMB_X19_Y6_N2 2 " "Info: 350: + IC(0.000 ns) + CELL(0.080 ns) = 159.819 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 159.899 ns myArkanoidVHDL:inst\|Add187~5 351 COMB LCCOMB_X19_Y6_N4 2 " "Info: 351: + IC(0.000 ns) + CELL(0.080 ns) = 159.899 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 159.979 ns myArkanoidVHDL:inst\|Add187~7 352 COMB LCCOMB_X19_Y6_N6 2 " "Info: 352: + IC(0.000 ns) + CELL(0.080 ns) = 159.979 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.059 ns myArkanoidVHDL:inst\|Add187~9 353 COMB LCCOMB_X19_Y6_N8 2 " "Info: 353: + IC(0.000 ns) + CELL(0.080 ns) = 160.059 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~7 myArkanoidVHDL:inst|Add187~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.139 ns myArkanoidVHDL:inst\|Add187~11 354 COMB LCCOMB_X19_Y6_N10 2 " "Info: 354: + IC(0.000 ns) + CELL(0.080 ns) = 160.139 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~9 myArkanoidVHDL:inst|Add187~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.219 ns myArkanoidVHDL:inst\|Add187~13 355 COMB LCCOMB_X19_Y6_N12 2 " "Info: 355: + IC(0.000 ns) + CELL(0.080 ns) = 160.219 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~11 myArkanoidVHDL:inst|Add187~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 160.393 ns myArkanoidVHDL:inst\|Add187~15 356 COMB LCCOMB_X19_Y6_N14 2 " "Info: 356: + IC(0.000 ns) + CELL(0.174 ns) = 160.393 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add187~13 myArkanoidVHDL:inst|Add187~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.473 ns myArkanoidVHDL:inst\|Add187~17 357 COMB LCCOMB_X19_Y6_N16 2 " "Info: 357: + IC(0.000 ns) + CELL(0.080 ns) = 160.473 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~15 myArkanoidVHDL:inst|Add187~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.553 ns myArkanoidVHDL:inst\|Add187~19 358 COMB LCCOMB_X19_Y6_N18 2 " "Info: 358: + IC(0.000 ns) + CELL(0.080 ns) = 160.553 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~17 myArkanoidVHDL:inst|Add187~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.633 ns myArkanoidVHDL:inst\|Add187~21 359 COMB LCCOMB_X19_Y6_N20 2 " "Info: 359: + IC(0.000 ns) + CELL(0.080 ns) = 160.633 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~19 myArkanoidVHDL:inst|Add187~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.713 ns myArkanoidVHDL:inst\|Add187~23 360 COMB LCCOMB_X19_Y6_N22 2 " "Info: 360: + IC(0.000 ns) + CELL(0.080 ns) = 160.713 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~21 myArkanoidVHDL:inst|Add187~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.793 ns myArkanoidVHDL:inst\|Add187~25 361 COMB LCCOMB_X19_Y6_N24 2 " "Info: 361: + IC(0.000 ns) + CELL(0.080 ns) = 160.793 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~23 myArkanoidVHDL:inst|Add187~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.873 ns myArkanoidVHDL:inst\|Add187~27 362 COMB LCCOMB_X19_Y6_N26 2 " "Info: 362: + IC(0.000 ns) + CELL(0.080 ns) = 160.873 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~25 myArkanoidVHDL:inst|Add187~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 160.953 ns myArkanoidVHDL:inst\|Add187~29 363 COMB LCCOMB_X19_Y6_N28 2 " "Info: 363: + IC(0.000 ns) + CELL(0.080 ns) = 160.953 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~27 myArkanoidVHDL:inst|Add187~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 161.114 ns myArkanoidVHDL:inst\|Add187~31 364 COMB LCCOMB_X19_Y6_N30 2 " "Info: 364: + IC(0.000 ns) + CELL(0.161 ns) = 161.114 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add187~29 myArkanoidVHDL:inst|Add187~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.194 ns myArkanoidVHDL:inst\|Add187~33 365 COMB LCCOMB_X19_Y5_N0 2 " "Info: 365: + IC(0.000 ns) + CELL(0.080 ns) = 161.194 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~31 myArkanoidVHDL:inst|Add187~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.274 ns myArkanoidVHDL:inst\|Add187~35 366 COMB LCCOMB_X19_Y5_N2 2 " "Info: 366: + IC(0.000 ns) + CELL(0.080 ns) = 161.274 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~33 myArkanoidVHDL:inst|Add187~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.354 ns myArkanoidVHDL:inst\|Add187~37 367 COMB LCCOMB_X19_Y5_N4 2 " "Info: 367: + IC(0.000 ns) + CELL(0.080 ns) = 161.354 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~35 myArkanoidVHDL:inst|Add187~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.434 ns myArkanoidVHDL:inst\|Add187~39 368 COMB LCCOMB_X19_Y5_N6 2 " "Info: 368: + IC(0.000 ns) + CELL(0.080 ns) = 161.434 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~37 myArkanoidVHDL:inst|Add187~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.514 ns myArkanoidVHDL:inst\|Add187~41 369 COMB LCCOMB_X19_Y5_N8 2 " "Info: 369: + IC(0.000 ns) + CELL(0.080 ns) = 161.514 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~39 myArkanoidVHDL:inst|Add187~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.594 ns myArkanoidVHDL:inst\|Add187~43 370 COMB LCCOMB_X19_Y5_N10 2 " "Info: 370: + IC(0.000 ns) + CELL(0.080 ns) = 161.594 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~41 myArkanoidVHDL:inst|Add187~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.674 ns myArkanoidVHDL:inst\|Add187~45 371 COMB LCCOMB_X19_Y5_N12 2 " "Info: 371: + IC(0.000 ns) + CELL(0.080 ns) = 161.674 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~43 myArkanoidVHDL:inst|Add187~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 161.848 ns myArkanoidVHDL:inst\|Add187~47 372 COMB LCCOMB_X19_Y5_N14 2 " "Info: 372: + IC(0.000 ns) + CELL(0.174 ns) = 161.848 ns; Loc. = LCCOMB_X19_Y5_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add187~45 myArkanoidVHDL:inst|Add187~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 161.928 ns myArkanoidVHDL:inst\|Add187~49 373 COMB LCCOMB_X19_Y5_N16 2 " "Info: 373: + IC(0.000 ns) + CELL(0.080 ns) = 161.928 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~47 myArkanoidVHDL:inst|Add187~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 162.008 ns myArkanoidVHDL:inst\|Add187~51 374 COMB LCCOMB_X19_Y5_N18 2 " "Info: 374: + IC(0.000 ns) + CELL(0.080 ns) = 162.008 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~49 myArkanoidVHDL:inst|Add187~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 162.088 ns myArkanoidVHDL:inst\|Add187~53 375 COMB LCCOMB_X19_Y5_N20 2 " "Info: 375: + IC(0.000 ns) + CELL(0.080 ns) = 162.088 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~51 myArkanoidVHDL:inst|Add187~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 162.168 ns myArkanoidVHDL:inst\|Add187~55 376 COMB LCCOMB_X19_Y5_N22 2 " "Info: 376: + IC(0.000 ns) + CELL(0.080 ns) = 162.168 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~53 myArkanoidVHDL:inst|Add187~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 162.626 ns myArkanoidVHDL:inst\|Add187~56 377 COMB LCCOMB_X19_Y5_N24 4 " "Info: 377: + IC(0.000 ns) + CELL(0.458 ns) = 162.626 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add187~56'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add187~55 myArkanoidVHDL:inst|Add187~56 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.322 ns) 164.520 ns myArkanoidVHDL:inst\|process_0~5406 378 COMB LCCOMB_X20_Y5_N26 1 " "Info: 378: + IC(1.572 ns) + CELL(0.322 ns) = 164.520 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5406'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { myArkanoidVHDL:inst|Add187~56 myArkanoidVHDL:inst|process_0~5406 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.178 ns) 165.239 ns myArkanoidVHDL:inst\|process_0~5407 379 COMB LCCOMB_X21_Y5_N28 2 " "Info: 379: + IC(0.541 ns) + CELL(0.178 ns) = 165.239 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5407'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { myArkanoidVHDL:inst|process_0~5406 myArkanoidVHDL:inst|process_0~5407 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.178 ns) 167.126 ns myArkanoidVHDL:inst\|ballPositionV~1219 380 COMB LCCOMB_X40_Y5_N14 32 " "Info: 380: + IC(1.709 ns) + CELL(0.178 ns) = 167.126 ns; Loc. = LCCOMB_X40_Y5_N14; Fanout = 32; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1219'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.178 ns) 169.089 ns myArkanoidVHDL:inst\|ballPositionV~1238 381 COMB LCCOMB_X22_Y5_N0 1 " "Info: 381: + IC(1.785 ns) + CELL(0.178 ns) = 169.089 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1238'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1238 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 169.560 ns myArkanoidVHDL:inst\|ballPositionV~974 382 COMB LCCOMB_X22_Y5_N6 4 " "Info: 382: + IC(0.293 ns) + CELL(0.178 ns) = 169.560 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~974'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|ballPositionV~1238 myArkanoidVHDL:inst|ballPositionV~974 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.455 ns) 170.342 ns myArkanoidVHDL:inst\|process_0~5417 383 COMB LCCOMB_X22_Y5_N24 1 " "Info: 383: + IC(0.327 ns) + CELL(0.455 ns) = 170.342 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5417'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { myArkanoidVHDL:inst|ballPositionV~974 myArkanoidVHDL:inst|process_0~5417 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.512 ns) 172.857 ns myArkanoidVHDL:inst\|process_0~5422 384 COMB LCCOMB_X38_Y5_N30 2 " "Info: 384: + IC(2.003 ns) + CELL(0.512 ns) = 172.857 ns; Loc. = LCCOMB_X38_Y5_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5422'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { myArkanoidVHDL:inst|process_0~5417 myArkanoidVHDL:inst|process_0~5422 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.322 ns) 174.887 ns myArkanoidVHDL:inst\|process_0~5468 385 COMB LCCOMB_X18_Y4_N10 5 " "Info: 385: + IC(1.708 ns) + CELL(0.322 ns) = 174.887 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~5468'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.177 ns) 175.369 ns myArkanoidVHDL:inst\|process_0~1359 386 COMB LCCOMB_X18_Y4_N6 35 " "Info: 386: + IC(0.305 ns) + CELL(0.177 ns) = 175.369 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 35; COMB Node = 'myArkanoidVHDL:inst\|process_0~1359'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.495 ns) 177.007 ns myArkanoidVHDL:inst\|Add191~1 387 COMB LCCOMB_X10_Y4_N0 2 " "Info: 387: + IC(1.143 ns) + CELL(0.495 ns) = 177.007 ns; Loc. = LCCOMB_X10_Y4_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.087 ns myArkanoidVHDL:inst\|Add191~3 388 COMB LCCOMB_X10_Y4_N2 2 " "Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 177.087 ns; Loc. = LCCOMB_X10_Y4_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.167 ns myArkanoidVHDL:inst\|Add191~5 389 COMB LCCOMB_X10_Y4_N4 2 " "Info: 389: + IC(0.000 ns) + CELL(0.080 ns) = 177.167 ns; Loc. = LCCOMB_X10_Y4_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~3 myArkanoidVHDL:inst|Add191~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.247 ns myArkanoidVHDL:inst\|Add191~7 390 COMB LCCOMB_X10_Y4_N6 2 " "Info: 390: + IC(0.000 ns) + CELL(0.080 ns) = 177.247 ns; Loc. = LCCOMB_X10_Y4_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~5 myArkanoidVHDL:inst|Add191~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.327 ns myArkanoidVHDL:inst\|Add191~9 391 COMB LCCOMB_X10_Y4_N8 2 " "Info: 391: + IC(0.000 ns) + CELL(0.080 ns) = 177.327 ns; Loc. = LCCOMB_X10_Y4_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~7 myArkanoidVHDL:inst|Add191~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.407 ns myArkanoidVHDL:inst\|Add191~11 392 COMB LCCOMB_X10_Y4_N10 2 " "Info: 392: + IC(0.000 ns) + CELL(0.080 ns) = 177.407 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~9 myArkanoidVHDL:inst|Add191~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.487 ns myArkanoidVHDL:inst\|Add191~13 393 COMB LCCOMB_X10_Y4_N12 2 " "Info: 393: + IC(0.000 ns) + CELL(0.080 ns) = 177.487 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~11 myArkanoidVHDL:inst|Add191~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 177.661 ns myArkanoidVHDL:inst\|Add191~15 394 COMB LCCOMB_X10_Y4_N14 2 " "Info: 394: + IC(0.000 ns) + CELL(0.174 ns) = 177.661 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add191~13 myArkanoidVHDL:inst|Add191~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.741 ns myArkanoidVHDL:inst\|Add191~17 395 COMB LCCOMB_X10_Y4_N16 2 " "Info: 395: + IC(0.000 ns) + CELL(0.080 ns) = 177.741 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~15 myArkanoidVHDL:inst|Add191~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.821 ns myArkanoidVHDL:inst\|Add191~19 396 COMB LCCOMB_X10_Y4_N18 2 " "Info: 396: + IC(0.000 ns) + CELL(0.080 ns) = 177.821 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~17 myArkanoidVHDL:inst|Add191~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.901 ns myArkanoidVHDL:inst\|Add191~21 397 COMB LCCOMB_X10_Y4_N20 2 " "Info: 397: + IC(0.000 ns) + CELL(0.080 ns) = 177.901 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~19 myArkanoidVHDL:inst|Add191~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 177.981 ns myArkanoidVHDL:inst\|Add191~23 398 COMB LCCOMB_X10_Y4_N22 2 " "Info: 398: + IC(0.000 ns) + CELL(0.080 ns) = 177.981 ns; Loc. = LCCOMB_X10_Y4_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~21 myArkanoidVHDL:inst|Add191~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.061 ns myArkanoidVHDL:inst\|Add191~25 399 COMB LCCOMB_X10_Y4_N24 2 " "Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 178.061 ns; Loc. = LCCOMB_X10_Y4_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~23 myArkanoidVHDL:inst|Add191~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.141 ns myArkanoidVHDL:inst\|Add191~27 400 COMB LCCOMB_X10_Y4_N26 2 " "Info: 400: + IC(0.000 ns) + CELL(0.080 ns) = 178.141 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~25 myArkanoidVHDL:inst|Add191~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.221 ns myArkanoidVHDL:inst\|Add191~29 401 COMB LCCOMB_X10_Y4_N28 2 " "Info: 401: + IC(0.000 ns) + CELL(0.080 ns) = 178.221 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~27 myArkanoidVHDL:inst|Add191~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 178.382 ns myArkanoidVHDL:inst\|Add191~31 402 COMB LCCOMB_X10_Y4_N30 2 " "Info: 402: + IC(0.000 ns) + CELL(0.161 ns) = 178.382 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add191~29 myArkanoidVHDL:inst|Add191~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.462 ns myArkanoidVHDL:inst\|Add191~33 403 COMB LCCOMB_X10_Y3_N0 2 " "Info: 403: + IC(0.000 ns) + CELL(0.080 ns) = 178.462 ns; Loc. = LCCOMB_X10_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~31 myArkanoidVHDL:inst|Add191~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.542 ns myArkanoidVHDL:inst\|Add191~35 404 COMB LCCOMB_X10_Y3_N2 2 " "Info: 404: + IC(0.000 ns) + CELL(0.080 ns) = 178.542 ns; Loc. = LCCOMB_X10_Y3_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~33 myArkanoidVHDL:inst|Add191~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.622 ns myArkanoidVHDL:inst\|Add191~37 405 COMB LCCOMB_X10_Y3_N4 2 " "Info: 405: + IC(0.000 ns) + CELL(0.080 ns) = 178.622 ns; Loc. = LCCOMB_X10_Y3_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~35 myArkanoidVHDL:inst|Add191~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.702 ns myArkanoidVHDL:inst\|Add191~39 406 COMB LCCOMB_X10_Y3_N6 2 " "Info: 406: + IC(0.000 ns) + CELL(0.080 ns) = 178.702 ns; Loc. = LCCOMB_X10_Y3_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~37 myArkanoidVHDL:inst|Add191~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.782 ns myArkanoidVHDL:inst\|Add191~41 407 COMB LCCOMB_X10_Y3_N8 2 " "Info: 407: + IC(0.000 ns) + CELL(0.080 ns) = 178.782 ns; Loc. = LCCOMB_X10_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~39 myArkanoidVHDL:inst|Add191~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.862 ns myArkanoidVHDL:inst\|Add191~43 408 COMB LCCOMB_X10_Y3_N10 2 " "Info: 408: + IC(0.000 ns) + CELL(0.080 ns) = 178.862 ns; Loc. = LCCOMB_X10_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~41 myArkanoidVHDL:inst|Add191~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 178.942 ns myArkanoidVHDL:inst\|Add191~45 409 COMB LCCOMB_X10_Y3_N12 2 " "Info: 409: + IC(0.000 ns) + CELL(0.080 ns) = 178.942 ns; Loc. = LCCOMB_X10_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~43 myArkanoidVHDL:inst|Add191~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 179.116 ns myArkanoidVHDL:inst\|Add191~47 410 COMB LCCOMB_X10_Y3_N14 2 " "Info: 410: + IC(0.000 ns) + CELL(0.174 ns) = 179.116 ns; Loc. = LCCOMB_X10_Y3_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add191~45 myArkanoidVHDL:inst|Add191~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 179.196 ns myArkanoidVHDL:inst\|Add191~49 411 COMB LCCOMB_X10_Y3_N16 2 " "Info: 411: + IC(0.000 ns) + CELL(0.080 ns) = 179.196 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~47 myArkanoidVHDL:inst|Add191~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 179.276 ns myArkanoidVHDL:inst\|Add191~51 412 COMB LCCOMB_X10_Y3_N18 2 " "Info: 412: + IC(0.000 ns) + CELL(0.080 ns) = 179.276 ns; Loc. = LCCOMB_X10_Y3_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~49 myArkanoidVHDL:inst|Add191~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 179.734 ns myArkanoidVHDL:inst\|Add191~52 413 COMB LCCOMB_X10_Y3_N20 4 " "Info: 413: + IC(0.000 ns) + CELL(0.458 ns) = 179.734 ns; Loc. = LCCOMB_X10_Y3_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add191~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add191~51 myArkanoidVHDL:inst|Add191~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.517 ns) 181.059 ns myArkanoidVHDL:inst\|Add192~51 414 COMB LCCOMB_X9_Y3_N20 2 " "Info: 414: + IC(0.808 ns) + CELL(0.517 ns) = 181.059 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { myArkanoidVHDL:inst|Add191~52 myArkanoidVHDL:inst|Add192~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 181.517 ns myArkanoidVHDL:inst\|Add192~52 415 COMB LCCOMB_X9_Y3_N22 1 " "Info: 415: + IC(0.000 ns) + CELL(0.458 ns) = 181.517 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add192~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.322 ns) 182.641 ns myArkanoidVHDL:inst\|Equal65~13 416 COMB LCCOMB_X8_Y3_N24 1 " "Info: 416: + IC(0.802 ns) + CELL(0.322 ns) = 182.641 ns; Loc. = LCCOMB_X8_Y3_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal65~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { myArkanoidVHDL:inst|Add192~52 myArkanoidVHDL:inst|Equal65~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 183.271 ns myArkanoidVHDL:inst\|Equal65~14 417 COMB LCCOMB_X8_Y3_N10 2 " "Info: 417: + IC(0.308 ns) + CELL(0.322 ns) = 183.271 ns; Loc. = LCCOMB_X8_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal65~14'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { myArkanoidVHDL:inst|Equal65~13 myArkanoidVHDL:inst|Equal65~14 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 183.754 ns myArkanoidVHDL:inst\|process_0~1361 418 COMB LCCOMB_X8_Y3_N0 5 " "Info: 418: + IC(0.305 ns) + CELL(0.178 ns) = 183.754 ns; Loc. = LCCOMB_X8_Y3_N0; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~1361'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { myArkanoidVHDL:inst|Equal65~14 myArkanoidVHDL:inst|process_0~1361 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.495 ns) 185.047 ns myArkanoidVHDL:inst\|Add193~1 419 COMB LCCOMB_X11_Y4_N0 2 " "Info: 419: + IC(0.798 ns) + CELL(0.495 ns) = 185.047 ns; Loc. = LCCOMB_X11_Y4_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.127 ns myArkanoidVHDL:inst\|Add193~3 420 COMB LCCOMB_X11_Y4_N2 2 " "Info: 420: + IC(0.000 ns) + CELL(0.080 ns) = 185.127 ns; Loc. = LCCOMB_X11_Y4_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.207 ns myArkanoidVHDL:inst\|Add193~5 421 COMB LCCOMB_X11_Y4_N4 2 " "Info: 421: + IC(0.000 ns) + CELL(0.080 ns) = 185.207 ns; Loc. = LCCOMB_X11_Y4_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~3 myArkanoidVHDL:inst|Add193~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.287 ns myArkanoidVHDL:inst\|Add193~7 422 COMB LCCOMB_X11_Y4_N6 2 " "Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 185.287 ns; Loc. = LCCOMB_X11_Y4_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~5 myArkanoidVHDL:inst|Add193~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.367 ns myArkanoidVHDL:inst\|Add193~9 423 COMB LCCOMB_X11_Y4_N8 2 " "Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 185.367 ns; Loc. = LCCOMB_X11_Y4_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~7 myArkanoidVHDL:inst|Add193~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.447 ns myArkanoidVHDL:inst\|Add193~11 424 COMB LCCOMB_X11_Y4_N10 2 " "Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 185.447 ns; Loc. = LCCOMB_X11_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~9 myArkanoidVHDL:inst|Add193~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.527 ns myArkanoidVHDL:inst\|Add193~13 425 COMB LCCOMB_X11_Y4_N12 2 " "Info: 425: + IC(0.000 ns) + CELL(0.080 ns) = 185.527 ns; Loc. = LCCOMB_X11_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~11 myArkanoidVHDL:inst|Add193~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 185.701 ns myArkanoidVHDL:inst\|Add193~15 426 COMB LCCOMB_X11_Y4_N14 2 " "Info: 426: + IC(0.000 ns) + CELL(0.174 ns) = 185.701 ns; Loc. = LCCOMB_X11_Y4_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add193~13 myArkanoidVHDL:inst|Add193~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.781 ns myArkanoidVHDL:inst\|Add193~17 427 COMB LCCOMB_X11_Y4_N16 2 " "Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 185.781 ns; Loc. = LCCOMB_X11_Y4_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~15 myArkanoidVHDL:inst|Add193~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.861 ns myArkanoidVHDL:inst\|Add193~19 428 COMB LCCOMB_X11_Y4_N18 2 " "Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 185.861 ns; Loc. = LCCOMB_X11_Y4_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~17 myArkanoidVHDL:inst|Add193~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 185.941 ns myArkanoidVHDL:inst\|Add193~21 429 COMB LCCOMB_X11_Y4_N20 2 " "Info: 429: + IC(0.000 ns) + CELL(0.080 ns) = 185.941 ns; Loc. = LCCOMB_X11_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~19 myArkanoidVHDL:inst|Add193~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.021 ns myArkanoidVHDL:inst\|Add193~23 430 COMB LCCOMB_X11_Y4_N22 2 " "Info: 430: + IC(0.000 ns) + CELL(0.080 ns) = 186.021 ns; Loc. = LCCOMB_X11_Y4_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~21 myArkanoidVHDL:inst|Add193~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.101 ns myArkanoidVHDL:inst\|Add193~25 431 COMB LCCOMB_X11_Y4_N24 2 " "Info: 431: + IC(0.000 ns) + CELL(0.080 ns) = 186.101 ns; Loc. = LCCOMB_X11_Y4_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~23 myArkanoidVHDL:inst|Add193~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.181 ns myArkanoidVHDL:inst\|Add193~27 432 COMB LCCOMB_X11_Y4_N26 2 " "Info: 432: + IC(0.000 ns) + CELL(0.080 ns) = 186.181 ns; Loc. = LCCOMB_X11_Y4_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~25 myArkanoidVHDL:inst|Add193~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 186.261 ns myArkanoidVHDL:inst\|Add193~29 433 COMB LCCOMB_X11_Y4_N28 2 " "Info: 433: + IC(0.000 ns) + CELL(0.080 ns) = 186.261 ns; Loc. = LCCOMB_X11_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~27 myArkanoidVHDL:inst|Add193~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 186.719 ns myArkanoidVHDL:inst\|Add193~30 434 COMB LCCOMB_X11_Y4_N30 4 " "Info: 434: + IC(0.000 ns) + CELL(0.458 ns) = 186.719 ns; Loc. = LCCOMB_X11_Y4_N30; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add193~30'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add193~29 myArkanoidVHDL:inst|Add193~30 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.609 ns) 188.227 ns myArkanoidVHDL:inst\|Add195~29 435 COMB LCCOMB_X11_Y2_N30 2 " "Info: 435: + IC(0.899 ns) + CELL(0.609 ns) = 188.227 ns; Loc. = LCCOMB_X11_Y2_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { myArkanoidVHDL:inst|Add193~30 myArkanoidVHDL:inst|Add195~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.307 ns myArkanoidVHDL:inst\|Add195~31 436 COMB LCCOMB_X11_Y1_N0 2 " "Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 188.307 ns; Loc. = LCCOMB_X11_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.387 ns myArkanoidVHDL:inst\|Add195~33 437 COMB LCCOMB_X11_Y1_N2 2 " "Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 188.387 ns; Loc. = LCCOMB_X11_Y1_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.467 ns myArkanoidVHDL:inst\|Add195~35 438 COMB LCCOMB_X11_Y1_N4 2 " "Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 188.467 ns; Loc. = LCCOMB_X11_Y1_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.547 ns myArkanoidVHDL:inst\|Add195~37 439 COMB LCCOMB_X11_Y1_N6 2 " "Info: 439: + IC(0.000 ns) + CELL(0.080 ns) = 188.547 ns; Loc. = LCCOMB_X11_Y1_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.627 ns myArkanoidVHDL:inst\|Add195~39 440 COMB LCCOMB_X11_Y1_N8 2 " "Info: 440: + IC(0.000 ns) + CELL(0.080 ns) = 188.627 ns; Loc. = LCCOMB_X11_Y1_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.707 ns myArkanoidVHDL:inst\|Add195~41 441 COMB LCCOMB_X11_Y1_N10 2 " "Info: 441: + IC(0.000 ns) + CELL(0.080 ns) = 188.707 ns; Loc. = LCCOMB_X11_Y1_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 188.787 ns myArkanoidVHDL:inst\|Add195~43 442 COMB LCCOMB_X11_Y1_N12 2 " "Info: 442: + IC(0.000 ns) + CELL(0.080 ns) = 188.787 ns; Loc. = LCCOMB_X11_Y1_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 188.961 ns myArkanoidVHDL:inst\|Add195~45 443 COMB LCCOMB_X11_Y1_N14 2 " "Info: 443: + IC(0.000 ns) + CELL(0.174 ns) = 188.961 ns; Loc. = LCCOMB_X11_Y1_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.041 ns myArkanoidVHDL:inst\|Add195~47 444 COMB LCCOMB_X11_Y1_N16 2 " "Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 189.041 ns; Loc. = LCCOMB_X11_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.121 ns myArkanoidVHDL:inst\|Add195~49 445 COMB LCCOMB_X11_Y1_N18 2 " "Info: 445: + IC(0.000 ns) + CELL(0.080 ns) = 189.121 ns; Loc. = LCCOMB_X11_Y1_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.201 ns myArkanoidVHDL:inst\|Add195~51 446 COMB LCCOMB_X11_Y1_N20 2 " "Info: 446: + IC(0.000 ns) + CELL(0.080 ns) = 189.201 ns; Loc. = LCCOMB_X11_Y1_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.281 ns myArkanoidVHDL:inst\|Add195~53 447 COMB LCCOMB_X11_Y1_N22 2 " "Info: 447: + IC(0.000 ns) + CELL(0.080 ns) = 189.281 ns; Loc. = LCCOMB_X11_Y1_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 189.739 ns myArkanoidVHDL:inst\|Add195~54 448 COMB LCCOMB_X11_Y1_N24 1 " "Info: 448: + IC(0.000 ns) + CELL(0.458 ns) = 189.739 ns; Loc. = LCCOMB_X11_Y1_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add195~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.450 ns) 190.722 ns myArkanoidVHDL:inst\|Equal66~11 449 COMB LCCOMB_X12_Y1_N14 1 " "Info: 449: + IC(0.533 ns) + CELL(0.450 ns) = 190.722 ns; Loc. = LCCOMB_X12_Y1_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal66~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { myArkanoidVHDL:inst|Add195~54 myArkanoidVHDL:inst|Equal66~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 191.346 ns myArkanoidVHDL:inst\|Equal66~12 450 COMB LCCOMB_X12_Y1_N0 2 " "Info: 450: + IC(0.302 ns) + CELL(0.322 ns) = 191.346 ns; Loc. = LCCOMB_X12_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal66~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { myArkanoidVHDL:inst|Equal66~11 myArkanoidVHDL:inst|Equal66~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.491 ns) 192.144 ns myArkanoidVHDL:inst\|process_0~5472 451 COMB LCCOMB_X12_Y1_N10 3 " "Info: 451: + IC(0.307 ns) + CELL(0.491 ns) = 192.144 ns; Loc. = LCCOMB_X12_Y1_N10; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5472'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { myArkanoidVHDL:inst|Equal66~12 myArkanoidVHDL:inst|process_0~5472 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.517 ns) 193.506 ns myArkanoidVHDL:inst\|Add196~1 452 COMB LCCOMB_X12_Y3_N0 2 " "Info: 452: + IC(0.845 ns) + CELL(0.517 ns) = 193.506 ns; Loc. = LCCOMB_X12_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.586 ns myArkanoidVHDL:inst\|Add196~3 453 COMB LCCOMB_X12_Y3_N2 2 " "Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 193.586 ns; Loc. = LCCOMB_X12_Y3_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.666 ns myArkanoidVHDL:inst\|Add196~5 454 COMB LCCOMB_X12_Y3_N4 2 " "Info: 454: + IC(0.000 ns) + CELL(0.080 ns) = 193.666 ns; Loc. = LCCOMB_X12_Y3_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add196~3 myArkanoidVHDL:inst|Add196~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.746 ns myArkanoidVHDL:inst\|Add196~7 455 COMB LCCOMB_X12_Y3_N6 2 " "Info: 455: + IC(0.000 ns) + CELL(0.080 ns) = 193.746 ns; Loc. = LCCOMB_X12_Y3_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add196~5 myArkanoidVHDL:inst|Add196~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 194.204 ns myArkanoidVHDL:inst\|Add196~8 456 COMB LCCOMB_X12_Y3_N8 4 " "Info: 456: + IC(0.000 ns) + CELL(0.458 ns) = 194.204 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add196~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add196~7 myArkanoidVHDL:inst|Add196~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.517 ns) 195.285 ns myArkanoidVHDL:inst\|Add198~7 457 COMB LCCOMB_X13_Y3_N8 2 " "Info: 457: + IC(0.564 ns) + CELL(0.517 ns) = 195.285 ns; Loc. = LCCOMB_X13_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { myArkanoidVHDL:inst|Add196~8 myArkanoidVHDL:inst|Add198~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.365 ns myArkanoidVHDL:inst\|Add198~9 458 COMB LCCOMB_X13_Y3_N10 2 " "Info: 458: + IC(0.000 ns) + CELL(0.080 ns) = 195.365 ns; Loc. = LCCOMB_X13_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.445 ns myArkanoidVHDL:inst\|Add198~11 459 COMB LCCOMB_X13_Y3_N12 2 " "Info: 459: + IC(0.000 ns) + CELL(0.080 ns) = 195.445 ns; Loc. = LCCOMB_X13_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 195.619 ns myArkanoidVHDL:inst\|Add198~13 460 COMB LCCOMB_X13_Y3_N14 2 " "Info: 460: + IC(0.000 ns) + CELL(0.174 ns) = 195.619 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.699 ns myArkanoidVHDL:inst\|Add198~15 461 COMB LCCOMB_X13_Y3_N16 2 " "Info: 461: + IC(0.000 ns) + CELL(0.080 ns) = 195.699 ns; Loc. = LCCOMB_X13_Y3_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.779 ns myArkanoidVHDL:inst\|Add198~17 462 COMB LCCOMB_X13_Y3_N18 2 " "Info: 462: + IC(0.000 ns) + CELL(0.080 ns) = 195.779 ns; Loc. = LCCOMB_X13_Y3_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.859 ns myArkanoidVHDL:inst\|Add198~19 463 COMB LCCOMB_X13_Y3_N20 2 " "Info: 463: + IC(0.000 ns) + CELL(0.080 ns) = 195.859 ns; Loc. = LCCOMB_X13_Y3_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 195.939 ns myArkanoidVHDL:inst\|Add198~21 464 COMB LCCOMB_X13_Y3_N22 2 " "Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 195.939 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.019 ns myArkanoidVHDL:inst\|Add198~23 465 COMB LCCOMB_X13_Y3_N24 2 " "Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 196.019 ns; Loc. = LCCOMB_X13_Y3_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.099 ns myArkanoidVHDL:inst\|Add198~25 466 COMB LCCOMB_X13_Y3_N26 2 " "Info: 466: + IC(0.000 ns) + CELL(0.080 ns) = 196.099 ns; Loc. = LCCOMB_X13_Y3_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.179 ns myArkanoidVHDL:inst\|Add198~27 467 COMB LCCOMB_X13_Y3_N28 2 " "Info: 467: + IC(0.000 ns) + CELL(0.080 ns) = 196.179 ns; Loc. = LCCOMB_X13_Y3_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 196.340 ns myArkanoidVHDL:inst\|Add198~29 468 COMB LCCOMB_X13_Y3_N30 2 " "Info: 468: + IC(0.000 ns) + CELL(0.161 ns) = 196.340 ns; Loc. = LCCOMB_X13_Y3_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.420 ns myArkanoidVHDL:inst\|Add198~31 469 COMB LCCOMB_X13_Y2_N0 2 " "Info: 469: + IC(0.000 ns) + CELL(0.080 ns) = 196.420 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.500 ns myArkanoidVHDL:inst\|Add198~33 470 COMB LCCOMB_X13_Y2_N2 2 " "Info: 470: + IC(0.000 ns) + CELL(0.080 ns) = 196.500 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.580 ns myArkanoidVHDL:inst\|Add198~35 471 COMB LCCOMB_X13_Y2_N4 2 " "Info: 471: + IC(0.000 ns) + CELL(0.080 ns) = 196.580 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.660 ns myArkanoidVHDL:inst\|Add198~37 472 COMB LCCOMB_X13_Y2_N6 2 " "Info: 472: + IC(0.000 ns) + CELL(0.080 ns) = 196.660 ns; Loc. = LCCOMB_X13_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.740 ns myArkanoidVHDL:inst\|Add198~39 473 COMB LCCOMB_X13_Y2_N8 2 " "Info: 473: + IC(0.000 ns) + CELL(0.080 ns) = 196.740 ns; Loc. = LCCOMB_X13_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.820 ns myArkanoidVHDL:inst\|Add198~41 474 COMB LCCOMB_X13_Y2_N10 2 " "Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 196.820 ns; Loc. = LCCOMB_X13_Y2_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 196.900 ns myArkanoidVHDL:inst\|Add198~43 475 COMB LCCOMB_X13_Y2_N12 2 " "Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 196.900 ns; Loc. = LCCOMB_X13_Y2_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 197.074 ns myArkanoidVHDL:inst\|Add198~45 476 COMB LCCOMB_X13_Y2_N14 2 " "Info: 476: + IC(0.000 ns) + CELL(0.174 ns) = 197.074 ns; Loc. = LCCOMB_X13_Y2_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.154 ns myArkanoidVHDL:inst\|Add198~47 477 COMB LCCOMB_X13_Y2_N16 2 " "Info: 477: + IC(0.000 ns) + CELL(0.080 ns) = 197.154 ns; Loc. = LCCOMB_X13_Y2_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.234 ns myArkanoidVHDL:inst\|Add198~49 478 COMB LCCOMB_X13_Y2_N18 2 " "Info: 478: + IC(0.000 ns) + CELL(0.080 ns) = 197.234 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 197.314 ns myArkanoidVHDL:inst\|Add198~51 479 COMB LCCOMB_X13_Y2_N20 2 " "Info: 479: + IC(0.000 ns) + CELL(0.080 ns) = 197.314 ns; Loc. = LCCOMB_X13_Y2_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 197.772 ns myArkanoidVHDL:inst\|Add198~52 480 COMB LCCOMB_X13_Y2_N22 1 " "Info: 480: + IC(0.000 ns) + CELL(0.458 ns) = 197.772 ns; Loc. = LCCOMB_X13_Y2_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add198~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.322 ns) 199.543 ns myArkanoidVHDL:inst\|Equal67~12 481 COMB LCCOMB_X14_Y3_N26 1 " "Info: 481: + IC(1.449 ns) + CELL(0.322 ns) = 199.543 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal67~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { myArkanoidVHDL:inst|Add198~52 myArkanoidVHDL:inst|Equal67~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.516 ns) 200.360 ns myArkanoidVHDL:inst\|Equal67~13 482 COMB LCCOMB_X14_Y3_N0 2 " "Info: 482: + IC(0.301 ns) + CELL(0.516 ns) = 200.360 ns; Loc. = LCCOMB_X14_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal67~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { myArkanoidVHDL:inst|Equal67~12 myArkanoidVHDL:inst|Equal67~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.491 ns) 201.161 ns myArkanoidVHDL:inst\|process_0~5484 483 COMB LCCOMB_X14_Y3_N22 3 " "Info: 483: + IC(0.310 ns) + CELL(0.491 ns) = 201.161 ns; Loc. = LCCOMB_X14_Y3_N22; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5484'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { myArkanoidVHDL:inst|Equal67~13 myArkanoidVHDL:inst|process_0~5484 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.495 ns) 203.415 ns myArkanoidVHDL:inst\|Add199~1 484 COMB LCCOMB_X31_Y4_N0 2 " "Info: 484: + IC(1.759 ns) + CELL(0.495 ns) = 203.415 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 203.495 ns myArkanoidVHDL:inst\|Add199~3 485 COMB LCCOMB_X31_Y4_N2 2 " "Info: 485: + IC(0.000 ns) + CELL(0.080 ns) = 203.495 ns; Loc. = LCCOMB_X31_Y4_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 203.575 ns myArkanoidVHDL:inst\|Add199~5 486 COMB LCCOMB_X31_Y4_N4 2 " "Info: 486: + IC(0.000 ns) + CELL(0.080 ns) = 203.575 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~3 myArkanoidVHDL:inst|Add199~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 203.655 ns myArkanoidVHDL:inst\|Add199~7 487 COMB LCCOMB_X31_Y4_N6 2 " "Info: 487: + IC(0.000 ns) + CELL(0.080 ns) = 203.655 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~5 myArkanoidVHDL:inst|Add199~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 203.735 ns myArkanoidVHDL:inst\|Add199~9 488 COMB LCCOMB_X31_Y4_N8 2 " "Info: 488: + IC(0.000 ns) + CELL(0.080 ns) = 203.735 ns; Loc. = LCCOMB_X31_Y4_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~7 myArkanoidVHDL:inst|Add199~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 203.815 ns myArkanoidVHDL:inst\|Add199~11 489 COMB LCCOMB_X31_Y4_N10 2 " "Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 203.815 ns; Loc. = LCCOMB_X31_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~9 myArkanoidVHDL:inst|Add199~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 203.895 ns myArkanoidVHDL:inst\|Add199~13 490 COMB LCCOMB_X31_Y4_N12 2 " "Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 203.895 ns; Loc. = LCCOMB_X31_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~11 myArkanoidVHDL:inst|Add199~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 204.069 ns myArkanoidVHDL:inst\|Add199~15 491 COMB LCCOMB_X31_Y4_N14 2 " "Info: 491: + IC(0.000 ns) + CELL(0.174 ns) = 204.069 ns; Loc. = LCCOMB_X31_Y4_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add199~13 myArkanoidVHDL:inst|Add199~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.149 ns myArkanoidVHDL:inst\|Add199~17 492 COMB LCCOMB_X31_Y4_N16 2 " "Info: 492: + IC(0.000 ns) + CELL(0.080 ns) = 204.149 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~15 myArkanoidVHDL:inst|Add199~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 204.229 ns myArkanoidVHDL:inst\|Add199~19 493 COMB LCCOMB_X31_Y4_N18 2 " "Info: 493: + IC(0.000 ns) + CELL(0.080 ns) = 204.229 ns; Loc. = LCCOMB_X31_Y4_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~17 myArkanoidVHDL:inst|Add199~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 204.687 ns myArkanoidVHDL:inst\|Add199~20 494 COMB LCCOMB_X31_Y4_N20 4 " "Info: 494: + IC(0.000 ns) + CELL(0.458 ns) = 204.687 ns; Loc. = LCCOMB_X31_Y4_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add199~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add199~19 myArkanoidVHDL:inst|Add199~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.495 ns) 206.010 ns myArkanoidVHDL:inst\|Add201~19 495 COMB LCCOMB_X30_Y4_N20 2 " "Info: 495: + IC(0.828 ns) + CELL(0.495 ns) = 206.010 ns; Loc. = LCCOMB_X30_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { myArkanoidVHDL:inst|Add199~20 myArkanoidVHDL:inst|Add201~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.090 ns myArkanoidVHDL:inst\|Add201~21 496 COMB LCCOMB_X30_Y4_N22 2 " "Info: 496: + IC(0.000 ns) + CELL(0.080 ns) = 206.090 ns; Loc. = LCCOMB_X30_Y4_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.170 ns myArkanoidVHDL:inst\|Add201~23 497 COMB LCCOMB_X30_Y4_N24 2 " "Info: 497: + IC(0.000 ns) + CELL(0.080 ns) = 206.170 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.250 ns myArkanoidVHDL:inst\|Add201~25 498 COMB LCCOMB_X30_Y4_N26 2 " "Info: 498: + IC(0.000 ns) + CELL(0.080 ns) = 206.250 ns; Loc. = LCCOMB_X30_Y4_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.330 ns myArkanoidVHDL:inst\|Add201~27 499 COMB LCCOMB_X30_Y4_N28 2 " "Info: 499: + IC(0.000 ns) + CELL(0.080 ns) = 206.330 ns; Loc. = LCCOMB_X30_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 206.491 ns myArkanoidVHDL:inst\|Add201~29 500 COMB LCCOMB_X30_Y4_N30 2 " "Info: 500: + IC(0.000 ns) + CELL(0.161 ns) = 206.491 ns; Loc. = LCCOMB_X30_Y4_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.571 ns myArkanoidVHDL:inst\|Add201~31 501 COMB LCCOMB_X30_Y3_N0 2 " "Info: 501: + IC(0.000 ns) + CELL(0.080 ns) = 206.571 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.651 ns myArkanoidVHDL:inst\|Add201~33 502 COMB LCCOMB_X30_Y3_N2 2 " "Info: 502: + IC(0.000 ns) + CELL(0.080 ns) = 206.651 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.731 ns myArkanoidVHDL:inst\|Add201~35 503 COMB LCCOMB_X30_Y3_N4 2 " "Info: 503: + IC(0.000 ns) + CELL(0.080 ns) = 206.731 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.811 ns myArkanoidVHDL:inst\|Add201~37 504 COMB LCCOMB_X30_Y3_N6 2 " "Info: 504: + IC(0.000 ns) + CELL(0.080 ns) = 206.811 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.891 ns myArkanoidVHDL:inst\|Add201~39 505 COMB LCCOMB_X30_Y3_N8 2 " "Info: 505: + IC(0.000 ns) + CELL(0.080 ns) = 206.891 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 206.971 ns myArkanoidVHDL:inst\|Add201~41 506 COMB LCCOMB_X30_Y3_N10 2 " "Info: 506: + IC(0.000 ns) + CELL(0.080 ns) = 206.971 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 207.051 ns myArkanoidVHDL:inst\|Add201~43 507 COMB LCCOMB_X30_Y3_N12 2 " "Info: 507: + IC(0.000 ns) + CELL(0.080 ns) = 207.051 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 207.509 ns myArkanoidVHDL:inst\|Add201~44 508 COMB LCCOMB_X30_Y3_N14 1 " "Info: 508: + IC(0.000 ns) + CELL(0.458 ns) = 207.509 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add201~44'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~44 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.177 ns) 210.080 ns myArkanoidVHDL:inst\|Equal68~8 509 COMB LCCOMB_X29_Y4_N30 1 " "Info: 509: + IC(2.394 ns) + CELL(0.177 ns) = 210.080 ns; Loc. = LCCOMB_X29_Y4_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal68~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { myArkanoidVHDL:inst|Add201~44 myArkanoidVHDL:inst|Equal68~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 210.552 ns myArkanoidVHDL:inst\|Equal68~9 510 COMB LCCOMB_X29_Y4_N28 2 " "Info: 510: + IC(0.294 ns) + CELL(0.178 ns) = 210.552 ns; Loc. = LCCOMB_X29_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal68~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|Equal68~8 myArkanoidVHDL:inst|Equal68~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 211.346 ns myArkanoidVHDL:inst\|process_0~1367 511 COMB LCCOMB_X29_Y4_N4 6 " "Info: 511: + IC(0.303 ns) + CELL(0.491 ns) = 211.346 ns; Loc. = LCCOMB_X29_Y4_N4; Fanout = 6; COMB Node = 'myArkanoidVHDL:inst\|process_0~1367'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { myArkanoidVHDL:inst|Equal68~9 myArkanoidVHDL:inst|process_0~1367 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.495 ns) 212.723 ns myArkanoidVHDL:inst\|Add202~1 512 COMB LCCOMB_X30_Y2_N0 2 " "Info: 512: + IC(0.882 ns) + CELL(0.495 ns) = 212.723 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.803 ns myArkanoidVHDL:inst\|Add202~3 513 COMB LCCOMB_X30_Y2_N2 2 " "Info: 513: + IC(0.000 ns) + CELL(0.080 ns) = 212.803 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.883 ns myArkanoidVHDL:inst\|Add202~5 514 COMB LCCOMB_X30_Y2_N4 2 " "Info: 514: + IC(0.000 ns) + CELL(0.080 ns) = 212.883 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~3 myArkanoidVHDL:inst|Add202~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 212.963 ns myArkanoidVHDL:inst\|Add202~7 515 COMB LCCOMB_X30_Y2_N6 2 " "Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 212.963 ns; Loc. = LCCOMB_X30_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~5 myArkanoidVHDL:inst|Add202~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.043 ns myArkanoidVHDL:inst\|Add202~9 516 COMB LCCOMB_X30_Y2_N8 2 " "Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 213.043 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~7 myArkanoidVHDL:inst|Add202~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.123 ns myArkanoidVHDL:inst\|Add202~11 517 COMB LCCOMB_X30_Y2_N10 2 " "Info: 517: + IC(0.000 ns) + CELL(0.080 ns) = 213.123 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~9 myArkanoidVHDL:inst|Add202~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.203 ns myArkanoidVHDL:inst\|Add202~13 518 COMB LCCOMB_X30_Y2_N12 2 " "Info: 518: + IC(0.000 ns) + CELL(0.080 ns) = 213.203 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~11 myArkanoidVHDL:inst|Add202~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 213.377 ns myArkanoidVHDL:inst\|Add202~15 519 COMB LCCOMB_X30_Y2_N14 2 " "Info: 519: + IC(0.000 ns) + CELL(0.174 ns) = 213.377 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add202~13 myArkanoidVHDL:inst|Add202~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.457 ns myArkanoidVHDL:inst\|Add202~17 520 COMB LCCOMB_X30_Y2_N16 2 " "Info: 520: + IC(0.000 ns) + CELL(0.080 ns) = 213.457 ns; Loc. = LCCOMB_X30_Y2_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~15 myArkanoidVHDL:inst|Add202~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.537 ns myArkanoidVHDL:inst\|Add202~19 521 COMB LCCOMB_X30_Y2_N18 2 " "Info: 521: + IC(0.000 ns) + CELL(0.080 ns) = 213.537 ns; Loc. = LCCOMB_X30_Y2_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~17 myArkanoidVHDL:inst|Add202~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.617 ns myArkanoidVHDL:inst\|Add202~21 522 COMB LCCOMB_X30_Y2_N20 2 " "Info: 522: + IC(0.000 ns) + CELL(0.080 ns) = 213.617 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~19 myArkanoidVHDL:inst|Add202~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.697 ns myArkanoidVHDL:inst\|Add202~23 523 COMB LCCOMB_X30_Y2_N22 2 " "Info: 523: + IC(0.000 ns) + CELL(0.080 ns) = 213.697 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~21 myArkanoidVHDL:inst|Add202~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.777 ns myArkanoidVHDL:inst\|Add202~25 524 COMB LCCOMB_X30_Y2_N24 2 " "Info: 524: + IC(0.000 ns) + CELL(0.080 ns) = 213.777 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~23 myArkanoidVHDL:inst|Add202~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.857 ns myArkanoidVHDL:inst\|Add202~27 525 COMB LCCOMB_X30_Y2_N26 2 " "Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 213.857 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~25 myArkanoidVHDL:inst|Add202~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 213.937 ns myArkanoidVHDL:inst\|Add202~29 526 COMB LCCOMB_X30_Y2_N28 2 " "Info: 526: + IC(0.000 ns) + CELL(0.080 ns) = 213.937 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~27 myArkanoidVHDL:inst|Add202~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 214.098 ns myArkanoidVHDL:inst\|Add202~31 527 COMB LCCOMB_X30_Y2_N30 2 " "Info: 527: + IC(0.000 ns) + CELL(0.161 ns) = 214.098 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add202~29 myArkanoidVHDL:inst|Add202~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.178 ns myArkanoidVHDL:inst\|Add202~33 528 COMB LCCOMB_X30_Y1_N0 2 " "Info: 528: + IC(0.000 ns) + CELL(0.080 ns) = 214.178 ns; Loc. = LCCOMB_X30_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~31 myArkanoidVHDL:inst|Add202~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.258 ns myArkanoidVHDL:inst\|Add202~35 529 COMB LCCOMB_X30_Y1_N2 2 " "Info: 529: + IC(0.000 ns) + CELL(0.080 ns) = 214.258 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~33 myArkanoidVHDL:inst|Add202~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.338 ns myArkanoidVHDL:inst\|Add202~37 530 COMB LCCOMB_X30_Y1_N4 2 " "Info: 530: + IC(0.000 ns) + CELL(0.080 ns) = 214.338 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~35 myArkanoidVHDL:inst|Add202~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.418 ns myArkanoidVHDL:inst\|Add202~39 531 COMB LCCOMB_X30_Y1_N6 2 " "Info: 531: + IC(0.000 ns) + CELL(0.080 ns) = 214.418 ns; Loc. = LCCOMB_X30_Y1_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~37 myArkanoidVHDL:inst|Add202~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.498 ns myArkanoidVHDL:inst\|Add202~41 532 COMB LCCOMB_X30_Y1_N8 2 " "Info: 532: + IC(0.000 ns) + CELL(0.080 ns) = 214.498 ns; Loc. = LCCOMB_X30_Y1_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~39 myArkanoidVHDL:inst|Add202~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.578 ns myArkanoidVHDL:inst\|Add202~43 533 COMB LCCOMB_X30_Y1_N10 2 " "Info: 533: + IC(0.000 ns) + CELL(0.080 ns) = 214.578 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~41 myArkanoidVHDL:inst|Add202~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.658 ns myArkanoidVHDL:inst\|Add202~45 534 COMB LCCOMB_X30_Y1_N12 2 " "Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 214.658 ns; Loc. = LCCOMB_X30_Y1_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~43 myArkanoidVHDL:inst|Add202~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 214.832 ns myArkanoidVHDL:inst\|Add202~47 535 COMB LCCOMB_X30_Y1_N14 2 " "Info: 535: + IC(0.000 ns) + CELL(0.174 ns) = 214.832 ns; Loc. = LCCOMB_X30_Y1_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add202~45 myArkanoidVHDL:inst|Add202~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.912 ns myArkanoidVHDL:inst\|Add202~49 536 COMB LCCOMB_X30_Y1_N16 2 " "Info: 536: + IC(0.000 ns) + CELL(0.080 ns) = 214.912 ns; Loc. = LCCOMB_X30_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~47 myArkanoidVHDL:inst|Add202~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 214.992 ns myArkanoidVHDL:inst\|Add202~51 537 COMB LCCOMB_X30_Y1_N18 2 " "Info: 537: + IC(0.000 ns) + CELL(0.080 ns) = 214.992 ns; Loc. = LCCOMB_X30_Y1_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~49 myArkanoidVHDL:inst|Add202~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 215.072 ns myArkanoidVHDL:inst\|Add202~53 538 COMB LCCOMB_X30_Y1_N20 2 " "Info: 538: + IC(0.000 ns) + CELL(0.080 ns) = 215.072 ns; Loc. = LCCOMB_X30_Y1_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~51 myArkanoidVHDL:inst|Add202~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 215.530 ns myArkanoidVHDL:inst\|Add202~54 539 COMB LCCOMB_X30_Y1_N22 4 " "Info: 539: + IC(0.000 ns) + CELL(0.458 ns) = 215.530 ns; Loc. = LCCOMB_X30_Y1_N22; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add202~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add202~53 myArkanoidVHDL:inst|Add202~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.495 ns) 216.844 ns myArkanoidVHDL:inst\|Add204~53 540 COMB LCCOMB_X29_Y1_N22 2 " "Info: 540: + IC(0.819 ns) + CELL(0.495 ns) = 216.844 ns; Loc. = LCCOMB_X29_Y1_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { myArkanoidVHDL:inst|Add202~54 myArkanoidVHDL:inst|Add204~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 216.924 ns myArkanoidVHDL:inst\|Add204~55 541 COMB LCCOMB_X29_Y1_N24 2 " "Info: 541: + IC(0.000 ns) + CELL(0.080 ns) = 216.924 ns; Loc. = LCCOMB_X29_Y1_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.004 ns myArkanoidVHDL:inst\|Add204~57 542 COMB LCCOMB_X29_Y1_N26 2 " "Info: 542: + IC(0.000 ns) + CELL(0.080 ns) = 217.004 ns; Loc. = LCCOMB_X29_Y1_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.084 ns myArkanoidVHDL:inst\|Add204~59 543 COMB LCCOMB_X29_Y1_N28 1 " "Info: 543: + IC(0.000 ns) + CELL(0.080 ns) = 217.084 ns; Loc. = LCCOMB_X29_Y1_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add204~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 217.542 ns myArkanoidVHDL:inst\|Add204~60 544 COMB LCCOMB_X29_Y1_N30 1 " "Info: 544: + IC(0.000 ns) + CELL(0.458 ns) = 217.542 ns; Loc. = LCCOMB_X29_Y1_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add204~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.322 ns) 218.764 ns myArkanoidVHDL:inst\|Equal69~2 545 COMB LCCOMB_X29_Y3_N28 2 " "Info: 545: + IC(0.900 ns) + CELL(0.322 ns) = 218.764 ns; Loc. = LCCOMB_X29_Y3_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal69~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 219.243 ns myArkanoidVHDL:inst\|Equal69~13 546 COMB LCCOMB_X29_Y3_N26 1 " "Info: 546: + IC(0.301 ns) + CELL(0.178 ns) = 219.243 ns; Loc. = LCCOMB_X29_Y3_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal69~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 220.037 ns myArkanoidVHDL:inst\|process_0~1369 547 COMB LCCOMB_X29_Y3_N16 5 " "Info: 547: + IC(0.303 ns) + CELL(0.491 ns) = 220.037 ns; Loc. = LCCOMB_X29_Y3_N16; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~1369'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.517 ns) 221.386 ns myArkanoidVHDL:inst\|Add205~1 548 COMB LCCOMB_X31_Y2_N0 2 " "Info: 548: + IC(0.832 ns) + CELL(0.517 ns) = 221.386 ns; Loc. = LCCOMB_X31_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.466 ns myArkanoidVHDL:inst\|Add205~3 549 COMB LCCOMB_X31_Y2_N2 2 " "Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 221.466 ns; Loc. = LCCOMB_X31_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.546 ns myArkanoidVHDL:inst\|Add205~5 550 COMB LCCOMB_X31_Y2_N4 2 " "Info: 550: + IC(0.000 ns) + CELL(0.080 ns) = 221.546 ns; Loc. = LCCOMB_X31_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~3 myArkanoidVHDL:inst|Add205~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.626 ns myArkanoidVHDL:inst\|Add205~7 551 COMB LCCOMB_X31_Y2_N6 2 " "Info: 551: + IC(0.000 ns) + CELL(0.080 ns) = 221.626 ns; Loc. = LCCOMB_X31_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~5 myArkanoidVHDL:inst|Add205~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.706 ns myArkanoidVHDL:inst\|Add205~9 552 COMB LCCOMB_X31_Y2_N8 2 " "Info: 552: + IC(0.000 ns) + CELL(0.080 ns) = 221.706 ns; Loc. = LCCOMB_X31_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~7 myArkanoidVHDL:inst|Add205~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.786 ns myArkanoidVHDL:inst\|Add205~11 553 COMB LCCOMB_X31_Y2_N10 2 " "Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 221.786 ns; Loc. = LCCOMB_X31_Y2_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~9 myArkanoidVHDL:inst|Add205~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.866 ns myArkanoidVHDL:inst\|Add205~13 554 COMB LCCOMB_X31_Y2_N12 2 " "Info: 554: + IC(0.000 ns) + CELL(0.080 ns) = 221.866 ns; Loc. = LCCOMB_X31_Y2_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~11 myArkanoidVHDL:inst|Add205~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 222.040 ns myArkanoidVHDL:inst\|Add205~15 555 COMB LCCOMB_X31_Y2_N14 2 " "Info: 555: + IC(0.000 ns) + CELL(0.174 ns) = 222.040 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add205~13 myArkanoidVHDL:inst|Add205~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.120 ns myArkanoidVHDL:inst\|Add205~17 556 COMB LCCOMB_X31_Y2_N16 2 " "Info: 556: + IC(0.000 ns) + CELL(0.080 ns) = 222.120 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~15 myArkanoidVHDL:inst|Add205~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.200 ns myArkanoidVHDL:inst\|Add205~19 557 COMB LCCOMB_X31_Y2_N18 2 " "Info: 557: + IC(0.000 ns) + CELL(0.080 ns) = 222.200 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~17 myArkanoidVHDL:inst|Add205~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.280 ns myArkanoidVHDL:inst\|Add205~21 558 COMB LCCOMB_X31_Y2_N20 2 " "Info: 558: + IC(0.000 ns) + CELL(0.080 ns) = 222.280 ns; Loc. = LCCOMB_X31_Y2_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~19 myArkanoidVHDL:inst|Add205~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.360 ns myArkanoidVHDL:inst\|Add205~23 559 COMB LCCOMB_X31_Y2_N22 2 " "Info: 559: + IC(0.000 ns) + CELL(0.080 ns) = 222.360 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~21 myArkanoidVHDL:inst|Add205~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.440 ns myArkanoidVHDL:inst\|Add205~25 560 COMB LCCOMB_X31_Y2_N24 2 " "Info: 560: + IC(0.000 ns) + CELL(0.080 ns) = 222.440 ns; Loc. = LCCOMB_X31_Y2_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~23 myArkanoidVHDL:inst|Add205~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.520 ns myArkanoidVHDL:inst\|Add205~27 561 COMB LCCOMB_X31_Y2_N26 2 " "Info: 561: + IC(0.000 ns) + CELL(0.080 ns) = 222.520 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~25 myArkanoidVHDL:inst|Add205~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.600 ns myArkanoidVHDL:inst\|Add205~29 562 COMB LCCOMB_X31_Y2_N28 2 " "Info: 562: + IC(0.000 ns) + CELL(0.080 ns) = 222.600 ns; Loc. = LCCOMB_X31_Y2_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~27 myArkanoidVHDL:inst|Add205~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 222.761 ns myArkanoidVHDL:inst\|Add205~31 563 COMB LCCOMB_X31_Y2_N30 2 " "Info: 563: + IC(0.000 ns) + CELL(0.161 ns) = 222.761 ns; Loc. = LCCOMB_X31_Y2_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add205~29 myArkanoidVHDL:inst|Add205~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.841 ns myArkanoidVHDL:inst\|Add205~33 564 COMB LCCOMB_X31_Y1_N0 2 " "Info: 564: + IC(0.000 ns) + CELL(0.080 ns) = 222.841 ns; Loc. = LCCOMB_X31_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~31 myArkanoidVHDL:inst|Add205~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 222.921 ns myArkanoidVHDL:inst\|Add205~35 565 COMB LCCOMB_X31_Y1_N2 2 " "Info: 565: + IC(0.000 ns) + CELL(0.080 ns) = 222.921 ns; Loc. = LCCOMB_X31_Y1_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~33 myArkanoidVHDL:inst|Add205~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.001 ns myArkanoidVHDL:inst\|Add205~37 566 COMB LCCOMB_X31_Y1_N4 2 " "Info: 566: + IC(0.000 ns) + CELL(0.080 ns) = 223.001 ns; Loc. = LCCOMB_X31_Y1_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~35 myArkanoidVHDL:inst|Add205~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.081 ns myArkanoidVHDL:inst\|Add205~39 567 COMB LCCOMB_X31_Y1_N6 2 " "Info: 567: + IC(0.000 ns) + CELL(0.080 ns) = 223.081 ns; Loc. = LCCOMB_X31_Y1_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~37 myArkanoidVHDL:inst|Add205~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 223.161 ns myArkanoidVHDL:inst\|Add205~41 568 COMB LCCOMB_X31_Y1_N8 2 " "Info: 568: + IC(0.000 ns) + CELL(0.080 ns) = 223.161 ns; Loc. = LCCOMB_X31_Y1_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~39 myArkanoidVHDL:inst|Add205~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 223.619 ns myArkanoidVHDL:inst\|Add205~42 569 COMB LCCOMB_X31_Y1_N10 4 " "Info: 569: + IC(0.000 ns) + CELL(0.458 ns) = 223.619 ns; Loc. = LCCOMB_X31_Y1_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add205~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add205~41 myArkanoidVHDL:inst|Add205~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.517 ns) 224.697 ns myArkanoidVHDL:inst\|Add207~41 570 COMB LCCOMB_X32_Y1_N10 2 " "Info: 570: + IC(0.561 ns) + CELL(0.517 ns) = 224.697 ns; Loc. = LCCOMB_X32_Y1_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { myArkanoidVHDL:inst|Add205~42 myArkanoidVHDL:inst|Add207~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 224.777 ns myArkanoidVHDL:inst\|Add207~43 571 COMB LCCOMB_X32_Y1_N12 2 " "Info: 571: + IC(0.000 ns) + CELL(0.080 ns) = 224.777 ns; Loc. = LCCOMB_X32_Y1_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 224.951 ns myArkanoidVHDL:inst\|Add207~45 572 COMB LCCOMB_X32_Y1_N14 2 " "Info: 572: + IC(0.000 ns) + CELL(0.174 ns) = 224.951 ns; Loc. = LCCOMB_X32_Y1_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 225.031 ns myArkanoidVHDL:inst\|Add207~47 573 COMB LCCOMB_X32_Y1_N16 2 " "Info: 573: + IC(0.000 ns) + CELL(0.080 ns) = 225.031 ns; Loc. = LCCOMB_X32_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 225.111 ns myArkanoidVHDL:inst\|Add207~49 574 COMB LCCOMB_X32_Y1_N18 2 " "Info: 574: + IC(0.000 ns) + CELL(0.080 ns) = 225.111 ns; Loc. = LCCOMB_X32_Y1_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 225.191 ns myArkanoidVHDL:inst\|Add207~51 575 COMB LCCOMB_X32_Y1_N20 2 " "Info: 575: + IC(0.000 ns) + CELL(0.080 ns) = 225.191 ns; Loc. = LCCOMB_X32_Y1_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 225.649 ns myArkanoidVHDL:inst\|Add207~52 576 COMB LCCOMB_X32_Y1_N22 1 " "Info: 576: + IC(0.000 ns) + CELL(0.458 ns) = 225.649 ns; Loc. = LCCOMB_X32_Y1_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add207~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.461 ns) 226.643 ns myArkanoidVHDL:inst\|Equal70~12 577 COMB LCCOMB_X33_Y1_N10 1 " "Info: 577: + IC(0.533 ns) + CELL(0.461 ns) = 226.643 ns; Loc. = LCCOMB_X33_Y1_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal70~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { myArkanoidVHDL:inst|Add207~52 myArkanoidVHDL:inst|Equal70~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 227.503 ns myArkanoidVHDL:inst\|Equal70~13 578 COMB LCCOMB_X33_Y1_N16 2 " "Info: 578: + IC(0.315 ns) + CELL(0.545 ns) = 227.503 ns; Loc. = LCCOMB_X33_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal70~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { myArkanoidVHDL:inst|Equal70~12 myArkanoidVHDL:inst|Equal70~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 228.129 ns myArkanoidVHDL:inst\|process_0~5503 579 COMB LCCOMB_X33_Y1_N20 4 " "Info: 579: + IC(0.304 ns) + CELL(0.322 ns) = 228.129 ns; Loc. = LCCOMB_X33_Y1_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~5503'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|Equal70~13 myArkanoidVHDL:inst|process_0~5503 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.495 ns) 230.387 ns myArkanoidVHDL:inst\|Add208~1 580 COMB LCCOMB_X31_Y16_N0 2 " "Info: 580: + IC(1.763 ns) + CELL(0.495 ns) = 230.387 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.467 ns myArkanoidVHDL:inst\|Add208~3 581 COMB LCCOMB_X31_Y16_N2 2 " "Info: 581: + IC(0.000 ns) + CELL(0.080 ns) = 230.467 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.547 ns myArkanoidVHDL:inst\|Add208~5 582 COMB LCCOMB_X31_Y16_N4 2 " "Info: 582: + IC(0.000 ns) + CELL(0.080 ns) = 230.547 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~3 myArkanoidVHDL:inst|Add208~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.627 ns myArkanoidVHDL:inst\|Add208~7 583 COMB LCCOMB_X31_Y16_N6 2 " "Info: 583: + IC(0.000 ns) + CELL(0.080 ns) = 230.627 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~5 myArkanoidVHDL:inst|Add208~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.707 ns myArkanoidVHDL:inst\|Add208~9 584 COMB LCCOMB_X31_Y16_N8 2 " "Info: 584: + IC(0.000 ns) + CELL(0.080 ns) = 230.707 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~7 myArkanoidVHDL:inst|Add208~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.787 ns myArkanoidVHDL:inst\|Add208~11 585 COMB LCCOMB_X31_Y16_N10 2 " "Info: 585: + IC(0.000 ns) + CELL(0.080 ns) = 230.787 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~9 myArkanoidVHDL:inst|Add208~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 230.867 ns myArkanoidVHDL:inst\|Add208~13 586 COMB LCCOMB_X31_Y16_N12 2 " "Info: 586: + IC(0.000 ns) + CELL(0.080 ns) = 230.867 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~11 myArkanoidVHDL:inst|Add208~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 231.041 ns myArkanoidVHDL:inst\|Add208~15 587 COMB LCCOMB_X31_Y16_N14 2 " "Info: 587: + IC(0.000 ns) + CELL(0.174 ns) = 231.041 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add208~13 myArkanoidVHDL:inst|Add208~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.121 ns myArkanoidVHDL:inst\|Add208~17 588 COMB LCCOMB_X31_Y16_N16 2 " "Info: 588: + IC(0.000 ns) + CELL(0.080 ns) = 231.121 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~15 myArkanoidVHDL:inst|Add208~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.201 ns myArkanoidVHDL:inst\|Add208~19 589 COMB LCCOMB_X31_Y16_N18 2 " "Info: 589: + IC(0.000 ns) + CELL(0.080 ns) = 231.201 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~17 myArkanoidVHDL:inst|Add208~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.281 ns myArkanoidVHDL:inst\|Add208~21 590 COMB LCCOMB_X31_Y16_N20 2 " "Info: 590: + IC(0.000 ns) + CELL(0.080 ns) = 231.281 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~19 myArkanoidVHDL:inst|Add208~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.361 ns myArkanoidVHDL:inst\|Add208~23 591 COMB LCCOMB_X31_Y16_N22 2 " "Info: 591: + IC(0.000 ns) + CELL(0.080 ns) = 231.361 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~21 myArkanoidVHDL:inst|Add208~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.441 ns myArkanoidVHDL:inst\|Add208~25 592 COMB LCCOMB_X31_Y16_N24 2 " "Info: 592: + IC(0.000 ns) + CELL(0.080 ns) = 231.441 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~23 myArkanoidVHDL:inst|Add208~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.521 ns myArkanoidVHDL:inst\|Add208~27 593 COMB LCCOMB_X31_Y16_N26 2 " "Info: 593: + IC(0.000 ns) + CELL(0.080 ns) = 231.521 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~25 myArkanoidVHDL:inst|Add208~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.601 ns myArkanoidVHDL:inst\|Add208~29 594 COMB LCCOMB_X31_Y16_N28 2 " "Info: 594: + IC(0.000 ns) + CELL(0.080 ns) = 231.601 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~27 myArkanoidVHDL:inst|Add208~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 231.762 ns myArkanoidVHDL:inst\|Add208~31 595 COMB LCCOMB_X31_Y16_N30 2 " "Info: 595: + IC(0.000 ns) + CELL(0.161 ns) = 231.762 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add208~29 myArkanoidVHDL:inst|Add208~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.842 ns myArkanoidVHDL:inst\|Add208~33 596 COMB LCCOMB_X31_Y15_N0 2 " "Info: 596: + IC(0.000 ns) + CELL(0.080 ns) = 231.842 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~31 myArkanoidVHDL:inst|Add208~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 231.922 ns myArkanoidVHDL:inst\|Add208~35 597 COMB LCCOMB_X31_Y15_N2 2 " "Info: 597: + IC(0.000 ns) + CELL(0.080 ns) = 231.922 ns; Loc. = LCCOMB_X31_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~33 myArkanoidVHDL:inst|Add208~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.002 ns myArkanoidVHDL:inst\|Add208~37 598 COMB LCCOMB_X31_Y15_N4 2 " "Info: 598: + IC(0.000 ns) + CELL(0.080 ns) = 232.002 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~35 myArkanoidVHDL:inst|Add208~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.082 ns myArkanoidVHDL:inst\|Add208~39 599 COMB LCCOMB_X31_Y15_N6 2 " "Info: 599: + IC(0.000 ns) + CELL(0.080 ns) = 232.082 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~37 myArkanoidVHDL:inst|Add208~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.162 ns myArkanoidVHDL:inst\|Add208~41 600 COMB LCCOMB_X31_Y15_N8 2 " "Info: 600: + IC(0.000 ns) + CELL(0.080 ns) = 232.162 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~39 myArkanoidVHDL:inst|Add208~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.242 ns myArkanoidVHDL:inst\|Add208~43 601 COMB LCCOMB_X31_Y15_N10 2 " "Info: 601: + IC(0.000 ns) + CELL(0.080 ns) = 232.242 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~41 myArkanoidVHDL:inst|Add208~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.322 ns myArkanoidVHDL:inst\|Add208~45 602 COMB LCCOMB_X31_Y15_N12 2 " "Info: 602: + IC(0.000 ns) + CELL(0.080 ns) = 232.322 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~43 myArkanoidVHDL:inst|Add208~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 232.496 ns myArkanoidVHDL:inst\|Add208~47 603 COMB LCCOMB_X31_Y15_N14 2 " "Info: 603: + IC(0.000 ns) + CELL(0.174 ns) = 232.496 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add208~45 myArkanoidVHDL:inst|Add208~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.576 ns myArkanoidVHDL:inst\|Add208~49 604 COMB LCCOMB_X31_Y15_N16 2 " "Info: 604: + IC(0.000 ns) + CELL(0.080 ns) = 232.576 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~47 myArkanoidVHDL:inst|Add208~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 232.656 ns myArkanoidVHDL:inst\|Add208~51 605 COMB LCCOMB_X31_Y15_N18 2 " "Info: 605: + IC(0.000 ns) + CELL(0.080 ns) = 232.656 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~49 myArkanoidVHDL:inst|Add208~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 233.114 ns myArkanoidVHDL:inst\|Add208~52 606 COMB LCCOMB_X31_Y15_N20 4 " "Info: 606: + IC(0.000 ns) + CELL(0.458 ns) = 233.114 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add208~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add208~51 myArkanoidVHDL:inst|Add208~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.517 ns) 234.449 ns myArkanoidVHDL:inst\|Add210~51 607 COMB LCCOMB_X30_Y15_N20 2 " "Info: 607: + IC(0.818 ns) + CELL(0.517 ns) = 234.449 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { myArkanoidVHDL:inst|Add208~52 myArkanoidVHDL:inst|Add210~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 234.529 ns myArkanoidVHDL:inst\|Add210~53 608 COMB LCCOMB_X30_Y15_N22 2 " "Info: 608: + IC(0.000 ns) + CELL(0.080 ns) = 234.529 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 234.987 ns myArkanoidVHDL:inst\|Add210~54 609 COMB LCCOMB_X30_Y15_N24 1 " "Info: 609: + IC(0.000 ns) + CELL(0.458 ns) = 234.987 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add210~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.450 ns) 236.305 ns myArkanoidVHDL:inst\|Equal71~10 610 COMB LCCOMB_X29_Y16_N24 1 " "Info: 610: + IC(0.868 ns) + CELL(0.450 ns) = 236.305 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal71~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { myArkanoidVHDL:inst|Add210~54 myArkanoidVHDL:inst|Equal71~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 236.930 ns myArkanoidVHDL:inst\|Equal71~11 611 COMB LCCOMB_X29_Y16_N14 2 " "Info: 611: + IC(0.303 ns) + CELL(0.322 ns) = 236.930 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal71~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { myArkanoidVHDL:inst|Equal71~10 myArkanoidVHDL:inst|Equal71~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 237.558 ns myArkanoidVHDL:inst\|process_0~5506 612 COMB LCCOMB_X29_Y16_N28 3 " "Info: 612: + IC(0.306 ns) + CELL(0.322 ns) = 237.558 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5506'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|Equal71~11 myArkanoidVHDL:inst|process_0~5506 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.495 ns) 238.873 ns myArkanoidVHDL:inst\|Add211~1 613 COMB LCCOMB_X32_Y16_N0 2 " "Info: 613: + IC(0.820 ns) + CELL(0.495 ns) = 238.873 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 238.953 ns myArkanoidVHDL:inst\|Add211~3 614 COMB LCCOMB_X32_Y16_N2 2 " "Info: 614: + IC(0.000 ns) + CELL(0.080 ns) = 238.953 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.033 ns myArkanoidVHDL:inst\|Add211~5 615 COMB LCCOMB_X32_Y16_N4 2 " "Info: 615: + IC(0.000 ns) + CELL(0.080 ns) = 239.033 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add211~3 myArkanoidVHDL:inst|Add211~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.113 ns myArkanoidVHDL:inst\|Add211~7 616 COMB LCCOMB_X32_Y16_N6 2 " "Info: 616: + IC(0.000 ns) + CELL(0.080 ns) = 239.113 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add211~5 myArkanoidVHDL:inst|Add211~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 239.571 ns myArkanoidVHDL:inst\|Add211~8 617 COMB LCCOMB_X32_Y16_N8 4 " "Info: 617: + IC(0.000 ns) + CELL(0.458 ns) = 239.571 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add211~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add211~7 myArkanoidVHDL:inst|Add211~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.517 ns) 240.652 ns myArkanoidVHDL:inst\|Add213~7 618 COMB LCCOMB_X33_Y16_N8 2 " "Info: 618: + IC(0.564 ns) + CELL(0.517 ns) = 240.652 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { myArkanoidVHDL:inst|Add211~8 myArkanoidVHDL:inst|Add213~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.732 ns myArkanoidVHDL:inst\|Add213~9 619 COMB LCCOMB_X33_Y16_N10 2 " "Info: 619: + IC(0.000 ns) + CELL(0.080 ns) = 240.732 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 240.812 ns myArkanoidVHDL:inst\|Add213~11 620 COMB LCCOMB_X33_Y16_N12 2 " "Info: 620: + IC(0.000 ns) + CELL(0.080 ns) = 240.812 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 240.986 ns myArkanoidVHDL:inst\|Add213~13 621 COMB LCCOMB_X33_Y16_N14 2 " "Info: 621: + IC(0.000 ns) + CELL(0.174 ns) = 240.986 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.066 ns myArkanoidVHDL:inst\|Add213~15 622 COMB LCCOMB_X33_Y16_N16 2 " "Info: 622: + IC(0.000 ns) + CELL(0.080 ns) = 241.066 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.146 ns myArkanoidVHDL:inst\|Add213~17 623 COMB LCCOMB_X33_Y16_N18 2 " "Info: 623: + IC(0.000 ns) + CELL(0.080 ns) = 241.146 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.226 ns myArkanoidVHDL:inst\|Add213~19 624 COMB LCCOMB_X33_Y16_N20 2 " "Info: 624: + IC(0.000 ns) + CELL(0.080 ns) = 241.226 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.306 ns myArkanoidVHDL:inst\|Add213~21 625 COMB LCCOMB_X33_Y16_N22 2 " "Info: 625: + IC(0.000 ns) + CELL(0.080 ns) = 241.306 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.386 ns myArkanoidVHDL:inst\|Add213~23 626 COMB LCCOMB_X33_Y16_N24 2 " "Info: 626: + IC(0.000 ns) + CELL(0.080 ns) = 241.386 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.466 ns myArkanoidVHDL:inst\|Add213~25 627 COMB LCCOMB_X33_Y16_N26 2 " "Info: 627: + IC(0.000 ns) + CELL(0.080 ns) = 241.466 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.546 ns myArkanoidVHDL:inst\|Add213~27 628 COMB LCCOMB_X33_Y16_N28 2 " "Info: 628: + IC(0.000 ns) + CELL(0.080 ns) = 241.546 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 241.707 ns myArkanoidVHDL:inst\|Add213~29 629 COMB LCCOMB_X33_Y16_N30 2 " "Info: 629: + IC(0.000 ns) + CELL(0.161 ns) = 241.707 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.787 ns myArkanoidVHDL:inst\|Add213~31 630 COMB LCCOMB_X33_Y15_N0 2 " "Info: 630: + IC(0.000 ns) + CELL(0.080 ns) = 241.787 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.867 ns myArkanoidVHDL:inst\|Add213~33 631 COMB LCCOMB_X33_Y15_N2 2 " "Info: 631: + IC(0.000 ns) + CELL(0.080 ns) = 241.867 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 241.947 ns myArkanoidVHDL:inst\|Add213~35 632 COMB LCCOMB_X33_Y15_N4 2 " "Info: 632: + IC(0.000 ns) + CELL(0.080 ns) = 241.947 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.027 ns myArkanoidVHDL:inst\|Add213~37 633 COMB LCCOMB_X33_Y15_N6 2 " "Info: 633: + IC(0.000 ns) + CELL(0.080 ns) = 242.027 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.107 ns myArkanoidVHDL:inst\|Add213~39 634 COMB LCCOMB_X33_Y15_N8 2 " "Info: 634: + IC(0.000 ns) + CELL(0.080 ns) = 242.107 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.187 ns myArkanoidVHDL:inst\|Add213~41 635 COMB LCCOMB_X33_Y15_N10 2 " "Info: 635: + IC(0.000 ns) + CELL(0.080 ns) = 242.187 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.267 ns myArkanoidVHDL:inst\|Add213~43 636 COMB LCCOMB_X33_Y15_N12 2 " "Info: 636: + IC(0.000 ns) + CELL(0.080 ns) = 242.267 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 242.441 ns myArkanoidVHDL:inst\|Add213~45 637 COMB LCCOMB_X33_Y15_N14 2 " "Info: 637: + IC(0.000 ns) + CELL(0.174 ns) = 242.441 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.521 ns myArkanoidVHDL:inst\|Add213~47 638 COMB LCCOMB_X33_Y15_N16 2 " "Info: 638: + IC(0.000 ns) + CELL(0.080 ns) = 242.521 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.601 ns myArkanoidVHDL:inst\|Add213~49 639 COMB LCCOMB_X33_Y15_N18 2 " "Info: 639: + IC(0.000 ns) + CELL(0.080 ns) = 242.601 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.681 ns myArkanoidVHDL:inst\|Add213~51 640 COMB LCCOMB_X33_Y15_N20 2 " "Info: 640: + IC(0.000 ns) + CELL(0.080 ns) = 242.681 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.761 ns myArkanoidVHDL:inst\|Add213~53 641 COMB LCCOMB_X33_Y15_N22 2 " "Info: 641: + IC(0.000 ns) + CELL(0.080 ns) = 242.761 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.841 ns myArkanoidVHDL:inst\|Add213~55 642 COMB LCCOMB_X33_Y15_N24 2 " "Info: 642: + IC(0.000 ns) + CELL(0.080 ns) = 242.841 ns; Loc. = LCCOMB_X33_Y15_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 242.921 ns myArkanoidVHDL:inst\|Add213~57 643 COMB LCCOMB_X33_Y15_N26 2 " "Info: 643: + IC(0.000 ns) + CELL(0.080 ns) = 242.921 ns; Loc. = LCCOMB_X33_Y15_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.001 ns myArkanoidVHDL:inst\|Add213~59 644 COMB LCCOMB_X33_Y15_N28 1 " "Info: 644: + IC(0.000 ns) + CELL(0.080 ns) = 243.001 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add213~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 243.459 ns myArkanoidVHDL:inst\|Add213~60 645 COMB LCCOMB_X33_Y15_N30 1 " "Info: 645: + IC(0.000 ns) + CELL(0.458 ns) = 243.459 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add213~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.178 ns) 245.709 ns myArkanoidVHDL:inst\|Equal72~5 646 COMB LCCOMB_X9_Y18_N24 2 " "Info: 646: + IC(2.072 ns) + CELL(0.178 ns) = 245.709 ns; Loc. = LCCOMB_X9_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal72~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.178 ns) 247.567 ns myArkanoidVHDL:inst\|Equal72~15 647 COMB LCCOMB_X33_Y18_N2 1 " "Info: 647: + IC(1.680 ns) + CELL(0.178 ns) = 247.567 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal72~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 248.045 ns myArkanoidVHDL:inst\|process_0~5510 648 COMB LCCOMB_X33_Y18_N12 4 " "Info: 648: + IC(0.300 ns) + CELL(0.178 ns) = 248.045 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~5510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.495 ns) 249.351 ns myArkanoidVHDL:inst\|Add214~1 649 COMB LCCOMB_X31_Y18_N0 2 " "Info: 649: + IC(0.811 ns) + CELL(0.495 ns) = 249.351 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.431 ns myArkanoidVHDL:inst\|Add214~3 650 COMB LCCOMB_X31_Y18_N2 2 " "Info: 650: + IC(0.000 ns) + CELL(0.080 ns) = 249.431 ns; Loc. = LCCOMB_X31_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.511 ns myArkanoidVHDL:inst\|Add214~5 651 COMB LCCOMB_X31_Y18_N4 2 " "Info: 651: + IC(0.000 ns) + CELL(0.080 ns) = 249.511 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add214~3 myArkanoidVHDL:inst|Add214~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 249.591 ns myArkanoidVHDL:inst\|Add214~7 652 COMB LCCOMB_X31_Y18_N6 2 " "Info: 652: + IC(0.000 ns) + CELL(0.080 ns) = 249.591 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add214~5 myArkanoidVHDL:inst|Add214~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 250.049 ns myArkanoidVHDL:inst\|Add214~8 653 COMB LCCOMB_X31_Y18_N8 4 " "Info: 653: + IC(0.000 ns) + CELL(0.458 ns) = 250.049 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add214~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add214~7 myArkanoidVHDL:inst|Add214~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.517 ns) 251.128 ns myArkanoidVHDL:inst\|Add216~7 654 COMB LCCOMB_X32_Y18_N8 2 " "Info: 654: + IC(0.562 ns) + CELL(0.517 ns) = 251.128 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { myArkanoidVHDL:inst|Add214~8 myArkanoidVHDL:inst|Add216~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.208 ns myArkanoidVHDL:inst\|Add216~9 655 COMB LCCOMB_X32_Y18_N10 2 " "Info: 655: + IC(0.000 ns) + CELL(0.080 ns) = 251.208 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.288 ns myArkanoidVHDL:inst\|Add216~11 656 COMB LCCOMB_X32_Y18_N12 2 " "Info: 656: + IC(0.000 ns) + CELL(0.080 ns) = 251.288 ns; Loc. = LCCOMB_X32_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 251.462 ns myArkanoidVHDL:inst\|Add216~13 657 COMB LCCOMB_X32_Y18_N14 2 " "Info: 657: + IC(0.000 ns) + CELL(0.174 ns) = 251.462 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.542 ns myArkanoidVHDL:inst\|Add216~15 658 COMB LCCOMB_X32_Y18_N16 2 " "Info: 658: + IC(0.000 ns) + CELL(0.080 ns) = 251.542 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.622 ns myArkanoidVHDL:inst\|Add216~17 659 COMB LCCOMB_X32_Y18_N18 2 " "Info: 659: + IC(0.000 ns) + CELL(0.080 ns) = 251.622 ns; Loc. = LCCOMB_X32_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.702 ns myArkanoidVHDL:inst\|Add216~19 660 COMB LCCOMB_X32_Y18_N20 2 " "Info: 660: + IC(0.000 ns) + CELL(0.080 ns) = 251.702 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.782 ns myArkanoidVHDL:inst\|Add216~21 661 COMB LCCOMB_X32_Y18_N22 2 " "Info: 661: + IC(0.000 ns) + CELL(0.080 ns) = 251.782 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.862 ns myArkanoidVHDL:inst\|Add216~23 662 COMB LCCOMB_X32_Y18_N24 2 " "Info: 662: + IC(0.000 ns) + CELL(0.080 ns) = 251.862 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 251.942 ns myArkanoidVHDL:inst\|Add216~25 663 COMB LCCOMB_X32_Y18_N26 2 " "Info: 663: + IC(0.000 ns) + CELL(0.080 ns) = 251.942 ns; Loc. = LCCOMB_X32_Y18_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.022 ns myArkanoidVHDL:inst\|Add216~27 664 COMB LCCOMB_X32_Y18_N28 2 " "Info: 664: + IC(0.000 ns) + CELL(0.080 ns) = 252.022 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 252.183 ns myArkanoidVHDL:inst\|Add216~29 665 COMB LCCOMB_X32_Y18_N30 2 " "Info: 665: + IC(0.000 ns) + CELL(0.161 ns) = 252.183 ns; Loc. = LCCOMB_X32_Y18_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.263 ns myArkanoidVHDL:inst\|Add216~31 666 COMB LCCOMB_X32_Y17_N0 2 " "Info: 666: + IC(0.000 ns) + CELL(0.080 ns) = 252.263 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.343 ns myArkanoidVHDL:inst\|Add216~33 667 COMB LCCOMB_X32_Y17_N2 2 " "Info: 667: + IC(0.000 ns) + CELL(0.080 ns) = 252.343 ns; Loc. = LCCOMB_X32_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.423 ns myArkanoidVHDL:inst\|Add216~35 668 COMB LCCOMB_X32_Y17_N4 2 " "Info: 668: + IC(0.000 ns) + CELL(0.080 ns) = 252.423 ns; Loc. = LCCOMB_X32_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.503 ns myArkanoidVHDL:inst\|Add216~37 669 COMB LCCOMB_X32_Y17_N6 2 " "Info: 669: + IC(0.000 ns) + CELL(0.080 ns) = 252.503 ns; Loc. = LCCOMB_X32_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.583 ns myArkanoidVHDL:inst\|Add216~39 670 COMB LCCOMB_X32_Y17_N8 2 " "Info: 670: + IC(0.000 ns) + CELL(0.080 ns) = 252.583 ns; Loc. = LCCOMB_X32_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.663 ns myArkanoidVHDL:inst\|Add216~41 671 COMB LCCOMB_X32_Y17_N10 2 " "Info: 671: + IC(0.000 ns) + CELL(0.080 ns) = 252.663 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.743 ns myArkanoidVHDL:inst\|Add216~43 672 COMB LCCOMB_X32_Y17_N12 2 " "Info: 672: + IC(0.000 ns) + CELL(0.080 ns) = 252.743 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 252.917 ns myArkanoidVHDL:inst\|Add216~45 673 COMB LCCOMB_X32_Y17_N14 2 " "Info: 673: + IC(0.000 ns) + CELL(0.174 ns) = 252.917 ns; Loc. = LCCOMB_X32_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 252.997 ns myArkanoidVHDL:inst\|Add216~47 674 COMB LCCOMB_X32_Y17_N16 2 " "Info: 674: + IC(0.000 ns) + CELL(0.080 ns) = 252.997 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 253.077 ns myArkanoidVHDL:inst\|Add216~49 675 COMB LCCOMB_X32_Y17_N18 2 " "Info: 675: + IC(0.000 ns) + CELL(0.080 ns) = 253.077 ns; Loc. = LCCOMB_X32_Y17_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 253.157 ns myArkanoidVHDL:inst\|Add216~51 676 COMB LCCOMB_X32_Y17_N20 2 " "Info: 676: + IC(0.000 ns) + CELL(0.080 ns) = 253.157 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 253.237 ns myArkanoidVHDL:inst\|Add216~53 677 COMB LCCOMB_X32_Y17_N22 2 " "Info: 677: + IC(0.000 ns) + CELL(0.080 ns) = 253.237 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 253.317 ns myArkanoidVHDL:inst\|Add216~55 678 COMB LCCOMB_X32_Y17_N24 2 " "Info: 678: + IC(0.000 ns) + CELL(0.080 ns) = 253.317 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 253.397 ns myArkanoidVHDL:inst\|Add216~57 679 COMB LCCOMB_X32_Y17_N26 2 " "Info: 679: + IC(0.000 ns) + CELL(0.080 ns) = 253.397 ns; Loc. = LCCOMB_X32_Y17_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 253.477 ns myArkanoidVHDL:inst\|Add216~59 680 COMB LCCOMB_X32_Y17_N28 1 " "Info: 680: + IC(0.000 ns) + CELL(0.080 ns) = 253.477 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add216~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 253.935 ns myArkanoidVHDL:inst\|Add216~60 681 COMB LCCOMB_X32_Y17_N30 1 " "Info: 681: + IC(0.000 ns) + CELL(0.458 ns) = 253.935 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add216~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.178 ns) 255.576 ns myArkanoidVHDL:inst\|Equal73~2 682 COMB LCCOMB_X26_Y18_N18 2 " "Info: 682: + IC(1.463 ns) + CELL(0.178 ns) = 255.576 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal73~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.178 ns) 256.874 ns myArkanoidVHDL:inst\|Equal73~13 683 COMB LCCOMB_X33_Y18_N28 2 " "Info: 683: + IC(1.120 ns) + CELL(0.178 ns) = 256.874 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal73~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 257.356 ns myArkanoidVHDL:inst\|process_0~5993 684 COMB LCCOMB_X33_Y18_N4 3 " "Info: 684: + IC(0.304 ns) + CELL(0.178 ns) = 257.356 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5993'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.517 ns) 258.701 ns myArkanoidVHDL:inst\|Add217~1 685 COMB LCCOMB_X30_Y18_N0 2 " "Info: 685: + IC(0.828 ns) + CELL(0.517 ns) = 258.701 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.781 ns myArkanoidVHDL:inst\|Add217~3 686 COMB LCCOMB_X30_Y18_N2 2 " "Info: 686: + IC(0.000 ns) + CELL(0.080 ns) = 258.781 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.861 ns myArkanoidVHDL:inst\|Add217~5 687 COMB LCCOMB_X30_Y18_N4 2 " "Info: 687: + IC(0.000 ns) + CELL(0.080 ns) = 258.861 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~3 myArkanoidVHDL:inst|Add217~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.941 ns myArkanoidVHDL:inst\|Add217~7 688 COMB LCCOMB_X30_Y18_N6 2 " "Info: 688: + IC(0.000 ns) + CELL(0.080 ns) = 258.941 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~5 myArkanoidVHDL:inst|Add217~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.021 ns myArkanoidVHDL:inst\|Add217~9 689 COMB LCCOMB_X30_Y18_N8 2 " "Info: 689: + IC(0.000 ns) + CELL(0.080 ns) = 259.021 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~7 myArkanoidVHDL:inst|Add217~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.101 ns myArkanoidVHDL:inst\|Add217~11 690 COMB LCCOMB_X30_Y18_N10 2 " "Info: 690: + IC(0.000 ns) + CELL(0.080 ns) = 259.101 ns; Loc. = LCCOMB_X30_Y18_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~9 myArkanoidVHDL:inst|Add217~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.181 ns myArkanoidVHDL:inst\|Add217~13 691 COMB LCCOMB_X30_Y18_N12 2 " "Info: 691: + IC(0.000 ns) + CELL(0.080 ns) = 259.181 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~11 myArkanoidVHDL:inst|Add217~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 259.355 ns myArkanoidVHDL:inst\|Add217~15 692 COMB LCCOMB_X30_Y18_N14 2 " "Info: 692: + IC(0.000 ns) + CELL(0.174 ns) = 259.355 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add217~13 myArkanoidVHDL:inst|Add217~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.435 ns myArkanoidVHDL:inst\|Add217~17 693 COMB LCCOMB_X30_Y18_N16 2 " "Info: 693: + IC(0.000 ns) + CELL(0.080 ns) = 259.435 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~15 myArkanoidVHDL:inst|Add217~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 259.515 ns myArkanoidVHDL:inst\|Add217~19 694 COMB LCCOMB_X30_Y18_N18 2 " "Info: 694: + IC(0.000 ns) + CELL(0.080 ns) = 259.515 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~17 myArkanoidVHDL:inst|Add217~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 259.973 ns myArkanoidVHDL:inst\|Add217~20 695 COMB LCCOMB_X30_Y18_N20 4 " "Info: 695: + IC(0.000 ns) + CELL(0.458 ns) = 259.973 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add217~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add217~19 myArkanoidVHDL:inst|Add217~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.495 ns) 261.276 ns myArkanoidVHDL:inst\|Add219~19 696 COMB LCCOMB_X29_Y18_N20 2 " "Info: 696: + IC(0.808 ns) + CELL(0.495 ns) = 261.276 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { myArkanoidVHDL:inst|Add217~20 myArkanoidVHDL:inst|Add219~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.356 ns myArkanoidVHDL:inst\|Add219~21 697 COMB LCCOMB_X29_Y18_N22 2 " "Info: 697: + IC(0.000 ns) + CELL(0.080 ns) = 261.356 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.436 ns myArkanoidVHDL:inst\|Add219~23 698 COMB LCCOMB_X29_Y18_N24 2 " "Info: 698: + IC(0.000 ns) + CELL(0.080 ns) = 261.436 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.516 ns myArkanoidVHDL:inst\|Add219~25 699 COMB LCCOMB_X29_Y18_N26 2 " "Info: 699: + IC(0.000 ns) + CELL(0.080 ns) = 261.516 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.596 ns myArkanoidVHDL:inst\|Add219~27 700 COMB LCCOMB_X29_Y18_N28 2 " "Info: 700: + IC(0.000 ns) + CELL(0.080 ns) = 261.596 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 261.757 ns myArkanoidVHDL:inst\|Add219~29 701 COMB LCCOMB_X29_Y18_N30 2 " "Info: 701: + IC(0.000 ns) + CELL(0.161 ns) = 261.757 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.837 ns myArkanoidVHDL:inst\|Add219~31 702 COMB LCCOMB_X29_Y17_N0 2 " "Info: 702: + IC(0.000 ns) + CELL(0.080 ns) = 261.837 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.917 ns myArkanoidVHDL:inst\|Add219~33 703 COMB LCCOMB_X29_Y17_N2 2 " "Info: 703: + IC(0.000 ns) + CELL(0.080 ns) = 261.917 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 261.997 ns myArkanoidVHDL:inst\|Add219~35 704 COMB LCCOMB_X29_Y17_N4 2 " "Info: 704: + IC(0.000 ns) + CELL(0.080 ns) = 261.997 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.077 ns myArkanoidVHDL:inst\|Add219~37 705 COMB LCCOMB_X29_Y17_N6 2 " "Info: 705: + IC(0.000 ns) + CELL(0.080 ns) = 262.077 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.157 ns myArkanoidVHDL:inst\|Add219~39 706 COMB LCCOMB_X29_Y17_N8 2 " "Info: 706: + IC(0.000 ns) + CELL(0.080 ns) = 262.157 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.237 ns myArkanoidVHDL:inst\|Add219~41 707 COMB LCCOMB_X29_Y17_N10 2 " "Info: 707: + IC(0.000 ns) + CELL(0.080 ns) = 262.237 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 262.317 ns myArkanoidVHDL:inst\|Add219~43 708 COMB LCCOMB_X29_Y17_N12 2 " "Info: 708: + IC(0.000 ns) + CELL(0.080 ns) = 262.317 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 262.491 ns myArkanoidVHDL:inst\|Add219~45 709 COMB LCCOMB_X29_Y17_N14 2 " "Info: 709: + IC(0.000 ns) + CELL(0.174 ns) = 262.491 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 262.949 ns myArkanoidVHDL:inst\|Add219~46 710 COMB LCCOMB_X29_Y17_N16 1 " "Info: 710: + IC(0.000 ns) + CELL(0.458 ns) = 262.949 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add219~46'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~46 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.455 ns) 264.584 ns myArkanoidVHDL:inst\|Equal74~8 711 COMB LCCOMB_X30_Y14_N30 1 " "Info: 711: + IC(1.180 ns) + CELL(0.455 ns) = 264.584 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal74~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { myArkanoidVHDL:inst|Add219~46 myArkanoidVHDL:inst|Equal74~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 265.057 ns myArkanoidVHDL:inst\|Equal74~9 712 COMB LCCOMB_X30_Y14_N0 1 " "Info: 712: + IC(0.295 ns) + CELL(0.178 ns) = 265.057 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal74~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|Equal74~8 myArkanoidVHDL:inst|Equal74~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.491 ns) 265.847 ns myArkanoidVHDL:inst\|Equal74~12 713 COMB LCCOMB_X30_Y14_N10 4 " "Info: 713: + IC(0.299 ns) + CELL(0.491 ns) = 265.847 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal74~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { myArkanoidVHDL:inst|Equal74~9 myArkanoidVHDL:inst|Equal74~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 266.343 ns myArkanoidVHDL:inst\|process_0~1379 714 COMB LCCOMB_X30_Y14_N16 2 " "Info: 714: + IC(0.318 ns) + CELL(0.178 ns) = 266.343 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1379'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.495 ns) 268.368 ns myArkanoidVHDL:inst\|Add220~1 715 COMB LCCOMB_X27_Y21_N0 2 " "Info: 715: + IC(1.530 ns) + CELL(0.495 ns) = 268.368 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.448 ns myArkanoidVHDL:inst\|Add220~3 716 COMB LCCOMB_X27_Y21_N2 2 " "Info: 716: + IC(0.000 ns) + CELL(0.080 ns) = 268.448 ns; Loc. = LCCOMB_X27_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.528 ns myArkanoidVHDL:inst\|Add220~5 717 COMB LCCOMB_X27_Y21_N4 2 " "Info: 717: + IC(0.000 ns) + CELL(0.080 ns) = 268.528 ns; Loc. = LCCOMB_X27_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~3 myArkanoidVHDL:inst|Add220~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.608 ns myArkanoidVHDL:inst\|Add220~7 718 COMB LCCOMB_X27_Y21_N6 2 " "Info: 718: + IC(0.000 ns) + CELL(0.080 ns) = 268.608 ns; Loc. = LCCOMB_X27_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~5 myArkanoidVHDL:inst|Add220~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.688 ns myArkanoidVHDL:inst\|Add220~9 719 COMB LCCOMB_X27_Y21_N8 2 " "Info: 719: + IC(0.000 ns) + CELL(0.080 ns) = 268.688 ns; Loc. = LCCOMB_X27_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~7 myArkanoidVHDL:inst|Add220~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.768 ns myArkanoidVHDL:inst\|Add220~11 720 COMB LCCOMB_X27_Y21_N10 2 " "Info: 720: + IC(0.000 ns) + CELL(0.080 ns) = 268.768 ns; Loc. = LCCOMB_X27_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~9 myArkanoidVHDL:inst|Add220~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 268.848 ns myArkanoidVHDL:inst\|Add220~13 721 COMB LCCOMB_X27_Y21_N12 2 " "Info: 721: + IC(0.000 ns) + CELL(0.080 ns) = 268.848 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~11 myArkanoidVHDL:inst|Add220~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 269.022 ns myArkanoidVHDL:inst\|Add220~15 722 COMB LCCOMB_X27_Y21_N14 2 " "Info: 722: + IC(0.000 ns) + CELL(0.174 ns) = 269.022 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add220~13 myArkanoidVHDL:inst|Add220~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 269.102 ns myArkanoidVHDL:inst\|Add220~17 723 COMB LCCOMB_X27_Y21_N16 2 " "Info: 723: + IC(0.000 ns) + CELL(0.080 ns) = 269.102 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~15 myArkanoidVHDL:inst|Add220~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 269.182 ns myArkanoidVHDL:inst\|Add220~19 724 COMB LCCOMB_X27_Y21_N18 2 " "Info: 724: + IC(0.000 ns) + CELL(0.080 ns) = 269.182 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~17 myArkanoidVHDL:inst|Add220~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 269.640 ns myArkanoidVHDL:inst\|Add220~20 725 COMB LCCOMB_X27_Y21_N20 3 " "Info: 725: + IC(0.000 ns) + CELL(0.458 ns) = 269.640 ns; Loc. = LCCOMB_X27_Y21_N20; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Add220~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add220~19 myArkanoidVHDL:inst|Add220~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.517 ns) 270.983 ns myArkanoidVHDL:inst\|Add222~21 726 COMB LCCOMB_X26_Y21_N20 2 " "Info: 726: + IC(0.826 ns) + CELL(0.517 ns) = 270.983 ns; Loc. = LCCOMB_X26_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { myArkanoidVHDL:inst|Add220~20 myArkanoidVHDL:inst|Add222~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.063 ns myArkanoidVHDL:inst\|Add222~23 727 COMB LCCOMB_X26_Y21_N22 2 " "Info: 727: + IC(0.000 ns) + CELL(0.080 ns) = 271.063 ns; Loc. = LCCOMB_X26_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.143 ns myArkanoidVHDL:inst\|Add222~25 728 COMB LCCOMB_X26_Y21_N24 2 " "Info: 728: + IC(0.000 ns) + CELL(0.080 ns) = 271.143 ns; Loc. = LCCOMB_X26_Y21_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.223 ns myArkanoidVHDL:inst\|Add222~27 729 COMB LCCOMB_X26_Y21_N26 2 " "Info: 729: + IC(0.000 ns) + CELL(0.080 ns) = 271.223 ns; Loc. = LCCOMB_X26_Y21_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.303 ns myArkanoidVHDL:inst\|Add222~29 730 COMB LCCOMB_X26_Y21_N28 2 " "Info: 730: + IC(0.000 ns) + CELL(0.080 ns) = 271.303 ns; Loc. = LCCOMB_X26_Y21_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 271.464 ns myArkanoidVHDL:inst\|Add222~31 731 COMB LCCOMB_X26_Y21_N30 2 " "Info: 731: + IC(0.000 ns) + CELL(0.161 ns) = 271.464 ns; Loc. = LCCOMB_X26_Y21_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.544 ns myArkanoidVHDL:inst\|Add222~33 732 COMB LCCOMB_X26_Y20_N0 2 " "Info: 732: + IC(0.000 ns) + CELL(0.080 ns) = 271.544 ns; Loc. = LCCOMB_X26_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.624 ns myArkanoidVHDL:inst\|Add222~35 733 COMB LCCOMB_X26_Y20_N2 2 " "Info: 733: + IC(0.000 ns) + CELL(0.080 ns) = 271.624 ns; Loc. = LCCOMB_X26_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.704 ns myArkanoidVHDL:inst\|Add222~37 734 COMB LCCOMB_X26_Y20_N4 2 " "Info: 734: + IC(0.000 ns) + CELL(0.080 ns) = 271.704 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.784 ns myArkanoidVHDL:inst\|Add222~39 735 COMB LCCOMB_X26_Y20_N6 2 " "Info: 735: + IC(0.000 ns) + CELL(0.080 ns) = 271.784 ns; Loc. = LCCOMB_X26_Y20_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.864 ns myArkanoidVHDL:inst\|Add222~41 736 COMB LCCOMB_X26_Y20_N8 2 " "Info: 736: + IC(0.000 ns) + CELL(0.080 ns) = 271.864 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 271.944 ns myArkanoidVHDL:inst\|Add222~43 737 COMB LCCOMB_X26_Y20_N10 2 " "Info: 737: + IC(0.000 ns) + CELL(0.080 ns) = 271.944 ns; Loc. = LCCOMB_X26_Y20_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.024 ns myArkanoidVHDL:inst\|Add222~45 738 COMB LCCOMB_X26_Y20_N12 2 " "Info: 738: + IC(0.000 ns) + CELL(0.080 ns) = 272.024 ns; Loc. = LCCOMB_X26_Y20_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 272.198 ns myArkanoidVHDL:inst\|Add222~47 739 COMB LCCOMB_X26_Y20_N14 2 " "Info: 739: + IC(0.000 ns) + CELL(0.174 ns) = 272.198 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.278 ns myArkanoidVHDL:inst\|Add222~49 740 COMB LCCOMB_X26_Y20_N16 2 " "Info: 740: + IC(0.000 ns) + CELL(0.080 ns) = 272.278 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.358 ns myArkanoidVHDL:inst\|Add222~51 741 COMB LCCOMB_X26_Y20_N18 2 " "Info: 741: + IC(0.000 ns) + CELL(0.080 ns) = 272.358 ns; Loc. = LCCOMB_X26_Y20_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.438 ns myArkanoidVHDL:inst\|Add222~53 742 COMB LCCOMB_X26_Y20_N20 2 " "Info: 742: + IC(0.000 ns) + CELL(0.080 ns) = 272.438 ns; Loc. = LCCOMB_X26_Y20_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~51 myArkanoidVHDL:inst|Add222~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.518 ns myArkanoidVHDL:inst\|Add222~55 743 COMB LCCOMB_X26_Y20_N22 2 " "Info: 743: + IC(0.000 ns) + CELL(0.080 ns) = 272.518 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~53 myArkanoidVHDL:inst|Add222~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 272.598 ns myArkanoidVHDL:inst\|Add222~57 744 COMB LCCOMB_X26_Y20_N24 2 " "Info: 744: + IC(0.000 ns) + CELL(0.080 ns) = 272.598 ns; Loc. = LCCOMB_X26_Y20_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~55 myArkanoidVHDL:inst|Add222~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 273.056 ns myArkanoidVHDL:inst\|Add222~58 745 COMB LCCOMB_X26_Y20_N26 1 " "Info: 745: + IC(0.000 ns) + CELL(0.458 ns) = 273.056 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add222~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add222~57 myArkanoidVHDL:inst|Add222~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.322 ns) 274.561 ns myArkanoidVHDL:inst\|process_0~6025 746 COMB LCCOMB_X25_Y19_N4 1 " "Info: 746: + IC(1.183 ns) + CELL(0.322 ns) = 274.561 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6025'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { myArkanoidVHDL:inst|Add222~58 myArkanoidVHDL:inst|process_0~6025 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.477 ns) 275.339 ns myArkanoidVHDL:inst\|process_0~6026 747 COMB LCCOMB_X25_Y19_N6 2 " "Info: 747: + IC(0.301 ns) + CELL(0.477 ns) = 275.339 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6026'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { myArkanoidVHDL:inst|process_0~6025 myArkanoidVHDL:inst|process_0~6026 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 275.821 ns myArkanoidVHDL:inst\|process_0~6053 748 COMB LCCOMB_X25_Y19_N28 1 " "Info: 748: + IC(0.304 ns) + CELL(0.178 ns) = 275.821 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6053'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 276.283 ns myArkanoidVHDL:inst\|process_0~6060 749 COMB LCCOMB_X25_Y19_N26 1 " "Info: 749: + IC(0.284 ns) + CELL(0.178 ns) = 276.283 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6060'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.278 ns) 277.479 ns myArkanoidVHDL:inst\|process_0~6063 750 COMB LCCOMB_X25_Y21_N28 2 " "Info: 750: + IC(0.918 ns) + CELL(0.278 ns) = 277.479 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6063'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 277.960 ns myArkanoidVHDL:inst\|Add223~127 751 COMB LCCOMB_X25_Y21_N6 2 " "Info: 751: + IC(0.303 ns) + CELL(0.178 ns) = 277.960 ns; Loc. = LCCOMB_X25_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~127'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.495 ns) 279.862 ns myArkanoidVHDL:inst\|Add223~129 752 COMB LCCOMB_X16_Y21_N0 2 " "Info: 752: + IC(1.407 ns) + CELL(0.495 ns) = 279.862 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~129'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 279.942 ns myArkanoidVHDL:inst\|Add223~131 753 COMB LCCOMB_X16_Y21_N2 2 " "Info: 753: + IC(0.000 ns) + CELL(0.080 ns) = 279.942 ns; Loc. = LCCOMB_X16_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~131'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.022 ns myArkanoidVHDL:inst\|Add223~133 754 COMB LCCOMB_X16_Y21_N4 2 " "Info: 754: + IC(0.000 ns) + CELL(0.080 ns) = 280.022 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~133'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.102 ns myArkanoidVHDL:inst\|Add223~135 755 COMB LCCOMB_X16_Y21_N6 2 " "Info: 755: + IC(0.000 ns) + CELL(0.080 ns) = 280.102 ns; Loc. = LCCOMB_X16_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~135'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.182 ns myArkanoidVHDL:inst\|Add223~137 756 COMB LCCOMB_X16_Y21_N8 2 " "Info: 756: + IC(0.000 ns) + CELL(0.080 ns) = 280.182 ns; Loc. = LCCOMB_X16_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~137'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.262 ns myArkanoidVHDL:inst\|Add223~139 757 COMB LCCOMB_X16_Y21_N10 2 " "Info: 757: + IC(0.000 ns) + CELL(0.080 ns) = 280.262 ns; Loc. = LCCOMB_X16_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~139'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 280.342 ns myArkanoidVHDL:inst\|Add223~141 758 COMB LCCOMB_X16_Y21_N12 2 " "Info: 758: + IC(0.000 ns) + CELL(0.080 ns) = 280.342 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~141'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 280.516 ns myArkanoidVHDL:inst\|Add223~143 759 COMB LCCOMB_X16_Y21_N14 2 " "Info: 759: + IC(0.000 ns) + CELL(0.174 ns) = 280.516 ns; Loc. = LCCOMB_X16_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~143'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 280.974 ns myArkanoidVHDL:inst\|Add223~144 760 COMB LCCOMB_X16_Y21_N16 1 " "Info: 760: + IC(0.000 ns) + CELL(0.458 ns) = 280.974 ns; Loc. = LCCOMB_X16_Y21_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add223~144'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.178 ns) 283.067 ns myArkanoidVHDL:inst\|ballPositionH~1140 761 COMB LCCOMB_X13_Y11_N28 1 " "Info: 761: + IC(1.915 ns) + CELL(0.178 ns) = 283.067 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1140'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 283.533 ns myArkanoidVHDL:inst\|ballPositionH~1141 762 COMB LCCOMB_X13_Y11_N26 24 " "Info: 762: + IC(0.288 ns) + CELL(0.178 ns) = 283.533 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 24; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1141'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.495 ns) 285.766 ns myArkanoidVHDL:inst\|Add295~17 763 COMB LCCOMB_X14_Y24_N20 2 " "Info: 763: + IC(1.738 ns) + CELL(0.495 ns) = 285.766 ns; Loc. = LCCOMB_X14_Y24_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 286.224 ns myArkanoidVHDL:inst\|Add295~18 764 COMB LCCOMB_X14_Y24_N22 1 " "Info: 764: + IC(0.000 ns) + CELL(0.458 ns) = 286.224 ns; Loc. = LCCOMB_X14_Y24_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add295~18'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 286.696 ns myArkanoidVHDL:inst\|Equal130~0 765 COMB LCCOMB_X14_Y24_N28 1 " "Info: 765: + IC(0.294 ns) + CELL(0.178 ns) = 286.696 ns; Loc. = LCCOMB_X14_Y24_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~0'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.322 ns) 287.555 ns myArkanoidVHDL:inst\|Equal130~4 766 COMB LCCOMB_X14_Y24_N26 1 " "Info: 766: + IC(0.537 ns) + CELL(0.322 ns) = 287.555 ns; Loc. = LCCOMB_X14_Y24_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.322 ns) 288.440 ns myArkanoidVHDL:inst\|Equal130~6 767 COMB LCCOMB_X13_Y24_N16 1 " "Info: 767: + IC(0.563 ns) + CELL(0.322 ns) = 288.440 ns; Loc. = LCCOMB_X13_Y24_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 289.504 ns myArkanoidVHDL:inst\|process_0~1510 768 COMB LCCOMB_X14_Y21_N0 2 " "Info: 768: + IC(0.886 ns) + CELL(0.178 ns) = 289.504 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 290.573 ns myArkanoidVHDL:inst\|process_0~6182 769 COMB LCCOMB_X13_Y23_N8 1 " "Info: 769: + IC(0.891 ns) + CELL(0.178 ns) = 290.573 ns; Loc. = LCCOMB_X13_Y23_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6182'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6182 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.322 ns) 291.222 ns myArkanoidVHDL:inst\|red0_signal~1231 770 COMB LCCOMB_X13_Y23_N14 3 " "Info: 770: + IC(0.327 ns) + CELL(0.322 ns) = 291.222 ns; Loc. = LCCOMB_X13_Y23_N14; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|red0_signal~1231'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { myArkanoidVHDL:inst|process_0~6182 myArkanoidVHDL:inst|red0_signal~1231 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 291.882 ns myArkanoidVHDL:inst\|red1_signal~1130 771 COMB LCCOMB_X13_Y23_N2 1 " "Info: 771: + IC(0.338 ns) + CELL(0.322 ns) = 291.882 ns; Loc. = LCCOMB_X13_Y23_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|red1_signal~1130'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { myArkanoidVHDL:inst|red0_signal~1231 myArkanoidVHDL:inst|red1_signal~1130 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.178 ns) 292.935 ns myArkanoidVHDL:inst\|red3_signal~1004 772 COMB LCCOMB_X12_Y26_N12 4 " "Info: 772: + IC(0.875 ns) + CELL(0.178 ns) = 292.935 ns; Loc. = LCCOMB_X12_Y26_N12; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|red3_signal~1004'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 293.421 ns myArkanoidVHDL:inst\|green3_signal~1203 773 COMB LCCOMB_X12_Y26_N30 2 " "Info: 773: + IC(0.308 ns) + CELL(0.178 ns) = 293.421 ns; Loc. = LCCOMB_X12_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1203'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.178 ns) 294.096 ns myArkanoidVHDL:inst\|green3_signal~1210 774 COMB LCCOMB_X11_Y26_N30 11 " "Info: 774: + IC(0.497 ns) + CELL(0.178 ns) = 294.096 ns; Loc. = LCCOMB_X11_Y26_N30; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1210'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.758 ns) 295.317 ns myArkanoidVHDL:inst\|red1_signal 775 REG LCFF_X10_Y26_N31 1 " "Info: 775: + IC(0.463 ns) + CELL(0.758 ns) = 295.317 ns; Loc. = LCFF_X10_Y26_N31; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red1_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "134.704 ns ( 45.61 % ) " "Info: Total cell delay = 134.704 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "160.613 ns ( 54.39 % ) " "Info: Total interconnect delay = 160.613 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "295.317 ns" { myArkanoidVHDL:inst|ballPositionV[4] myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3962 myArkanoidVHDL:inst|process_0~3964 myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~40 myArkanoidVHDL:inst|LessThan301~7 myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~20 myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~40 myArkanoidVHDL:inst|process_0~4097 myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~16 myArkanoidVHDL:inst|Add147~17 myArkanoidVHDL:inst|Add147~19 myArkanoidVHDL:inst|Add147~21 myArkanoidVHDL:inst|Add147~23 myArkanoidVHDL:inst|Add147~24 myArkanoidVHDL:inst|LessThan349~1 myArkanoidVHDL:inst|LessThan349~2 myArkanoidVHDL:inst|LessThan349~5 myArkanoidVHDL:inst|process_0~6428 myArkanoidVHDL:inst|process_0~6429 myArkanoidVHDL:inst|process_0~4398 myArkanoidVHDL:inst|process_0~4399 myArkanoidVHDL:inst|process_0~4400 myArkanoidVHDL:inst|process_0~4417 myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~33 myArkanoidVHDL:inst|Add151~35 myArkanoidVHDL:inst|Add151~37 myArkanoidVHDL:inst|Add151~39 myArkanoidVHDL:inst|Add151~41 myArkanoidVHDL:inst|Add151~43 myArkanoidVHDL:inst|Add151~45 myArkanoidVHDL:inst|Add151~47 myArkanoidVHDL:inst|Add151~48 myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~16 myArkanoidVHDL:inst|Add160~13 myArkanoidVHDL:inst|Add160~15 myArkanoidVHDL:inst|Add160~17 myArkanoidVHDL:inst|Add160~19 myArkanoidVHDL:inst|Add160~21 myArkanoidVHDL:inst|Add160~23 myArkanoidVHDL:inst|Add160~25 myArkanoidVHDL:inst|Add160~27 myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~5 myArkanoidVHDL:inst|Add163~7 myArkanoidVHDL:inst|Add163~9 myArkanoidVHDL:inst|Add163~11 myArkanoidVHDL:inst|Add163~13 myArkanoidVHDL:inst|Add163~15 myArkanoidVHDL:inst|Add163~17 myArkanoidVHDL:inst|Add163~19 myArkanoidVHDL:inst|Add163~21 myArkanoidVHDL:inst|Add163~23 myArkanoidVHDL:inst|Add163~25 myArkanoidVHDL:inst|Add163~27 myArkanoidVHDL:inst|Add163~29 myArkanoidVHDL:inst|Add163~31 myArkanoidVHDL:inst|Add163~32 myArkanoidVHDL:inst|Add168~29 myArkanoidVHDL:inst|Add168~31 myArkanoidVHDL:inst|Add168~33 myArkanoidVHDL:inst|Add168~35 myArkanoidVHDL:inst|Add168~37 myArkanoidVHDL:inst|Add168~39 myArkanoidVHDL:inst|Add168~41 myArkanoidVHDL:inst|Add168~43 myArkanoidVHDL:inst|Add168~45 myArkanoidVHDL:inst|Add168~47 myArkanoidVHDL:inst|Add168~49 myArkanoidVHDL:inst|Add168~51 myArkanoidVHDL:inst|Add168~52 myArkanoidVHDL:inst|process_0~4635 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4646 myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~48 myArkanoidVHDL:inst|process_0~4682 myArkanoidVHDL:inst|process_0~4683 myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4689 myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~11 myArkanoidVHDL:inst|Add175~13 myArkanoidVHDL:inst|Add175~15 myArkanoidVHDL:inst|Add175~17 myArkanoidVHDL:inst|Add175~19 myArkanoidVHDL:inst|Add175~21 myArkanoidVHDL:inst|Add175~23 myArkanoidVHDL:inst|Add175~25 myArkanoidVHDL:inst|Add175~27 myArkanoidVHDL:inst|Add175~29 myArkanoidVHDL:inst|Add175~31 myArkanoidVHDL:inst|Add175~32 myArkanoidVHDL:inst|Add178~29 myArkanoidVHDL:inst|Add178~31 myArkanoidVHDL:inst|Add178~33 myArkanoidVHDL:inst|Add178~35 myArkanoidVHDL:inst|Add178~37 myArkanoidVHDL:inst|Add178~39 myArkanoidVHDL:inst|Add178~41 myArkanoidVHDL:inst|Add178~42 myArkanoidVHDL:inst|LessThan490~6 myArkanoidVHDL:inst|LessThan490~8 myArkanoidVHDL:inst|LessThan490~9 myArkanoidVHDL:inst|LessThan490~15 myArkanoidVHDL:inst|process_0~4724 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~7 myArkanoidVHDL:inst|Add187~9 myArkanoidVHDL:inst|Add187~11 myArkanoidVHDL:inst|Add187~13 myArkanoidVHDL:inst|Add187~15 myArkanoidVHDL:inst|Add187~17 myArkanoidVHDL:inst|Add187~19 myArkanoidVHDL:inst|Add187~21 myArkanoidVHDL:inst|Add187~23 myArkanoidVHDL:inst|Add187~25 myArkanoidVHDL:inst|Add187~27 myArkanoidVHDL:inst|Add187~29 myArkanoidVHDL:inst|Add187~31 myArkanoidVHDL:inst|Add187~33 myArkanoidVHDL:inst|Add187~35 myArkanoidVHDL:inst|Add187~37 myArkanoidVHDL:inst|Add187~39 myArkanoidVHDL:inst|Add187~41 myArkanoidVHDL:inst|Add187~43 myArkanoidVHDL:inst|Add187~45 myArkanoidVHDL:inst|Add187~47 myArkanoidVHDL:inst|Add187~49 myArkanoidVHDL:inst|Add187~51 myArkanoidVHDL:inst|Add187~53 myArkanoidVHDL:inst|Add187~55 myArkanoidVHDL:inst|Add187~56 myArkanoidVHDL:inst|process_0~5406 myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1238 myArkanoidVHDL:inst|ballPositionV~974 myArkanoidVHDL:inst|process_0~5417 myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~3 myArkanoidVHDL:inst|Add191~5 myArkanoidVHDL:inst|Add191~7 myArkanoidVHDL:inst|Add191~9 myArkanoidVHDL:inst|Add191~11 myArkanoidVHDL:inst|Add191~13 myArkanoidVHDL:inst|Add191~15 myArkanoidVHDL:inst|Add191~17 myArkanoidVHDL:inst|Add191~19 myArkanoidVHDL:inst|Add191~21 myArkanoidVHDL:inst|Add191~23 myArkanoidVHDL:inst|Add191~25 myArkanoidVHDL:inst|Add191~27 myArkanoidVHDL:inst|Add191~29 myArkanoidVHDL:inst|Add191~31 myArkanoidVHDL:inst|Add191~33 myArkanoidVHDL:inst|Add191~35 myArkanoidVHDL:inst|Add191~37 myArkanoidVHDL:inst|Add191~39 myArkanoidVHDL:inst|Add191~41 myArkanoidVHDL:inst|Add191~43 myArkanoidVHDL:inst|Add191~45 myArkanoidVHDL:inst|Add191~47 myArkanoidVHDL:inst|Add191~49 myArkanoidVHDL:inst|Add191~51 myArkanoidVHDL:inst|Add191~52 myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~52 myArkanoidVHDL:inst|Equal65~13 myArkanoidVHDL:inst|Equal65~14 myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~3 myArkanoidVHDL:inst|Add193~5 myArkanoidVHDL:inst|Add193~7 myArkanoidVHDL:inst|Add193~9 myArkanoidVHDL:inst|Add193~11 myArkanoidVHDL:inst|Add193~13 myArkanoidVHDL:inst|Add193~15 myArkanoidVHDL:inst|Add193~17 myArkanoidVHDL:inst|Add193~19 myArkanoidVHDL:inst|Add193~21 myArkanoidVHDL:inst|Add193~23 myArkanoidVHDL:inst|Add193~25 myArkanoidVHDL:inst|Add193~27 myArkanoidVHDL:inst|Add193~29 myArkanoidVHDL:inst|Add193~30 myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~54 myArkanoidVHDL:inst|Equal66~11 myArkanoidVHDL:inst|Equal66~12 myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~3 myArkanoidVHDL:inst|Add196~5 myArkanoidVHDL:inst|Add196~7 myArkanoidVHDL:inst|Add196~8 myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~52 myArkanoidVHDL:inst|Equal67~12 myArkanoidVHDL:inst|Equal67~13 myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~3 myArkanoidVHDL:inst|Add199~5 myArkanoidVHDL:inst|Add199~7 myArkanoidVHDL:inst|Add199~9 myArkanoidVHDL:inst|Add199~11 myArkanoidVHDL:inst|Add199~13 myArkanoidVHDL:inst|Add199~15 myArkanoidVHDL:inst|Add199~17 myArkanoidVHDL:inst|Add199~19 myArkanoidVHDL:inst|Add199~20 myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~44 myArkanoidVHDL:inst|Equal68~8 myArkanoidVHDL:inst|Equal68~9 myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~3 myArkanoidVHDL:inst|Add202~5 myArkanoidVHDL:inst|Add202~7 myArkanoidVHDL:inst|Add202~9 myArkanoidVHDL:inst|Add202~11 myArkanoidVHDL:inst|Add202~13 myArkanoidVHDL:inst|Add202~15 myArkanoidVHDL:inst|Add202~17 myArkanoidVHDL:inst|Add202~19 myArkanoidVHDL:inst|Add202~21 myArkanoidVHDL:inst|Add202~23 myArkanoidVHDL:inst|Add202~25 myArkanoidVHDL:inst|Add202~27 myArkanoidVHDL:inst|Add202~29 myArkanoidVHDL:inst|Add202~31 myArkanoidVHDL:inst|Add202~33 myArkanoidVHDL:inst|Add202~35 myArkanoidVHDL:inst|Add202~37 myArkanoidVHDL:inst|Add202~39 myArkanoidVHDL:inst|Add202~41 myArkanoidVHDL:inst|Add202~43 myArkanoidVHDL:inst|Add202~45 myArkanoidVHDL:inst|Add202~47 myArkanoidVHDL:inst|Add202~49 myArkanoidVHDL:inst|Add202~51 myArkanoidVHDL:inst|Add202~53 myArkanoidVHDL:inst|Add202~54 myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~3 myArkanoidVHDL:inst|Add205~5 myArkanoidVHDL:inst|Add205~7 myArkanoidVHDL:inst|Add205~9 myArkanoidVHDL:inst|Add205~11 myArkanoidVHDL:inst|Add205~13 myArkanoidVHDL:inst|Add205~15 myArkanoidVHDL:inst|Add205~17 myArkanoidVHDL:inst|Add205~19 myArkanoidVHDL:inst|Add205~21 myArkanoidVHDL:inst|Add205~23 myArkanoidVHDL:inst|Add205~25 myArkanoidVHDL:inst|Add205~27 myArkanoidVHDL:inst|Add205~29 myArkanoidVHDL:inst|Add205~31 myArkanoidVHDL:inst|Add205~33 myArkanoidVHDL:inst|Add205~35 myArkanoidVHDL:inst|Add205~37 myArkanoidVHDL:inst|Add205~39 myArkanoidVHDL:inst|Add205~41 myArkanoidVHDL:inst|Add205~42 myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~52 myArkanoidVHDL:inst|Equal70~12 myArkanoidVHDL:inst|Equal70~13 myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~3 myArkanoidVHDL:inst|Add208~5 myArkanoidVHDL:inst|Add208~7 myArkanoidVHDL:inst|Add208~9 myArkanoidVHDL:inst|Add208~11 myArkanoidVHDL:inst|Add208~13 myArkanoidVHDL:inst|Add208~15 myArkanoidVHDL:inst|Add208~17 myArkanoidVHDL:inst|Add208~19 myArkanoidVHDL:inst|Add208~21 myArkanoidVHDL:inst|Add208~23 myArkanoidVHDL:inst|Add208~25 myArkanoidVHDL:inst|Add208~27 myArkanoidVHDL:inst|Add208~29 myArkanoidVHDL:inst|Add208~31 myArkanoidVHDL:inst|Add208~33 myArkanoidVHDL:inst|Add208~35 myArkanoidVHDL:inst|Add208~37 myArkanoidVHDL:inst|Add208~39 myArkanoidVHDL:inst|Add208~41 myArkanoidVHDL:inst|Add208~43 myArkanoidVHDL:inst|Add208~45 myArkanoidVHDL:inst|Add208~47 myArkanoidVHDL:inst|Add208~49 myArkanoidVHDL:inst|Add208~51 myArkanoidVHDL:inst|Add208~52 myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~54 myArkanoidVHDL:inst|Equal71~10 myArkanoidVHDL:inst|Equal71~11 myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~3 myArkanoidVHDL:inst|Add211~5 myArkanoidVHDL:inst|Add211~7 myArkanoidVHDL:inst|Add211~8 myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~3 myArkanoidVHDL:inst|Add214~5 myArkanoidVHDL:inst|Add214~7 myArkanoidVHDL:inst|Add214~8 myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~3 myArkanoidVHDL:inst|Add217~5 myArkanoidVHDL:inst|Add217~7 myArkanoidVHDL:inst|Add217~9 myArkanoidVHDL:inst|Add217~11 myArkanoidVHDL:inst|Add217~13 myArkanoidVHDL:inst|Add217~15 myArkanoidVHDL:inst|Add217~17 myArkanoidVHDL:inst|Add217~19 myArkanoidVHDL:inst|Add217~20 myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~46 myArkanoidVHDL:inst|Equal74~8 myArkanoidVHDL:inst|Equal74~9 myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~3 myArkanoidVHDL:inst|Add220~5 myArkanoidVHDL:inst|Add220~7 myArkanoidVHDL:inst|Add220~9 myArkanoidVHDL:inst|Add220~11 myArkanoidVHDL:inst|Add220~13 myArkanoidVHDL:inst|Add220~15 myArkanoidVHDL:inst|Add220~17 myArkanoidVHDL:inst|Add220~19 myArkanoidVHDL:inst|Add220~20 myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~51 myArkanoidVHDL:inst|Add222~53 myArkanoidVHDL:inst|Add222~55 myArkanoidVHDL:inst|Add222~57 myArkanoidVHDL:inst|Add222~58 myArkanoidVHDL:inst|process_0~6025 myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6182 myArkanoidVHDL:inst|red0_signal~1231 myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "295.317 ns" { myArkanoidVHDL:inst|ballPositionV[4] {} myArkanoidVHDL:inst|ballPositionV~1181 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~27 {} myArkanoidVHDL:inst|Add114~29 {} myArkanoidVHDL:inst|Add114~31 {} myArkanoidVHDL:inst|Add114~33 {} myArkanoidVHDL:inst|Add114~35 {} myArkanoidVHDL:inst|Add114~37 {} myArkanoidVHDL:inst|Add114~39 {} myArkanoidVHDL:inst|Add114~41 {} myArkanoidVHDL:inst|Add114~42 {} myArkanoidVHDL:inst|ballPositionV~1266 {} myArkanoidVHDL:inst|Add117~43 {} myArkanoidVHDL:inst|Add117~45 {} myArkanoidVHDL:inst|Add117~46 {} myArkanoidVHDL:inst|LessThan241~3 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3891 {} myArkanoidVHDL:inst|process_0~3893 {} myArkanoidVHDL:inst|process_0~3900 {} myArkanoidVHDL:inst|process_0~3903 {} myArkanoidVHDL:inst|process_0~3919 {} myArkanoidVHDL:inst|process_0~3920 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~2 {} myArkanoidVHDL:inst|Add131~3 {} myArkanoidVHDL:inst|Add131~4 {} myArkanoidVHDL:inst|process_0~3962 {} myArkanoidVHDL:inst|process_0~3964 {} myArkanoidVHDL:inst|process_0~3966 {} myArkanoidVHDL:inst|process_0~3967 {} myArkanoidVHDL:inst|process_0~3968 {} myArkanoidVHDL:inst|process_0~3973 {} myArkanoidVHDL:inst|process_0~3980 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3983 {} myArkanoidVHDL:inst|process_0~6235 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~32 {} myArkanoidVHDL:inst|Add136~29 {} myArkanoidVHDL:inst|Add136~31 {} myArkanoidVHDL:inst|Add136~33 {} myArkanoidVHDL:inst|Add136~35 {} myArkanoidVHDL:inst|Add136~37 {} myArkanoidVHDL:inst|Add136~39 {} myArkanoidVHDL:inst|Add136~40 {} myArkanoidVHDL:inst|LessThan301~7 {} myArkanoidVHDL:inst|LessThan301~9 {} myArkanoidVHDL:inst|LessThan301~10 {} myArkanoidVHDL:inst|process_0~3988 {} myArkanoidVHDL:inst|process_0~3989 {} myArkanoidVHDL:inst|process_0~4021 {} myArkanoidVHDL:inst|process_0~4044 {} myArkanoidVHDL:inst|process_0~4045 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~20 {} myArkanoidVHDL:inst|Add143~21 {} myArkanoidVHDL:inst|Add143~23 {} myArkanoidVHDL:inst|Add143~25 {} myArkanoidVHDL:inst|Add143~27 {} myArkanoidVHDL:inst|Add143~29 {} myArkanoidVHDL:inst|Add143~31 {} myArkanoidVHDL:inst|Add143~33 {} myArkanoidVHDL:inst|Add143~35 {} myArkanoidVHDL:inst|Add143~37 {} myArkanoidVHDL:inst|Add143~39 {} myArkanoidVHDL:inst|Add143~40 {} myArkanoidVHDL:inst|process_0~4097 {} myArkanoidVHDL:inst|process_0~4098 {} myArkanoidVHDL:inst|process_0~4103 {} myArkanoidVHDL:inst|process_0~4105 {} myArkanoidVHDL:inst|process_0~4110 {} myArkanoidVHDL:inst|process_0~4111 {} myArkanoidVHDL:inst|process_0~4396 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~16 {} myArkanoidVHDL:inst|Add147~17 {} myArkanoidVHDL:inst|Add147~19 {} myArkanoidVHDL:inst|Add147~21 {} myArkanoidVHDL:inst|Add147~23 {} myArkanoidVHDL:inst|Add147~24 {} myArkanoidVHDL:inst|LessThan349~1 {} myArkanoidVHDL:inst|LessThan349~2 {} myArkanoidVHDL:inst|LessThan349~5 {} myArkanoidVHDL:inst|process_0~6428 {} myArkanoidVHDL:inst|process_0~6429 {} myArkanoidVHDL:inst|process_0~4398 {} myArkanoidVHDL:inst|process_0~4399 {} myArkanoidVHDL:inst|process_0~4400 {} myArkanoidVHDL:inst|process_0~4417 {} myArkanoidVHDL:inst|process_0~4457 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~21 {} myArkanoidVHDL:inst|Add151~23 {} myArkanoidVHDL:inst|Add151~25 {} myArkanoidVHDL:inst|Add151~27 {} myArkanoidVHDL:inst|Add151~29 {} myArkanoidVHDL:inst|Add151~31 {} myArkanoidVHDL:inst|Add151~33 {} myArkanoidVHDL:inst|Add151~35 {} myArkanoidVHDL:inst|Add151~37 {} myArkanoidVHDL:inst|Add151~39 {} myArkanoidVHDL:inst|Add151~41 {} myArkanoidVHDL:inst|Add151~43 {} myArkanoidVHDL:inst|Add151~45 {} myArkanoidVHDL:inst|Add151~47 {} myArkanoidVHDL:inst|Add151~48 {} myArkanoidVHDL:inst|Add156~45 {} myArkanoidVHDL:inst|Add156~47 {} myArkanoidVHDL:inst|Add156~49 {} myArkanoidVHDL:inst|Add156~51 {} myArkanoidVHDL:inst|Add156~52 {} myArkanoidVHDL:inst|process_0~4494 {} myArkanoidVHDL:inst|process_0~4500 {} myArkanoidVHDL:inst|process_0~4508 {} myArkanoidVHDL:inst|process_0~4509 {} myArkanoidVHDL:inst|process_0~4528 {} myArkanoidVHDL:inst|process_0~4529 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~16 {} myArkanoidVHDL:inst|Add160~13 {} myArkanoidVHDL:inst|Add160~15 {} myArkanoidVHDL:inst|Add160~17 {} myArkanoidVHDL:inst|Add160~19 {} myArkanoidVHDL:inst|Add160~21 {} myArkanoidVHDL:inst|Add160~23 {} myArkanoidVHDL:inst|Add160~25 {} myArkanoidVHDL:inst|Add160~27 {} myArkanoidVHDL:inst|Add160~29 {} myArkanoidVHDL:inst|Add160~31 {} myArkanoidVHDL:inst|Add160~33 {} myArkanoidVHDL:inst|Add160~35 {} myArkanoidVHDL:inst|Add160~37 {} myArkanoidVHDL:inst|Add160~39 {} myArkanoidVHDL:inst|Add160~41 {} myArkanoidVHDL:inst|Add160~43 {} myArkanoidVHDL:inst|Add160~45 {} myArkanoidVHDL:inst|Add160~47 {} myArkanoidVHDL:inst|Add160~49 {} myArkanoidVHDL:inst|Add160~51 {} myArkanoidVHDL:inst|Add160~52 {} myArkanoidVHDL:inst|LessThan409~7 {} myArkanoidVHDL:inst|LessThan409~8 {} myArkanoidVHDL:inst|LessThan409~9 {} myArkanoidVHDL:inst|LessThan409~15 {} myArkanoidVHDL:inst|process_0~4536 {} myArkanoidVHDL:inst|process_0~4589 {} myArkanoidVHDL:inst|process_0~4590 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~5 {} myArkanoidVHDL:inst|Add163~7 {} myArkanoidVHDL:inst|Add163~9 {} myArkanoidVHDL:inst|Add163~11 {} myArkanoidVHDL:inst|Add163~13 {} myArkanoidVHDL:inst|Add163~15 {} myArkanoidVHDL:inst|Add163~17 {} myArkanoidVHDL:inst|Add163~19 {} myArkanoidVHDL:inst|Add163~21 {} myArkanoidVHDL:inst|Add163~23 {} myArkanoidVHDL:inst|Add163~25 {} myArkanoidVHDL:inst|Add163~27 {} myArkanoidVHDL:inst|Add163~29 {} myArkanoidVHDL:inst|Add163~31 {} myArkanoidVHDL:inst|Add163~32 {} myArkanoidVHDL:inst|Add168~29 {} myArkanoidVHDL:inst|Add168~31 {} myArkanoidVHDL:inst|Add168~33 {} myArkanoidVHDL:inst|Add168~35 {} myArkanoidVHDL:inst|Add168~37 {} myArkanoidVHDL:inst|Add168~39 {} myArkanoidVHDL:inst|Add168~41 {} myArkanoidVHDL:inst|Add168~43 {} myArkanoidVHDL:inst|Add168~45 {} myArkanoidVHDL:inst|Add168~47 {} myArkanoidVHDL:inst|Add168~49 {} myArkanoidVHDL:inst|Add168~51 {} myArkanoidVHDL:inst|Add168~52 {} myArkanoidVHDL:inst|process_0~4635 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4646 {} myArkanoidVHDL:inst|process_0~4649 {} myArkanoidVHDL:inst|process_0~4651 {} myArkanoidVHDL:inst|process_0~4652 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~32 {} myArkanoidVHDL:inst|Add174~29 {} myArkanoidVHDL:inst|Add174~31 {} myArkanoidVHDL:inst|Add174~33 {} myArkanoidVHDL:inst|Add174~35 {} myArkanoidVHDL:inst|Add174~37 {} myArkanoidVHDL:inst|Add174~39 {} myArkanoidVHDL:inst|Add174~41 {} myArkanoidVHDL:inst|Add174~43 {} myArkanoidVHDL:inst|Add174~45 {} myArkanoidVHDL:inst|Add174~47 {} myArkanoidVHDL:inst|Add174~48 {} myArkanoidVHDL:inst|process_0~4682 {} myArkanoidVHDL:inst|process_0~4683 {} myArkanoidVHDL:inst|process_0~4684 {} myArkanoidVHDL:inst|process_0~4688 {} myArkanoidVHDL:inst|process_0~4689 {} myArkanoidVHDL:inst|process_0~4713 {} myArkanoidVHDL:inst|process_0~4714 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~11 {} myArkanoidVHDL:inst|Add175~13 {} myArkanoidVHDL:inst|Add175~15 {} myArkanoidVHDL:inst|Add175~17 {} myArkanoidVHDL:inst|Add175~19 {} myArkanoidVHDL:inst|Add175~21 {} myArkanoidVHDL:inst|Add175~23 {} myArkanoidVHDL:inst|Add175~25 {} myArkanoidVHDL:inst|Add175~27 {} myArkanoidVHDL:inst|Add175~29 {} myArkanoidVHDL:inst|Add175~31 {} myArkanoidVHDL:inst|Add175~32 {} myArkanoidVHDL:inst|Add178~29 {} myArkanoidVHDL:inst|Add178~31 {} myArkanoidVHDL:inst|Add178~33 {} myArkanoidVHDL:inst|Add178~35 {} myArkanoidVHDL:inst|Add178~37 {} myArkanoidVHDL:inst|Add178~39 {} myArkanoidVHDL:inst|Add178~41 {} myArkanoidVHDL:inst|Add178~42 {} myArkanoidVHDL:inst|LessThan490~6 {} myArkanoidVHDL:inst|LessThan490~8 {} myArkanoidVHDL:inst|LessThan490~9 {} myArkanoidVHDL:inst|LessThan490~15 {} myArkanoidVHDL:inst|process_0~4724 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add186~29 {} myArkanoidVHDL:inst|Add186~31 {} myArkanoidVHDL:inst|Add186~33 {} myArkanoidVHDL:inst|Add186~35 {} myArkanoidVHDL:inst|Add186~37 {} myArkanoidVHDL:inst|Add186~39 {} myArkanoidVHDL:inst|Add186~41 {} myArkanoidVHDL:inst|Add186~43 {} myArkanoidVHDL:inst|Add186~45 {} myArkanoidVHDL:inst|Add186~47 {} myArkanoidVHDL:inst|Add186~49 {} myArkanoidVHDL:inst|Add186~51 {} myArkanoidVHDL:inst|Add186~53 {} myArkanoidVHDL:inst|Add186~55 {} myArkanoidVHDL:inst|Add186~57 {} myArkanoidVHDL:inst|Add186~58 {} myArkanoidVHDL:inst|process_0~4840 {} myArkanoidVHDL:inst|process_0~4848 {} myArkanoidVHDL:inst|process_0~4849 {} myArkanoidVHDL:inst|process_0~4850 {} myArkanoidVHDL:inst|process_0~4851 {} myArkanoidVHDL:inst|process_0~4853 {} myArkanoidVHDL:inst|process_0~4854 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~7 {} myArkanoidVHDL:inst|Add187~9 {} myArkanoidVHDL:inst|Add187~11 {} myArkanoidVHDL:inst|Add187~13 {} myArkanoidVHDL:inst|Add187~15 {} myArkanoidVHDL:inst|Add187~17 {} myArkanoidVHDL:inst|Add187~19 {} myArkanoidVHDL:inst|Add187~21 {} myArkanoidVHDL:inst|Add187~23 {} myArkanoidVHDL:inst|Add187~25 {} myArkanoidVHDL:inst|Add187~27 {} myArkanoidVHDL:inst|Add187~29 {} myArkanoidVHDL:inst|Add187~31 {} myArkanoidVHDL:inst|Add187~33 {} myArkanoidVHDL:inst|Add187~35 {} myArkanoidVHDL:inst|Add187~37 {} myArkanoidVHDL:inst|Add187~39 {} myArkanoidVHDL:inst|Add187~41 {} myArkanoidVHDL:inst|Add187~43 {} myArkanoidVHDL:inst|Add187~45 {} myArkanoidVHDL:inst|Add187~47 {} myArkanoidVHDL:inst|Add187~49 {} myArkanoidVHDL:inst|Add187~51 {} myArkanoidVHDL:inst|Add187~53 {} myArkanoidVHDL:inst|Add187~55 {} myArkanoidVHDL:inst|Add187~56 {} myArkanoidVHDL:inst|process_0~5406 {} myArkanoidVHDL:inst|process_0~5407 {} myArkanoidVHDL:inst|ballPositionV~1219 {} myArkanoidVHDL:inst|ballPositionV~1238 {} myArkanoidVHDL:inst|ballPositionV~974 {} myArkanoidVHDL:inst|process_0~5417 {} myArkanoidVHDL:inst|process_0~5422 {} myArkanoidVHDL:inst|process_0~5468 {} myArkanoidVHDL:inst|process_0~1359 {} myArkanoidVHDL:inst|Add191~1 {} myArkanoidVHDL:inst|Add191~3 {} myArkanoidVHDL:inst|Add191~5 {} myArkanoidVHDL:inst|Add191~7 {} myArkanoidVHDL:inst|Add191~9 {} myArkanoidVHDL:inst|Add191~11 {} myArkanoidVHDL:inst|Add191~13 {} myArkanoidVHDL:inst|Add191~15 {} myArkanoidVHDL:inst|Add191~17 {} myArkanoidVHDL:inst|Add191~19 {} myArkanoidVHDL:inst|Add191~21 {} myArkanoidVHDL:inst|Add191~23 {} myArkanoidVHDL:inst|Add191~25 {} myArkanoidVHDL:inst|Add191~27 {} myArkanoidVHDL:inst|Add191~29 {} myArkanoidVHDL:inst|Add191~31 {} myArkanoidVHDL:inst|Add191~33 {} myArkanoidVHDL:inst|Add191~35 {} myArkanoidVHDL:inst|Add191~37 {} myArkanoidVHDL:inst|Add191~39 {} myArkanoidVHDL:inst|Add191~41 {} myArkanoidVHDL:inst|Add191~43 {} myArkanoidVHDL:inst|Add191~45 {} myArkanoidVHDL:inst|Add191~47 {} myArkanoidVHDL:inst|Add191~49 {} myArkanoidVHDL:inst|Add191~51 {} myArkanoidVHDL:inst|Add191~52 {} myArkanoidVHDL:inst|Add192~51 {} myArkanoidVHDL:inst|Add192~52 {} myArkanoidVHDL:inst|Equal65~13 {} myArkanoidVHDL:inst|Equal65~14 {} myArkanoidVHDL:inst|process_0~1361 {} myArkanoidVHDL:inst|Add193~1 {} myArkanoidVHDL:inst|Add193~3 {} myArkanoidVHDL:inst|Add193~5 {} myArkanoidVHDL:inst|Add193~7 {} myArkanoidVHDL:inst|Add193~9 {} myArkanoidVHDL:inst|Add193~11 {} myArkanoidVHDL:inst|Add193~13 {} myArkanoidVHDL:inst|Add193~15 {} myArkanoidVHDL:inst|Add193~17 {} myArkanoidVHDL:inst|Add193~19 {} myArkanoidVHDL:inst|Add193~21 {} myArkanoidVHDL:inst|Add193~23 {} myArkanoidVHDL:inst|Add193~25 {} myArkanoidVHDL:inst|Add193~27 {} myArkanoidVHDL:inst|Add193~29 {} myArkanoidVHDL:inst|Add193~30 {} myArkanoidVHDL:inst|Add195~29 {} myArkanoidVHDL:inst|Add195~31 {} myArkanoidVHDL:inst|Add195~33 {} myArkanoidVHDL:inst|Add195~35 {} myArkanoidVHDL:inst|Add195~37 {} myArkanoidVHDL:inst|Add195~39 {} myArkanoidVHDL:inst|Add195~41 {} myArkanoidVHDL:inst|Add195~43 {} myArkanoidVHDL:inst|Add195~45 {} myArkanoidVHDL:inst|Add195~47 {} myArkanoidVHDL:inst|Add195~49 {} myArkanoidVHDL:inst|Add195~51 {} myArkanoidVHDL:inst|Add195~53 {} myArkanoidVHDL:inst|Add195~54 {} myArkanoidVHDL:inst|Equal66~11 {} myArkanoidVHDL:inst|Equal66~12 {} myArkanoidVHDL:inst|process_0~5472 {} myArkanoidVHDL:inst|Add196~1 {} myArkanoidVHDL:inst|Add196~3 {} myArkanoidVHDL:inst|Add196~5 {} myArkanoidVHDL:inst|Add196~7 {} myArkanoidVHDL:inst|Add196~8 {} myArkanoidVHDL:inst|Add198~7 {} myArkanoidVHDL:inst|Add198~9 {} myArkanoidVHDL:inst|Add198~11 {} myArkanoidVHDL:inst|Add198~13 {} myArkanoidVHDL:inst|Add198~15 {} myArkanoidVHDL:inst|Add198~17 {} myArkanoidVHDL:inst|Add198~19 {} myArkanoidVHDL:inst|Add198~21 {} myArkanoidVHDL:inst|Add198~23 {} myArkanoidVHDL:inst|Add198~25 {} myArkanoidVHDL:inst|Add198~27 {} myArkanoidVHDL:inst|Add198~29 {} myArkanoidVHDL:inst|Add198~31 {} myArkanoidVHDL:inst|Add198~33 {} myArkanoidVHDL:inst|Add198~35 {} myArkanoidVHDL:inst|Add198~37 {} myArkanoidVHDL:inst|Add198~39 {} myArkanoidVHDL:inst|Add198~41 {} myArkanoidVHDL:inst|Add198~43 {} myArkanoidVHDL:inst|Add198~45 {} myArkanoidVHDL:inst|Add198~47 {} myArkanoidVHDL:inst|Add198~49 {} myArkanoidVHDL:inst|Add198~51 {} myArkanoidVHDL:inst|Add198~52 {} myArkanoidVHDL:inst|Equal67~12 {} myArkanoidVHDL:inst|Equal67~13 {} myArkanoidVHDL:inst|process_0~5484 {} myArkanoidVHDL:inst|Add199~1 {} myArkanoidVHDL:inst|Add199~3 {} myArkanoidVHDL:inst|Add199~5 {} myArkanoidVHDL:inst|Add199~7 {} myArkanoidVHDL:inst|Add199~9 {} myArkanoidVHDL:inst|Add199~11 {} myArkanoidVHDL:inst|Add199~13 {} myArkanoidVHDL:inst|Add199~15 {} myArkanoidVHDL:inst|Add199~17 {} myArkanoidVHDL:inst|Add199~19 {} myArkanoidVHDL:inst|Add199~20 {} myArkanoidVHDL:inst|Add201~19 {} myArkanoidVHDL:inst|Add201~21 {} myArkanoidVHDL:inst|Add201~23 {} myArkanoidVHDL:inst|Add201~25 {} myArkanoidVHDL:inst|Add201~27 {} myArkanoidVHDL:inst|Add201~29 {} myArkanoidVHDL:inst|Add201~31 {} myArkanoidVHDL:inst|Add201~33 {} myArkanoidVHDL:inst|Add201~35 {} myArkanoidVHDL:inst|Add201~37 {} myArkanoidVHDL:inst|Add201~39 {} myArkanoidVHDL:inst|Add201~41 {} myArkanoidVHDL:inst|Add201~43 {} myArkanoidVHDL:inst|Add201~44 {} myArkanoidVHDL:inst|Equal68~8 {} myArkanoidVHDL:inst|Equal68~9 {} myArkanoidVHDL:inst|process_0~1367 {} myArkanoidVHDL:inst|Add202~1 {} myArkanoidVHDL:inst|Add202~3 {} myArkanoidVHDL:inst|Add202~5 {} myArkanoidVHDL:inst|Add202~7 {} myArkanoidVHDL:inst|Add202~9 {} myArkanoidVHDL:inst|Add202~11 {} myArkanoidVHDL:inst|Add202~13 {} myArkanoidVHDL:inst|Add202~15 {} myArkanoidVHDL:inst|Add202~17 {} myArkanoidVHDL:inst|Add202~19 {} myArkanoidVHDL:inst|Add202~21 {} myArkanoidVHDL:inst|Add202~23 {} myArkanoidVHDL:inst|Add202~25 {} myArkanoidVHDL:inst|Add202~27 {} myArkanoidVHDL:inst|Add202~29 {} myArkanoidVHDL:inst|Add202~31 {} myArkanoidVHDL:inst|Add202~33 {} myArkanoidVHDL:inst|Add202~35 {} myArkanoidVHDL:inst|Add202~37 {} myArkanoidVHDL:inst|Add202~39 {} myArkanoidVHDL:inst|Add202~41 {} myArkanoidVHDL:inst|Add202~43 {} myArkanoidVHDL:inst|Add202~45 {} myArkanoidVHDL:inst|Add202~47 {} myArkanoidVHDL:inst|Add202~49 {} myArkanoidVHDL:inst|Add202~51 {} myArkanoidVHDL:inst|Add202~53 {} myArkanoidVHDL:inst|Add202~54 {} myArkanoidVHDL:inst|Add204~53 {} myArkanoidVHDL:inst|Add204~55 {} myArkanoidVHDL:inst|Add204~57 {} myArkanoidVHDL:inst|Add204~59 {} myArkanoidVHDL:inst|Add204~60 {} myArkanoidVHDL:inst|Equal69~2 {} myArkanoidVHDL:inst|Equal69~13 {} myArkanoidVHDL:inst|process_0~1369 {} myArkanoidVHDL:inst|Add205~1 {} myArkanoidVHDL:inst|Add205~3 {} myArkanoidVHDL:inst|Add205~5 {} myArkanoidVHDL:inst|Add205~7 {} myArkanoidVHDL:inst|Add205~9 {} myArkanoidVHDL:inst|Add205~11 {} myArkanoidVHDL:inst|Add205~13 {} myArkanoidVHDL:inst|Add205~15 {} myArkanoidVHDL:inst|Add205~17 {} myArkanoidVHDL:inst|Add205~19 {} myArkanoidVHDL:inst|Add205~21 {} myArkanoidVHDL:inst|Add205~23 {} myArkanoidVHDL:inst|Add205~25 {} myArkanoidVHDL:inst|Add205~27 {} myArkanoidVHDL:inst|Add205~29 {} myArkanoidVHDL:inst|Add205~31 {} myArkanoidVHDL:inst|Add205~33 {} myArkanoidVHDL:inst|Add205~35 {} myArkanoidVHDL:inst|Add205~37 {} myArkanoidVHDL:inst|Add205~39 {} myArkanoidVHDL:inst|Add205~41 {} myArkanoidVHDL:inst|Add205~42 {} myArkanoidVHDL:inst|Add207~41 {} myArkanoidVHDL:inst|Add207~43 {} myArkanoidVHDL:inst|Add207~45 {} myArkanoidVHDL:inst|Add207~47 {} myArkanoidVHDL:inst|Add207~49 {} myArkanoidVHDL:inst|Add207~51 {} myArkanoidVHDL:inst|Add207~52 {} myArkanoidVHDL:inst|Equal70~12 {} myArkanoidVHDL:inst|Equal70~13 {} myArkanoidVHDL:inst|process_0~5503 {} myArkanoidVHDL:inst|Add208~1 {} myArkanoidVHDL:inst|Add208~3 {} myArkanoidVHDL:inst|Add208~5 {} myArkanoidVHDL:inst|Add208~7 {} myArkanoidVHDL:inst|Add208~9 {} myArkanoidVHDL:inst|Add208~11 {} myArkanoidVHDL:inst|Add208~13 {} myArkanoidVHDL:inst|Add208~15 {} myArkanoidVHDL:inst|Add208~17 {} myArkanoidVHDL:inst|Add208~19 {} myArkanoidVHDL:inst|Add208~21 {} myArkanoidVHDL:inst|Add208~23 {} myArkanoidVHDL:inst|Add208~25 {} myArkanoidVHDL:inst|Add208~27 {} myArkanoidVHDL:inst|Add208~29 {} myArkanoidVHDL:inst|Add208~31 {} myArkanoidVHDL:inst|Add208~33 {} myArkanoidVHDL:inst|Add208~35 {} myArkanoidVHDL:inst|Add208~37 {} myArkanoidVHDL:inst|Add208~39 {} myArkanoidVHDL:inst|Add208~41 {} myArkanoidVHDL:inst|Add208~43 {} myArkanoidVHDL:inst|Add208~45 {} myArkanoidVHDL:inst|Add208~47 {} myArkanoidVHDL:inst|Add208~49 {} myArkanoidVHDL:inst|Add208~51 {} myArkanoidVHDL:inst|Add208~52 {} myArkanoidVHDL:inst|Add210~51 {} myArkanoidVHDL:inst|Add210~53 {} myArkanoidVHDL:inst|Add210~54 {} myArkanoidVHDL:inst|Equal71~10 {} myArkanoidVHDL:inst|Equal71~11 {} myArkanoidVHDL:inst|process_0~5506 {} myArkanoidVHDL:inst|Add211~1 {} myArkanoidVHDL:inst|Add211~3 {} myArkanoidVHDL:inst|Add211~5 {} myArkanoidVHDL:inst|Add211~7 {} myArkanoidVHDL:inst|Add211~8 {} myArkanoidVHDL:inst|Add213~7 {} myArkanoidVHDL:inst|Add213~9 {} myArkanoidVHDL:inst|Add213~11 {} myArkanoidVHDL:inst|Add213~13 {} myArkanoidVHDL:inst|Add213~15 {} myArkanoidVHDL:inst|Add213~17 {} myArkanoidVHDL:inst|Add213~19 {} myArkanoidVHDL:inst|Add213~21 {} myArkanoidVHDL:inst|Add213~23 {} myArkanoidVHDL:inst|Add213~25 {} myArkanoidVHDL:inst|Add213~27 {} myArkanoidVHDL:inst|Add213~29 {} myArkanoidVHDL:inst|Add213~31 {} myArkanoidVHDL:inst|Add213~33 {} myArkanoidVHDL:inst|Add213~35 {} myArkanoidVHDL:inst|Add213~37 {} myArkanoidVHDL:inst|Add213~39 {} myArkanoidVHDL:inst|Add213~41 {} myArkanoidVHDL:inst|Add213~43 {} myArkanoidVHDL:inst|Add213~45 {} myArkanoidVHDL:inst|Add213~47 {} myArkanoidVHDL:inst|Add213~49 {} myArkanoidVHDL:inst|Add213~51 {} myArkanoidVHDL:inst|Add213~53 {} myArkanoidVHDL:inst|Add213~55 {} myArkanoidVHDL:inst|Add213~57 {} myArkanoidVHDL:inst|Add213~59 {} myArkanoidVHDL:inst|Add213~60 {} myArkanoidVHDL:inst|Equal72~5 {} myArkanoidVHDL:inst|Equal72~15 {} myArkanoidVHDL:inst|process_0~5510 {} myArkanoidVHDL:inst|Add214~1 {} myArkanoidVHDL:inst|Add214~3 {} myArkanoidVHDL:inst|Add214~5 {} myArkanoidVHDL:inst|Add214~7 {} myArkanoidVHDL:inst|Add214~8 {} myArkanoidVHDL:inst|Add216~7 {} myArkanoidVHDL:inst|Add216~9 {} myArkanoidVHDL:inst|Add216~11 {} myArkanoidVHDL:inst|Add216~13 {} myArkanoidVHDL:inst|Add216~15 {} myArkanoidVHDL:inst|Add216~17 {} myArkanoidVHDL:inst|Add216~19 {} myArkanoidVHDL:inst|Add216~21 {} myArkanoidVHDL:inst|Add216~23 {} myArkanoidVHDL:inst|Add216~25 {} myArkanoidVHDL:inst|Add216~27 {} myArkanoidVHDL:inst|Add216~29 {} myArkanoidVHDL:inst|Add216~31 {} myArkanoidVHDL:inst|Add216~33 {} myArkanoidVHDL:inst|Add216~35 {} myArkanoidVHDL:inst|Add216~37 {} myArkanoidVHDL:inst|Add216~39 {} myArkanoidVHDL:inst|Add216~41 {} myArkanoidVHDL:inst|Add216~43 {} myArkanoidVHDL:inst|Add216~45 {} myArkanoidVHDL:inst|Add216~47 {} myArkanoidVHDL:inst|Add216~49 {} myArkanoidVHDL:inst|Add216~51 {} myArkanoidVHDL:inst|Add216~53 {} myArkanoidVHDL:inst|Add216~55 {} myArkanoidVHDL:inst|Add216~57 {} myArkanoidVHDL:inst|Add216~59 {} myArkanoidVHDL:inst|Add216~60 {} myArkanoidVHDL:inst|Equal73~2 {} myArkanoidVHDL:inst|Equal73~13 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add217~1 {} myArkanoidVHDL:inst|Add217~3 {} myArkanoidVHDL:inst|Add217~5 {} myArkanoidVHDL:inst|Add217~7 {} myArkanoidVHDL:inst|Add217~9 {} myArkanoidVHDL:inst|Add217~11 {} myArkanoidVHDL:inst|Add217~13 {} myArkanoidVHDL:inst|Add217~15 {} myArkanoidVHDL:inst|Add217~17 {} myArkanoidVHDL:inst|Add217~19 {} myArkanoidVHDL:inst|Add217~20 {} myArkanoidVHDL:inst|Add219~19 {} myArkanoidVHDL:inst|Add219~21 {} myArkanoidVHDL:inst|Add219~23 {} myArkanoidVHDL:inst|Add219~25 {} myArkanoidVHDL:inst|Add219~27 {} myArkanoidVHDL:inst|Add219~29 {} myArkanoidVHDL:inst|Add219~31 {} myArkanoidVHDL:inst|Add219~33 {} myArkanoidVHDL:inst|Add219~35 {} myArkanoidVHDL:inst|Add219~37 {} myArkanoidVHDL:inst|Add219~39 {} myArkanoidVHDL:inst|Add219~41 {} myArkanoidVHDL:inst|Add219~43 {} myArkanoidVHDL:inst|Add219~45 {} myArkanoidVHDL:inst|Add219~46 {} myArkanoidVHDL:inst|Equal74~8 {} myArkanoidVHDL:inst|Equal74~9 {} myArkanoidVHDL:inst|Equal74~12 {} myArkanoidVHDL:inst|process_0~1379 {} myArkanoidVHDL:inst|Add220~1 {} myArkanoidVHDL:inst|Add220~3 {} myArkanoidVHDL:inst|Add220~5 {} myArkanoidVHDL:inst|Add220~7 {} myArkanoidVHDL:inst|Add220~9 {} myArkanoidVHDL:inst|Add220~11 {} myArkanoidVHDL:inst|Add220~13 {} myArkanoidVHDL:inst|Add220~15 {} myArkanoidVHDL:inst|Add220~17 {} myArkanoidVHDL:inst|Add220~19 {} myArkanoidVHDL:inst|Add220~20 {} myArkanoidVHDL:inst|Add222~21 {} myArkanoidVHDL:inst|Add222~23 {} myArkanoidVHDL:inst|Add222~25 {} myArkanoidVHDL:inst|Add222~27 {} myArkanoidVHDL:inst|Add222~29 {} myArkanoidVHDL:inst|Add222~31 {} myArkanoidVHDL:inst|Add222~33 {} myArkanoidVHDL:inst|Add222~35 {} myArkanoidVHDL:inst|Add222~37 {} myArkanoidVHDL:inst|Add222~39 {} myArkanoidVHDL:inst|Add222~41 {} myArkanoidVHDL:inst|Add222~43 {} myArkanoidVHDL:inst|Add222~45 {} myArkanoidVHDL:inst|Add222~47 {} myArkanoidVHDL:inst|Add222~49 {} myArkanoidVHDL:inst|Add222~51 {} myArkanoidVHDL:inst|Add222~53 {} myArkanoidVHDL:inst|Add222~55 {} myArkanoidVHDL:inst|Add222~57 {} myArkanoidVHDL:inst|Add222~58 {} myArkanoidVHDL:inst|process_0~6025 {} myArkanoidVHDL:inst|process_0~6026 {} myArkanoidVHDL:inst|process_0~6053 {} myArkanoidVHDL:inst|process_0~6060 {} myArkanoidVHDL:inst|process_0~6063 {} myArkanoidVHDL:inst|Add223~127 {} myArkanoidVHDL:inst|Add223~129 {} myArkanoidVHDL:inst|Add223~131 {} myArkanoidVHDL:inst|Add223~133 {} myArkanoidVHDL:inst|Add223~135 {} myArkanoidVHDL:inst|Add223~137 {} myArkanoidVHDL:inst|Add223~139 {} myArkanoidVHDL:inst|Add223~141 {} myArkanoidVHDL:inst|Add223~143 {} myArkanoidVHDL:inst|Add223~144 {} myArkanoidVHDL:inst|ballPositionH~1140 {} myArkanoidVHDL:inst|ballPositionH~1141 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6182 {} myArkanoidVHDL:inst|red0_signal~1231 {} myArkanoidVHDL:inst|red1_signal~1130 {} myArkanoidVHDL:inst|red3_signal~1004 {} myArkanoidVHDL:inst|green3_signal~1203 {} myArkanoidVHDL:inst|green3_signal~1210 {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.362ns 2.448ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.762ns 1.386ns 0.000ns 0.000ns 0.826ns 0.297ns 0.325ns 0.295ns 0.302ns 2.193ns 2.228ns 0.306ns 0.994ns 0.000ns 0.824ns 0.000ns 2.164ns 0.313ns 0.304ns 2.089ns 0.290ns 0.869ns 0.304ns 0.292ns 0.298ns 1.191ns 1.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.933ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.293ns 0.793ns 1.266ns 0.298ns 0.297ns 0.299ns 1.215ns 1.849ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.802ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 5.211ns 0.304ns 2.140ns 0.306ns 0.296ns 0.296ns 0.812ns 1.016ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 0.000ns 1.134ns 0.314ns 0.302ns 0.794ns 0.319ns 0.299ns 0.302ns 0.299ns 0.302ns 0.316ns 0.306ns 1.018ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.198ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.297ns 0.794ns 1.183ns 0.293ns 1.736ns 0.975ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.824ns 0.291ns 0.303ns 1.193ns 1.474ns 0.294ns 0.304ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.518ns 0.299ns 0.553ns 1.546ns 0.905ns 0.297ns 1.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.827ns 0.286ns 0.542ns 0.290ns 1.177ns 0.302ns 0.902ns 1.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.924ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.300ns 0.295ns 0.817ns 1.158ns 0.305ns 0.305ns 1.184ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.276ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.951ns 1.912ns 0.292ns 1.782ns 0.293ns 0.306ns 0.303ns 1.839ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.541ns 1.709ns 1.785ns 0.293ns 0.327ns 2.003ns 1.708ns 0.305ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.802ns 0.308ns 0.305ns 0.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.302ns 0.307ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.449ns 0.301ns 0.310ns 1.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.394ns 0.294ns 0.303ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.819ns 0.000ns 0.000ns 0.000ns 0.000ns 0.900ns 0.301ns 0.303ns 0.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.561ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.315ns 0.304ns 1.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.818ns 0.000ns 0.000ns 0.868ns 0.303ns 0.306ns 0.820ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.072ns 1.680ns 0.300ns 0.811ns 0.000ns 0.000ns 0.000ns 0.000ns 0.562ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.463ns 1.120ns 0.304ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.180ns 0.295ns 0.299ns 0.318ns 1.530ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.301ns 0.304ns 0.284ns 0.918ns 0.303ns 1.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.915ns 0.288ns 1.738ns 0.000ns 0.294ns 0.537ns 0.563ns 0.886ns 0.891ns 0.327ns 0.338ns 0.875ns 0.308ns 0.497ns 0.463ns } { 0.000ns 0.178ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.458ns 0.177ns 0.178ns 0.545ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.495ns 0.458ns 0.495ns 0.458ns 0.322ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.278ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.545ns 0.322ns 0.322ns 0.542ns 0.178ns 0.178ns 0.178ns 0.178ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.458ns 0.177ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.322ns 0.178ns 0.278ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.521ns 0.545ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.178ns 0.521ns 0.178ns 0.319ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.278ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.455ns 0.512ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.516ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.178ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.461ns 0.545ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.450ns 0.322ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.455ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.477ns 0.178ns 0.178ns 0.278ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.178ns 0.495ns 0.458ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.021 ns - Smallest " "Info: - Smallest clock skew is 0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 6.934 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50MHz\" to destination register is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.879 ns) 4.164 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X25_Y1_N5 2 " "Info: 2: + IC(2.259 ns) + CELL(0.879 ns) = 4.164 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 5.329 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G12 405 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 5.329 ns; Loc. = CLKCTRL_G12; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 6.934 ns myArkanoidVHDL:inst\|red1_signal 4 REG LCFF_X10_Y26_N31 1 " "Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 6.934 ns; Loc. = LCFF_X10_Y26_N31; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red1_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.16 % ) " "Info: Total cell delay = 2.507 ns ( 36.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 63.84 % ) " "Info: Total interconnect delay = 4.427 ns ( 63.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 2.259ns 1.165ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz source 6.913 ns - Longest register " "Info: - Longest clock path from clock \"clk_50MHz\" to source register is 6.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.879 ns) 4.164 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X25_Y1_N5 2 " "Info: 2: + IC(2.259 ns) + CELL(0.879 ns) = 4.164 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 5.329 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G12 405 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 5.329 ns; Loc. = CLKCTRL_G12; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.913 ns myArkanoidVHDL:inst\|ballPositionV\[4\] 4 REG LCFF_X19_Y22_N13 6 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.913 ns; Loc. = LCFF_X19_Y22_N13; Fanout = 6; REG Node = 'myArkanoidVHDL:inst\|ballPositionV\[4\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[4] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.27 % ) " "Info: Total cell delay = 2.507 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.406 ns ( 63.73 % ) " "Info: Total interconnect delay = 4.406 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[4] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballPositionV[4] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 2.259ns 1.165ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[4] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballPositionV[4] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "295.317 ns" { myArkanoidVHDL:inst|ballPositionV[4] myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3962 myArkanoidVHDL:inst|process_0~3964 myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~40 myArkanoidVHDL:inst|LessThan301~7 myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~20 myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~40 myArkanoidVHDL:inst|process_0~4097 myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~16 myArkanoidVHDL:inst|Add147~17 myArkanoidVHDL:inst|Add147~19 myArkanoidVHDL:inst|Add147~21 myArkanoidVHDL:inst|Add147~23 myArkanoidVHDL:inst|Add147~24 myArkanoidVHDL:inst|LessThan349~1 myArkanoidVHDL:inst|LessThan349~2 myArkanoidVHDL:inst|LessThan349~5 myArkanoidVHDL:inst|process_0~6428 myArkanoidVHDL:inst|process_0~6429 myArkanoidVHDL:inst|process_0~4398 myArkanoidVHDL:inst|process_0~4399 myArkanoidVHDL:inst|process_0~4400 myArkanoidVHDL:inst|process_0~4417 myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~33 myArkanoidVHDL:inst|Add151~35 myArkanoidVHDL:inst|Add151~37 myArkanoidVHDL:inst|Add151~39 myArkanoidVHDL:inst|Add151~41 myArkanoidVHDL:inst|Add151~43 myArkanoidVHDL:inst|Add151~45 myArkanoidVHDL:inst|Add151~47 myArkanoidVHDL:inst|Add151~48 myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~16 myArkanoidVHDL:inst|Add160~13 myArkanoidVHDL:inst|Add160~15 myArkanoidVHDL:inst|Add160~17 myArkanoidVHDL:inst|Add160~19 myArkanoidVHDL:inst|Add160~21 myArkanoidVHDL:inst|Add160~23 myArkanoidVHDL:inst|Add160~25 myArkanoidVHDL:inst|Add160~27 myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~5 myArkanoidVHDL:inst|Add163~7 myArkanoidVHDL:inst|Add163~9 myArkanoidVHDL:inst|Add163~11 myArkanoidVHDL:inst|Add163~13 myArkanoidVHDL:inst|Add163~15 myArkanoidVHDL:inst|Add163~17 myArkanoidVHDL:inst|Add163~19 myArkanoidVHDL:inst|Add163~21 myArkanoidVHDL:inst|Add163~23 myArkanoidVHDL:inst|Add163~25 myArkanoidVHDL:inst|Add163~27 myArkanoidVHDL:inst|Add163~29 myArkanoidVHDL:inst|Add163~31 myArkanoidVHDL:inst|Add163~32 myArkanoidVHDL:inst|Add168~29 myArkanoidVHDL:inst|Add168~31 myArkanoidVHDL:inst|Add168~33 myArkanoidVHDL:inst|Add168~35 myArkanoidVHDL:inst|Add168~37 myArkanoidVHDL:inst|Add168~39 myArkanoidVHDL:inst|Add168~41 myArkanoidVHDL:inst|Add168~43 myArkanoidVHDL:inst|Add168~45 myArkanoidVHDL:inst|Add168~47 myArkanoidVHDL:inst|Add168~49 myArkanoidVHDL:inst|Add168~51 myArkanoidVHDL:inst|Add168~52 myArkanoidVHDL:inst|process_0~4635 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4646 myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~48 myArkanoidVHDL:inst|process_0~4682 myArkanoidVHDL:inst|process_0~4683 myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4689 myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~11 myArkanoidVHDL:inst|Add175~13 myArkanoidVHDL:inst|Add175~15 myArkanoidVHDL:inst|Add175~17 myArkanoidVHDL:inst|Add175~19 myArkanoidVHDL:inst|Add175~21 myArkanoidVHDL:inst|Add175~23 myArkanoidVHDL:inst|Add175~25 myArkanoidVHDL:inst|Add175~27 myArkanoidVHDL:inst|Add175~29 myArkanoidVHDL:inst|Add175~31 myArkanoidVHDL:inst|Add175~32 myArkanoidVHDL:inst|Add178~29 myArkanoidVHDL:inst|Add178~31 myArkanoidVHDL:inst|Add178~33 myArkanoidVHDL:inst|Add178~35 myArkanoidVHDL:inst|Add178~37 myArkanoidVHDL:inst|Add178~39 myArkanoidVHDL:inst|Add178~41 myArkanoidVHDL:inst|Add178~42 myArkanoidVHDL:inst|LessThan490~6 myArkanoidVHDL:inst|LessThan490~8 myArkanoidVHDL:inst|LessThan490~9 myArkanoidVHDL:inst|LessThan490~15 myArkanoidVHDL:inst|process_0~4724 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~7 myArkanoidVHDL:inst|Add187~9 myArkanoidVHDL:inst|Add187~11 myArkanoidVHDL:inst|Add187~13 myArkanoidVHDL:inst|Add187~15 myArkanoidVHDL:inst|Add187~17 myArkanoidVHDL:inst|Add187~19 myArkanoidVHDL:inst|Add187~21 myArkanoidVHDL:inst|Add187~23 myArkanoidVHDL:inst|Add187~25 myArkanoidVHDL:inst|Add187~27 myArkanoidVHDL:inst|Add187~29 myArkanoidVHDL:inst|Add187~31 myArkanoidVHDL:inst|Add187~33 myArkanoidVHDL:inst|Add187~35 myArkanoidVHDL:inst|Add187~37 myArkanoidVHDL:inst|Add187~39 myArkanoidVHDL:inst|Add187~41 myArkanoidVHDL:inst|Add187~43 myArkanoidVHDL:inst|Add187~45 myArkanoidVHDL:inst|Add187~47 myArkanoidVHDL:inst|Add187~49 myArkanoidVHDL:inst|Add187~51 myArkanoidVHDL:inst|Add187~53 myArkanoidVHDL:inst|Add187~55 myArkanoidVHDL:inst|Add187~56 myArkanoidVHDL:inst|process_0~5406 myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1238 myArkanoidVHDL:inst|ballPositionV~974 myArkanoidVHDL:inst|process_0~5417 myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~3 myArkanoidVHDL:inst|Add191~5 myArkanoidVHDL:inst|Add191~7 myArkanoidVHDL:inst|Add191~9 myArkanoidVHDL:inst|Add191~11 myArkanoidVHDL:inst|Add191~13 myArkanoidVHDL:inst|Add191~15 myArkanoidVHDL:inst|Add191~17 myArkanoidVHDL:inst|Add191~19 myArkanoidVHDL:inst|Add191~21 myArkanoidVHDL:inst|Add191~23 myArkanoidVHDL:inst|Add191~25 myArkanoidVHDL:inst|Add191~27 myArkanoidVHDL:inst|Add191~29 myArkanoidVHDL:inst|Add191~31 myArkanoidVHDL:inst|Add191~33 myArkanoidVHDL:inst|Add191~35 myArkanoidVHDL:inst|Add191~37 myArkanoidVHDL:inst|Add191~39 myArkanoidVHDL:inst|Add191~41 myArkanoidVHDL:inst|Add191~43 myArkanoidVHDL:inst|Add191~45 myArkanoidVHDL:inst|Add191~47 myArkanoidVHDL:inst|Add191~49 myArkanoidVHDL:inst|Add191~51 myArkanoidVHDL:inst|Add191~52 myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~52 myArkanoidVHDL:inst|Equal65~13 myArkanoidVHDL:inst|Equal65~14 myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~3 myArkanoidVHDL:inst|Add193~5 myArkanoidVHDL:inst|Add193~7 myArkanoidVHDL:inst|Add193~9 myArkanoidVHDL:inst|Add193~11 myArkanoidVHDL:inst|Add193~13 myArkanoidVHDL:inst|Add193~15 myArkanoidVHDL:inst|Add193~17 myArkanoidVHDL:inst|Add193~19 myArkanoidVHDL:inst|Add193~21 myArkanoidVHDL:inst|Add193~23 myArkanoidVHDL:inst|Add193~25 myArkanoidVHDL:inst|Add193~27 myArkanoidVHDL:inst|Add193~29 myArkanoidVHDL:inst|Add193~30 myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~54 myArkanoidVHDL:inst|Equal66~11 myArkanoidVHDL:inst|Equal66~12 myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~3 myArkanoidVHDL:inst|Add196~5 myArkanoidVHDL:inst|Add196~7 myArkanoidVHDL:inst|Add196~8 myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~52 myArkanoidVHDL:inst|Equal67~12 myArkanoidVHDL:inst|Equal67~13 myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~3 myArkanoidVHDL:inst|Add199~5 myArkanoidVHDL:inst|Add199~7 myArkanoidVHDL:inst|Add199~9 myArkanoidVHDL:inst|Add199~11 myArkanoidVHDL:inst|Add199~13 myArkanoidVHDL:inst|Add199~15 myArkanoidVHDL:inst|Add199~17 myArkanoidVHDL:inst|Add199~19 myArkanoidVHDL:inst|Add199~20 myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~44 myArkanoidVHDL:inst|Equal68~8 myArkanoidVHDL:inst|Equal68~9 myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~3 myArkanoidVHDL:inst|Add202~5 myArkanoidVHDL:inst|Add202~7 myArkanoidVHDL:inst|Add202~9 myArkanoidVHDL:inst|Add202~11 myArkanoidVHDL:inst|Add202~13 myArkanoidVHDL:inst|Add202~15 myArkanoidVHDL:inst|Add202~17 myArkanoidVHDL:inst|Add202~19 myArkanoidVHDL:inst|Add202~21 myArkanoidVHDL:inst|Add202~23 myArkanoidVHDL:inst|Add202~25 myArkanoidVHDL:inst|Add202~27 myArkanoidVHDL:inst|Add202~29 myArkanoidVHDL:inst|Add202~31 myArkanoidVHDL:inst|Add202~33 myArkanoidVHDL:inst|Add202~35 myArkanoidVHDL:inst|Add202~37 myArkanoidVHDL:inst|Add202~39 myArkanoidVHDL:inst|Add202~41 myArkanoidVHDL:inst|Add202~43 myArkanoidVHDL:inst|Add202~45 myArkanoidVHDL:inst|Add202~47 myArkanoidVHDL:inst|Add202~49 myArkanoidVHDL:inst|Add202~51 myArkanoidVHDL:inst|Add202~53 myArkanoidVHDL:inst|Add202~54 myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~3 myArkanoidVHDL:inst|Add205~5 myArkanoidVHDL:inst|Add205~7 myArkanoidVHDL:inst|Add205~9 myArkanoidVHDL:inst|Add205~11 myArkanoidVHDL:inst|Add205~13 myArkanoidVHDL:inst|Add205~15 myArkanoidVHDL:inst|Add205~17 myArkanoidVHDL:inst|Add205~19 myArkanoidVHDL:inst|Add205~21 myArkanoidVHDL:inst|Add205~23 myArkanoidVHDL:inst|Add205~25 myArkanoidVHDL:inst|Add205~27 myArkanoidVHDL:inst|Add205~29 myArkanoidVHDL:inst|Add205~31 myArkanoidVHDL:inst|Add205~33 myArkanoidVHDL:inst|Add205~35 myArkanoidVHDL:inst|Add205~37 myArkanoidVHDL:inst|Add205~39 myArkanoidVHDL:inst|Add205~41 myArkanoidVHDL:inst|Add205~42 myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~52 myArkanoidVHDL:inst|Equal70~12 myArkanoidVHDL:inst|Equal70~13 myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~3 myArkanoidVHDL:inst|Add208~5 myArkanoidVHDL:inst|Add208~7 myArkanoidVHDL:inst|Add208~9 myArkanoidVHDL:inst|Add208~11 myArkanoidVHDL:inst|Add208~13 myArkanoidVHDL:inst|Add208~15 myArkanoidVHDL:inst|Add208~17 myArkanoidVHDL:inst|Add208~19 myArkanoidVHDL:inst|Add208~21 myArkanoidVHDL:inst|Add208~23 myArkanoidVHDL:inst|Add208~25 myArkanoidVHDL:inst|Add208~27 myArkanoidVHDL:inst|Add208~29 myArkanoidVHDL:inst|Add208~31 myArkanoidVHDL:inst|Add208~33 myArkanoidVHDL:inst|Add208~35 myArkanoidVHDL:inst|Add208~37 myArkanoidVHDL:inst|Add208~39 myArkanoidVHDL:inst|Add208~41 myArkanoidVHDL:inst|Add208~43 myArkanoidVHDL:inst|Add208~45 myArkanoidVHDL:inst|Add208~47 myArkanoidVHDL:inst|Add208~49 myArkanoidVHDL:inst|Add208~51 myArkanoidVHDL:inst|Add208~52 myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~54 myArkanoidVHDL:inst|Equal71~10 myArkanoidVHDL:inst|Equal71~11 myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~3 myArkanoidVHDL:inst|Add211~5 myArkanoidVHDL:inst|Add211~7 myArkanoidVHDL:inst|Add211~8 myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~3 myArkanoidVHDL:inst|Add214~5 myArkanoidVHDL:inst|Add214~7 myArkanoidVHDL:inst|Add214~8 myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~3 myArkanoidVHDL:inst|Add217~5 myArkanoidVHDL:inst|Add217~7 myArkanoidVHDL:inst|Add217~9 myArkanoidVHDL:inst|Add217~11 myArkanoidVHDL:inst|Add217~13 myArkanoidVHDL:inst|Add217~15 myArkanoidVHDL:inst|Add217~17 myArkanoidVHDL:inst|Add217~19 myArkanoidVHDL:inst|Add217~20 myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~46 myArkanoidVHDL:inst|Equal74~8 myArkanoidVHDL:inst|Equal74~9 myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~3 myArkanoidVHDL:inst|Add220~5 myArkanoidVHDL:inst|Add220~7 myArkanoidVHDL:inst|Add220~9 myArkanoidVHDL:inst|Add220~11 myArkanoidVHDL:inst|Add220~13 myArkanoidVHDL:inst|Add220~15 myArkanoidVHDL:inst|Add220~17 myArkanoidVHDL:inst|Add220~19 myArkanoidVHDL:inst|Add220~20 myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~51 myArkanoidVHDL:inst|Add222~53 myArkanoidVHDL:inst|Add222~55 myArkanoidVHDL:inst|Add222~57 myArkanoidVHDL:inst|Add222~58 myArkanoidVHDL:inst|process_0~6025 myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6182 myArkanoidVHDL:inst|red0_signal~1231 myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "295.317 ns" { myArkanoidVHDL:inst|ballPositionV[4] {} myArkanoidVHDL:inst|ballPositionV~1181 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~27 {} myArkanoidVHDL:inst|Add114~29 {} myArkanoidVHDL:inst|Add114~31 {} myArkanoidVHDL:inst|Add114~33 {} myArkanoidVHDL:inst|Add114~35 {} myArkanoidVHDL:inst|Add114~37 {} myArkanoidVHDL:inst|Add114~39 {} myArkanoidVHDL:inst|Add114~41 {} myArkanoidVHDL:inst|Add114~42 {} myArkanoidVHDL:inst|ballPositionV~1266 {} myArkanoidVHDL:inst|Add117~43 {} myArkanoidVHDL:inst|Add117~45 {} myArkanoidVHDL:inst|Add117~46 {} myArkanoidVHDL:inst|LessThan241~3 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3891 {} myArkanoidVHDL:inst|process_0~3893 {} myArkanoidVHDL:inst|process_0~3900 {} myArkanoidVHDL:inst|process_0~3903 {} myArkanoidVHDL:inst|process_0~3919 {} myArkanoidVHDL:inst|process_0~3920 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~2 {} myArkanoidVHDL:inst|Add131~3 {} myArkanoidVHDL:inst|Add131~4 {} myArkanoidVHDL:inst|process_0~3962 {} myArkanoidVHDL:inst|process_0~3964 {} myArkanoidVHDL:inst|process_0~3966 {} myArkanoidVHDL:inst|process_0~3967 {} myArkanoidVHDL:inst|process_0~3968 {} myArkanoidVHDL:inst|process_0~3973 {} myArkanoidVHDL:inst|process_0~3980 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3983 {} myArkanoidVHDL:inst|process_0~6235 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~32 {} myArkanoidVHDL:inst|Add136~29 {} myArkanoidVHDL:inst|Add136~31 {} myArkanoidVHDL:inst|Add136~33 {} myArkanoidVHDL:inst|Add136~35 {} myArkanoidVHDL:inst|Add136~37 {} myArkanoidVHDL:inst|Add136~39 {} myArkanoidVHDL:inst|Add136~40 {} myArkanoidVHDL:inst|LessThan301~7 {} myArkanoidVHDL:inst|LessThan301~9 {} myArkanoidVHDL:inst|LessThan301~10 {} myArkanoidVHDL:inst|process_0~3988 {} myArkanoidVHDL:inst|process_0~3989 {} myArkanoidVHDL:inst|process_0~4021 {} myArkanoidVHDL:inst|process_0~4044 {} myArkanoidVHDL:inst|process_0~4045 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~20 {} myArkanoidVHDL:inst|Add143~21 {} myArkanoidVHDL:inst|Add143~23 {} myArkanoidVHDL:inst|Add143~25 {} myArkanoidVHDL:inst|Add143~27 {} myArkanoidVHDL:inst|Add143~29 {} myArkanoidVHDL:inst|Add143~31 {} myArkanoidVHDL:inst|Add143~33 {} myArkanoidVHDL:inst|Add143~35 {} myArkanoidVHDL:inst|Add143~37 {} myArkanoidVHDL:inst|Add143~39 {} myArkanoidVHDL:inst|Add143~40 {} myArkanoidVHDL:inst|process_0~4097 {} myArkanoidVHDL:inst|process_0~4098 {} myArkanoidVHDL:inst|process_0~4103 {} myArkanoidVHDL:inst|process_0~4105 {} myArkanoidVHDL:inst|process_0~4110 {} myArkanoidVHDL:inst|process_0~4111 {} myArkanoidVHDL:inst|process_0~4396 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~16 {} myArkanoidVHDL:inst|Add147~17 {} myArkanoidVHDL:inst|Add147~19 {} myArkanoidVHDL:inst|Add147~21 {} myArkanoidVHDL:inst|Add147~23 {} myArkanoidVHDL:inst|Add147~24 {} myArkanoidVHDL:inst|LessThan349~1 {} myArkanoidVHDL:inst|LessThan349~2 {} myArkanoidVHDL:inst|LessThan349~5 {} myArkanoidVHDL:inst|process_0~6428 {} myArkanoidVHDL:inst|process_0~6429 {} myArkanoidVHDL:inst|process_0~4398 {} myArkanoidVHDL:inst|process_0~4399 {} myArkanoidVHDL:inst|process_0~4400 {} myArkanoidVHDL:inst|process_0~4417 {} myArkanoidVHDL:inst|process_0~4457 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~21 {} myArkanoidVHDL:inst|Add151~23 {} myArkanoidVHDL:inst|Add151~25 {} myArkanoidVHDL:inst|Add151~27 {} myArkanoidVHDL:inst|Add151~29 {} myArkanoidVHDL:inst|Add151~31 {} myArkanoidVHDL:inst|Add151~33 {} myArkanoidVHDL:inst|Add151~35 {} myArkanoidVHDL:inst|Add151~37 {} myArkanoidVHDL:inst|Add151~39 {} myArkanoidVHDL:inst|Add151~41 {} myArkanoidVHDL:inst|Add151~43 {} myArkanoidVHDL:inst|Add151~45 {} myArkanoidVHDL:inst|Add151~47 {} myArkanoidVHDL:inst|Add151~48 {} myArkanoidVHDL:inst|Add156~45 {} myArkanoidVHDL:inst|Add156~47 {} myArkanoidVHDL:inst|Add156~49 {} myArkanoidVHDL:inst|Add156~51 {} myArkanoidVHDL:inst|Add156~52 {} myArkanoidVHDL:inst|process_0~4494 {} myArkanoidVHDL:inst|process_0~4500 {} myArkanoidVHDL:inst|process_0~4508 {} myArkanoidVHDL:inst|process_0~4509 {} myArkanoidVHDL:inst|process_0~4528 {} myArkanoidVHDL:inst|process_0~4529 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~16 {} myArkanoidVHDL:inst|Add160~13 {} myArkanoidVHDL:inst|Add160~15 {} myArkanoidVHDL:inst|Add160~17 {} myArkanoidVHDL:inst|Add160~19 {} myArkanoidVHDL:inst|Add160~21 {} myArkanoidVHDL:inst|Add160~23 {} myArkanoidVHDL:inst|Add160~25 {} myArkanoidVHDL:inst|Add160~27 {} myArkanoidVHDL:inst|Add160~29 {} myArkanoidVHDL:inst|Add160~31 {} myArkanoidVHDL:inst|Add160~33 {} myArkanoidVHDL:inst|Add160~35 {} myArkanoidVHDL:inst|Add160~37 {} myArkanoidVHDL:inst|Add160~39 {} myArkanoidVHDL:inst|Add160~41 {} myArkanoidVHDL:inst|Add160~43 {} myArkanoidVHDL:inst|Add160~45 {} myArkanoidVHDL:inst|Add160~47 {} myArkanoidVHDL:inst|Add160~49 {} myArkanoidVHDL:inst|Add160~51 {} myArkanoidVHDL:inst|Add160~52 {} myArkanoidVHDL:inst|LessThan409~7 {} myArkanoidVHDL:inst|LessThan409~8 {} myArkanoidVHDL:inst|LessThan409~9 {} myArkanoidVHDL:inst|LessThan409~15 {} myArkanoidVHDL:inst|process_0~4536 {} myArkanoidVHDL:inst|process_0~4589 {} myArkanoidVHDL:inst|process_0~4590 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~5 {} myArkanoidVHDL:inst|Add163~7 {} myArkanoidVHDL:inst|Add163~9 {} myArkanoidVHDL:inst|Add163~11 {} myArkanoidVHDL:inst|Add163~13 {} myArkanoidVHDL:inst|Add163~15 {} myArkanoidVHDL:inst|Add163~17 {} myArkanoidVHDL:inst|Add163~19 {} myArkanoidVHDL:inst|Add163~21 {} myArkanoidVHDL:inst|Add163~23 {} myArkanoidVHDL:inst|Add163~25 {} myArkanoidVHDL:inst|Add163~27 {} myArkanoidVHDL:inst|Add163~29 {} myArkanoidVHDL:inst|Add163~31 {} myArkanoidVHDL:inst|Add163~32 {} myArkanoidVHDL:inst|Add168~29 {} myArkanoidVHDL:inst|Add168~31 {} myArkanoidVHDL:inst|Add168~33 {} myArkanoidVHDL:inst|Add168~35 {} myArkanoidVHDL:inst|Add168~37 {} myArkanoidVHDL:inst|Add168~39 {} myArkanoidVHDL:inst|Add168~41 {} myArkanoidVHDL:inst|Add168~43 {} myArkanoidVHDL:inst|Add168~45 {} myArkanoidVHDL:inst|Add168~47 {} myArkanoidVHDL:inst|Add168~49 {} myArkanoidVHDL:inst|Add168~51 {} myArkanoidVHDL:inst|Add168~52 {} myArkanoidVHDL:inst|process_0~4635 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4646 {} myArkanoidVHDL:inst|process_0~4649 {} myArkanoidVHDL:inst|process_0~4651 {} myArkanoidVHDL:inst|process_0~4652 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~32 {} myArkanoidVHDL:inst|Add174~29 {} myArkanoidVHDL:inst|Add174~31 {} myArkanoidVHDL:inst|Add174~33 {} myArkanoidVHDL:inst|Add174~35 {} myArkanoidVHDL:inst|Add174~37 {} myArkanoidVHDL:inst|Add174~39 {} myArkanoidVHDL:inst|Add174~41 {} myArkanoidVHDL:inst|Add174~43 {} myArkanoidVHDL:inst|Add174~45 {} myArkanoidVHDL:inst|Add174~47 {} myArkanoidVHDL:inst|Add174~48 {} myArkanoidVHDL:inst|process_0~4682 {} myArkanoidVHDL:inst|process_0~4683 {} myArkanoidVHDL:inst|process_0~4684 {} myArkanoidVHDL:inst|process_0~4688 {} myArkanoidVHDL:inst|process_0~4689 {} myArkanoidVHDL:inst|process_0~4713 {} myArkanoidVHDL:inst|process_0~4714 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~11 {} myArkanoidVHDL:inst|Add175~13 {} myArkanoidVHDL:inst|Add175~15 {} myArkanoidVHDL:inst|Add175~17 {} myArkanoidVHDL:inst|Add175~19 {} myArkanoidVHDL:inst|Add175~21 {} myArkanoidVHDL:inst|Add175~23 {} myArkanoidVHDL:inst|Add175~25 {} myArkanoidVHDL:inst|Add175~27 {} myArkanoidVHDL:inst|Add175~29 {} myArkanoidVHDL:inst|Add175~31 {} myArkanoidVHDL:inst|Add175~32 {} myArkanoidVHDL:inst|Add178~29 {} myArkanoidVHDL:inst|Add178~31 {} myArkanoidVHDL:inst|Add178~33 {} myArkanoidVHDL:inst|Add178~35 {} myArkanoidVHDL:inst|Add178~37 {} myArkanoidVHDL:inst|Add178~39 {} myArkanoidVHDL:inst|Add178~41 {} myArkanoidVHDL:inst|Add178~42 {} myArkanoidVHDL:inst|LessThan490~6 {} myArkanoidVHDL:inst|LessThan490~8 {} myArkanoidVHDL:inst|LessThan490~9 {} myArkanoidVHDL:inst|LessThan490~15 {} myArkanoidVHDL:inst|process_0~4724 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add186~29 {} myArkanoidVHDL:inst|Add186~31 {} myArkanoidVHDL:inst|Add186~33 {} myArkanoidVHDL:inst|Add186~35 {} myArkanoidVHDL:inst|Add186~37 {} myArkanoidVHDL:inst|Add186~39 {} myArkanoidVHDL:inst|Add186~41 {} myArkanoidVHDL:inst|Add186~43 {} myArkanoidVHDL:inst|Add186~45 {} myArkanoidVHDL:inst|Add186~47 {} myArkanoidVHDL:inst|Add186~49 {} myArkanoidVHDL:inst|Add186~51 {} myArkanoidVHDL:inst|Add186~53 {} myArkanoidVHDL:inst|Add186~55 {} myArkanoidVHDL:inst|Add186~57 {} myArkanoidVHDL:inst|Add186~58 {} myArkanoidVHDL:inst|process_0~4840 {} myArkanoidVHDL:inst|process_0~4848 {} myArkanoidVHDL:inst|process_0~4849 {} myArkanoidVHDL:inst|process_0~4850 {} myArkanoidVHDL:inst|process_0~4851 {} myArkanoidVHDL:inst|process_0~4853 {} myArkanoidVHDL:inst|process_0~4854 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~7 {} myArkanoidVHDL:inst|Add187~9 {} myArkanoidVHDL:inst|Add187~11 {} myArkanoidVHDL:inst|Add187~13 {} myArkanoidVHDL:inst|Add187~15 {} myArkanoidVHDL:inst|Add187~17 {} myArkanoidVHDL:inst|Add187~19 {} myArkanoidVHDL:inst|Add187~21 {} myArkanoidVHDL:inst|Add187~23 {} myArkanoidVHDL:inst|Add187~25 {} myArkanoidVHDL:inst|Add187~27 {} myArkanoidVHDL:inst|Add187~29 {} myArkanoidVHDL:inst|Add187~31 {} myArkanoidVHDL:inst|Add187~33 {} myArkanoidVHDL:inst|Add187~35 {} myArkanoidVHDL:inst|Add187~37 {} myArkanoidVHDL:inst|Add187~39 {} myArkanoidVHDL:inst|Add187~41 {} myArkanoidVHDL:inst|Add187~43 {} myArkanoidVHDL:inst|Add187~45 {} myArkanoidVHDL:inst|Add187~47 {} myArkanoidVHDL:inst|Add187~49 {} myArkanoidVHDL:inst|Add187~51 {} myArkanoidVHDL:inst|Add187~53 {} myArkanoidVHDL:inst|Add187~55 {} myArkanoidVHDL:inst|Add187~56 {} myArkanoidVHDL:inst|process_0~5406 {} myArkanoidVHDL:inst|process_0~5407 {} myArkanoidVHDL:inst|ballPositionV~1219 {} myArkanoidVHDL:inst|ballPositionV~1238 {} myArkanoidVHDL:inst|ballPositionV~974 {} myArkanoidVHDL:inst|process_0~5417 {} myArkanoidVHDL:inst|process_0~5422 {} myArkanoidVHDL:inst|process_0~5468 {} myArkanoidVHDL:inst|process_0~1359 {} myArkanoidVHDL:inst|Add191~1 {} myArkanoidVHDL:inst|Add191~3 {} myArkanoidVHDL:inst|Add191~5 {} myArkanoidVHDL:inst|Add191~7 {} myArkanoidVHDL:inst|Add191~9 {} myArkanoidVHDL:inst|Add191~11 {} myArkanoidVHDL:inst|Add191~13 {} myArkanoidVHDL:inst|Add191~15 {} myArkanoidVHDL:inst|Add191~17 {} myArkanoidVHDL:inst|Add191~19 {} myArkanoidVHDL:inst|Add191~21 {} myArkanoidVHDL:inst|Add191~23 {} myArkanoidVHDL:inst|Add191~25 {} myArkanoidVHDL:inst|Add191~27 {} myArkanoidVHDL:inst|Add191~29 {} myArkanoidVHDL:inst|Add191~31 {} myArkanoidVHDL:inst|Add191~33 {} myArkanoidVHDL:inst|Add191~35 {} myArkanoidVHDL:inst|Add191~37 {} myArkanoidVHDL:inst|Add191~39 {} myArkanoidVHDL:inst|Add191~41 {} myArkanoidVHDL:inst|Add191~43 {} myArkanoidVHDL:inst|Add191~45 {} myArkanoidVHDL:inst|Add191~47 {} myArkanoidVHDL:inst|Add191~49 {} myArkanoidVHDL:inst|Add191~51 {} myArkanoidVHDL:inst|Add191~52 {} myArkanoidVHDL:inst|Add192~51 {} myArkanoidVHDL:inst|Add192~52 {} myArkanoidVHDL:inst|Equal65~13 {} myArkanoidVHDL:inst|Equal65~14 {} myArkanoidVHDL:inst|process_0~1361 {} myArkanoidVHDL:inst|Add193~1 {} myArkanoidVHDL:inst|Add193~3 {} myArkanoidVHDL:inst|Add193~5 {} myArkanoidVHDL:inst|Add193~7 {} myArkanoidVHDL:inst|Add193~9 {} myArkanoidVHDL:inst|Add193~11 {} myArkanoidVHDL:inst|Add193~13 {} myArkanoidVHDL:inst|Add193~15 {} myArkanoidVHDL:inst|Add193~17 {} myArkanoidVHDL:inst|Add193~19 {} myArkanoidVHDL:inst|Add193~21 {} myArkanoidVHDL:inst|Add193~23 {} myArkanoidVHDL:inst|Add193~25 {} myArkanoidVHDL:inst|Add193~27 {} myArkanoidVHDL:inst|Add193~29 {} myArkanoidVHDL:inst|Add193~30 {} myArkanoidVHDL:inst|Add195~29 {} myArkanoidVHDL:inst|Add195~31 {} myArkanoidVHDL:inst|Add195~33 {} myArkanoidVHDL:inst|Add195~35 {} myArkanoidVHDL:inst|Add195~37 {} myArkanoidVHDL:inst|Add195~39 {} myArkanoidVHDL:inst|Add195~41 {} myArkanoidVHDL:inst|Add195~43 {} myArkanoidVHDL:inst|Add195~45 {} myArkanoidVHDL:inst|Add195~47 {} myArkanoidVHDL:inst|Add195~49 {} myArkanoidVHDL:inst|Add195~51 {} myArkanoidVHDL:inst|Add195~53 {} myArkanoidVHDL:inst|Add195~54 {} myArkanoidVHDL:inst|Equal66~11 {} myArkanoidVHDL:inst|Equal66~12 {} myArkanoidVHDL:inst|process_0~5472 {} myArkanoidVHDL:inst|Add196~1 {} myArkanoidVHDL:inst|Add196~3 {} myArkanoidVHDL:inst|Add196~5 {} myArkanoidVHDL:inst|Add196~7 {} myArkanoidVHDL:inst|Add196~8 {} myArkanoidVHDL:inst|Add198~7 {} myArkanoidVHDL:inst|Add198~9 {} myArkanoidVHDL:inst|Add198~11 {} myArkanoidVHDL:inst|Add198~13 {} myArkanoidVHDL:inst|Add198~15 {} myArkanoidVHDL:inst|Add198~17 {} myArkanoidVHDL:inst|Add198~19 {} myArkanoidVHDL:inst|Add198~21 {} myArkanoidVHDL:inst|Add198~23 {} myArkanoidVHDL:inst|Add198~25 {} myArkanoidVHDL:inst|Add198~27 {} myArkanoidVHDL:inst|Add198~29 {} myArkanoidVHDL:inst|Add198~31 {} myArkanoidVHDL:inst|Add198~33 {} myArkanoidVHDL:inst|Add198~35 {} myArkanoidVHDL:inst|Add198~37 {} myArkanoidVHDL:inst|Add198~39 {} myArkanoidVHDL:inst|Add198~41 {} myArkanoidVHDL:inst|Add198~43 {} myArkanoidVHDL:inst|Add198~45 {} myArkanoidVHDL:inst|Add198~47 {} myArkanoidVHDL:inst|Add198~49 {} myArkanoidVHDL:inst|Add198~51 {} myArkanoidVHDL:inst|Add198~52 {} myArkanoidVHDL:inst|Equal67~12 {} myArkanoidVHDL:inst|Equal67~13 {} myArkanoidVHDL:inst|process_0~5484 {} myArkanoidVHDL:inst|Add199~1 {} myArkanoidVHDL:inst|Add199~3 {} myArkanoidVHDL:inst|Add199~5 {} myArkanoidVHDL:inst|Add199~7 {} myArkanoidVHDL:inst|Add199~9 {} myArkanoidVHDL:inst|Add199~11 {} myArkanoidVHDL:inst|Add199~13 {} myArkanoidVHDL:inst|Add199~15 {} myArkanoidVHDL:inst|Add199~17 {} myArkanoidVHDL:inst|Add199~19 {} myArkanoidVHDL:inst|Add199~20 {} myArkanoidVHDL:inst|Add201~19 {} myArkanoidVHDL:inst|Add201~21 {} myArkanoidVHDL:inst|Add201~23 {} myArkanoidVHDL:inst|Add201~25 {} myArkanoidVHDL:inst|Add201~27 {} myArkanoidVHDL:inst|Add201~29 {} myArkanoidVHDL:inst|Add201~31 {} myArkanoidVHDL:inst|Add201~33 {} myArkanoidVHDL:inst|Add201~35 {} myArkanoidVHDL:inst|Add201~37 {} myArkanoidVHDL:inst|Add201~39 {} myArkanoidVHDL:inst|Add201~41 {} myArkanoidVHDL:inst|Add201~43 {} myArkanoidVHDL:inst|Add201~44 {} myArkanoidVHDL:inst|Equal68~8 {} myArkanoidVHDL:inst|Equal68~9 {} myArkanoidVHDL:inst|process_0~1367 {} myArkanoidVHDL:inst|Add202~1 {} myArkanoidVHDL:inst|Add202~3 {} myArkanoidVHDL:inst|Add202~5 {} myArkanoidVHDL:inst|Add202~7 {} myArkanoidVHDL:inst|Add202~9 {} myArkanoidVHDL:inst|Add202~11 {} myArkanoidVHDL:inst|Add202~13 {} myArkanoidVHDL:inst|Add202~15 {} myArkanoidVHDL:inst|Add202~17 {} myArkanoidVHDL:inst|Add202~19 {} myArkanoidVHDL:inst|Add202~21 {} myArkanoidVHDL:inst|Add202~23 {} myArkanoidVHDL:inst|Add202~25 {} myArkanoidVHDL:inst|Add202~27 {} myArkanoidVHDL:inst|Add202~29 {} myArkanoidVHDL:inst|Add202~31 {} myArkanoidVHDL:inst|Add202~33 {} myArkanoidVHDL:inst|Add202~35 {} myArkanoidVHDL:inst|Add202~37 {} myArkanoidVHDL:inst|Add202~39 {} myArkanoidVHDL:inst|Add202~41 {} myArkanoidVHDL:inst|Add202~43 {} myArkanoidVHDL:inst|Add202~45 {} myArkanoidVHDL:inst|Add202~47 {} myArkanoidVHDL:inst|Add202~49 {} myArkanoidVHDL:inst|Add202~51 {} myArkanoidVHDL:inst|Add202~53 {} myArkanoidVHDL:inst|Add202~54 {} myArkanoidVHDL:inst|Add204~53 {} myArkanoidVHDL:inst|Add204~55 {} myArkanoidVHDL:inst|Add204~57 {} myArkanoidVHDL:inst|Add204~59 {} myArkanoidVHDL:inst|Add204~60 {} myArkanoidVHDL:inst|Equal69~2 {} myArkanoidVHDL:inst|Equal69~13 {} myArkanoidVHDL:inst|process_0~1369 {} myArkanoidVHDL:inst|Add205~1 {} myArkanoidVHDL:inst|Add205~3 {} myArkanoidVHDL:inst|Add205~5 {} myArkanoidVHDL:inst|Add205~7 {} myArkanoidVHDL:inst|Add205~9 {} myArkanoidVHDL:inst|Add205~11 {} myArkanoidVHDL:inst|Add205~13 {} myArkanoidVHDL:inst|Add205~15 {} myArkanoidVHDL:inst|Add205~17 {} myArkanoidVHDL:inst|Add205~19 {} myArkanoidVHDL:inst|Add205~21 {} myArkanoidVHDL:inst|Add205~23 {} myArkanoidVHDL:inst|Add205~25 {} myArkanoidVHDL:inst|Add205~27 {} myArkanoidVHDL:inst|Add205~29 {} myArkanoidVHDL:inst|Add205~31 {} myArkanoidVHDL:inst|Add205~33 {} myArkanoidVHDL:inst|Add205~35 {} myArkanoidVHDL:inst|Add205~37 {} myArkanoidVHDL:inst|Add205~39 {} myArkanoidVHDL:inst|Add205~41 {} myArkanoidVHDL:inst|Add205~42 {} myArkanoidVHDL:inst|Add207~41 {} myArkanoidVHDL:inst|Add207~43 {} myArkanoidVHDL:inst|Add207~45 {} myArkanoidVHDL:inst|Add207~47 {} myArkanoidVHDL:inst|Add207~49 {} myArkanoidVHDL:inst|Add207~51 {} myArkanoidVHDL:inst|Add207~52 {} myArkanoidVHDL:inst|Equal70~12 {} myArkanoidVHDL:inst|Equal70~13 {} myArkanoidVHDL:inst|process_0~5503 {} myArkanoidVHDL:inst|Add208~1 {} myArkanoidVHDL:inst|Add208~3 {} myArkanoidVHDL:inst|Add208~5 {} myArkanoidVHDL:inst|Add208~7 {} myArkanoidVHDL:inst|Add208~9 {} myArkanoidVHDL:inst|Add208~11 {} myArkanoidVHDL:inst|Add208~13 {} myArkanoidVHDL:inst|Add208~15 {} myArkanoidVHDL:inst|Add208~17 {} myArkanoidVHDL:inst|Add208~19 {} myArkanoidVHDL:inst|Add208~21 {} myArkanoidVHDL:inst|Add208~23 {} myArkanoidVHDL:inst|Add208~25 {} myArkanoidVHDL:inst|Add208~27 {} myArkanoidVHDL:inst|Add208~29 {} myArkanoidVHDL:inst|Add208~31 {} myArkanoidVHDL:inst|Add208~33 {} myArkanoidVHDL:inst|Add208~35 {} myArkanoidVHDL:inst|Add208~37 {} myArkanoidVHDL:inst|Add208~39 {} myArkanoidVHDL:inst|Add208~41 {} myArkanoidVHDL:inst|Add208~43 {} myArkanoidVHDL:inst|Add208~45 {} myArkanoidVHDL:inst|Add208~47 {} myArkanoidVHDL:inst|Add208~49 {} myArkanoidVHDL:inst|Add208~51 {} myArkanoidVHDL:inst|Add208~52 {} myArkanoidVHDL:inst|Add210~51 {} myArkanoidVHDL:inst|Add210~53 {} myArkanoidVHDL:inst|Add210~54 {} myArkanoidVHDL:inst|Equal71~10 {} myArkanoidVHDL:inst|Equal71~11 {} myArkanoidVHDL:inst|process_0~5506 {} myArkanoidVHDL:inst|Add211~1 {} myArkanoidVHDL:inst|Add211~3 {} myArkanoidVHDL:inst|Add211~5 {} myArkanoidVHDL:inst|Add211~7 {} myArkanoidVHDL:inst|Add211~8 {} myArkanoidVHDL:inst|Add213~7 {} myArkanoidVHDL:inst|Add213~9 {} myArkanoidVHDL:inst|Add213~11 {} myArkanoidVHDL:inst|Add213~13 {} myArkanoidVHDL:inst|Add213~15 {} myArkanoidVHDL:inst|Add213~17 {} myArkanoidVHDL:inst|Add213~19 {} myArkanoidVHDL:inst|Add213~21 {} myArkanoidVHDL:inst|Add213~23 {} myArkanoidVHDL:inst|Add213~25 {} myArkanoidVHDL:inst|Add213~27 {} myArkanoidVHDL:inst|Add213~29 {} myArkanoidVHDL:inst|Add213~31 {} myArkanoidVHDL:inst|Add213~33 {} myArkanoidVHDL:inst|Add213~35 {} myArkanoidVHDL:inst|Add213~37 {} myArkanoidVHDL:inst|Add213~39 {} myArkanoidVHDL:inst|Add213~41 {} myArkanoidVHDL:inst|Add213~43 {} myArkanoidVHDL:inst|Add213~45 {} myArkanoidVHDL:inst|Add213~47 {} myArkanoidVHDL:inst|Add213~49 {} myArkanoidVHDL:inst|Add213~51 {} myArkanoidVHDL:inst|Add213~53 {} myArkanoidVHDL:inst|Add213~55 {} myArkanoidVHDL:inst|Add213~57 {} myArkanoidVHDL:inst|Add213~59 {} myArkanoidVHDL:inst|Add213~60 {} myArkanoidVHDL:inst|Equal72~5 {} myArkanoidVHDL:inst|Equal72~15 {} myArkanoidVHDL:inst|process_0~5510 {} myArkanoidVHDL:inst|Add214~1 {} myArkanoidVHDL:inst|Add214~3 {} myArkanoidVHDL:inst|Add214~5 {} myArkanoidVHDL:inst|Add214~7 {} myArkanoidVHDL:inst|Add214~8 {} myArkanoidVHDL:inst|Add216~7 {} myArkanoidVHDL:inst|Add216~9 {} myArkanoidVHDL:inst|Add216~11 {} myArkanoidVHDL:inst|Add216~13 {} myArkanoidVHDL:inst|Add216~15 {} myArkanoidVHDL:inst|Add216~17 {} myArkanoidVHDL:inst|Add216~19 {} myArkanoidVHDL:inst|Add216~21 {} myArkanoidVHDL:inst|Add216~23 {} myArkanoidVHDL:inst|Add216~25 {} myArkanoidVHDL:inst|Add216~27 {} myArkanoidVHDL:inst|Add216~29 {} myArkanoidVHDL:inst|Add216~31 {} myArkanoidVHDL:inst|Add216~33 {} myArkanoidVHDL:inst|Add216~35 {} myArkanoidVHDL:inst|Add216~37 {} myArkanoidVHDL:inst|Add216~39 {} myArkanoidVHDL:inst|Add216~41 {} myArkanoidVHDL:inst|Add216~43 {} myArkanoidVHDL:inst|Add216~45 {} myArkanoidVHDL:inst|Add216~47 {} myArkanoidVHDL:inst|Add216~49 {} myArkanoidVHDL:inst|Add216~51 {} myArkanoidVHDL:inst|Add216~53 {} myArkanoidVHDL:inst|Add216~55 {} myArkanoidVHDL:inst|Add216~57 {} myArkanoidVHDL:inst|Add216~59 {} myArkanoidVHDL:inst|Add216~60 {} myArkanoidVHDL:inst|Equal73~2 {} myArkanoidVHDL:inst|Equal73~13 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add217~1 {} myArkanoidVHDL:inst|Add217~3 {} myArkanoidVHDL:inst|Add217~5 {} myArkanoidVHDL:inst|Add217~7 {} myArkanoidVHDL:inst|Add217~9 {} myArkanoidVHDL:inst|Add217~11 {} myArkanoidVHDL:inst|Add217~13 {} myArkanoidVHDL:inst|Add217~15 {} myArkanoidVHDL:inst|Add217~17 {} myArkanoidVHDL:inst|Add217~19 {} myArkanoidVHDL:inst|Add217~20 {} myArkanoidVHDL:inst|Add219~19 {} myArkanoidVHDL:inst|Add219~21 {} myArkanoidVHDL:inst|Add219~23 {} myArkanoidVHDL:inst|Add219~25 {} myArkanoidVHDL:inst|Add219~27 {} myArkanoidVHDL:inst|Add219~29 {} myArkanoidVHDL:inst|Add219~31 {} myArkanoidVHDL:inst|Add219~33 {} myArkanoidVHDL:inst|Add219~35 {} myArkanoidVHDL:inst|Add219~37 {} myArkanoidVHDL:inst|Add219~39 {} myArkanoidVHDL:inst|Add219~41 {} myArkanoidVHDL:inst|Add219~43 {} myArkanoidVHDL:inst|Add219~45 {} myArkanoidVHDL:inst|Add219~46 {} myArkanoidVHDL:inst|Equal74~8 {} myArkanoidVHDL:inst|Equal74~9 {} myArkanoidVHDL:inst|Equal74~12 {} myArkanoidVHDL:inst|process_0~1379 {} myArkanoidVHDL:inst|Add220~1 {} myArkanoidVHDL:inst|Add220~3 {} myArkanoidVHDL:inst|Add220~5 {} myArkanoidVHDL:inst|Add220~7 {} myArkanoidVHDL:inst|Add220~9 {} myArkanoidVHDL:inst|Add220~11 {} myArkanoidVHDL:inst|Add220~13 {} myArkanoidVHDL:inst|Add220~15 {} myArkanoidVHDL:inst|Add220~17 {} myArkanoidVHDL:inst|Add220~19 {} myArkanoidVHDL:inst|Add220~20 {} myArkanoidVHDL:inst|Add222~21 {} myArkanoidVHDL:inst|Add222~23 {} myArkanoidVHDL:inst|Add222~25 {} myArkanoidVHDL:inst|Add222~27 {} myArkanoidVHDL:inst|Add222~29 {} myArkanoidVHDL:inst|Add222~31 {} myArkanoidVHDL:inst|Add222~33 {} myArkanoidVHDL:inst|Add222~35 {} myArkanoidVHDL:inst|Add222~37 {} myArkanoidVHDL:inst|Add222~39 {} myArkanoidVHDL:inst|Add222~41 {} myArkanoidVHDL:inst|Add222~43 {} myArkanoidVHDL:inst|Add222~45 {} myArkanoidVHDL:inst|Add222~47 {} myArkanoidVHDL:inst|Add222~49 {} myArkanoidVHDL:inst|Add222~51 {} myArkanoidVHDL:inst|Add222~53 {} myArkanoidVHDL:inst|Add222~55 {} myArkanoidVHDL:inst|Add222~57 {} myArkanoidVHDL:inst|Add222~58 {} myArkanoidVHDL:inst|process_0~6025 {} myArkanoidVHDL:inst|process_0~6026 {} myArkanoidVHDL:inst|process_0~6053 {} myArkanoidVHDL:inst|process_0~6060 {} myArkanoidVHDL:inst|process_0~6063 {} myArkanoidVHDL:inst|Add223~127 {} myArkanoidVHDL:inst|Add223~129 {} myArkanoidVHDL:inst|Add223~131 {} myArkanoidVHDL:inst|Add223~133 {} myArkanoidVHDL:inst|Add223~135 {} myArkanoidVHDL:inst|Add223~137 {} myArkanoidVHDL:inst|Add223~139 {} myArkanoidVHDL:inst|Add223~141 {} myArkanoidVHDL:inst|Add223~143 {} myArkanoidVHDL:inst|Add223~144 {} myArkanoidVHDL:inst|ballPositionH~1140 {} myArkanoidVHDL:inst|ballPositionH~1141 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6182 {} myArkanoidVHDL:inst|red0_signal~1231 {} myArkanoidVHDL:inst|red1_signal~1130 {} myArkanoidVHDL:inst|red3_signal~1004 {} myArkanoidVHDL:inst|green3_signal~1203 {} myArkanoidVHDL:inst|green3_signal~1210 {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.362ns 2.448ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.762ns 1.386ns 0.000ns 0.000ns 0.826ns 0.297ns 0.325ns 0.295ns 0.302ns 2.193ns 2.228ns 0.306ns 0.994ns 0.000ns 0.824ns 0.000ns 2.164ns 0.313ns 0.304ns 2.089ns 0.290ns 0.869ns 0.304ns 0.292ns 0.298ns 1.191ns 1.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.933ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.293ns 0.793ns 1.266ns 0.298ns 0.297ns 0.299ns 1.215ns 1.849ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.802ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 5.211ns 0.304ns 2.140ns 0.306ns 0.296ns 0.296ns 0.812ns 1.016ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 0.000ns 1.134ns 0.314ns 0.302ns 0.794ns 0.319ns 0.299ns 0.302ns 0.299ns 0.302ns 0.316ns 0.306ns 1.018ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.198ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.297ns 0.794ns 1.183ns 0.293ns 1.736ns 0.975ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.824ns 0.291ns 0.303ns 1.193ns 1.474ns 0.294ns 0.304ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.518ns 0.299ns 0.553ns 1.546ns 0.905ns 0.297ns 1.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.827ns 0.286ns 0.542ns 0.290ns 1.177ns 0.302ns 0.902ns 1.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.924ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.300ns 0.295ns 0.817ns 1.158ns 0.305ns 0.305ns 1.184ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.276ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.951ns 1.912ns 0.292ns 1.782ns 0.293ns 0.306ns 0.303ns 1.839ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.541ns 1.709ns 1.785ns 0.293ns 0.327ns 2.003ns 1.708ns 0.305ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.802ns 0.308ns 0.305ns 0.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.302ns 0.307ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.449ns 0.301ns 0.310ns 1.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.394ns 0.294ns 0.303ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.819ns 0.000ns 0.000ns 0.000ns 0.000ns 0.900ns 0.301ns 0.303ns 0.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.561ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.315ns 0.304ns 1.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.818ns 0.000ns 0.000ns 0.868ns 0.303ns 0.306ns 0.820ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.072ns 1.680ns 0.300ns 0.811ns 0.000ns 0.000ns 0.000ns 0.000ns 0.562ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.463ns 1.120ns 0.304ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.180ns 0.295ns 0.299ns 0.318ns 1.530ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.301ns 0.304ns 0.284ns 0.918ns 0.303ns 1.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.915ns 0.288ns 1.738ns 0.000ns 0.294ns 0.537ns 0.563ns 0.886ns 0.891ns 0.327ns 0.338ns 0.875ns 0.308ns 0.497ns 0.463ns } { 0.000ns 0.178ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.458ns 0.177ns 0.178ns 0.545ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.495ns 0.458ns 0.495ns 0.458ns 0.322ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.278ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.545ns 0.322ns 0.322ns 0.542ns 0.178ns 0.178ns 0.178ns 0.178ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.458ns 0.177ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.322ns 0.178ns 0.278ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.521ns 0.545ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.178ns 0.521ns 0.178ns 0.319ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.278ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.455ns 0.512ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.516ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.178ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.461ns 0.545ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.450ns 0.322ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.455ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.477ns 0.178ns 0.178ns 0.278ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.178ns 0.495ns 0.458ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 2.259ns 1.165ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballPositionV[4] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballPositionV[4] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "myArkanoidVHDL:inst\|red1_signal pin_l21 clk_50MHz 293.132 ns register " "Info: tsu for register \"myArkanoidVHDL:inst\|red1_signal\" (data pin = \"pin_l21\", clock pin = \"clk_50MHz\") is 293.132 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "300.104 ns + Longest pin register " "Info: + Longest pin to register delay is 300.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns pin_l21 1 PIN PIN_L21 1554 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1554; PIN Node = 'pin_l21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_l21 } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 216 296 464 232 "pin_l21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.780 ns) + CELL(0.521 ns) 5.327 ns myArkanoidVHDL:inst\|ballPositionV~1181 2 COMB LCCOMB_X19_Y22_N22 15 " "Info: 2: + IC(3.780 ns) + CELL(0.521 ns) = 5.327 ns; Loc. = LCCOMB_X19_Y22_N22; Fanout = 15; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1181'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { pin_l21 myArkanoidVHDL:inst|ballPositionV~1181 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(0.517 ns) 8.292 ns myArkanoidVHDL:inst\|Add114~9 3 COMB LCCOMB_X36_Y3_N8 2 " "Info: 3: + IC(2.448 ns) + CELL(0.517 ns) = 8.292 ns; Loc. = LCCOMB_X36_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.965 ns" { myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.372 ns myArkanoidVHDL:inst\|Add114~11 4 COMB LCCOMB_X36_Y3_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.372 ns; Loc. = LCCOMB_X36_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.452 ns myArkanoidVHDL:inst\|Add114~13 5 COMB LCCOMB_X36_Y3_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.452 ns; Loc. = LCCOMB_X36_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.626 ns myArkanoidVHDL:inst\|Add114~15 6 COMB LCCOMB_X36_Y3_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 8.626 ns; Loc. = LCCOMB_X36_Y3_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.706 ns myArkanoidVHDL:inst\|Add114~17 7 COMB LCCOMB_X36_Y3_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.706 ns; Loc. = LCCOMB_X36_Y3_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.786 ns myArkanoidVHDL:inst\|Add114~19 8 COMB LCCOMB_X36_Y3_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.786 ns; Loc. = LCCOMB_X36_Y3_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.866 ns myArkanoidVHDL:inst\|Add114~21 9 COMB LCCOMB_X36_Y3_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.866 ns; Loc. = LCCOMB_X36_Y3_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.946 ns myArkanoidVHDL:inst\|Add114~23 10 COMB LCCOMB_X36_Y3_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.946 ns; Loc. = LCCOMB_X36_Y3_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.026 ns myArkanoidVHDL:inst\|Add114~25 11 COMB LCCOMB_X36_Y3_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.026 ns; Loc. = LCCOMB_X36_Y3_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.106 ns myArkanoidVHDL:inst\|Add114~27 12 COMB LCCOMB_X36_Y3_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.106 ns; Loc. = LCCOMB_X36_Y3_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.186 ns myArkanoidVHDL:inst\|Add114~29 13 COMB LCCOMB_X36_Y3_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.186 ns; Loc. = LCCOMB_X36_Y3_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.347 ns myArkanoidVHDL:inst\|Add114~31 14 COMB LCCOMB_X36_Y3_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 9.347 ns; Loc. = LCCOMB_X36_Y3_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.427 ns myArkanoidVHDL:inst\|Add114~33 15 COMB LCCOMB_X36_Y2_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.427 ns; Loc. = LCCOMB_X36_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.507 ns myArkanoidVHDL:inst\|Add114~35 16 COMB LCCOMB_X36_Y2_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.507 ns; Loc. = LCCOMB_X36_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.587 ns myArkanoidVHDL:inst\|Add114~37 17 COMB LCCOMB_X36_Y2_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.587 ns; Loc. = LCCOMB_X36_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.667 ns myArkanoidVHDL:inst\|Add114~39 18 COMB LCCOMB_X36_Y2_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.667 ns; Loc. = LCCOMB_X36_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.747 ns myArkanoidVHDL:inst\|Add114~41 19 COMB LCCOMB_X36_Y2_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.747 ns; Loc. = LCCOMB_X36_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add114~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.205 ns myArkanoidVHDL:inst\|Add114~42 20 COMB LCCOMB_X36_Y2_N10 1 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 10.205 ns; Loc. = LCCOMB_X36_Y2_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add114~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 562 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.178 ns) 12.145 ns myArkanoidVHDL:inst\|ballPositionV~1266 21 COMB LCCOMB_X24_Y5_N16 11 " "Info: 21: + IC(1.762 ns) + CELL(0.178 ns) = 12.145 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1266'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.495 ns) 14.026 ns myArkanoidVHDL:inst\|Add117~43 22 COMB LCCOMB_X34_Y4_N10 2 " "Info: 22: + IC(1.386 ns) + CELL(0.495 ns) = 14.026 ns; Loc. = LCCOMB_X34_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.106 ns myArkanoidVHDL:inst\|Add117~45 23 COMB LCCOMB_X34_Y4_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 14.106 ns; Loc. = LCCOMB_X34_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add117~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.564 ns myArkanoidVHDL:inst\|Add117~46 24 COMB LCCOMB_X34_Y4_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 14.564 ns; Loc. = LCCOMB_X34_Y4_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add117~46'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.177 ns) 15.567 ns myArkanoidVHDL:inst\|LessThan241~3 25 COMB LCCOMB_X33_Y4_N6 1 " "Info: 25: + IC(0.826 ns) + CELL(0.177 ns) = 15.567 ns; Loc. = LCCOMB_X33_Y4_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 16.042 ns myArkanoidVHDL:inst\|LessThan241~4 26 COMB LCCOMB_X33_Y4_N20 2 " "Info: 26: + IC(0.297 ns) + CELL(0.178 ns) = 16.042 ns; Loc. = LCCOMB_X33_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan241~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.545 ns) 16.912 ns myArkanoidVHDL:inst\|process_0~3891 27 COMB LCCOMB_X33_Y4_N28 1 " "Info: 27: + IC(0.325 ns) + CELL(0.545 ns) = 16.912 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3891'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 17.385 ns myArkanoidVHDL:inst\|process_0~3893 28 COMB LCCOMB_X33_Y4_N12 2 " "Info: 28: + IC(0.295 ns) + CELL(0.178 ns) = 17.385 ns; Loc. = LCCOMB_X33_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3893'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 17.865 ns myArkanoidVHDL:inst\|process_0~3900 29 COMB LCCOMB_X33_Y4_N2 1 " "Info: 29: + IC(0.302 ns) + CELL(0.178 ns) = 17.865 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3900'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.178 ns) 20.236 ns myArkanoidVHDL:inst\|process_0~3903 30 COMB LCCOMB_X19_Y17_N20 1 " "Info: 30: + IC(2.193 ns) + CELL(0.178 ns) = 20.236 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3903'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.228 ns) + CELL(0.322 ns) 22.786 ns myArkanoidVHDL:inst\|process_0~3919 31 COMB LCCOMB_X36_Y8_N30 2 " "Info: 31: + IC(2.228 ns) + CELL(0.322 ns) = 22.786 ns; Loc. = LCCOMB_X36_Y8_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3919'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 23.270 ns myArkanoidVHDL:inst\|process_0~3920 32 COMB LCCOMB_X36_Y8_N12 84 " "Info: 32: + IC(0.306 ns) + CELL(0.178 ns) = 23.270 ns; Loc. = LCCOMB_X36_Y8_N12; Fanout = 84; COMB Node = 'myArkanoidVHDL:inst\|process_0~3920'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.495 ns) 24.759 ns myArkanoidVHDL:inst\|Add127~1 33 COMB LCCOMB_X35_Y11_N0 2 " "Info: 33: + IC(0.994 ns) + CELL(0.495 ns) = 24.759 ns; Loc. = LCCOMB_X35_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add127~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 25.217 ns myArkanoidVHDL:inst\|Add127~2 34 COMB LCCOMB_X35_Y11_N2 14 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 25.217 ns; Loc. = LCCOMB_X35_Y11_N2; Fanout = 14; COMB Node = 'myArkanoidVHDL:inst\|Add127~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.495 ns) 26.536 ns myArkanoidVHDL:inst\|Add131~3 35 COMB LCCOMB_X31_Y11_N2 2 " "Info: 35: + IC(0.824 ns) + CELL(0.495 ns) = 26.536 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 26.994 ns myArkanoidVHDL:inst\|Add131~4 36 COMB LCCOMB_X31_Y11_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 26.994 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add131~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(0.322 ns) 29.480 ns myArkanoidVHDL:inst\|process_0~3962 37 COMB LCCOMB_X6_Y5_N4 2 " "Info: 37: + IC(2.164 ns) + CELL(0.322 ns) = 29.480 ns; Loc. = LCCOMB_X6_Y5_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3962'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3962 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 30.115 ns myArkanoidVHDL:inst\|process_0~3964 38 COMB LCCOMB_X6_Y5_N20 1 " "Info: 38: + IC(0.313 ns) + CELL(0.322 ns) = 30.115 ns; Loc. = LCCOMB_X6_Y5_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3964'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { myArkanoidVHDL:inst|process_0~3962 myArkanoidVHDL:inst|process_0~3964 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 30.741 ns myArkanoidVHDL:inst\|process_0~3966 39 COMB LCCOMB_X6_Y5_N0 1 " "Info: 39: + IC(0.304 ns) + CELL(0.322 ns) = 30.741 ns; Loc. = LCCOMB_X6_Y5_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3966'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|process_0~3964 myArkanoidVHDL:inst|process_0~3966 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.178 ns) 33.008 ns myArkanoidVHDL:inst\|process_0~3967 40 COMB LCCOMB_X30_Y11_N12 1 " "Info: 40: + IC(2.089 ns) + CELL(0.178 ns) = 33.008 ns; Loc. = LCCOMB_X30_Y11_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3967'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 33.476 ns myArkanoidVHDL:inst\|process_0~3968 41 COMB LCCOMB_X30_Y11_N6 1 " "Info: 41: + IC(0.290 ns) + CELL(0.178 ns) = 33.476 ns; Loc. = LCCOMB_X30_Y11_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3968'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.178 ns) 34.523 ns myArkanoidVHDL:inst\|process_0~3973 42 COMB LCCOMB_X30_Y12_N26 2 " "Info: 42: + IC(0.869 ns) + CELL(0.178 ns) = 34.523 ns; Loc. = LCCOMB_X30_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3973'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 35.005 ns myArkanoidVHDL:inst\|process_0~3980 43 COMB LCCOMB_X30_Y12_N0 1 " "Info: 43: + IC(0.304 ns) + CELL(0.178 ns) = 35.005 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3980'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 35.475 ns myArkanoidVHDL:inst\|process_0~3982 44 COMB LCCOMB_X30_Y12_N2 1 " "Info: 44: + IC(0.292 ns) + CELL(0.178 ns) = 35.475 ns; Loc. = LCCOMB_X30_Y12_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3982'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 36.264 ns myArkanoidVHDL:inst\|process_0~3983 45 COMB LCCOMB_X30_Y12_N4 2 " "Info: 45: + IC(0.298 ns) + CELL(0.491 ns) = 36.264 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3983'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.177 ns) 37.632 ns myArkanoidVHDL:inst\|process_0~6235 46 COMB LCCOMB_X27_Y16_N26 66 " "Info: 46: + IC(1.191 ns) + CELL(0.177 ns) = 37.632 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~6235'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.517 ns) 39.392 ns myArkanoidVHDL:inst\|Add133~1 47 COMB LCCOMB_X24_Y17_N0 2 " "Info: 47: + IC(1.243 ns) + CELL(0.517 ns) = 39.392 ns; Loc. = LCCOMB_X24_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 39.472 ns myArkanoidVHDL:inst\|Add133~3 48 COMB LCCOMB_X24_Y17_N2 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 39.472 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 39.552 ns myArkanoidVHDL:inst\|Add133~5 49 COMB LCCOMB_X24_Y17_N4 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 39.552 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 39.632 ns myArkanoidVHDL:inst\|Add133~7 50 COMB LCCOMB_X24_Y17_N6 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 39.632 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 39.712 ns myArkanoidVHDL:inst\|Add133~9 51 COMB LCCOMB_X24_Y17_N8 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 39.712 ns; Loc. = LCCOMB_X24_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 39.792 ns myArkanoidVHDL:inst\|Add133~11 52 COMB LCCOMB_X24_Y17_N10 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 39.792 ns; Loc. = LCCOMB_X24_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 39.872 ns myArkanoidVHDL:inst\|Add133~13 53 COMB LCCOMB_X24_Y17_N12 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 39.872 ns; Loc. = LCCOMB_X24_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 40.046 ns myArkanoidVHDL:inst\|Add133~15 54 COMB LCCOMB_X24_Y17_N14 2 " "Info: 54: + IC(0.000 ns) + CELL(0.174 ns) = 40.046 ns; Loc. = LCCOMB_X24_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.126 ns myArkanoidVHDL:inst\|Add133~17 55 COMB LCCOMB_X24_Y17_N16 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 40.126 ns; Loc. = LCCOMB_X24_Y17_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.206 ns myArkanoidVHDL:inst\|Add133~19 56 COMB LCCOMB_X24_Y17_N18 2 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 40.206 ns; Loc. = LCCOMB_X24_Y17_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.286 ns myArkanoidVHDL:inst\|Add133~21 57 COMB LCCOMB_X24_Y17_N20 2 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 40.286 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.366 ns myArkanoidVHDL:inst\|Add133~23 58 COMB LCCOMB_X24_Y17_N22 2 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 40.366 ns; Loc. = LCCOMB_X24_Y17_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.446 ns myArkanoidVHDL:inst\|Add133~25 59 COMB LCCOMB_X24_Y17_N24 2 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 40.446 ns; Loc. = LCCOMB_X24_Y17_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.526 ns myArkanoidVHDL:inst\|Add133~27 60 COMB LCCOMB_X24_Y17_N26 2 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 40.526 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.606 ns myArkanoidVHDL:inst\|Add133~29 61 COMB LCCOMB_X24_Y17_N28 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 40.606 ns; Loc. = LCCOMB_X24_Y17_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 40.767 ns myArkanoidVHDL:inst\|Add133~31 62 COMB LCCOMB_X24_Y17_N30 2 " "Info: 62: + IC(0.000 ns) + CELL(0.161 ns) = 40.767 ns; Loc. = LCCOMB_X24_Y17_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add133~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 41.225 ns myArkanoidVHDL:inst\|Add133~32 63 COMB LCCOMB_X24_Y16_N0 11 " "Info: 63: + IC(0.000 ns) + CELL(0.458 ns) = 41.225 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add133~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.609 ns) 42.767 ns myArkanoidVHDL:inst\|Add136~29 64 COMB LCCOMB_X24_Y14_N30 2 " "Info: 64: + IC(0.933 ns) + CELL(0.609 ns) = 42.767 ns; Loc. = LCCOMB_X24_Y14_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 42.847 ns myArkanoidVHDL:inst\|Add136~31 65 COMB LCCOMB_X24_Y13_N0 2 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 42.847 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 42.927 ns myArkanoidVHDL:inst\|Add136~33 66 COMB LCCOMB_X24_Y13_N2 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 42.927 ns; Loc. = LCCOMB_X24_Y13_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.007 ns myArkanoidVHDL:inst\|Add136~35 67 COMB LCCOMB_X24_Y13_N4 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 43.007 ns; Loc. = LCCOMB_X24_Y13_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.087 ns myArkanoidVHDL:inst\|Add136~37 68 COMB LCCOMB_X24_Y13_N6 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 43.087 ns; Loc. = LCCOMB_X24_Y13_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.167 ns myArkanoidVHDL:inst\|Add136~39 69 COMB LCCOMB_X24_Y13_N8 2 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 43.167 ns; Loc. = LCCOMB_X24_Y13_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add136~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 43.625 ns myArkanoidVHDL:inst\|Add136~40 70 COMB LCCOMB_X24_Y13_N10 1 " "Info: 70: + IC(0.000 ns) + CELL(0.458 ns) = 43.625 ns; Loc. = LCCOMB_X24_Y13_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add136~40'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~40 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.455 ns) 44.927 ns myArkanoidVHDL:inst\|LessThan301~7 71 COMB LCCOMB_X23_Y13_N14 1 " "Info: 71: + IC(0.847 ns) + CELL(0.455 ns) = 44.927 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { myArkanoidVHDL:inst|Add136~40 myArkanoidVHDL:inst|LessThan301~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 45.542 ns myArkanoidVHDL:inst\|LessThan301~9 72 COMB LCCOMB_X23_Y13_N12 1 " "Info: 72: + IC(0.293 ns) + CELL(0.322 ns) = 45.542 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { myArkanoidVHDL:inst|LessThan301~7 myArkanoidVHDL:inst|LessThan301~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 46.513 ns myArkanoidVHDL:inst\|LessThan301~10 73 COMB LCCOMB_X25_Y13_N4 1 " "Info: 73: + IC(0.793 ns) + CELL(0.178 ns) = 46.513 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan301~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.178 ns) 47.957 ns myArkanoidVHDL:inst\|process_0~3988 74 COMB LCCOMB_X25_Y18_N28 1 " "Info: 74: + IC(1.266 ns) + CELL(0.178 ns) = 47.957 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~3988'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 48.433 ns myArkanoidVHDL:inst\|process_0~3989 75 COMB LCCOMB_X25_Y18_N18 2 " "Info: 75: + IC(0.298 ns) + CELL(0.178 ns) = 48.433 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~3989'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 48.908 ns myArkanoidVHDL:inst\|process_0~4021 76 COMB LCCOMB_X25_Y18_N22 1 " "Info: 76: + IC(0.297 ns) + CELL(0.178 ns) = 48.908 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4021'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.491 ns) 49.698 ns myArkanoidVHDL:inst\|process_0~4044 77 COMB LCCOMB_X25_Y18_N12 2 " "Info: 77: + IC(0.299 ns) + CELL(0.491 ns) = 49.698 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4044'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.177 ns) 51.090 ns myArkanoidVHDL:inst\|process_0~4045 78 COMB LCCOMB_X22_Y16_N2 67 " "Info: 78: + IC(1.215 ns) + CELL(0.177 ns) = 51.090 ns; Loc. = LCCOMB_X22_Y16_N2; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4045'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.517 ns) 53.456 ns myArkanoidVHDL:inst\|Add139~1 79 COMB LCCOMB_X3_Y19_N0 2 " "Info: 79: + IC(1.849 ns) + CELL(0.517 ns) = 53.456 ns; Loc. = LCCOMB_X3_Y19_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.536 ns myArkanoidVHDL:inst\|Add139~3 80 COMB LCCOMB_X3_Y19_N2 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 53.536 ns; Loc. = LCCOMB_X3_Y19_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.616 ns myArkanoidVHDL:inst\|Add139~5 81 COMB LCCOMB_X3_Y19_N4 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 53.616 ns; Loc. = LCCOMB_X3_Y19_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.696 ns myArkanoidVHDL:inst\|Add139~7 82 COMB LCCOMB_X3_Y19_N6 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 53.696 ns; Loc. = LCCOMB_X3_Y19_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.776 ns myArkanoidVHDL:inst\|Add139~9 83 COMB LCCOMB_X3_Y19_N8 2 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 53.776 ns; Loc. = LCCOMB_X3_Y19_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.856 ns myArkanoidVHDL:inst\|Add139~11 84 COMB LCCOMB_X3_Y19_N10 2 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 53.856 ns; Loc. = LCCOMB_X3_Y19_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 53.936 ns myArkanoidVHDL:inst\|Add139~13 85 COMB LCCOMB_X3_Y19_N12 2 " "Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 53.936 ns; Loc. = LCCOMB_X3_Y19_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 54.110 ns myArkanoidVHDL:inst\|Add139~15 86 COMB LCCOMB_X3_Y19_N14 2 " "Info: 86: + IC(0.000 ns) + CELL(0.174 ns) = 54.110 ns; Loc. = LCCOMB_X3_Y19_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.190 ns myArkanoidVHDL:inst\|Add139~17 87 COMB LCCOMB_X3_Y19_N16 2 " "Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 54.190 ns; Loc. = LCCOMB_X3_Y19_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 54.270 ns myArkanoidVHDL:inst\|Add139~19 88 COMB LCCOMB_X3_Y19_N18 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 54.270 ns; Loc. = LCCOMB_X3_Y19_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add139~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 54.728 ns myArkanoidVHDL:inst\|Add139~20 89 COMB LCCOMB_X3_Y19_N20 11 " "Info: 89: + IC(0.000 ns) + CELL(0.458 ns) = 54.728 ns; Loc. = LCCOMB_X3_Y19_N20; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add139~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.517 ns) 56.047 ns myArkanoidVHDL:inst\|Add143~21 90 COMB LCCOMB_X2_Y19_N20 2 " "Info: 90: + IC(0.802 ns) + CELL(0.517 ns) = 56.047 ns; Loc. = LCCOMB_X2_Y19_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { myArkanoidVHDL:inst|Add139~20 myArkanoidVHDL:inst|Add143~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.127 ns myArkanoidVHDL:inst\|Add143~23 91 COMB LCCOMB_X2_Y19_N22 2 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 56.127 ns; Loc. = LCCOMB_X2_Y19_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.207 ns myArkanoidVHDL:inst\|Add143~25 92 COMB LCCOMB_X2_Y19_N24 2 " "Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 56.207 ns; Loc. = LCCOMB_X2_Y19_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.287 ns myArkanoidVHDL:inst\|Add143~27 93 COMB LCCOMB_X2_Y19_N26 2 " "Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 56.287 ns; Loc. = LCCOMB_X2_Y19_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.367 ns myArkanoidVHDL:inst\|Add143~29 94 COMB LCCOMB_X2_Y19_N28 2 " "Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 56.367 ns; Loc. = LCCOMB_X2_Y19_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 56.528 ns myArkanoidVHDL:inst\|Add143~31 95 COMB LCCOMB_X2_Y19_N30 2 " "Info: 95: + IC(0.000 ns) + CELL(0.161 ns) = 56.528 ns; Loc. = LCCOMB_X2_Y19_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.608 ns myArkanoidVHDL:inst\|Add143~33 96 COMB LCCOMB_X2_Y18_N0 2 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 56.608 ns; Loc. = LCCOMB_X2_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.688 ns myArkanoidVHDL:inst\|Add143~35 97 COMB LCCOMB_X2_Y18_N2 2 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 56.688 ns; Loc. = LCCOMB_X2_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.768 ns myArkanoidVHDL:inst\|Add143~37 98 COMB LCCOMB_X2_Y18_N4 2 " "Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 56.768 ns; Loc. = LCCOMB_X2_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 56.848 ns myArkanoidVHDL:inst\|Add143~39 99 COMB LCCOMB_X2_Y18_N6 2 " "Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 56.848 ns; Loc. = LCCOMB_X2_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add143~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 57.306 ns myArkanoidVHDL:inst\|Add143~40 100 COMB LCCOMB_X2_Y18_N8 1 " "Info: 100: + IC(0.000 ns) + CELL(0.458 ns) = 57.306 ns; Loc. = LCCOMB_X2_Y18_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add143~40'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~40 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.211 ns) + CELL(0.278 ns) 62.795 ns myArkanoidVHDL:inst\|process_0~4097 101 COMB LCCOMB_X23_Y14_N16 1 " "Info: 101: + IC(5.211 ns) + CELL(0.278 ns) = 62.795 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4097'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { myArkanoidVHDL:inst|Add143~40 myArkanoidVHDL:inst|process_0~4097 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.278 ns) 63.377 ns myArkanoidVHDL:inst\|process_0~4098 102 COMB LCCOMB_X23_Y14_N10 1 " "Info: 102: + IC(0.304 ns) + CELL(0.278 ns) = 63.377 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4098'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { myArkanoidVHDL:inst|process_0~4097 myArkanoidVHDL:inst|process_0~4098 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.178 ns) 65.695 ns myArkanoidVHDL:inst\|process_0~4103 103 COMB LCCOMB_X2_Y22_N0 2 " "Info: 103: + IC(2.140 ns) + CELL(0.178 ns) = 65.695 ns; Loc. = LCCOMB_X2_Y22_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4103'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 66.179 ns myArkanoidVHDL:inst\|process_0~4105 104 COMB LCCOMB_X2_Y22_N10 1 " "Info: 104: + IC(0.306 ns) + CELL(0.178 ns) = 66.179 ns; Loc. = LCCOMB_X2_Y22_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4105'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 66.653 ns myArkanoidVHDL:inst\|process_0~4110 105 COMB LCCOMB_X2_Y22_N22 1 " "Info: 105: + IC(0.296 ns) + CELL(0.178 ns) = 66.653 ns; Loc. = LCCOMB_X2_Y22_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4110'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 67.127 ns myArkanoidVHDL:inst\|process_0~4111 106 COMB LCCOMB_X2_Y22_N12 2 " "Info: 106: + IC(0.296 ns) + CELL(0.178 ns) = 67.127 ns; Loc. = LCCOMB_X2_Y22_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4111'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.177 ns) 68.116 ns myArkanoidVHDL:inst\|process_0~4396 107 COMB LCCOMB_X6_Y22_N12 67 " "Info: 107: + IC(0.812 ns) + CELL(0.177 ns) = 68.116 ns; Loc. = LCCOMB_X6_Y22_N12; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4396'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.517 ns) 69.649 ns myArkanoidVHDL:inst\|Add145~1 108 COMB LCCOMB_X7_Y19_N0 2 " "Info: 108: + IC(1.016 ns) + CELL(0.517 ns) = 69.649 ns; Loc. = LCCOMB_X7_Y19_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 69.729 ns myArkanoidVHDL:inst\|Add145~3 109 COMB LCCOMB_X7_Y19_N2 2 " "Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 69.729 ns; Loc. = LCCOMB_X7_Y19_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 69.809 ns myArkanoidVHDL:inst\|Add145~5 110 COMB LCCOMB_X7_Y19_N4 2 " "Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 69.809 ns; Loc. = LCCOMB_X7_Y19_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 69.889 ns myArkanoidVHDL:inst\|Add145~7 111 COMB LCCOMB_X7_Y19_N6 2 " "Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 69.889 ns; Loc. = LCCOMB_X7_Y19_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 69.969 ns myArkanoidVHDL:inst\|Add145~9 112 COMB LCCOMB_X7_Y19_N8 2 " "Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 69.969 ns; Loc. = LCCOMB_X7_Y19_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 70.049 ns myArkanoidVHDL:inst\|Add145~11 113 COMB LCCOMB_X7_Y19_N10 2 " "Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 70.049 ns; Loc. = LCCOMB_X7_Y19_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 70.129 ns myArkanoidVHDL:inst\|Add145~13 114 COMB LCCOMB_X7_Y19_N12 2 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 70.129 ns; Loc. = LCCOMB_X7_Y19_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 70.303 ns myArkanoidVHDL:inst\|Add145~15 115 COMB LCCOMB_X7_Y19_N14 2 " "Info: 115: + IC(0.000 ns) + CELL(0.174 ns) = 70.303 ns; Loc. = LCCOMB_X7_Y19_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add145~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 70.761 ns myArkanoidVHDL:inst\|Add145~16 116 COMB LCCOMB_X7_Y19_N16 11 " "Info: 116: + IC(0.000 ns) + CELL(0.458 ns) = 70.761 ns; Loc. = LCCOMB_X7_Y19_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add145~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.517 ns) 72.495 ns myArkanoidVHDL:inst\|Add147~17 117 COMB LCCOMB_X8_Y16_N16 2 " "Info: 117: + IC(1.217 ns) + CELL(0.517 ns) = 72.495 ns; Loc. = LCCOMB_X8_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { myArkanoidVHDL:inst|Add145~16 myArkanoidVHDL:inst|Add147~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 72.575 ns myArkanoidVHDL:inst\|Add147~19 118 COMB LCCOMB_X8_Y16_N18 2 " "Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 72.575 ns; Loc. = LCCOMB_X8_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add147~17 myArkanoidVHDL:inst|Add147~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 72.655 ns myArkanoidVHDL:inst\|Add147~21 119 COMB LCCOMB_X8_Y16_N20 2 " "Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 72.655 ns; Loc. = LCCOMB_X8_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add147~19 myArkanoidVHDL:inst|Add147~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 72.735 ns myArkanoidVHDL:inst\|Add147~23 120 COMB LCCOMB_X8_Y16_N22 2 " "Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 72.735 ns; Loc. = LCCOMB_X8_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add147~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add147~21 myArkanoidVHDL:inst|Add147~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 73.193 ns myArkanoidVHDL:inst\|Add147~24 121 COMB LCCOMB_X8_Y16_N24 1 " "Info: 121: + IC(0.000 ns) + CELL(0.458 ns) = 73.193 ns; Loc. = LCCOMB_X8_Y16_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add147~24'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add147~23 myArkanoidVHDL:inst|Add147~24 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.177 ns) 74.504 ns myArkanoidVHDL:inst\|LessThan349~1 122 COMB LCCOMB_X9_Y15_N20 1 " "Info: 122: + IC(1.134 ns) + CELL(0.177 ns) = 74.504 ns; Loc. = LCCOMB_X9_Y15_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan349~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { myArkanoidVHDL:inst|Add147~24 myArkanoidVHDL:inst|LessThan349~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.545 ns) 75.363 ns myArkanoidVHDL:inst\|LessThan349~2 123 COMB LCCOMB_X9_Y15_N14 1 " "Info: 123: + IC(0.314 ns) + CELL(0.545 ns) = 75.363 ns; Loc. = LCCOMB_X9_Y15_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan349~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { myArkanoidVHDL:inst|LessThan349~1 myArkanoidVHDL:inst|LessThan349~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 75.987 ns myArkanoidVHDL:inst\|LessThan349~5 124 COMB LCCOMB_X9_Y15_N28 2 " "Info: 124: + IC(0.302 ns) + CELL(0.322 ns) = 75.987 ns; Loc. = LCCOMB_X9_Y15_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|LessThan349~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { myArkanoidVHDL:inst|LessThan349~2 myArkanoidVHDL:inst|LessThan349~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 569 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.322 ns) 77.103 ns myArkanoidVHDL:inst\|process_0~6428 125 COMB LCCOMB_X7_Y15_N20 1 " "Info: 125: + IC(0.794 ns) + CELL(0.322 ns) = 77.103 ns; Loc. = LCCOMB_X7_Y15_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6428'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { myArkanoidVHDL:inst|LessThan349~5 myArkanoidVHDL:inst|process_0~6428 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.542 ns) 77.964 ns myArkanoidVHDL:inst\|process_0~6429 126 COMB LCCOMB_X7_Y15_N6 1 " "Info: 126: + IC(0.319 ns) + CELL(0.542 ns) = 77.964 ns; Loc. = LCCOMB_X7_Y15_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6429'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { myArkanoidVHDL:inst|process_0~6428 myArkanoidVHDL:inst|process_0~6429 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 78.441 ns myArkanoidVHDL:inst\|process_0~4398 127 COMB LCCOMB_X7_Y15_N12 2 " "Info: 127: + IC(0.299 ns) + CELL(0.178 ns) = 78.441 ns; Loc. = LCCOMB_X7_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4398'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|process_0~6429 myArkanoidVHDL:inst|process_0~4398 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 78.921 ns myArkanoidVHDL:inst\|process_0~4399 128 COMB LCCOMB_X7_Y15_N10 1 " "Info: 128: + IC(0.302 ns) + CELL(0.178 ns) = 78.921 ns; Loc. = LCCOMB_X7_Y15_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4399'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4398 myArkanoidVHDL:inst|process_0~4399 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 79.398 ns myArkanoidVHDL:inst\|process_0~4400 129 COMB LCCOMB_X7_Y15_N30 2 " "Info: 129: + IC(0.299 ns) + CELL(0.178 ns) = 79.398 ns; Loc. = LCCOMB_X7_Y15_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4400'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { myArkanoidVHDL:inst|process_0~4399 myArkanoidVHDL:inst|process_0~4400 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 79.878 ns myArkanoidVHDL:inst\|process_0~4417 130 COMB LCCOMB_X7_Y15_N24 1 " "Info: 130: + IC(0.302 ns) + CELL(0.178 ns) = 79.878 ns; Loc. = LCCOMB_X7_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4417'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4400 myArkanoidVHDL:inst|process_0~4417 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.512 ns) 80.706 ns myArkanoidVHDL:inst\|process_0~4457 131 COMB LCCOMB_X7_Y15_N28 2 " "Info: 131: + IC(0.316 ns) + CELL(0.512 ns) = 80.706 ns; Loc. = LCCOMB_X7_Y15_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4457'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { myArkanoidVHDL:inst|process_0~4417 myArkanoidVHDL:inst|process_0~4457 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.177 ns) 81.189 ns myArkanoidVHDL:inst\|process_0~4458 132 COMB LCCOMB_X7_Y15_N18 67 " "Info: 132: + IC(0.306 ns) + CELL(0.177 ns) = 81.189 ns; Loc. = LCCOMB_X7_Y15_N18; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4458'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.517 ns) 82.724 ns myArkanoidVHDL:inst\|Add151~1 133 COMB LCCOMB_X7_Y12_N0 2 " "Info: 133: + IC(1.018 ns) + CELL(0.517 ns) = 82.724 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.804 ns myArkanoidVHDL:inst\|Add151~3 134 COMB LCCOMB_X7_Y12_N2 2 " "Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 82.804 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.884 ns myArkanoidVHDL:inst\|Add151~5 135 COMB LCCOMB_X7_Y12_N4 2 " "Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 82.884 ns; Loc. = LCCOMB_X7_Y12_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 82.964 ns myArkanoidVHDL:inst\|Add151~7 136 COMB LCCOMB_X7_Y12_N6 2 " "Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 82.964 ns; Loc. = LCCOMB_X7_Y12_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.044 ns myArkanoidVHDL:inst\|Add151~9 137 COMB LCCOMB_X7_Y12_N8 2 " "Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 83.044 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.124 ns myArkanoidVHDL:inst\|Add151~11 138 COMB LCCOMB_X7_Y12_N10 2 " "Info: 138: + IC(0.000 ns) + CELL(0.080 ns) = 83.124 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.204 ns myArkanoidVHDL:inst\|Add151~13 139 COMB LCCOMB_X7_Y12_N12 2 " "Info: 139: + IC(0.000 ns) + CELL(0.080 ns) = 83.204 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 83.378 ns myArkanoidVHDL:inst\|Add151~15 140 COMB LCCOMB_X7_Y12_N14 2 " "Info: 140: + IC(0.000 ns) + CELL(0.174 ns) = 83.378 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.458 ns myArkanoidVHDL:inst\|Add151~17 141 COMB LCCOMB_X7_Y12_N16 2 " "Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 83.458 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.538 ns myArkanoidVHDL:inst\|Add151~19 142 COMB LCCOMB_X7_Y12_N18 2 " "Info: 142: + IC(0.000 ns) + CELL(0.080 ns) = 83.538 ns; Loc. = LCCOMB_X7_Y12_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.618 ns myArkanoidVHDL:inst\|Add151~21 143 COMB LCCOMB_X7_Y12_N20 2 " "Info: 143: + IC(0.000 ns) + CELL(0.080 ns) = 83.618 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.698 ns myArkanoidVHDL:inst\|Add151~23 144 COMB LCCOMB_X7_Y12_N22 2 " "Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 83.698 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.778 ns myArkanoidVHDL:inst\|Add151~25 145 COMB LCCOMB_X7_Y12_N24 2 " "Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 83.778 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.858 ns myArkanoidVHDL:inst\|Add151~27 146 COMB LCCOMB_X7_Y12_N26 2 " "Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 83.858 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.938 ns myArkanoidVHDL:inst\|Add151~29 147 COMB LCCOMB_X7_Y12_N28 2 " "Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 83.938 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 84.099 ns myArkanoidVHDL:inst\|Add151~31 148 COMB LCCOMB_X7_Y12_N30 2 " "Info: 148: + IC(0.000 ns) + CELL(0.161 ns) = 84.099 ns; Loc. = LCCOMB_X7_Y12_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.179 ns myArkanoidVHDL:inst\|Add151~33 149 COMB LCCOMB_X7_Y11_N0 2 " "Info: 149: + IC(0.000 ns) + CELL(0.080 ns) = 84.179 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.259 ns myArkanoidVHDL:inst\|Add151~35 150 COMB LCCOMB_X7_Y11_N2 2 " "Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 84.259 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~33 myArkanoidVHDL:inst|Add151~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.339 ns myArkanoidVHDL:inst\|Add151~37 151 COMB LCCOMB_X7_Y11_N4 2 " "Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 84.339 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~35 myArkanoidVHDL:inst|Add151~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.419 ns myArkanoidVHDL:inst\|Add151~39 152 COMB LCCOMB_X7_Y11_N6 2 " "Info: 152: + IC(0.000 ns) + CELL(0.080 ns) = 84.419 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~37 myArkanoidVHDL:inst|Add151~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.499 ns myArkanoidVHDL:inst\|Add151~41 153 COMB LCCOMB_X7_Y11_N8 2 " "Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 84.499 ns; Loc. = LCCOMB_X7_Y11_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~39 myArkanoidVHDL:inst|Add151~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.579 ns myArkanoidVHDL:inst\|Add151~43 154 COMB LCCOMB_X7_Y11_N10 2 " "Info: 154: + IC(0.000 ns) + CELL(0.080 ns) = 84.579 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~41 myArkanoidVHDL:inst|Add151~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 84.659 ns myArkanoidVHDL:inst\|Add151~45 155 COMB LCCOMB_X7_Y11_N12 2 " "Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 84.659 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add151~43 myArkanoidVHDL:inst|Add151~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 84.833 ns myArkanoidVHDL:inst\|Add151~47 156 COMB LCCOMB_X7_Y11_N14 2 " "Info: 156: + IC(0.000 ns) + CELL(0.174 ns) = 84.833 ns; Loc. = LCCOMB_X7_Y11_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add151~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add151~45 myArkanoidVHDL:inst|Add151~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 85.291 ns myArkanoidVHDL:inst\|Add151~48 157 COMB LCCOMB_X7_Y11_N16 11 " "Info: 157: + IC(0.000 ns) + CELL(0.458 ns) = 85.291 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add151~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add151~47 myArkanoidVHDL:inst|Add151~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.596 ns) 87.085 ns myArkanoidVHDL:inst\|Add156~45 158 COMB LCCOMB_X8_Y13_N14 2 " "Info: 158: + IC(1.198 ns) + CELL(0.596 ns) = 87.085 ns; Loc. = LCCOMB_X8_Y13_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { myArkanoidVHDL:inst|Add151~48 myArkanoidVHDL:inst|Add156~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.165 ns myArkanoidVHDL:inst\|Add156~47 159 COMB LCCOMB_X8_Y13_N16 2 " "Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 87.165 ns; Loc. = LCCOMB_X8_Y13_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.245 ns myArkanoidVHDL:inst\|Add156~49 160 COMB LCCOMB_X8_Y13_N18 2 " "Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 87.245 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 87.325 ns myArkanoidVHDL:inst\|Add156~51 161 COMB LCCOMB_X8_Y13_N20 2 " "Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 87.325 ns; Loc. = LCCOMB_X8_Y13_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add156~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 87.783 ns myArkanoidVHDL:inst\|Add156~52 162 COMB LCCOMB_X8_Y13_N22 1 " "Info: 162: + IC(0.000 ns) + CELL(0.458 ns) = 87.783 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add156~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.521 ns) 89.476 ns myArkanoidVHDL:inst\|process_0~4494 163 COMB LCCOMB_X9_Y15_N24 1 " "Info: 163: + IC(1.172 ns) + CELL(0.521 ns) = 89.476 ns; Loc. = LCCOMB_X9_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4494'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.278 ns) 90.051 ns myArkanoidVHDL:inst\|process_0~4500 164 COMB LCCOMB_X9_Y15_N16 1 " "Info: 164: + IC(0.297 ns) + CELL(0.278 ns) = 90.051 ns; Loc. = LCCOMB_X9_Y15_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4500'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.458 ns) 91.303 ns myArkanoidVHDL:inst\|process_0~4508 165 COMB LCCOMB_X7_Y14_N8 1 " "Info: 165: + IC(0.794 ns) + CELL(0.458 ns) = 91.303 ns; Loc. = LCCOMB_X7_Y14_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4508'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.177 ns) 92.663 ns myArkanoidVHDL:inst\|process_0~4509 166 COMB LCCOMB_X5_Y11_N28 1 " "Info: 166: + IC(1.183 ns) + CELL(0.177 ns) = 92.663 ns; Loc. = LCCOMB_X5_Y11_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4509'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 93.134 ns myArkanoidVHDL:inst\|process_0~4528 167 COMB LCCOMB_X5_Y11_N26 2 " "Info: 167: + IC(0.293 ns) + CELL(0.178 ns) = 93.134 ns; Loc. = LCCOMB_X5_Y11_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4528'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.177 ns) 95.047 ns myArkanoidVHDL:inst\|process_0~4529 168 COMB LCCOMB_X23_Y10_N10 67 " "Info: 168: + IC(1.736 ns) + CELL(0.177 ns) = 95.047 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 67; COMB Node = 'myArkanoidVHDL:inst\|process_0~4529'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.517 ns) 96.539 ns myArkanoidVHDL:inst\|Add157~1 169 COMB LCCOMB_X24_Y9_N0 2 " "Info: 169: + IC(0.975 ns) + CELL(0.517 ns) = 96.539 ns; Loc. = LCCOMB_X24_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.619 ns myArkanoidVHDL:inst\|Add157~3 170 COMB LCCOMB_X24_Y9_N2 2 " "Info: 170: + IC(0.000 ns) + CELL(0.080 ns) = 96.619 ns; Loc. = LCCOMB_X24_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.699 ns myArkanoidVHDL:inst\|Add157~5 171 COMB LCCOMB_X24_Y9_N4 2 " "Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 96.699 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.779 ns myArkanoidVHDL:inst\|Add157~7 172 COMB LCCOMB_X24_Y9_N6 2 " "Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 96.779 ns; Loc. = LCCOMB_X24_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.859 ns myArkanoidVHDL:inst\|Add157~9 173 COMB LCCOMB_X24_Y9_N8 2 " "Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 96.859 ns; Loc. = LCCOMB_X24_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 96.939 ns myArkanoidVHDL:inst\|Add157~11 174 COMB LCCOMB_X24_Y9_N10 2 " "Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 96.939 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 97.019 ns myArkanoidVHDL:inst\|Add157~13 175 COMB LCCOMB_X24_Y9_N12 2 " "Info: 175: + IC(0.000 ns) + CELL(0.080 ns) = 97.019 ns; Loc. = LCCOMB_X24_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 97.193 ns myArkanoidVHDL:inst\|Add157~15 176 COMB LCCOMB_X24_Y9_N14 2 " "Info: 176: + IC(0.000 ns) + CELL(0.174 ns) = 97.193 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add157~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 97.651 ns myArkanoidVHDL:inst\|Add157~16 177 COMB LCCOMB_X24_Y9_N16 11 " "Info: 177: + IC(0.000 ns) + CELL(0.458 ns) = 97.651 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add157~16'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~16 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.596 ns) 99.102 ns myArkanoidVHDL:inst\|Add160~13 178 COMB LCCOMB_X27_Y9_N14 2 " "Info: 178: + IC(0.855 ns) + CELL(0.596 ns) = 99.102 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { myArkanoidVHDL:inst|Add157~16 myArkanoidVHDL:inst|Add160~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.182 ns myArkanoidVHDL:inst\|Add160~15 179 COMB LCCOMB_X27_Y9_N16 2 " "Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 99.182 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~13 myArkanoidVHDL:inst|Add160~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.262 ns myArkanoidVHDL:inst\|Add160~17 180 COMB LCCOMB_X27_Y9_N18 2 " "Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 99.262 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~15 myArkanoidVHDL:inst|Add160~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.342 ns myArkanoidVHDL:inst\|Add160~19 181 COMB LCCOMB_X27_Y9_N20 2 " "Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 99.342 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~17 myArkanoidVHDL:inst|Add160~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.422 ns myArkanoidVHDL:inst\|Add160~21 182 COMB LCCOMB_X27_Y9_N22 2 " "Info: 182: + IC(0.000 ns) + CELL(0.080 ns) = 99.422 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~19 myArkanoidVHDL:inst|Add160~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.502 ns myArkanoidVHDL:inst\|Add160~23 183 COMB LCCOMB_X27_Y9_N24 2 " "Info: 183: + IC(0.000 ns) + CELL(0.080 ns) = 99.502 ns; Loc. = LCCOMB_X27_Y9_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~21 myArkanoidVHDL:inst|Add160~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.582 ns myArkanoidVHDL:inst\|Add160~25 184 COMB LCCOMB_X27_Y9_N26 2 " "Info: 184: + IC(0.000 ns) + CELL(0.080 ns) = 99.582 ns; Loc. = LCCOMB_X27_Y9_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~23 myArkanoidVHDL:inst|Add160~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.662 ns myArkanoidVHDL:inst\|Add160~27 185 COMB LCCOMB_X27_Y9_N28 2 " "Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 99.662 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~25 myArkanoidVHDL:inst|Add160~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 99.823 ns myArkanoidVHDL:inst\|Add160~29 186 COMB LCCOMB_X27_Y9_N30 2 " "Info: 186: + IC(0.000 ns) + CELL(0.161 ns) = 99.823 ns; Loc. = LCCOMB_X27_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add160~27 myArkanoidVHDL:inst|Add160~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.903 ns myArkanoidVHDL:inst\|Add160~31 187 COMB LCCOMB_X27_Y8_N0 2 " "Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 99.903 ns; Loc. = LCCOMB_X27_Y8_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 99.983 ns myArkanoidVHDL:inst\|Add160~33 188 COMB LCCOMB_X27_Y8_N2 2 " "Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 99.983 ns; Loc. = LCCOMB_X27_Y8_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.063 ns myArkanoidVHDL:inst\|Add160~35 189 COMB LCCOMB_X27_Y8_N4 2 " "Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 100.063 ns; Loc. = LCCOMB_X27_Y8_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.143 ns myArkanoidVHDL:inst\|Add160~37 190 COMB LCCOMB_X27_Y8_N6 2 " "Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 100.143 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.223 ns myArkanoidVHDL:inst\|Add160~39 191 COMB LCCOMB_X27_Y8_N8 2 " "Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 100.223 ns; Loc. = LCCOMB_X27_Y8_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.303 ns myArkanoidVHDL:inst\|Add160~41 192 COMB LCCOMB_X27_Y8_N10 2 " "Info: 192: + IC(0.000 ns) + CELL(0.080 ns) = 100.303 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.383 ns myArkanoidVHDL:inst\|Add160~43 193 COMB LCCOMB_X27_Y8_N12 2 " "Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 100.383 ns; Loc. = LCCOMB_X27_Y8_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 100.557 ns myArkanoidVHDL:inst\|Add160~45 194 COMB LCCOMB_X27_Y8_N14 2 " "Info: 194: + IC(0.000 ns) + CELL(0.174 ns) = 100.557 ns; Loc. = LCCOMB_X27_Y8_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.637 ns myArkanoidVHDL:inst\|Add160~47 195 COMB LCCOMB_X27_Y8_N16 2 " "Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 100.637 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.717 ns myArkanoidVHDL:inst\|Add160~49 196 COMB LCCOMB_X27_Y8_N18 2 " "Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 100.717 ns; Loc. = LCCOMB_X27_Y8_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.797 ns myArkanoidVHDL:inst\|Add160~51 197 COMB LCCOMB_X27_Y8_N20 2 " "Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 100.797 ns; Loc. = LCCOMB_X27_Y8_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add160~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 101.255 ns myArkanoidVHDL:inst\|Add160~52 198 COMB LCCOMB_X27_Y8_N22 1 " "Info: 198: + IC(0.000 ns) + CELL(0.458 ns) = 101.255 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add160~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.322 ns) 102.401 ns myArkanoidVHDL:inst\|LessThan409~7 199 COMB LCCOMB_X26_Y8_N22 1 " "Info: 199: + IC(0.824 ns) + CELL(0.322 ns) = 102.401 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 102.870 ns myArkanoidVHDL:inst\|LessThan409~8 200 COMB LCCOMB_X26_Y8_N4 1 " "Info: 200: + IC(0.291 ns) + CELL(0.178 ns) = 102.870 ns; Loc. = LCCOMB_X26_Y8_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 103.495 ns myArkanoidVHDL:inst\|LessThan409~9 201 COMB LCCOMB_X26_Y8_N26 1 " "Info: 201: + IC(0.303 ns) + CELL(0.322 ns) = 103.495 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.178 ns) 104.866 ns myArkanoidVHDL:inst\|LessThan409~15 202 COMB LCCOMB_X30_Y10_N0 1 " "Info: 202: + IC(1.193 ns) + CELL(0.178 ns) = 104.866 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan409~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.278 ns) 106.618 ns myArkanoidVHDL:inst\|process_0~4536 203 COMB LCCOMB_X22_Y8_N12 1 " "Info: 203: + IC(1.474 ns) + CELL(0.278 ns) = 106.618 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4536'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 107.090 ns myArkanoidVHDL:inst\|process_0~4589 204 COMB LCCOMB_X22_Y8_N26 2 " "Info: 204: + IC(0.294 ns) + CELL(0.178 ns) = 107.090 ns; Loc. = LCCOMB_X22_Y8_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4589'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.177 ns) 107.571 ns myArkanoidVHDL:inst\|process_0~4590 205 COMB LCCOMB_X22_Y8_N0 66 " "Info: 205: + IC(0.304 ns) + CELL(0.177 ns) = 107.571 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4590'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.495 ns) 109.039 ns myArkanoidVHDL:inst\|Add163~1 206 COMB LCCOMB_X23_Y7_N0 2 " "Info: 206: + IC(0.973 ns) + CELL(0.495 ns) = 109.039 ns; Loc. = LCCOMB_X23_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.119 ns myArkanoidVHDL:inst\|Add163~3 207 COMB LCCOMB_X23_Y7_N2 2 " "Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 109.119 ns; Loc. = LCCOMB_X23_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.199 ns myArkanoidVHDL:inst\|Add163~5 208 COMB LCCOMB_X23_Y7_N4 2 " "Info: 208: + IC(0.000 ns) + CELL(0.080 ns) = 109.199 ns; Loc. = LCCOMB_X23_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.279 ns myArkanoidVHDL:inst\|Add163~7 209 COMB LCCOMB_X23_Y7_N6 2 " "Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 109.279 ns; Loc. = LCCOMB_X23_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~5 myArkanoidVHDL:inst|Add163~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.359 ns myArkanoidVHDL:inst\|Add163~9 210 COMB LCCOMB_X23_Y7_N8 2 " "Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 109.359 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~7 myArkanoidVHDL:inst|Add163~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.439 ns myArkanoidVHDL:inst\|Add163~11 211 COMB LCCOMB_X23_Y7_N10 2 " "Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 109.439 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~9 myArkanoidVHDL:inst|Add163~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.519 ns myArkanoidVHDL:inst\|Add163~13 212 COMB LCCOMB_X23_Y7_N12 2 " "Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 109.519 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~11 myArkanoidVHDL:inst|Add163~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 109.693 ns myArkanoidVHDL:inst\|Add163~15 213 COMB LCCOMB_X23_Y7_N14 2 " "Info: 213: + IC(0.000 ns) + CELL(0.174 ns) = 109.693 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add163~13 myArkanoidVHDL:inst|Add163~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.773 ns myArkanoidVHDL:inst\|Add163~17 214 COMB LCCOMB_X23_Y7_N16 2 " "Info: 214: + IC(0.000 ns) + CELL(0.080 ns) = 109.773 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~15 myArkanoidVHDL:inst|Add163~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.853 ns myArkanoidVHDL:inst\|Add163~19 215 COMB LCCOMB_X23_Y7_N18 2 " "Info: 215: + IC(0.000 ns) + CELL(0.080 ns) = 109.853 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~17 myArkanoidVHDL:inst|Add163~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 109.933 ns myArkanoidVHDL:inst\|Add163~21 216 COMB LCCOMB_X23_Y7_N20 2 " "Info: 216: + IC(0.000 ns) + CELL(0.080 ns) = 109.933 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~19 myArkanoidVHDL:inst|Add163~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 110.013 ns myArkanoidVHDL:inst\|Add163~23 217 COMB LCCOMB_X23_Y7_N22 2 " "Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 110.013 ns; Loc. = LCCOMB_X23_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~21 myArkanoidVHDL:inst|Add163~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 110.093 ns myArkanoidVHDL:inst\|Add163~25 218 COMB LCCOMB_X23_Y7_N24 2 " "Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 110.093 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~23 myArkanoidVHDL:inst|Add163~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 110.173 ns myArkanoidVHDL:inst\|Add163~27 219 COMB LCCOMB_X23_Y7_N26 2 " "Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 110.173 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~25 myArkanoidVHDL:inst|Add163~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 110.253 ns myArkanoidVHDL:inst\|Add163~29 220 COMB LCCOMB_X23_Y7_N28 2 " "Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 110.253 ns; Loc. = LCCOMB_X23_Y7_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add163~27 myArkanoidVHDL:inst|Add163~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 110.414 ns myArkanoidVHDL:inst\|Add163~31 221 COMB LCCOMB_X23_Y7_N30 2 " "Info: 221: + IC(0.000 ns) + CELL(0.161 ns) = 110.414 ns; Loc. = LCCOMB_X23_Y7_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add163~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add163~29 myArkanoidVHDL:inst|Add163~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 110.872 ns myArkanoidVHDL:inst\|Add163~32 222 COMB LCCOMB_X23_Y6_N0 11 " "Info: 222: + IC(0.000 ns) + CELL(0.458 ns) = 110.872 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add163~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add163~31 myArkanoidVHDL:inst|Add163~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.595 ns) 112.715 ns myArkanoidVHDL:inst\|Add168~29 223 COMB LCCOMB_X24_Y11_N30 2 " "Info: 223: + IC(1.248 ns) + CELL(0.595 ns) = 112.715 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { myArkanoidVHDL:inst|Add163~32 myArkanoidVHDL:inst|Add168~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.795 ns myArkanoidVHDL:inst\|Add168~31 224 COMB LCCOMB_X24_Y10_N0 2 " "Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 112.795 ns; Loc. = LCCOMB_X24_Y10_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~29 myArkanoidVHDL:inst|Add168~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.875 ns myArkanoidVHDL:inst\|Add168~33 225 COMB LCCOMB_X24_Y10_N2 2 " "Info: 225: + IC(0.000 ns) + CELL(0.080 ns) = 112.875 ns; Loc. = LCCOMB_X24_Y10_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~31 myArkanoidVHDL:inst|Add168~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.955 ns myArkanoidVHDL:inst\|Add168~35 226 COMB LCCOMB_X24_Y10_N4 2 " "Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 112.955 ns; Loc. = LCCOMB_X24_Y10_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~33 myArkanoidVHDL:inst|Add168~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.035 ns myArkanoidVHDL:inst\|Add168~37 227 COMB LCCOMB_X24_Y10_N6 2 " "Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 113.035 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~35 myArkanoidVHDL:inst|Add168~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.115 ns myArkanoidVHDL:inst\|Add168~39 228 COMB LCCOMB_X24_Y10_N8 2 " "Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 113.115 ns; Loc. = LCCOMB_X24_Y10_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~37 myArkanoidVHDL:inst|Add168~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.195 ns myArkanoidVHDL:inst\|Add168~41 229 COMB LCCOMB_X24_Y10_N10 2 " "Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 113.195 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~39 myArkanoidVHDL:inst|Add168~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.275 ns myArkanoidVHDL:inst\|Add168~43 230 COMB LCCOMB_X24_Y10_N12 2 " "Info: 230: + IC(0.000 ns) + CELL(0.080 ns) = 113.275 ns; Loc. = LCCOMB_X24_Y10_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~41 myArkanoidVHDL:inst|Add168~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 113.449 ns myArkanoidVHDL:inst\|Add168~45 231 COMB LCCOMB_X24_Y10_N14 2 " "Info: 231: + IC(0.000 ns) + CELL(0.174 ns) = 113.449 ns; Loc. = LCCOMB_X24_Y10_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add168~43 myArkanoidVHDL:inst|Add168~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.529 ns myArkanoidVHDL:inst\|Add168~47 232 COMB LCCOMB_X24_Y10_N16 2 " "Info: 232: + IC(0.000 ns) + CELL(0.080 ns) = 113.529 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~45 myArkanoidVHDL:inst|Add168~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.609 ns myArkanoidVHDL:inst\|Add168~49 233 COMB LCCOMB_X24_Y10_N18 2 " "Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 113.609 ns; Loc. = LCCOMB_X24_Y10_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~47 myArkanoidVHDL:inst|Add168~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 113.689 ns myArkanoidVHDL:inst\|Add168~51 234 COMB LCCOMB_X24_Y10_N20 2 " "Info: 234: + IC(0.000 ns) + CELL(0.080 ns) = 113.689 ns; Loc. = LCCOMB_X24_Y10_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add168~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add168~49 myArkanoidVHDL:inst|Add168~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 114.147 ns myArkanoidVHDL:inst\|Add168~52 235 COMB LCCOMB_X24_Y10_N22 1 " "Info: 235: + IC(0.000 ns) + CELL(0.458 ns) = 114.147 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add168~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add168~51 myArkanoidVHDL:inst|Add168~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.178 ns) 115.843 ns myArkanoidVHDL:inst\|process_0~4635 236 COMB LCCOMB_X23_Y14_N30 1 " "Info: 236: + IC(1.518 ns) + CELL(0.178 ns) = 115.843 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4635'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { myArkanoidVHDL:inst|Add168~52 myArkanoidVHDL:inst|process_0~4635 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 116.663 ns myArkanoidVHDL:inst\|process_0~4641 237 COMB LCCOMB_X23_Y14_N22 1 " "Info: 237: + IC(0.299 ns) + CELL(0.521 ns) = 116.663 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4641'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { myArkanoidVHDL:inst|process_0~4635 myArkanoidVHDL:inst|process_0~4641 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.545 ns) 117.761 ns myArkanoidVHDL:inst\|process_0~4646 238 COMB LCCOMB_X23_Y14_N0 1 " "Info: 238: + IC(0.553 ns) + CELL(0.545 ns) = 117.761 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4646'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4646 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.322 ns) 119.629 ns myArkanoidVHDL:inst\|process_0~4649 239 COMB LCCOMB_X21_Y7_N28 1 " "Info: 239: + IC(1.546 ns) + CELL(0.322 ns) = 119.629 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4649'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { myArkanoidVHDL:inst|process_0~4646 myArkanoidVHDL:inst|process_0~4649 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.512 ns) 121.046 ns myArkanoidVHDL:inst\|process_0~4651 240 COMB LCCOMB_X21_Y6_N12 4 " "Info: 240: + IC(0.905 ns) + CELL(0.512 ns) = 121.046 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4651'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 121.520 ns myArkanoidVHDL:inst\|process_0~4652 241 COMB LCCOMB_X21_Y6_N6 64 " "Info: 241: + IC(0.297 ns) + CELL(0.177 ns) = 121.520 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4652'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.495 ns) 123.813 ns myArkanoidVHDL:inst\|Add169~1 242 COMB LCCOMB_X7_Y9_N0 2 " "Info: 242: + IC(1.798 ns) + CELL(0.495 ns) = 123.813 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.893 ns myArkanoidVHDL:inst\|Add169~3 243 COMB LCCOMB_X7_Y9_N2 2 " "Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 123.893 ns; Loc. = LCCOMB_X7_Y9_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 123.973 ns myArkanoidVHDL:inst\|Add169~5 244 COMB LCCOMB_X7_Y9_N4 2 " "Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 123.973 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.053 ns myArkanoidVHDL:inst\|Add169~7 245 COMB LCCOMB_X7_Y9_N6 2 " "Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 124.053 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.133 ns myArkanoidVHDL:inst\|Add169~9 246 COMB LCCOMB_X7_Y9_N8 2 " "Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 124.133 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.213 ns myArkanoidVHDL:inst\|Add169~11 247 COMB LCCOMB_X7_Y9_N10 2 " "Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 124.213 ns; Loc. = LCCOMB_X7_Y9_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.293 ns myArkanoidVHDL:inst\|Add169~13 248 COMB LCCOMB_X7_Y9_N12 2 " "Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 124.293 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 124.467 ns myArkanoidVHDL:inst\|Add169~15 249 COMB LCCOMB_X7_Y9_N14 2 " "Info: 249: + IC(0.000 ns) + CELL(0.174 ns) = 124.467 ns; Loc. = LCCOMB_X7_Y9_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.547 ns myArkanoidVHDL:inst\|Add169~17 250 COMB LCCOMB_X7_Y9_N16 2 " "Info: 250: + IC(0.000 ns) + CELL(0.080 ns) = 124.547 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.627 ns myArkanoidVHDL:inst\|Add169~19 251 COMB LCCOMB_X7_Y9_N18 2 " "Info: 251: + IC(0.000 ns) + CELL(0.080 ns) = 124.627 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.707 ns myArkanoidVHDL:inst\|Add169~21 252 COMB LCCOMB_X7_Y9_N20 2 " "Info: 252: + IC(0.000 ns) + CELL(0.080 ns) = 124.707 ns; Loc. = LCCOMB_X7_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.787 ns myArkanoidVHDL:inst\|Add169~23 253 COMB LCCOMB_X7_Y9_N22 2 " "Info: 253: + IC(0.000 ns) + CELL(0.080 ns) = 124.787 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.867 ns myArkanoidVHDL:inst\|Add169~25 254 COMB LCCOMB_X7_Y9_N24 2 " "Info: 254: + IC(0.000 ns) + CELL(0.080 ns) = 124.867 ns; Loc. = LCCOMB_X7_Y9_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 124.947 ns myArkanoidVHDL:inst\|Add169~27 255 COMB LCCOMB_X7_Y9_N26 2 " "Info: 255: + IC(0.000 ns) + CELL(0.080 ns) = 124.947 ns; Loc. = LCCOMB_X7_Y9_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 125.027 ns myArkanoidVHDL:inst\|Add169~29 256 COMB LCCOMB_X7_Y9_N28 2 " "Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 125.027 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 125.188 ns myArkanoidVHDL:inst\|Add169~31 257 COMB LCCOMB_X7_Y9_N30 2 " "Info: 257: + IC(0.000 ns) + CELL(0.161 ns) = 125.188 ns; Loc. = LCCOMB_X7_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add169~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 125.646 ns myArkanoidVHDL:inst\|Add169~32 258 COMB LCCOMB_X7_Y8_N0 11 " "Info: 258: + IC(0.000 ns) + CELL(0.458 ns) = 125.646 ns; Loc. = LCCOMB_X7_Y8_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add169~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.595 ns) 127.113 ns myArkanoidVHDL:inst\|Add174~29 259 COMB LCCOMB_X6_Y9_N30 2 " "Info: 259: + IC(0.872 ns) + CELL(0.595 ns) = 127.113 ns; Loc. = LCCOMB_X6_Y9_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.193 ns myArkanoidVHDL:inst\|Add174~31 260 COMB LCCOMB_X6_Y8_N0 2 " "Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 127.193 ns; Loc. = LCCOMB_X6_Y8_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.273 ns myArkanoidVHDL:inst\|Add174~33 261 COMB LCCOMB_X6_Y8_N2 2 " "Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 127.273 ns; Loc. = LCCOMB_X6_Y8_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.353 ns myArkanoidVHDL:inst\|Add174~35 262 COMB LCCOMB_X6_Y8_N4 2 " "Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 127.353 ns; Loc. = LCCOMB_X6_Y8_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.433 ns myArkanoidVHDL:inst\|Add174~37 263 COMB LCCOMB_X6_Y8_N6 2 " "Info: 263: + IC(0.000 ns) + CELL(0.080 ns) = 127.433 ns; Loc. = LCCOMB_X6_Y8_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.513 ns myArkanoidVHDL:inst\|Add174~39 264 COMB LCCOMB_X6_Y8_N8 2 " "Info: 264: + IC(0.000 ns) + CELL(0.080 ns) = 127.513 ns; Loc. = LCCOMB_X6_Y8_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.593 ns myArkanoidVHDL:inst\|Add174~41 265 COMB LCCOMB_X6_Y8_N10 2 " "Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 127.593 ns; Loc. = LCCOMB_X6_Y8_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.673 ns myArkanoidVHDL:inst\|Add174~43 266 COMB LCCOMB_X6_Y8_N12 2 " "Info: 266: + IC(0.000 ns) + CELL(0.080 ns) = 127.673 ns; Loc. = LCCOMB_X6_Y8_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 127.847 ns myArkanoidVHDL:inst\|Add174~45 267 COMB LCCOMB_X6_Y8_N14 2 " "Info: 267: + IC(0.000 ns) + CELL(0.174 ns) = 127.847 ns; Loc. = LCCOMB_X6_Y8_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 127.927 ns myArkanoidVHDL:inst\|Add174~47 268 COMB LCCOMB_X6_Y8_N16 2 " "Info: 268: + IC(0.000 ns) + CELL(0.080 ns) = 127.927 ns; Loc. = LCCOMB_X6_Y8_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add174~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 128.385 ns myArkanoidVHDL:inst\|Add174~48 269 COMB LCCOMB_X6_Y8_N18 1 " "Info: 269: + IC(0.000 ns) + CELL(0.458 ns) = 128.385 ns; Loc. = LCCOMB_X6_Y8_N18; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add174~48'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~48 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.545 ns) 129.757 ns myArkanoidVHDL:inst\|process_0~4682 270 COMB LCCOMB_X5_Y8_N30 1 " "Info: 270: + IC(0.827 ns) + CELL(0.545 ns) = 129.757 ns; Loc. = LCCOMB_X5_Y8_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4682'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { myArkanoidVHDL:inst|Add174~48 myArkanoidVHDL:inst|process_0~4682 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 130.221 ns myArkanoidVHDL:inst\|process_0~4683 271 COMB LCCOMB_X5_Y8_N0 1 " "Info: 271: + IC(0.286 ns) + CELL(0.178 ns) = 130.221 ns; Loc. = LCCOMB_X5_Y8_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4683'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { myArkanoidVHDL:inst|process_0~4682 myArkanoidVHDL:inst|process_0~4683 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.521 ns) 131.284 ns myArkanoidVHDL:inst\|process_0~4684 272 COMB LCCOMB_X5_Y9_N28 1 " "Info: 272: + IC(0.542 ns) + CELL(0.521 ns) = 131.284 ns; Loc. = LCCOMB_X5_Y9_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4684'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { myArkanoidVHDL:inst|process_0~4683 myArkanoidVHDL:inst|process_0~4684 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 131.752 ns myArkanoidVHDL:inst\|process_0~4688 273 COMB LCCOMB_X5_Y9_N20 2 " "Info: 273: + IC(0.290 ns) + CELL(0.178 ns) = 131.752 ns; Loc. = LCCOMB_X5_Y9_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4688'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.319 ns) 133.248 ns myArkanoidVHDL:inst\|process_0~4689 274 COMB LCCOMB_X9_Y11_N20 1 " "Info: 274: + IC(1.177 ns) + CELL(0.319 ns) = 133.248 ns; Loc. = LCCOMB_X9_Y11_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4689'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4689 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 133.872 ns myArkanoidVHDL:inst\|process_0~4713 275 COMB LCCOMB_X9_Y11_N28 2 " "Info: 275: + IC(0.302 ns) + CELL(0.322 ns) = 133.872 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4713'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { myArkanoidVHDL:inst|process_0~4689 myArkanoidVHDL:inst|process_0~4713 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.177 ns) 134.951 ns myArkanoidVHDL:inst\|process_0~4714 276 COMB LCCOMB_X8_Y7_N22 66 " "Info: 276: + IC(0.902 ns) + CELL(0.177 ns) = 134.951 ns; Loc. = LCCOMB_X8_Y7_N22; Fanout = 66; COMB Node = 'myArkanoidVHDL:inst\|process_0~4714'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.495 ns) 136.646 ns myArkanoidVHDL:inst\|Add175~1 277 COMB LCCOMB_X4_Y6_N0 2 " "Info: 277: + IC(1.200 ns) + CELL(0.495 ns) = 136.646 ns; Loc. = LCCOMB_X4_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 136.726 ns myArkanoidVHDL:inst\|Add175~3 278 COMB LCCOMB_X4_Y6_N2 2 " "Info: 278: + IC(0.000 ns) + CELL(0.080 ns) = 136.726 ns; Loc. = LCCOMB_X4_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 136.806 ns myArkanoidVHDL:inst\|Add175~5 279 COMB LCCOMB_X4_Y6_N4 2 " "Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 136.806 ns; Loc. = LCCOMB_X4_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 136.886 ns myArkanoidVHDL:inst\|Add175~7 280 COMB LCCOMB_X4_Y6_N6 2 " "Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 136.886 ns; Loc. = LCCOMB_X4_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 136.966 ns myArkanoidVHDL:inst\|Add175~9 281 COMB LCCOMB_X4_Y6_N8 2 " "Info: 281: + IC(0.000 ns) + CELL(0.080 ns) = 136.966 ns; Loc. = LCCOMB_X4_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.046 ns myArkanoidVHDL:inst\|Add175~11 282 COMB LCCOMB_X4_Y6_N10 2 " "Info: 282: + IC(0.000 ns) + CELL(0.080 ns) = 137.046 ns; Loc. = LCCOMB_X4_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.126 ns myArkanoidVHDL:inst\|Add175~13 283 COMB LCCOMB_X4_Y6_N12 2 " "Info: 283: + IC(0.000 ns) + CELL(0.080 ns) = 137.126 ns; Loc. = LCCOMB_X4_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~11 myArkanoidVHDL:inst|Add175~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 137.300 ns myArkanoidVHDL:inst\|Add175~15 284 COMB LCCOMB_X4_Y6_N14 2 " "Info: 284: + IC(0.000 ns) + CELL(0.174 ns) = 137.300 ns; Loc. = LCCOMB_X4_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add175~13 myArkanoidVHDL:inst|Add175~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.380 ns myArkanoidVHDL:inst\|Add175~17 285 COMB LCCOMB_X4_Y6_N16 2 " "Info: 285: + IC(0.000 ns) + CELL(0.080 ns) = 137.380 ns; Loc. = LCCOMB_X4_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~15 myArkanoidVHDL:inst|Add175~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.460 ns myArkanoidVHDL:inst\|Add175~19 286 COMB LCCOMB_X4_Y6_N18 2 " "Info: 286: + IC(0.000 ns) + CELL(0.080 ns) = 137.460 ns; Loc. = LCCOMB_X4_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~17 myArkanoidVHDL:inst|Add175~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.540 ns myArkanoidVHDL:inst\|Add175~21 287 COMB LCCOMB_X4_Y6_N20 2 " "Info: 287: + IC(0.000 ns) + CELL(0.080 ns) = 137.540 ns; Loc. = LCCOMB_X4_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~19 myArkanoidVHDL:inst|Add175~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.620 ns myArkanoidVHDL:inst\|Add175~23 288 COMB LCCOMB_X4_Y6_N22 2 " "Info: 288: + IC(0.000 ns) + CELL(0.080 ns) = 137.620 ns; Loc. = LCCOMB_X4_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~21 myArkanoidVHDL:inst|Add175~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.700 ns myArkanoidVHDL:inst\|Add175~25 289 COMB LCCOMB_X4_Y6_N24 2 " "Info: 289: + IC(0.000 ns) + CELL(0.080 ns) = 137.700 ns; Loc. = LCCOMB_X4_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~23 myArkanoidVHDL:inst|Add175~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.780 ns myArkanoidVHDL:inst\|Add175~27 290 COMB LCCOMB_X4_Y6_N26 2 " "Info: 290: + IC(0.000 ns) + CELL(0.080 ns) = 137.780 ns; Loc. = LCCOMB_X4_Y6_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~25 myArkanoidVHDL:inst|Add175~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 137.860 ns myArkanoidVHDL:inst\|Add175~29 291 COMB LCCOMB_X4_Y6_N28 2 " "Info: 291: + IC(0.000 ns) + CELL(0.080 ns) = 137.860 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add175~27 myArkanoidVHDL:inst|Add175~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 138.021 ns myArkanoidVHDL:inst\|Add175~31 292 COMB LCCOMB_X4_Y6_N30 2 " "Info: 292: + IC(0.000 ns) + CELL(0.161 ns) = 138.021 ns; Loc. = LCCOMB_X4_Y6_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add175~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add175~29 myArkanoidVHDL:inst|Add175~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 138.479 ns myArkanoidVHDL:inst\|Add175~32 293 COMB LCCOMB_X4_Y5_N0 11 " "Info: 293: + IC(0.000 ns) + CELL(0.458 ns) = 138.479 ns; Loc. = LCCOMB_X4_Y5_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add175~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add175~31 myArkanoidVHDL:inst|Add175~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.609 ns) 140.012 ns myArkanoidVHDL:inst\|Add178~29 294 COMB LCCOMB_X4_Y8_N30 2 " "Info: 294: + IC(0.924 ns) + CELL(0.609 ns) = 140.012 ns; Loc. = LCCOMB_X4_Y8_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { myArkanoidVHDL:inst|Add175~32 myArkanoidVHDL:inst|Add178~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.092 ns myArkanoidVHDL:inst\|Add178~31 295 COMB LCCOMB_X4_Y7_N0 2 " "Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 140.092 ns; Loc. = LCCOMB_X4_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~29 myArkanoidVHDL:inst|Add178~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.172 ns myArkanoidVHDL:inst\|Add178~33 296 COMB LCCOMB_X4_Y7_N2 2 " "Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 140.172 ns; Loc. = LCCOMB_X4_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~31 myArkanoidVHDL:inst|Add178~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.252 ns myArkanoidVHDL:inst\|Add178~35 297 COMB LCCOMB_X4_Y7_N4 2 " "Info: 297: + IC(0.000 ns) + CELL(0.080 ns) = 140.252 ns; Loc. = LCCOMB_X4_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~33 myArkanoidVHDL:inst|Add178~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.332 ns myArkanoidVHDL:inst\|Add178~37 298 COMB LCCOMB_X4_Y7_N6 2 " "Info: 298: + IC(0.000 ns) + CELL(0.080 ns) = 140.332 ns; Loc. = LCCOMB_X4_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~35 myArkanoidVHDL:inst|Add178~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.412 ns myArkanoidVHDL:inst\|Add178~39 299 COMB LCCOMB_X4_Y7_N8 2 " "Info: 299: + IC(0.000 ns) + CELL(0.080 ns) = 140.412 ns; Loc. = LCCOMB_X4_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~37 myArkanoidVHDL:inst|Add178~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.492 ns myArkanoidVHDL:inst\|Add178~41 300 COMB LCCOMB_X4_Y7_N10 2 " "Info: 300: + IC(0.000 ns) + CELL(0.080 ns) = 140.492 ns; Loc. = LCCOMB_X4_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add178~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add178~39 myArkanoidVHDL:inst|Add178~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 140.950 ns myArkanoidVHDL:inst\|Add178~42 301 COMB LCCOMB_X4_Y7_N12 1 " "Info: 301: + IC(0.000 ns) + CELL(0.458 ns) = 140.950 ns; Loc. = LCCOMB_X4_Y7_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add178~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add178~41 myArkanoidVHDL:inst|Add178~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.455 ns) 142.252 ns myArkanoidVHDL:inst\|LessThan490~6 302 COMB LCCOMB_X3_Y7_N14 1 " "Info: 302: + IC(0.847 ns) + CELL(0.455 ns) = 142.252 ns; Loc. = LCCOMB_X3_Y7_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { myArkanoidVHDL:inst|Add178~42 myArkanoidVHDL:inst|LessThan490~6 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 142.874 ns myArkanoidVHDL:inst\|LessThan490~8 303 COMB LCCOMB_X3_Y7_N12 1 " "Info: 303: + IC(0.300 ns) + CELL(0.322 ns) = 142.874 ns; Loc. = LCCOMB_X3_Y7_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { myArkanoidVHDL:inst|LessThan490~6 myArkanoidVHDL:inst|LessThan490~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 143.347 ns myArkanoidVHDL:inst\|LessThan490~9 304 COMB LCCOMB_X3_Y7_N22 1 " "Info: 304: + IC(0.295 ns) + CELL(0.178 ns) = 143.347 ns; Loc. = LCCOMB_X3_Y7_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|LessThan490~8 myArkanoidVHDL:inst|LessThan490~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.178 ns) 144.342 ns myArkanoidVHDL:inst\|LessThan490~15 305 COMB LCCOMB_X5_Y7_N22 1 " "Info: 305: + IC(0.817 ns) + CELL(0.178 ns) = 144.342 ns; Loc. = LCCOMB_X5_Y7_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|LessThan490~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { myArkanoidVHDL:inst|LessThan490~9 myArkanoidVHDL:inst|LessThan490~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 571 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.278 ns) 145.778 ns myArkanoidVHDL:inst\|process_0~4724 306 COMB LCCOMB_X7_Y6_N20 1 " "Info: 306: + IC(1.158 ns) + CELL(0.278 ns) = 145.778 ns; Loc. = LCCOMB_X7_Y6_N20; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4724'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { myArkanoidVHDL:inst|LessThan490~15 myArkanoidVHDL:inst|process_0~4724 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 146.405 ns myArkanoidVHDL:inst\|process_0~4792 307 COMB LCCOMB_X7_Y6_N0 4 " "Info: 307: + IC(0.305 ns) + CELL(0.322 ns) = 146.405 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~4792'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { myArkanoidVHDL:inst|process_0~4724 myArkanoidVHDL:inst|process_0~4792 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.177 ns) 146.887 ns myArkanoidVHDL:inst\|process_0~4793 308 COMB LCCOMB_X7_Y6_N26 64 " "Info: 308: + IC(0.305 ns) + CELL(0.177 ns) = 146.887 ns; Loc. = LCCOMB_X7_Y6_N26; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4793'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.517 ns) 148.588 ns myArkanoidVHDL:inst\|Add181~1 309 COMB LCCOMB_X15_Y6_N0 2 " "Info: 309: + IC(1.184 ns) + CELL(0.517 ns) = 148.588 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.668 ns myArkanoidVHDL:inst\|Add181~3 310 COMB LCCOMB_X15_Y6_N2 2 " "Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 148.668 ns; Loc. = LCCOMB_X15_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.748 ns myArkanoidVHDL:inst\|Add181~5 311 COMB LCCOMB_X15_Y6_N4 2 " "Info: 311: + IC(0.000 ns) + CELL(0.080 ns) = 148.748 ns; Loc. = LCCOMB_X15_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.828 ns myArkanoidVHDL:inst\|Add181~7 312 COMB LCCOMB_X15_Y6_N6 2 " "Info: 312: + IC(0.000 ns) + CELL(0.080 ns) = 148.828 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.908 ns myArkanoidVHDL:inst\|Add181~9 313 COMB LCCOMB_X15_Y6_N8 2 " "Info: 313: + IC(0.000 ns) + CELL(0.080 ns) = 148.908 ns; Loc. = LCCOMB_X15_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 148.988 ns myArkanoidVHDL:inst\|Add181~11 314 COMB LCCOMB_X15_Y6_N10 2 " "Info: 314: + IC(0.000 ns) + CELL(0.080 ns) = 148.988 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.068 ns myArkanoidVHDL:inst\|Add181~13 315 COMB LCCOMB_X15_Y6_N12 2 " "Info: 315: + IC(0.000 ns) + CELL(0.080 ns) = 149.068 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 149.242 ns myArkanoidVHDL:inst\|Add181~15 316 COMB LCCOMB_X15_Y6_N14 2 " "Info: 316: + IC(0.000 ns) + CELL(0.174 ns) = 149.242 ns; Loc. = LCCOMB_X15_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.322 ns myArkanoidVHDL:inst\|Add181~17 317 COMB LCCOMB_X15_Y6_N16 2 " "Info: 317: + IC(0.000 ns) + CELL(0.080 ns) = 149.322 ns; Loc. = LCCOMB_X15_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.402 ns myArkanoidVHDL:inst\|Add181~19 318 COMB LCCOMB_X15_Y6_N18 2 " "Info: 318: + IC(0.000 ns) + CELL(0.080 ns) = 149.402 ns; Loc. = LCCOMB_X15_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.482 ns myArkanoidVHDL:inst\|Add181~21 319 COMB LCCOMB_X15_Y6_N20 2 " "Info: 319: + IC(0.000 ns) + CELL(0.080 ns) = 149.482 ns; Loc. = LCCOMB_X15_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.562 ns myArkanoidVHDL:inst\|Add181~23 320 COMB LCCOMB_X15_Y6_N22 2 " "Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 149.562 ns; Loc. = LCCOMB_X15_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.642 ns myArkanoidVHDL:inst\|Add181~25 321 COMB LCCOMB_X15_Y6_N24 2 " "Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 149.642 ns; Loc. = LCCOMB_X15_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.722 ns myArkanoidVHDL:inst\|Add181~27 322 COMB LCCOMB_X15_Y6_N26 2 " "Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 149.722 ns; Loc. = LCCOMB_X15_Y6_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 149.802 ns myArkanoidVHDL:inst\|Add181~29 323 COMB LCCOMB_X15_Y6_N28 2 " "Info: 323: + IC(0.000 ns) + CELL(0.080 ns) = 149.802 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 149.963 ns myArkanoidVHDL:inst\|Add181~31 324 COMB LCCOMB_X15_Y6_N30 2 " "Info: 324: + IC(0.000 ns) + CELL(0.161 ns) = 149.963 ns; Loc. = LCCOMB_X15_Y6_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add181~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 150.421 ns myArkanoidVHDL:inst\|Add181~32 325 COMB LCCOMB_X15_Y5_N0 11 " "Info: 325: + IC(0.000 ns) + CELL(0.458 ns) = 150.421 ns; Loc. = LCCOMB_X15_Y5_N0; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|Add181~32'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.595 ns) 152.292 ns myArkanoidVHDL:inst\|Add186~29 326 COMB LCCOMB_X16_Y8_N30 2 " "Info: 326: + IC(1.276 ns) + CELL(0.595 ns) = 152.292 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.372 ns myArkanoidVHDL:inst\|Add186~31 327 COMB LCCOMB_X16_Y7_N0 2 " "Info: 327: + IC(0.000 ns) + CELL(0.080 ns) = 152.372 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.452 ns myArkanoidVHDL:inst\|Add186~33 328 COMB LCCOMB_X16_Y7_N2 2 " "Info: 328: + IC(0.000 ns) + CELL(0.080 ns) = 152.452 ns; Loc. = LCCOMB_X16_Y7_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.532 ns myArkanoidVHDL:inst\|Add186~35 329 COMB LCCOMB_X16_Y7_N4 2 " "Info: 329: + IC(0.000 ns) + CELL(0.080 ns) = 152.532 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.612 ns myArkanoidVHDL:inst\|Add186~37 330 COMB LCCOMB_X16_Y7_N6 2 " "Info: 330: + IC(0.000 ns) + CELL(0.080 ns) = 152.612 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.692 ns myArkanoidVHDL:inst\|Add186~39 331 COMB LCCOMB_X16_Y7_N8 2 " "Info: 331: + IC(0.000 ns) + CELL(0.080 ns) = 152.692 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.772 ns myArkanoidVHDL:inst\|Add186~41 332 COMB LCCOMB_X16_Y7_N10 2 " "Info: 332: + IC(0.000 ns) + CELL(0.080 ns) = 152.772 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 152.852 ns myArkanoidVHDL:inst\|Add186~43 333 COMB LCCOMB_X16_Y7_N12 2 " "Info: 333: + IC(0.000 ns) + CELL(0.080 ns) = 152.852 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 153.026 ns myArkanoidVHDL:inst\|Add186~45 334 COMB LCCOMB_X16_Y7_N14 2 " "Info: 334: + IC(0.000 ns) + CELL(0.174 ns) = 153.026 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.106 ns myArkanoidVHDL:inst\|Add186~47 335 COMB LCCOMB_X16_Y7_N16 2 " "Info: 335: + IC(0.000 ns) + CELL(0.080 ns) = 153.106 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.186 ns myArkanoidVHDL:inst\|Add186~49 336 COMB LCCOMB_X16_Y7_N18 2 " "Info: 336: + IC(0.000 ns) + CELL(0.080 ns) = 153.186 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.266 ns myArkanoidVHDL:inst\|Add186~51 337 COMB LCCOMB_X16_Y7_N20 2 " "Info: 337: + IC(0.000 ns) + CELL(0.080 ns) = 153.266 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.346 ns myArkanoidVHDL:inst\|Add186~53 338 COMB LCCOMB_X16_Y7_N22 2 " "Info: 338: + IC(0.000 ns) + CELL(0.080 ns) = 153.346 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.426 ns myArkanoidVHDL:inst\|Add186~55 339 COMB LCCOMB_X16_Y7_N24 2 " "Info: 339: + IC(0.000 ns) + CELL(0.080 ns) = 153.426 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add186~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.506 ns myArkanoidVHDL:inst\|Add186~57 340 COMB LCCOMB_X16_Y7_N26 1 " "Info: 340: + IC(0.000 ns) + CELL(0.080 ns) = 153.506 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add186~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 153.964 ns myArkanoidVHDL:inst\|Add186~58 341 COMB LCCOMB_X16_Y7_N28 1 " "Info: 341: + IC(0.000 ns) + CELL(0.458 ns) = 153.964 ns; Loc. = LCCOMB_X16_Y7_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add186~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.178 ns) 156.093 ns myArkanoidVHDL:inst\|process_0~4840 342 COMB LCCOMB_X11_Y17_N12 1 " "Info: 342: + IC(1.951 ns) + CELL(0.178 ns) = 156.093 ns; Loc. = LCCOMB_X11_Y17_N12; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4840'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.178 ns) 158.183 ns myArkanoidVHDL:inst\|process_0~4848 343 COMB LCCOMB_X15_Y7_N0 1 " "Info: 343: + IC(1.912 ns) + CELL(0.178 ns) = 158.183 ns; Loc. = LCCOMB_X15_Y7_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4848'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 158.653 ns myArkanoidVHDL:inst\|process_0~4849 344 COMB LCCOMB_X15_Y7_N22 2 " "Info: 344: + IC(0.292 ns) + CELL(0.178 ns) = 158.653 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~4849'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.178 ns) 160.613 ns myArkanoidVHDL:inst\|process_0~4850 345 COMB LCCOMB_X9_Y2_N6 1 " "Info: 345: + IC(1.782 ns) + CELL(0.178 ns) = 160.613 ns; Loc. = LCCOMB_X9_Y2_N6; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4850'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 161.084 ns myArkanoidVHDL:inst\|process_0~4851 346 COMB LCCOMB_X9_Y2_N4 1 " "Info: 346: + IC(0.293 ns) + CELL(0.178 ns) = 161.084 ns; Loc. = LCCOMB_X9_Y2_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~4851'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 161.712 ns myArkanoidVHDL:inst\|process_0~4853 347 COMB LCCOMB_X9_Y2_N12 3 " "Info: 347: + IC(0.306 ns) + CELL(0.322 ns) = 161.712 ns; Loc. = LCCOMB_X9_Y2_N12; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~4853'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.177 ns) 162.192 ns myArkanoidVHDL:inst\|process_0~4854 348 COMB LCCOMB_X9_Y2_N2 64 " "Info: 348: + IC(0.303 ns) + CELL(0.177 ns) = 162.192 ns; Loc. = LCCOMB_X9_Y2_N2; Fanout = 64; COMB Node = 'myArkanoidVHDL:inst\|process_0~4854'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.495 ns) 164.526 ns myArkanoidVHDL:inst\|Add187~1 349 COMB LCCOMB_X19_Y6_N0 2 " "Info: 349: + IC(1.839 ns) + CELL(0.495 ns) = 164.526 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 164.606 ns myArkanoidVHDL:inst\|Add187~3 350 COMB LCCOMB_X19_Y6_N2 2 " "Info: 350: + IC(0.000 ns) + CELL(0.080 ns) = 164.606 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 164.686 ns myArkanoidVHDL:inst\|Add187~5 351 COMB LCCOMB_X19_Y6_N4 2 " "Info: 351: + IC(0.000 ns) + CELL(0.080 ns) = 164.686 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 164.766 ns myArkanoidVHDL:inst\|Add187~7 352 COMB LCCOMB_X19_Y6_N6 2 " "Info: 352: + IC(0.000 ns) + CELL(0.080 ns) = 164.766 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 164.846 ns myArkanoidVHDL:inst\|Add187~9 353 COMB LCCOMB_X19_Y6_N8 2 " "Info: 353: + IC(0.000 ns) + CELL(0.080 ns) = 164.846 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~7 myArkanoidVHDL:inst|Add187~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 164.926 ns myArkanoidVHDL:inst\|Add187~11 354 COMB LCCOMB_X19_Y6_N10 2 " "Info: 354: + IC(0.000 ns) + CELL(0.080 ns) = 164.926 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~9 myArkanoidVHDL:inst|Add187~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.006 ns myArkanoidVHDL:inst\|Add187~13 355 COMB LCCOMB_X19_Y6_N12 2 " "Info: 355: + IC(0.000 ns) + CELL(0.080 ns) = 165.006 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~11 myArkanoidVHDL:inst|Add187~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 165.180 ns myArkanoidVHDL:inst\|Add187~15 356 COMB LCCOMB_X19_Y6_N14 2 " "Info: 356: + IC(0.000 ns) + CELL(0.174 ns) = 165.180 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add187~13 myArkanoidVHDL:inst|Add187~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.260 ns myArkanoidVHDL:inst\|Add187~17 357 COMB LCCOMB_X19_Y6_N16 2 " "Info: 357: + IC(0.000 ns) + CELL(0.080 ns) = 165.260 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~15 myArkanoidVHDL:inst|Add187~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.340 ns myArkanoidVHDL:inst\|Add187~19 358 COMB LCCOMB_X19_Y6_N18 2 " "Info: 358: + IC(0.000 ns) + CELL(0.080 ns) = 165.340 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~17 myArkanoidVHDL:inst|Add187~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.420 ns myArkanoidVHDL:inst\|Add187~21 359 COMB LCCOMB_X19_Y6_N20 2 " "Info: 359: + IC(0.000 ns) + CELL(0.080 ns) = 165.420 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~19 myArkanoidVHDL:inst|Add187~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.500 ns myArkanoidVHDL:inst\|Add187~23 360 COMB LCCOMB_X19_Y6_N22 2 " "Info: 360: + IC(0.000 ns) + CELL(0.080 ns) = 165.500 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~21 myArkanoidVHDL:inst|Add187~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.580 ns myArkanoidVHDL:inst\|Add187~25 361 COMB LCCOMB_X19_Y6_N24 2 " "Info: 361: + IC(0.000 ns) + CELL(0.080 ns) = 165.580 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~23 myArkanoidVHDL:inst|Add187~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.660 ns myArkanoidVHDL:inst\|Add187~27 362 COMB LCCOMB_X19_Y6_N26 2 " "Info: 362: + IC(0.000 ns) + CELL(0.080 ns) = 165.660 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~25 myArkanoidVHDL:inst|Add187~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.740 ns myArkanoidVHDL:inst\|Add187~29 363 COMB LCCOMB_X19_Y6_N28 2 " "Info: 363: + IC(0.000 ns) + CELL(0.080 ns) = 165.740 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~27 myArkanoidVHDL:inst|Add187~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 165.901 ns myArkanoidVHDL:inst\|Add187~31 364 COMB LCCOMB_X19_Y6_N30 2 " "Info: 364: + IC(0.000 ns) + CELL(0.161 ns) = 165.901 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add187~29 myArkanoidVHDL:inst|Add187~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 165.981 ns myArkanoidVHDL:inst\|Add187~33 365 COMB LCCOMB_X19_Y5_N0 2 " "Info: 365: + IC(0.000 ns) + CELL(0.080 ns) = 165.981 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~31 myArkanoidVHDL:inst|Add187~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.061 ns myArkanoidVHDL:inst\|Add187~35 366 COMB LCCOMB_X19_Y5_N2 2 " "Info: 366: + IC(0.000 ns) + CELL(0.080 ns) = 166.061 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~33 myArkanoidVHDL:inst|Add187~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.141 ns myArkanoidVHDL:inst\|Add187~37 367 COMB LCCOMB_X19_Y5_N4 2 " "Info: 367: + IC(0.000 ns) + CELL(0.080 ns) = 166.141 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~35 myArkanoidVHDL:inst|Add187~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.221 ns myArkanoidVHDL:inst\|Add187~39 368 COMB LCCOMB_X19_Y5_N6 2 " "Info: 368: + IC(0.000 ns) + CELL(0.080 ns) = 166.221 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~37 myArkanoidVHDL:inst|Add187~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.301 ns myArkanoidVHDL:inst\|Add187~41 369 COMB LCCOMB_X19_Y5_N8 2 " "Info: 369: + IC(0.000 ns) + CELL(0.080 ns) = 166.301 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~39 myArkanoidVHDL:inst|Add187~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.381 ns myArkanoidVHDL:inst\|Add187~43 370 COMB LCCOMB_X19_Y5_N10 2 " "Info: 370: + IC(0.000 ns) + CELL(0.080 ns) = 166.381 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~41 myArkanoidVHDL:inst|Add187~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.461 ns myArkanoidVHDL:inst\|Add187~45 371 COMB LCCOMB_X19_Y5_N12 2 " "Info: 371: + IC(0.000 ns) + CELL(0.080 ns) = 166.461 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~43 myArkanoidVHDL:inst|Add187~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 166.635 ns myArkanoidVHDL:inst\|Add187~47 372 COMB LCCOMB_X19_Y5_N14 2 " "Info: 372: + IC(0.000 ns) + CELL(0.174 ns) = 166.635 ns; Loc. = LCCOMB_X19_Y5_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add187~45 myArkanoidVHDL:inst|Add187~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.715 ns myArkanoidVHDL:inst\|Add187~49 373 COMB LCCOMB_X19_Y5_N16 2 " "Info: 373: + IC(0.000 ns) + CELL(0.080 ns) = 166.715 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~47 myArkanoidVHDL:inst|Add187~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.795 ns myArkanoidVHDL:inst\|Add187~51 374 COMB LCCOMB_X19_Y5_N18 2 " "Info: 374: + IC(0.000 ns) + CELL(0.080 ns) = 166.795 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~49 myArkanoidVHDL:inst|Add187~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.875 ns myArkanoidVHDL:inst\|Add187~53 375 COMB LCCOMB_X19_Y5_N20 2 " "Info: 375: + IC(0.000 ns) + CELL(0.080 ns) = 166.875 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~51 myArkanoidVHDL:inst|Add187~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 166.955 ns myArkanoidVHDL:inst\|Add187~55 376 COMB LCCOMB_X19_Y5_N22 2 " "Info: 376: + IC(0.000 ns) + CELL(0.080 ns) = 166.955 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add187~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add187~53 myArkanoidVHDL:inst|Add187~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 167.413 ns myArkanoidVHDL:inst\|Add187~56 377 COMB LCCOMB_X19_Y5_N24 4 " "Info: 377: + IC(0.000 ns) + CELL(0.458 ns) = 167.413 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add187~56'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add187~55 myArkanoidVHDL:inst|Add187~56 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 579 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.572 ns) + CELL(0.322 ns) 169.307 ns myArkanoidVHDL:inst\|process_0~5406 378 COMB LCCOMB_X20_Y5_N26 1 " "Info: 378: + IC(1.572 ns) + CELL(0.322 ns) = 169.307 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5406'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { myArkanoidVHDL:inst|Add187~56 myArkanoidVHDL:inst|process_0~5406 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.178 ns) 170.026 ns myArkanoidVHDL:inst\|process_0~5407 379 COMB LCCOMB_X21_Y5_N28 2 " "Info: 379: + IC(0.541 ns) + CELL(0.178 ns) = 170.026 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5407'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { myArkanoidVHDL:inst|process_0~5406 myArkanoidVHDL:inst|process_0~5407 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.178 ns) 171.913 ns myArkanoidVHDL:inst\|ballPositionV~1219 380 COMB LCCOMB_X40_Y5_N14 32 " "Info: 380: + IC(1.709 ns) + CELL(0.178 ns) = 171.913 ns; Loc. = LCCOMB_X40_Y5_N14; Fanout = 32; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1219'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.178 ns) 173.876 ns myArkanoidVHDL:inst\|ballPositionV~1238 381 COMB LCCOMB_X22_Y5_N0 1 " "Info: 381: + IC(1.785 ns) + CELL(0.178 ns) = 173.876 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~1238'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1238 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 174.347 ns myArkanoidVHDL:inst\|ballPositionV~974 382 COMB LCCOMB_X22_Y5_N6 4 " "Info: 382: + IC(0.293 ns) + CELL(0.178 ns) = 174.347 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|ballPositionV~974'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { myArkanoidVHDL:inst|ballPositionV~1238 myArkanoidVHDL:inst|ballPositionV~974 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.455 ns) 175.129 ns myArkanoidVHDL:inst\|process_0~5417 383 COMB LCCOMB_X22_Y5_N24 1 " "Info: 383: + IC(0.327 ns) + CELL(0.455 ns) = 175.129 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~5417'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { myArkanoidVHDL:inst|ballPositionV~974 myArkanoidVHDL:inst|process_0~5417 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.512 ns) 177.644 ns myArkanoidVHDL:inst\|process_0~5422 384 COMB LCCOMB_X38_Y5_N30 2 " "Info: 384: + IC(2.003 ns) + CELL(0.512 ns) = 177.644 ns; Loc. = LCCOMB_X38_Y5_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~5422'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { myArkanoidVHDL:inst|process_0~5417 myArkanoidVHDL:inst|process_0~5422 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.322 ns) 179.674 ns myArkanoidVHDL:inst\|process_0~5468 385 COMB LCCOMB_X18_Y4_N10 5 " "Info: 385: + IC(1.708 ns) + CELL(0.322 ns) = 179.674 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~5468'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.177 ns) 180.156 ns myArkanoidVHDL:inst\|process_0~1359 386 COMB LCCOMB_X18_Y4_N6 35 " "Info: 386: + IC(0.305 ns) + CELL(0.177 ns) = 180.156 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 35; COMB Node = 'myArkanoidVHDL:inst\|process_0~1359'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.495 ns) 181.794 ns myArkanoidVHDL:inst\|Add191~1 387 COMB LCCOMB_X10_Y4_N0 2 " "Info: 387: + IC(1.143 ns) + CELL(0.495 ns) = 181.794 ns; Loc. = LCCOMB_X10_Y4_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 181.874 ns myArkanoidVHDL:inst\|Add191~3 388 COMB LCCOMB_X10_Y4_N2 2 " "Info: 388: + IC(0.000 ns) + CELL(0.080 ns) = 181.874 ns; Loc. = LCCOMB_X10_Y4_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 181.954 ns myArkanoidVHDL:inst\|Add191~5 389 COMB LCCOMB_X10_Y4_N4 2 " "Info: 389: + IC(0.000 ns) + CELL(0.080 ns) = 181.954 ns; Loc. = LCCOMB_X10_Y4_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~3 myArkanoidVHDL:inst|Add191~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.034 ns myArkanoidVHDL:inst\|Add191~7 390 COMB LCCOMB_X10_Y4_N6 2 " "Info: 390: + IC(0.000 ns) + CELL(0.080 ns) = 182.034 ns; Loc. = LCCOMB_X10_Y4_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~5 myArkanoidVHDL:inst|Add191~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.114 ns myArkanoidVHDL:inst\|Add191~9 391 COMB LCCOMB_X10_Y4_N8 2 " "Info: 391: + IC(0.000 ns) + CELL(0.080 ns) = 182.114 ns; Loc. = LCCOMB_X10_Y4_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~7 myArkanoidVHDL:inst|Add191~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.194 ns myArkanoidVHDL:inst\|Add191~11 392 COMB LCCOMB_X10_Y4_N10 2 " "Info: 392: + IC(0.000 ns) + CELL(0.080 ns) = 182.194 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~9 myArkanoidVHDL:inst|Add191~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.274 ns myArkanoidVHDL:inst\|Add191~13 393 COMB LCCOMB_X10_Y4_N12 2 " "Info: 393: + IC(0.000 ns) + CELL(0.080 ns) = 182.274 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~11 myArkanoidVHDL:inst|Add191~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 182.448 ns myArkanoidVHDL:inst\|Add191~15 394 COMB LCCOMB_X10_Y4_N14 2 " "Info: 394: + IC(0.000 ns) + CELL(0.174 ns) = 182.448 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add191~13 myArkanoidVHDL:inst|Add191~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.528 ns myArkanoidVHDL:inst\|Add191~17 395 COMB LCCOMB_X10_Y4_N16 2 " "Info: 395: + IC(0.000 ns) + CELL(0.080 ns) = 182.528 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~15 myArkanoidVHDL:inst|Add191~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.608 ns myArkanoidVHDL:inst\|Add191~19 396 COMB LCCOMB_X10_Y4_N18 2 " "Info: 396: + IC(0.000 ns) + CELL(0.080 ns) = 182.608 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~17 myArkanoidVHDL:inst|Add191~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.688 ns myArkanoidVHDL:inst\|Add191~21 397 COMB LCCOMB_X10_Y4_N20 2 " "Info: 397: + IC(0.000 ns) + CELL(0.080 ns) = 182.688 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~19 myArkanoidVHDL:inst|Add191~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.768 ns myArkanoidVHDL:inst\|Add191~23 398 COMB LCCOMB_X10_Y4_N22 2 " "Info: 398: + IC(0.000 ns) + CELL(0.080 ns) = 182.768 ns; Loc. = LCCOMB_X10_Y4_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~21 myArkanoidVHDL:inst|Add191~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.848 ns myArkanoidVHDL:inst\|Add191~25 399 COMB LCCOMB_X10_Y4_N24 2 " "Info: 399: + IC(0.000 ns) + CELL(0.080 ns) = 182.848 ns; Loc. = LCCOMB_X10_Y4_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~23 myArkanoidVHDL:inst|Add191~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 182.928 ns myArkanoidVHDL:inst\|Add191~27 400 COMB LCCOMB_X10_Y4_N26 2 " "Info: 400: + IC(0.000 ns) + CELL(0.080 ns) = 182.928 ns; Loc. = LCCOMB_X10_Y4_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~25 myArkanoidVHDL:inst|Add191~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.008 ns myArkanoidVHDL:inst\|Add191~29 401 COMB LCCOMB_X10_Y4_N28 2 " "Info: 401: + IC(0.000 ns) + CELL(0.080 ns) = 183.008 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~27 myArkanoidVHDL:inst|Add191~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 183.169 ns myArkanoidVHDL:inst\|Add191~31 402 COMB LCCOMB_X10_Y4_N30 2 " "Info: 402: + IC(0.000 ns) + CELL(0.161 ns) = 183.169 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add191~29 myArkanoidVHDL:inst|Add191~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.249 ns myArkanoidVHDL:inst\|Add191~33 403 COMB LCCOMB_X10_Y3_N0 2 " "Info: 403: + IC(0.000 ns) + CELL(0.080 ns) = 183.249 ns; Loc. = LCCOMB_X10_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~31 myArkanoidVHDL:inst|Add191~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.329 ns myArkanoidVHDL:inst\|Add191~35 404 COMB LCCOMB_X10_Y3_N2 2 " "Info: 404: + IC(0.000 ns) + CELL(0.080 ns) = 183.329 ns; Loc. = LCCOMB_X10_Y3_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~33 myArkanoidVHDL:inst|Add191~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.409 ns myArkanoidVHDL:inst\|Add191~37 405 COMB LCCOMB_X10_Y3_N4 2 " "Info: 405: + IC(0.000 ns) + CELL(0.080 ns) = 183.409 ns; Loc. = LCCOMB_X10_Y3_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~35 myArkanoidVHDL:inst|Add191~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.489 ns myArkanoidVHDL:inst\|Add191~39 406 COMB LCCOMB_X10_Y3_N6 2 " "Info: 406: + IC(0.000 ns) + CELL(0.080 ns) = 183.489 ns; Loc. = LCCOMB_X10_Y3_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~37 myArkanoidVHDL:inst|Add191~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.569 ns myArkanoidVHDL:inst\|Add191~41 407 COMB LCCOMB_X10_Y3_N8 2 " "Info: 407: + IC(0.000 ns) + CELL(0.080 ns) = 183.569 ns; Loc. = LCCOMB_X10_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~39 myArkanoidVHDL:inst|Add191~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.649 ns myArkanoidVHDL:inst\|Add191~43 408 COMB LCCOMB_X10_Y3_N10 2 " "Info: 408: + IC(0.000 ns) + CELL(0.080 ns) = 183.649 ns; Loc. = LCCOMB_X10_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~41 myArkanoidVHDL:inst|Add191~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.729 ns myArkanoidVHDL:inst\|Add191~45 409 COMB LCCOMB_X10_Y3_N12 2 " "Info: 409: + IC(0.000 ns) + CELL(0.080 ns) = 183.729 ns; Loc. = LCCOMB_X10_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~43 myArkanoidVHDL:inst|Add191~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 183.903 ns myArkanoidVHDL:inst\|Add191~47 410 COMB LCCOMB_X10_Y3_N14 2 " "Info: 410: + IC(0.000 ns) + CELL(0.174 ns) = 183.903 ns; Loc. = LCCOMB_X10_Y3_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add191~45 myArkanoidVHDL:inst|Add191~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 183.983 ns myArkanoidVHDL:inst\|Add191~49 411 COMB LCCOMB_X10_Y3_N16 2 " "Info: 411: + IC(0.000 ns) + CELL(0.080 ns) = 183.983 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~47 myArkanoidVHDL:inst|Add191~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 184.063 ns myArkanoidVHDL:inst\|Add191~51 412 COMB LCCOMB_X10_Y3_N18 2 " "Info: 412: + IC(0.000 ns) + CELL(0.080 ns) = 184.063 ns; Loc. = LCCOMB_X10_Y3_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add191~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add191~49 myArkanoidVHDL:inst|Add191~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 184.521 ns myArkanoidVHDL:inst\|Add191~52 413 COMB LCCOMB_X10_Y3_N20 4 " "Info: 413: + IC(0.000 ns) + CELL(0.458 ns) = 184.521 ns; Loc. = LCCOMB_X10_Y3_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add191~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add191~51 myArkanoidVHDL:inst|Add191~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.517 ns) 185.846 ns myArkanoidVHDL:inst\|Add192~51 414 COMB LCCOMB_X9_Y3_N20 2 " "Info: 414: + IC(0.808 ns) + CELL(0.517 ns) = 185.846 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add192~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { myArkanoidVHDL:inst|Add191~52 myArkanoidVHDL:inst|Add192~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 186.304 ns myArkanoidVHDL:inst\|Add192~52 415 COMB LCCOMB_X9_Y3_N22 1 " "Info: 415: + IC(0.000 ns) + CELL(0.458 ns) = 186.304 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add192~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.322 ns) 187.428 ns myArkanoidVHDL:inst\|Equal65~13 416 COMB LCCOMB_X8_Y3_N24 1 " "Info: 416: + IC(0.802 ns) + CELL(0.322 ns) = 187.428 ns; Loc. = LCCOMB_X8_Y3_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal65~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { myArkanoidVHDL:inst|Add192~52 myArkanoidVHDL:inst|Equal65~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 188.058 ns myArkanoidVHDL:inst\|Equal65~14 417 COMB LCCOMB_X8_Y3_N10 2 " "Info: 417: + IC(0.308 ns) + CELL(0.322 ns) = 188.058 ns; Loc. = LCCOMB_X8_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal65~14'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { myArkanoidVHDL:inst|Equal65~13 myArkanoidVHDL:inst|Equal65~14 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 188.541 ns myArkanoidVHDL:inst\|process_0~1361 418 COMB LCCOMB_X8_Y3_N0 5 " "Info: 418: + IC(0.305 ns) + CELL(0.178 ns) = 188.541 ns; Loc. = LCCOMB_X8_Y3_N0; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~1361'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { myArkanoidVHDL:inst|Equal65~14 myArkanoidVHDL:inst|process_0~1361 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.495 ns) 189.834 ns myArkanoidVHDL:inst\|Add193~1 419 COMB LCCOMB_X11_Y4_N0 2 " "Info: 419: + IC(0.798 ns) + CELL(0.495 ns) = 189.834 ns; Loc. = LCCOMB_X11_Y4_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.914 ns myArkanoidVHDL:inst\|Add193~3 420 COMB LCCOMB_X11_Y4_N2 2 " "Info: 420: + IC(0.000 ns) + CELL(0.080 ns) = 189.914 ns; Loc. = LCCOMB_X11_Y4_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 189.994 ns myArkanoidVHDL:inst\|Add193~5 421 COMB LCCOMB_X11_Y4_N4 2 " "Info: 421: + IC(0.000 ns) + CELL(0.080 ns) = 189.994 ns; Loc. = LCCOMB_X11_Y4_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~3 myArkanoidVHDL:inst|Add193~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.074 ns myArkanoidVHDL:inst\|Add193~7 422 COMB LCCOMB_X11_Y4_N6 2 " "Info: 422: + IC(0.000 ns) + CELL(0.080 ns) = 190.074 ns; Loc. = LCCOMB_X11_Y4_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~5 myArkanoidVHDL:inst|Add193~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.154 ns myArkanoidVHDL:inst\|Add193~9 423 COMB LCCOMB_X11_Y4_N8 2 " "Info: 423: + IC(0.000 ns) + CELL(0.080 ns) = 190.154 ns; Loc. = LCCOMB_X11_Y4_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~7 myArkanoidVHDL:inst|Add193~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.234 ns myArkanoidVHDL:inst\|Add193~11 424 COMB LCCOMB_X11_Y4_N10 2 " "Info: 424: + IC(0.000 ns) + CELL(0.080 ns) = 190.234 ns; Loc. = LCCOMB_X11_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~9 myArkanoidVHDL:inst|Add193~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.314 ns myArkanoidVHDL:inst\|Add193~13 425 COMB LCCOMB_X11_Y4_N12 2 " "Info: 425: + IC(0.000 ns) + CELL(0.080 ns) = 190.314 ns; Loc. = LCCOMB_X11_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~11 myArkanoidVHDL:inst|Add193~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 190.488 ns myArkanoidVHDL:inst\|Add193~15 426 COMB LCCOMB_X11_Y4_N14 2 " "Info: 426: + IC(0.000 ns) + CELL(0.174 ns) = 190.488 ns; Loc. = LCCOMB_X11_Y4_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add193~13 myArkanoidVHDL:inst|Add193~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.568 ns myArkanoidVHDL:inst\|Add193~17 427 COMB LCCOMB_X11_Y4_N16 2 " "Info: 427: + IC(0.000 ns) + CELL(0.080 ns) = 190.568 ns; Loc. = LCCOMB_X11_Y4_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~15 myArkanoidVHDL:inst|Add193~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.648 ns myArkanoidVHDL:inst\|Add193~19 428 COMB LCCOMB_X11_Y4_N18 2 " "Info: 428: + IC(0.000 ns) + CELL(0.080 ns) = 190.648 ns; Loc. = LCCOMB_X11_Y4_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~17 myArkanoidVHDL:inst|Add193~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.728 ns myArkanoidVHDL:inst\|Add193~21 429 COMB LCCOMB_X11_Y4_N20 2 " "Info: 429: + IC(0.000 ns) + CELL(0.080 ns) = 190.728 ns; Loc. = LCCOMB_X11_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~19 myArkanoidVHDL:inst|Add193~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.808 ns myArkanoidVHDL:inst\|Add193~23 430 COMB LCCOMB_X11_Y4_N22 2 " "Info: 430: + IC(0.000 ns) + CELL(0.080 ns) = 190.808 ns; Loc. = LCCOMB_X11_Y4_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~21 myArkanoidVHDL:inst|Add193~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.888 ns myArkanoidVHDL:inst\|Add193~25 431 COMB LCCOMB_X11_Y4_N24 2 " "Info: 431: + IC(0.000 ns) + CELL(0.080 ns) = 190.888 ns; Loc. = LCCOMB_X11_Y4_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~23 myArkanoidVHDL:inst|Add193~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 190.968 ns myArkanoidVHDL:inst\|Add193~27 432 COMB LCCOMB_X11_Y4_N26 2 " "Info: 432: + IC(0.000 ns) + CELL(0.080 ns) = 190.968 ns; Loc. = LCCOMB_X11_Y4_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~25 myArkanoidVHDL:inst|Add193~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 191.048 ns myArkanoidVHDL:inst\|Add193~29 433 COMB LCCOMB_X11_Y4_N28 2 " "Info: 433: + IC(0.000 ns) + CELL(0.080 ns) = 191.048 ns; Loc. = LCCOMB_X11_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add193~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add193~27 myArkanoidVHDL:inst|Add193~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 191.506 ns myArkanoidVHDL:inst\|Add193~30 434 COMB LCCOMB_X11_Y4_N30 4 " "Info: 434: + IC(0.000 ns) + CELL(0.458 ns) = 191.506 ns; Loc. = LCCOMB_X11_Y4_N30; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add193~30'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add193~29 myArkanoidVHDL:inst|Add193~30 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.609 ns) 193.014 ns myArkanoidVHDL:inst\|Add195~29 435 COMB LCCOMB_X11_Y2_N30 2 " "Info: 435: + IC(0.899 ns) + CELL(0.609 ns) = 193.014 ns; Loc. = LCCOMB_X11_Y2_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { myArkanoidVHDL:inst|Add193~30 myArkanoidVHDL:inst|Add195~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.094 ns myArkanoidVHDL:inst\|Add195~31 436 COMB LCCOMB_X11_Y1_N0 2 " "Info: 436: + IC(0.000 ns) + CELL(0.080 ns) = 193.094 ns; Loc. = LCCOMB_X11_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.174 ns myArkanoidVHDL:inst\|Add195~33 437 COMB LCCOMB_X11_Y1_N2 2 " "Info: 437: + IC(0.000 ns) + CELL(0.080 ns) = 193.174 ns; Loc. = LCCOMB_X11_Y1_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.254 ns myArkanoidVHDL:inst\|Add195~35 438 COMB LCCOMB_X11_Y1_N4 2 " "Info: 438: + IC(0.000 ns) + CELL(0.080 ns) = 193.254 ns; Loc. = LCCOMB_X11_Y1_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.334 ns myArkanoidVHDL:inst\|Add195~37 439 COMB LCCOMB_X11_Y1_N6 2 " "Info: 439: + IC(0.000 ns) + CELL(0.080 ns) = 193.334 ns; Loc. = LCCOMB_X11_Y1_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.414 ns myArkanoidVHDL:inst\|Add195~39 440 COMB LCCOMB_X11_Y1_N8 2 " "Info: 440: + IC(0.000 ns) + CELL(0.080 ns) = 193.414 ns; Loc. = LCCOMB_X11_Y1_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.494 ns myArkanoidVHDL:inst\|Add195~41 441 COMB LCCOMB_X11_Y1_N10 2 " "Info: 441: + IC(0.000 ns) + CELL(0.080 ns) = 193.494 ns; Loc. = LCCOMB_X11_Y1_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.574 ns myArkanoidVHDL:inst\|Add195~43 442 COMB LCCOMB_X11_Y1_N12 2 " "Info: 442: + IC(0.000 ns) + CELL(0.080 ns) = 193.574 ns; Loc. = LCCOMB_X11_Y1_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 193.748 ns myArkanoidVHDL:inst\|Add195~45 443 COMB LCCOMB_X11_Y1_N14 2 " "Info: 443: + IC(0.000 ns) + CELL(0.174 ns) = 193.748 ns; Loc. = LCCOMB_X11_Y1_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.828 ns myArkanoidVHDL:inst\|Add195~47 444 COMB LCCOMB_X11_Y1_N16 2 " "Info: 444: + IC(0.000 ns) + CELL(0.080 ns) = 193.828 ns; Loc. = LCCOMB_X11_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.908 ns myArkanoidVHDL:inst\|Add195~49 445 COMB LCCOMB_X11_Y1_N18 2 " "Info: 445: + IC(0.000 ns) + CELL(0.080 ns) = 193.908 ns; Loc. = LCCOMB_X11_Y1_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 193.988 ns myArkanoidVHDL:inst\|Add195~51 446 COMB LCCOMB_X11_Y1_N20 2 " "Info: 446: + IC(0.000 ns) + CELL(0.080 ns) = 193.988 ns; Loc. = LCCOMB_X11_Y1_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 194.068 ns myArkanoidVHDL:inst\|Add195~53 447 COMB LCCOMB_X11_Y1_N22 2 " "Info: 447: + IC(0.000 ns) + CELL(0.080 ns) = 194.068 ns; Loc. = LCCOMB_X11_Y1_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add195~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 194.526 ns myArkanoidVHDL:inst\|Add195~54 448 COMB LCCOMB_X11_Y1_N24 1 " "Info: 448: + IC(0.000 ns) + CELL(0.458 ns) = 194.526 ns; Loc. = LCCOMB_X11_Y1_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add195~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.450 ns) 195.509 ns myArkanoidVHDL:inst\|Equal66~11 449 COMB LCCOMB_X12_Y1_N14 1 " "Info: 449: + IC(0.533 ns) + CELL(0.450 ns) = 195.509 ns; Loc. = LCCOMB_X12_Y1_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal66~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { myArkanoidVHDL:inst|Add195~54 myArkanoidVHDL:inst|Equal66~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 196.133 ns myArkanoidVHDL:inst\|Equal66~12 450 COMB LCCOMB_X12_Y1_N0 2 " "Info: 450: + IC(0.302 ns) + CELL(0.322 ns) = 196.133 ns; Loc. = LCCOMB_X12_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal66~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { myArkanoidVHDL:inst|Equal66~11 myArkanoidVHDL:inst|Equal66~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.491 ns) 196.931 ns myArkanoidVHDL:inst\|process_0~5472 451 COMB LCCOMB_X12_Y1_N10 3 " "Info: 451: + IC(0.307 ns) + CELL(0.491 ns) = 196.931 ns; Loc. = LCCOMB_X12_Y1_N10; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5472'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { myArkanoidVHDL:inst|Equal66~12 myArkanoidVHDL:inst|process_0~5472 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.517 ns) 198.293 ns myArkanoidVHDL:inst\|Add196~1 452 COMB LCCOMB_X12_Y3_N0 2 " "Info: 452: + IC(0.845 ns) + CELL(0.517 ns) = 198.293 ns; Loc. = LCCOMB_X12_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.373 ns myArkanoidVHDL:inst\|Add196~3 453 COMB LCCOMB_X12_Y3_N2 2 " "Info: 453: + IC(0.000 ns) + CELL(0.080 ns) = 198.373 ns; Loc. = LCCOMB_X12_Y3_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.453 ns myArkanoidVHDL:inst\|Add196~5 454 COMB LCCOMB_X12_Y3_N4 2 " "Info: 454: + IC(0.000 ns) + CELL(0.080 ns) = 198.453 ns; Loc. = LCCOMB_X12_Y3_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add196~3 myArkanoidVHDL:inst|Add196~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 198.533 ns myArkanoidVHDL:inst\|Add196~7 455 COMB LCCOMB_X12_Y3_N6 2 " "Info: 455: + IC(0.000 ns) + CELL(0.080 ns) = 198.533 ns; Loc. = LCCOMB_X12_Y3_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add196~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add196~5 myArkanoidVHDL:inst|Add196~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 198.991 ns myArkanoidVHDL:inst\|Add196~8 456 COMB LCCOMB_X12_Y3_N8 4 " "Info: 456: + IC(0.000 ns) + CELL(0.458 ns) = 198.991 ns; Loc. = LCCOMB_X12_Y3_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add196~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add196~7 myArkanoidVHDL:inst|Add196~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.517 ns) 200.072 ns myArkanoidVHDL:inst\|Add198~7 457 COMB LCCOMB_X13_Y3_N8 2 " "Info: 457: + IC(0.564 ns) + CELL(0.517 ns) = 200.072 ns; Loc. = LCCOMB_X13_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { myArkanoidVHDL:inst|Add196~8 myArkanoidVHDL:inst|Add198~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.152 ns myArkanoidVHDL:inst\|Add198~9 458 COMB LCCOMB_X13_Y3_N10 2 " "Info: 458: + IC(0.000 ns) + CELL(0.080 ns) = 200.152 ns; Loc. = LCCOMB_X13_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.232 ns myArkanoidVHDL:inst\|Add198~11 459 COMB LCCOMB_X13_Y3_N12 2 " "Info: 459: + IC(0.000 ns) + CELL(0.080 ns) = 200.232 ns; Loc. = LCCOMB_X13_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 200.406 ns myArkanoidVHDL:inst\|Add198~13 460 COMB LCCOMB_X13_Y3_N14 2 " "Info: 460: + IC(0.000 ns) + CELL(0.174 ns) = 200.406 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.486 ns myArkanoidVHDL:inst\|Add198~15 461 COMB LCCOMB_X13_Y3_N16 2 " "Info: 461: + IC(0.000 ns) + CELL(0.080 ns) = 200.486 ns; Loc. = LCCOMB_X13_Y3_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.566 ns myArkanoidVHDL:inst\|Add198~17 462 COMB LCCOMB_X13_Y3_N18 2 " "Info: 462: + IC(0.000 ns) + CELL(0.080 ns) = 200.566 ns; Loc. = LCCOMB_X13_Y3_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.646 ns myArkanoidVHDL:inst\|Add198~19 463 COMB LCCOMB_X13_Y3_N20 2 " "Info: 463: + IC(0.000 ns) + CELL(0.080 ns) = 200.646 ns; Loc. = LCCOMB_X13_Y3_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.726 ns myArkanoidVHDL:inst\|Add198~21 464 COMB LCCOMB_X13_Y3_N22 2 " "Info: 464: + IC(0.000 ns) + CELL(0.080 ns) = 200.726 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.806 ns myArkanoidVHDL:inst\|Add198~23 465 COMB LCCOMB_X13_Y3_N24 2 " "Info: 465: + IC(0.000 ns) + CELL(0.080 ns) = 200.806 ns; Loc. = LCCOMB_X13_Y3_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.886 ns myArkanoidVHDL:inst\|Add198~25 466 COMB LCCOMB_X13_Y3_N26 2 " "Info: 466: + IC(0.000 ns) + CELL(0.080 ns) = 200.886 ns; Loc. = LCCOMB_X13_Y3_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 200.966 ns myArkanoidVHDL:inst\|Add198~27 467 COMB LCCOMB_X13_Y3_N28 2 " "Info: 467: + IC(0.000 ns) + CELL(0.080 ns) = 200.966 ns; Loc. = LCCOMB_X13_Y3_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 201.127 ns myArkanoidVHDL:inst\|Add198~29 468 COMB LCCOMB_X13_Y3_N30 2 " "Info: 468: + IC(0.000 ns) + CELL(0.161 ns) = 201.127 ns; Loc. = LCCOMB_X13_Y3_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.207 ns myArkanoidVHDL:inst\|Add198~31 469 COMB LCCOMB_X13_Y2_N0 2 " "Info: 469: + IC(0.000 ns) + CELL(0.080 ns) = 201.207 ns; Loc. = LCCOMB_X13_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.287 ns myArkanoidVHDL:inst\|Add198~33 470 COMB LCCOMB_X13_Y2_N2 2 " "Info: 470: + IC(0.000 ns) + CELL(0.080 ns) = 201.287 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.367 ns myArkanoidVHDL:inst\|Add198~35 471 COMB LCCOMB_X13_Y2_N4 2 " "Info: 471: + IC(0.000 ns) + CELL(0.080 ns) = 201.367 ns; Loc. = LCCOMB_X13_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.447 ns myArkanoidVHDL:inst\|Add198~37 472 COMB LCCOMB_X13_Y2_N6 2 " "Info: 472: + IC(0.000 ns) + CELL(0.080 ns) = 201.447 ns; Loc. = LCCOMB_X13_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.527 ns myArkanoidVHDL:inst\|Add198~39 473 COMB LCCOMB_X13_Y2_N8 2 " "Info: 473: + IC(0.000 ns) + CELL(0.080 ns) = 201.527 ns; Loc. = LCCOMB_X13_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.607 ns myArkanoidVHDL:inst\|Add198~41 474 COMB LCCOMB_X13_Y2_N10 2 " "Info: 474: + IC(0.000 ns) + CELL(0.080 ns) = 201.607 ns; Loc. = LCCOMB_X13_Y2_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.687 ns myArkanoidVHDL:inst\|Add198~43 475 COMB LCCOMB_X13_Y2_N12 2 " "Info: 475: + IC(0.000 ns) + CELL(0.080 ns) = 201.687 ns; Loc. = LCCOMB_X13_Y2_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 201.861 ns myArkanoidVHDL:inst\|Add198~45 476 COMB LCCOMB_X13_Y2_N14 2 " "Info: 476: + IC(0.000 ns) + CELL(0.174 ns) = 201.861 ns; Loc. = LCCOMB_X13_Y2_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 201.941 ns myArkanoidVHDL:inst\|Add198~47 477 COMB LCCOMB_X13_Y2_N16 2 " "Info: 477: + IC(0.000 ns) + CELL(0.080 ns) = 201.941 ns; Loc. = LCCOMB_X13_Y2_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.021 ns myArkanoidVHDL:inst\|Add198~49 478 COMB LCCOMB_X13_Y2_N18 2 " "Info: 478: + IC(0.000 ns) + CELL(0.080 ns) = 202.021 ns; Loc. = LCCOMB_X13_Y2_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 202.101 ns myArkanoidVHDL:inst\|Add198~51 479 COMB LCCOMB_X13_Y2_N20 2 " "Info: 479: + IC(0.000 ns) + CELL(0.080 ns) = 202.101 ns; Loc. = LCCOMB_X13_Y2_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add198~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 202.559 ns myArkanoidVHDL:inst\|Add198~52 480 COMB LCCOMB_X13_Y2_N22 1 " "Info: 480: + IC(0.000 ns) + CELL(0.458 ns) = 202.559 ns; Loc. = LCCOMB_X13_Y2_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add198~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.322 ns) 204.330 ns myArkanoidVHDL:inst\|Equal67~12 481 COMB LCCOMB_X14_Y3_N26 1 " "Info: 481: + IC(1.449 ns) + CELL(0.322 ns) = 204.330 ns; Loc. = LCCOMB_X14_Y3_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal67~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { myArkanoidVHDL:inst|Add198~52 myArkanoidVHDL:inst|Equal67~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.516 ns) 205.147 ns myArkanoidVHDL:inst\|Equal67~13 482 COMB LCCOMB_X14_Y3_N0 2 " "Info: 482: + IC(0.301 ns) + CELL(0.516 ns) = 205.147 ns; Loc. = LCCOMB_X14_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal67~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { myArkanoidVHDL:inst|Equal67~12 myArkanoidVHDL:inst|Equal67~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.491 ns) 205.948 ns myArkanoidVHDL:inst\|process_0~5484 483 COMB LCCOMB_X14_Y3_N22 3 " "Info: 483: + IC(0.310 ns) + CELL(0.491 ns) = 205.948 ns; Loc. = LCCOMB_X14_Y3_N22; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5484'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { myArkanoidVHDL:inst|Equal67~13 myArkanoidVHDL:inst|process_0~5484 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.495 ns) 208.202 ns myArkanoidVHDL:inst\|Add199~1 484 COMB LCCOMB_X31_Y4_N0 2 " "Info: 484: + IC(1.759 ns) + CELL(0.495 ns) = 208.202 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.254 ns" { myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.282 ns myArkanoidVHDL:inst\|Add199~3 485 COMB LCCOMB_X31_Y4_N2 2 " "Info: 485: + IC(0.000 ns) + CELL(0.080 ns) = 208.282 ns; Loc. = LCCOMB_X31_Y4_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.362 ns myArkanoidVHDL:inst\|Add199~5 486 COMB LCCOMB_X31_Y4_N4 2 " "Info: 486: + IC(0.000 ns) + CELL(0.080 ns) = 208.362 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~3 myArkanoidVHDL:inst|Add199~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.442 ns myArkanoidVHDL:inst\|Add199~7 487 COMB LCCOMB_X31_Y4_N6 2 " "Info: 487: + IC(0.000 ns) + CELL(0.080 ns) = 208.442 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~5 myArkanoidVHDL:inst|Add199~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.522 ns myArkanoidVHDL:inst\|Add199~9 488 COMB LCCOMB_X31_Y4_N8 2 " "Info: 488: + IC(0.000 ns) + CELL(0.080 ns) = 208.522 ns; Loc. = LCCOMB_X31_Y4_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~7 myArkanoidVHDL:inst|Add199~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.602 ns myArkanoidVHDL:inst\|Add199~11 489 COMB LCCOMB_X31_Y4_N10 2 " "Info: 489: + IC(0.000 ns) + CELL(0.080 ns) = 208.602 ns; Loc. = LCCOMB_X31_Y4_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~9 myArkanoidVHDL:inst|Add199~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.682 ns myArkanoidVHDL:inst\|Add199~13 490 COMB LCCOMB_X31_Y4_N12 2 " "Info: 490: + IC(0.000 ns) + CELL(0.080 ns) = 208.682 ns; Loc. = LCCOMB_X31_Y4_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~11 myArkanoidVHDL:inst|Add199~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 208.856 ns myArkanoidVHDL:inst\|Add199~15 491 COMB LCCOMB_X31_Y4_N14 2 " "Info: 491: + IC(0.000 ns) + CELL(0.174 ns) = 208.856 ns; Loc. = LCCOMB_X31_Y4_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add199~13 myArkanoidVHDL:inst|Add199~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.936 ns myArkanoidVHDL:inst\|Add199~17 492 COMB LCCOMB_X31_Y4_N16 2 " "Info: 492: + IC(0.000 ns) + CELL(0.080 ns) = 208.936 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~15 myArkanoidVHDL:inst|Add199~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 209.016 ns myArkanoidVHDL:inst\|Add199~19 493 COMB LCCOMB_X31_Y4_N18 2 " "Info: 493: + IC(0.000 ns) + CELL(0.080 ns) = 209.016 ns; Loc. = LCCOMB_X31_Y4_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add199~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add199~17 myArkanoidVHDL:inst|Add199~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 209.474 ns myArkanoidVHDL:inst\|Add199~20 494 COMB LCCOMB_X31_Y4_N20 4 " "Info: 494: + IC(0.000 ns) + CELL(0.458 ns) = 209.474 ns; Loc. = LCCOMB_X31_Y4_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add199~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add199~19 myArkanoidVHDL:inst|Add199~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.495 ns) 210.797 ns myArkanoidVHDL:inst\|Add201~19 495 COMB LCCOMB_X30_Y4_N20 2 " "Info: 495: + IC(0.828 ns) + CELL(0.495 ns) = 210.797 ns; Loc. = LCCOMB_X30_Y4_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { myArkanoidVHDL:inst|Add199~20 myArkanoidVHDL:inst|Add201~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 210.877 ns myArkanoidVHDL:inst\|Add201~21 496 COMB LCCOMB_X30_Y4_N22 2 " "Info: 496: + IC(0.000 ns) + CELL(0.080 ns) = 210.877 ns; Loc. = LCCOMB_X30_Y4_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 210.957 ns myArkanoidVHDL:inst\|Add201~23 497 COMB LCCOMB_X30_Y4_N24 2 " "Info: 497: + IC(0.000 ns) + CELL(0.080 ns) = 210.957 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.037 ns myArkanoidVHDL:inst\|Add201~25 498 COMB LCCOMB_X30_Y4_N26 2 " "Info: 498: + IC(0.000 ns) + CELL(0.080 ns) = 211.037 ns; Loc. = LCCOMB_X30_Y4_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.117 ns myArkanoidVHDL:inst\|Add201~27 499 COMB LCCOMB_X30_Y4_N28 2 " "Info: 499: + IC(0.000 ns) + CELL(0.080 ns) = 211.117 ns; Loc. = LCCOMB_X30_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 211.278 ns myArkanoidVHDL:inst\|Add201~29 500 COMB LCCOMB_X30_Y4_N30 2 " "Info: 500: + IC(0.000 ns) + CELL(0.161 ns) = 211.278 ns; Loc. = LCCOMB_X30_Y4_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.358 ns myArkanoidVHDL:inst\|Add201~31 501 COMB LCCOMB_X30_Y3_N0 2 " "Info: 501: + IC(0.000 ns) + CELL(0.080 ns) = 211.358 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.438 ns myArkanoidVHDL:inst\|Add201~33 502 COMB LCCOMB_X30_Y3_N2 2 " "Info: 502: + IC(0.000 ns) + CELL(0.080 ns) = 211.438 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.518 ns myArkanoidVHDL:inst\|Add201~35 503 COMB LCCOMB_X30_Y3_N4 2 " "Info: 503: + IC(0.000 ns) + CELL(0.080 ns) = 211.518 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.598 ns myArkanoidVHDL:inst\|Add201~37 504 COMB LCCOMB_X30_Y3_N6 2 " "Info: 504: + IC(0.000 ns) + CELL(0.080 ns) = 211.598 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.678 ns myArkanoidVHDL:inst\|Add201~39 505 COMB LCCOMB_X30_Y3_N8 2 " "Info: 505: + IC(0.000 ns) + CELL(0.080 ns) = 211.678 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.758 ns myArkanoidVHDL:inst\|Add201~41 506 COMB LCCOMB_X30_Y3_N10 2 " "Info: 506: + IC(0.000 ns) + CELL(0.080 ns) = 211.758 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 211.838 ns myArkanoidVHDL:inst\|Add201~43 507 COMB LCCOMB_X30_Y3_N12 2 " "Info: 507: + IC(0.000 ns) + CELL(0.080 ns) = 211.838 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add201~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 212.296 ns myArkanoidVHDL:inst\|Add201~44 508 COMB LCCOMB_X30_Y3_N14 1 " "Info: 508: + IC(0.000 ns) + CELL(0.458 ns) = 212.296 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add201~44'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~44 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.177 ns) 214.867 ns myArkanoidVHDL:inst\|Equal68~8 509 COMB LCCOMB_X29_Y4_N30 1 " "Info: 509: + IC(2.394 ns) + CELL(0.177 ns) = 214.867 ns; Loc. = LCCOMB_X29_Y4_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal68~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { myArkanoidVHDL:inst|Add201~44 myArkanoidVHDL:inst|Equal68~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 215.339 ns myArkanoidVHDL:inst\|Equal68~9 510 COMB LCCOMB_X29_Y4_N28 2 " "Info: 510: + IC(0.294 ns) + CELL(0.178 ns) = 215.339 ns; Loc. = LCCOMB_X29_Y4_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal68~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|Equal68~8 myArkanoidVHDL:inst|Equal68~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 216.133 ns myArkanoidVHDL:inst\|process_0~1367 511 COMB LCCOMB_X29_Y4_N4 6 " "Info: 511: + IC(0.303 ns) + CELL(0.491 ns) = 216.133 ns; Loc. = LCCOMB_X29_Y4_N4; Fanout = 6; COMB Node = 'myArkanoidVHDL:inst\|process_0~1367'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { myArkanoidVHDL:inst|Equal68~9 myArkanoidVHDL:inst|process_0~1367 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.495 ns) 217.510 ns myArkanoidVHDL:inst\|Add202~1 512 COMB LCCOMB_X30_Y2_N0 2 " "Info: 512: + IC(0.882 ns) + CELL(0.495 ns) = 217.510 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.590 ns myArkanoidVHDL:inst\|Add202~3 513 COMB LCCOMB_X30_Y2_N2 2 " "Info: 513: + IC(0.000 ns) + CELL(0.080 ns) = 217.590 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.670 ns myArkanoidVHDL:inst\|Add202~5 514 COMB LCCOMB_X30_Y2_N4 2 " "Info: 514: + IC(0.000 ns) + CELL(0.080 ns) = 217.670 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~3 myArkanoidVHDL:inst|Add202~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.750 ns myArkanoidVHDL:inst\|Add202~7 515 COMB LCCOMB_X30_Y2_N6 2 " "Info: 515: + IC(0.000 ns) + CELL(0.080 ns) = 217.750 ns; Loc. = LCCOMB_X30_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~5 myArkanoidVHDL:inst|Add202~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.830 ns myArkanoidVHDL:inst\|Add202~9 516 COMB LCCOMB_X30_Y2_N8 2 " "Info: 516: + IC(0.000 ns) + CELL(0.080 ns) = 217.830 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~7 myArkanoidVHDL:inst|Add202~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.910 ns myArkanoidVHDL:inst\|Add202~11 517 COMB LCCOMB_X30_Y2_N10 2 " "Info: 517: + IC(0.000 ns) + CELL(0.080 ns) = 217.910 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~9 myArkanoidVHDL:inst|Add202~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 217.990 ns myArkanoidVHDL:inst\|Add202~13 518 COMB LCCOMB_X30_Y2_N12 2 " "Info: 518: + IC(0.000 ns) + CELL(0.080 ns) = 217.990 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~11 myArkanoidVHDL:inst|Add202~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 218.164 ns myArkanoidVHDL:inst\|Add202~15 519 COMB LCCOMB_X30_Y2_N14 2 " "Info: 519: + IC(0.000 ns) + CELL(0.174 ns) = 218.164 ns; Loc. = LCCOMB_X30_Y2_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add202~13 myArkanoidVHDL:inst|Add202~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.244 ns myArkanoidVHDL:inst\|Add202~17 520 COMB LCCOMB_X30_Y2_N16 2 " "Info: 520: + IC(0.000 ns) + CELL(0.080 ns) = 218.244 ns; Loc. = LCCOMB_X30_Y2_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~15 myArkanoidVHDL:inst|Add202~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.324 ns myArkanoidVHDL:inst\|Add202~19 521 COMB LCCOMB_X30_Y2_N18 2 " "Info: 521: + IC(0.000 ns) + CELL(0.080 ns) = 218.324 ns; Loc. = LCCOMB_X30_Y2_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~17 myArkanoidVHDL:inst|Add202~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.404 ns myArkanoidVHDL:inst\|Add202~21 522 COMB LCCOMB_X30_Y2_N20 2 " "Info: 522: + IC(0.000 ns) + CELL(0.080 ns) = 218.404 ns; Loc. = LCCOMB_X30_Y2_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~19 myArkanoidVHDL:inst|Add202~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.484 ns myArkanoidVHDL:inst\|Add202~23 523 COMB LCCOMB_X30_Y2_N22 2 " "Info: 523: + IC(0.000 ns) + CELL(0.080 ns) = 218.484 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~21 myArkanoidVHDL:inst|Add202~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.564 ns myArkanoidVHDL:inst\|Add202~25 524 COMB LCCOMB_X30_Y2_N24 2 " "Info: 524: + IC(0.000 ns) + CELL(0.080 ns) = 218.564 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~23 myArkanoidVHDL:inst|Add202~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.644 ns myArkanoidVHDL:inst\|Add202~27 525 COMB LCCOMB_X30_Y2_N26 2 " "Info: 525: + IC(0.000 ns) + CELL(0.080 ns) = 218.644 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~25 myArkanoidVHDL:inst|Add202~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.724 ns myArkanoidVHDL:inst\|Add202~29 526 COMB LCCOMB_X30_Y2_N28 2 " "Info: 526: + IC(0.000 ns) + CELL(0.080 ns) = 218.724 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~27 myArkanoidVHDL:inst|Add202~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 218.885 ns myArkanoidVHDL:inst\|Add202~31 527 COMB LCCOMB_X30_Y2_N30 2 " "Info: 527: + IC(0.000 ns) + CELL(0.161 ns) = 218.885 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add202~29 myArkanoidVHDL:inst|Add202~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 218.965 ns myArkanoidVHDL:inst\|Add202~33 528 COMB LCCOMB_X30_Y1_N0 2 " "Info: 528: + IC(0.000 ns) + CELL(0.080 ns) = 218.965 ns; Loc. = LCCOMB_X30_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~31 myArkanoidVHDL:inst|Add202~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.045 ns myArkanoidVHDL:inst\|Add202~35 529 COMB LCCOMB_X30_Y1_N2 2 " "Info: 529: + IC(0.000 ns) + CELL(0.080 ns) = 219.045 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~33 myArkanoidVHDL:inst|Add202~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.125 ns myArkanoidVHDL:inst\|Add202~37 530 COMB LCCOMB_X30_Y1_N4 2 " "Info: 530: + IC(0.000 ns) + CELL(0.080 ns) = 219.125 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~35 myArkanoidVHDL:inst|Add202~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.205 ns myArkanoidVHDL:inst\|Add202~39 531 COMB LCCOMB_X30_Y1_N6 2 " "Info: 531: + IC(0.000 ns) + CELL(0.080 ns) = 219.205 ns; Loc. = LCCOMB_X30_Y1_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~37 myArkanoidVHDL:inst|Add202~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.285 ns myArkanoidVHDL:inst\|Add202~41 532 COMB LCCOMB_X30_Y1_N8 2 " "Info: 532: + IC(0.000 ns) + CELL(0.080 ns) = 219.285 ns; Loc. = LCCOMB_X30_Y1_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~39 myArkanoidVHDL:inst|Add202~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.365 ns myArkanoidVHDL:inst\|Add202~43 533 COMB LCCOMB_X30_Y1_N10 2 " "Info: 533: + IC(0.000 ns) + CELL(0.080 ns) = 219.365 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~41 myArkanoidVHDL:inst|Add202~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.445 ns myArkanoidVHDL:inst\|Add202~45 534 COMB LCCOMB_X30_Y1_N12 2 " "Info: 534: + IC(0.000 ns) + CELL(0.080 ns) = 219.445 ns; Loc. = LCCOMB_X30_Y1_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~43 myArkanoidVHDL:inst|Add202~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 219.619 ns myArkanoidVHDL:inst\|Add202~47 535 COMB LCCOMB_X30_Y1_N14 2 " "Info: 535: + IC(0.000 ns) + CELL(0.174 ns) = 219.619 ns; Loc. = LCCOMB_X30_Y1_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add202~45 myArkanoidVHDL:inst|Add202~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.699 ns myArkanoidVHDL:inst\|Add202~49 536 COMB LCCOMB_X30_Y1_N16 2 " "Info: 536: + IC(0.000 ns) + CELL(0.080 ns) = 219.699 ns; Loc. = LCCOMB_X30_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~47 myArkanoidVHDL:inst|Add202~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.779 ns myArkanoidVHDL:inst\|Add202~51 537 COMB LCCOMB_X30_Y1_N18 2 " "Info: 537: + IC(0.000 ns) + CELL(0.080 ns) = 219.779 ns; Loc. = LCCOMB_X30_Y1_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~49 myArkanoidVHDL:inst|Add202~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 219.859 ns myArkanoidVHDL:inst\|Add202~53 538 COMB LCCOMB_X30_Y1_N20 2 " "Info: 538: + IC(0.000 ns) + CELL(0.080 ns) = 219.859 ns; Loc. = LCCOMB_X30_Y1_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add202~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add202~51 myArkanoidVHDL:inst|Add202~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 220.317 ns myArkanoidVHDL:inst\|Add202~54 539 COMB LCCOMB_X30_Y1_N22 4 " "Info: 539: + IC(0.000 ns) + CELL(0.458 ns) = 220.317 ns; Loc. = LCCOMB_X30_Y1_N22; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add202~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add202~53 myArkanoidVHDL:inst|Add202~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.495 ns) 221.631 ns myArkanoidVHDL:inst\|Add204~53 540 COMB LCCOMB_X29_Y1_N22 2 " "Info: 540: + IC(0.819 ns) + CELL(0.495 ns) = 221.631 ns; Loc. = LCCOMB_X29_Y1_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { myArkanoidVHDL:inst|Add202~54 myArkanoidVHDL:inst|Add204~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.711 ns myArkanoidVHDL:inst\|Add204~55 541 COMB LCCOMB_X29_Y1_N24 2 " "Info: 541: + IC(0.000 ns) + CELL(0.080 ns) = 221.711 ns; Loc. = LCCOMB_X29_Y1_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.791 ns myArkanoidVHDL:inst\|Add204~57 542 COMB LCCOMB_X29_Y1_N26 2 " "Info: 542: + IC(0.000 ns) + CELL(0.080 ns) = 221.791 ns; Loc. = LCCOMB_X29_Y1_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add204~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 221.871 ns myArkanoidVHDL:inst\|Add204~59 543 COMB LCCOMB_X29_Y1_N28 1 " "Info: 543: + IC(0.000 ns) + CELL(0.080 ns) = 221.871 ns; Loc. = LCCOMB_X29_Y1_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add204~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 222.329 ns myArkanoidVHDL:inst\|Add204~60 544 COMB LCCOMB_X29_Y1_N30 1 " "Info: 544: + IC(0.000 ns) + CELL(0.458 ns) = 222.329 ns; Loc. = LCCOMB_X29_Y1_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add204~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.322 ns) 223.551 ns myArkanoidVHDL:inst\|Equal69~2 545 COMB LCCOMB_X29_Y3_N28 2 " "Info: 545: + IC(0.900 ns) + CELL(0.322 ns) = 223.551 ns; Loc. = LCCOMB_X29_Y3_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal69~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 224.030 ns myArkanoidVHDL:inst\|Equal69~13 546 COMB LCCOMB_X29_Y3_N26 1 " "Info: 546: + IC(0.301 ns) + CELL(0.178 ns) = 224.030 ns; Loc. = LCCOMB_X29_Y3_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal69~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 224.824 ns myArkanoidVHDL:inst\|process_0~1369 547 COMB LCCOMB_X29_Y3_N16 5 " "Info: 547: + IC(0.303 ns) + CELL(0.491 ns) = 224.824 ns; Loc. = LCCOMB_X29_Y3_N16; Fanout = 5; COMB Node = 'myArkanoidVHDL:inst\|process_0~1369'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.517 ns) 226.173 ns myArkanoidVHDL:inst\|Add205~1 548 COMB LCCOMB_X31_Y2_N0 2 " "Info: 548: + IC(0.832 ns) + CELL(0.517 ns) = 226.173 ns; Loc. = LCCOMB_X31_Y2_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.253 ns myArkanoidVHDL:inst\|Add205~3 549 COMB LCCOMB_X31_Y2_N2 2 " "Info: 549: + IC(0.000 ns) + CELL(0.080 ns) = 226.253 ns; Loc. = LCCOMB_X31_Y2_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.333 ns myArkanoidVHDL:inst\|Add205~5 550 COMB LCCOMB_X31_Y2_N4 2 " "Info: 550: + IC(0.000 ns) + CELL(0.080 ns) = 226.333 ns; Loc. = LCCOMB_X31_Y2_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~3 myArkanoidVHDL:inst|Add205~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.413 ns myArkanoidVHDL:inst\|Add205~7 551 COMB LCCOMB_X31_Y2_N6 2 " "Info: 551: + IC(0.000 ns) + CELL(0.080 ns) = 226.413 ns; Loc. = LCCOMB_X31_Y2_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~5 myArkanoidVHDL:inst|Add205~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.493 ns myArkanoidVHDL:inst\|Add205~9 552 COMB LCCOMB_X31_Y2_N8 2 " "Info: 552: + IC(0.000 ns) + CELL(0.080 ns) = 226.493 ns; Loc. = LCCOMB_X31_Y2_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~7 myArkanoidVHDL:inst|Add205~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.573 ns myArkanoidVHDL:inst\|Add205~11 553 COMB LCCOMB_X31_Y2_N10 2 " "Info: 553: + IC(0.000 ns) + CELL(0.080 ns) = 226.573 ns; Loc. = LCCOMB_X31_Y2_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~9 myArkanoidVHDL:inst|Add205~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.653 ns myArkanoidVHDL:inst\|Add205~13 554 COMB LCCOMB_X31_Y2_N12 2 " "Info: 554: + IC(0.000 ns) + CELL(0.080 ns) = 226.653 ns; Loc. = LCCOMB_X31_Y2_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~11 myArkanoidVHDL:inst|Add205~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 226.827 ns myArkanoidVHDL:inst\|Add205~15 555 COMB LCCOMB_X31_Y2_N14 2 " "Info: 555: + IC(0.000 ns) + CELL(0.174 ns) = 226.827 ns; Loc. = LCCOMB_X31_Y2_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add205~13 myArkanoidVHDL:inst|Add205~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.907 ns myArkanoidVHDL:inst\|Add205~17 556 COMB LCCOMB_X31_Y2_N16 2 " "Info: 556: + IC(0.000 ns) + CELL(0.080 ns) = 226.907 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~15 myArkanoidVHDL:inst|Add205~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 226.987 ns myArkanoidVHDL:inst\|Add205~19 557 COMB LCCOMB_X31_Y2_N18 2 " "Info: 557: + IC(0.000 ns) + CELL(0.080 ns) = 226.987 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~17 myArkanoidVHDL:inst|Add205~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.067 ns myArkanoidVHDL:inst\|Add205~21 558 COMB LCCOMB_X31_Y2_N20 2 " "Info: 558: + IC(0.000 ns) + CELL(0.080 ns) = 227.067 ns; Loc. = LCCOMB_X31_Y2_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~19 myArkanoidVHDL:inst|Add205~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.147 ns myArkanoidVHDL:inst\|Add205~23 559 COMB LCCOMB_X31_Y2_N22 2 " "Info: 559: + IC(0.000 ns) + CELL(0.080 ns) = 227.147 ns; Loc. = LCCOMB_X31_Y2_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~21 myArkanoidVHDL:inst|Add205~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.227 ns myArkanoidVHDL:inst\|Add205~25 560 COMB LCCOMB_X31_Y2_N24 2 " "Info: 560: + IC(0.000 ns) + CELL(0.080 ns) = 227.227 ns; Loc. = LCCOMB_X31_Y2_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~23 myArkanoidVHDL:inst|Add205~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.307 ns myArkanoidVHDL:inst\|Add205~27 561 COMB LCCOMB_X31_Y2_N26 2 " "Info: 561: + IC(0.000 ns) + CELL(0.080 ns) = 227.307 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~25 myArkanoidVHDL:inst|Add205~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.387 ns myArkanoidVHDL:inst\|Add205~29 562 COMB LCCOMB_X31_Y2_N28 2 " "Info: 562: + IC(0.000 ns) + CELL(0.080 ns) = 227.387 ns; Loc. = LCCOMB_X31_Y2_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~27 myArkanoidVHDL:inst|Add205~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 227.548 ns myArkanoidVHDL:inst\|Add205~31 563 COMB LCCOMB_X31_Y2_N30 2 " "Info: 563: + IC(0.000 ns) + CELL(0.161 ns) = 227.548 ns; Loc. = LCCOMB_X31_Y2_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add205~29 myArkanoidVHDL:inst|Add205~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.628 ns myArkanoidVHDL:inst\|Add205~33 564 COMB LCCOMB_X31_Y1_N0 2 " "Info: 564: + IC(0.000 ns) + CELL(0.080 ns) = 227.628 ns; Loc. = LCCOMB_X31_Y1_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~31 myArkanoidVHDL:inst|Add205~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.708 ns myArkanoidVHDL:inst\|Add205~35 565 COMB LCCOMB_X31_Y1_N2 2 " "Info: 565: + IC(0.000 ns) + CELL(0.080 ns) = 227.708 ns; Loc. = LCCOMB_X31_Y1_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~33 myArkanoidVHDL:inst|Add205~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.788 ns myArkanoidVHDL:inst\|Add205~37 566 COMB LCCOMB_X31_Y1_N4 2 " "Info: 566: + IC(0.000 ns) + CELL(0.080 ns) = 227.788 ns; Loc. = LCCOMB_X31_Y1_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~35 myArkanoidVHDL:inst|Add205~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.868 ns myArkanoidVHDL:inst\|Add205~39 567 COMB LCCOMB_X31_Y1_N6 2 " "Info: 567: + IC(0.000 ns) + CELL(0.080 ns) = 227.868 ns; Loc. = LCCOMB_X31_Y1_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~37 myArkanoidVHDL:inst|Add205~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 227.948 ns myArkanoidVHDL:inst\|Add205~41 568 COMB LCCOMB_X31_Y1_N8 2 " "Info: 568: + IC(0.000 ns) + CELL(0.080 ns) = 227.948 ns; Loc. = LCCOMB_X31_Y1_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add205~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add205~39 myArkanoidVHDL:inst|Add205~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 228.406 ns myArkanoidVHDL:inst\|Add205~42 569 COMB LCCOMB_X31_Y1_N10 4 " "Info: 569: + IC(0.000 ns) + CELL(0.458 ns) = 228.406 ns; Loc. = LCCOMB_X31_Y1_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add205~42'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add205~41 myArkanoidVHDL:inst|Add205~42 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.517 ns) 229.484 ns myArkanoidVHDL:inst\|Add207~41 570 COMB LCCOMB_X32_Y1_N10 2 " "Info: 570: + IC(0.561 ns) + CELL(0.517 ns) = 229.484 ns; Loc. = LCCOMB_X32_Y1_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { myArkanoidVHDL:inst|Add205~42 myArkanoidVHDL:inst|Add207~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.564 ns myArkanoidVHDL:inst\|Add207~43 571 COMB LCCOMB_X32_Y1_N12 2 " "Info: 571: + IC(0.000 ns) + CELL(0.080 ns) = 229.564 ns; Loc. = LCCOMB_X32_Y1_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 229.738 ns myArkanoidVHDL:inst\|Add207~45 572 COMB LCCOMB_X32_Y1_N14 2 " "Info: 572: + IC(0.000 ns) + CELL(0.174 ns) = 229.738 ns; Loc. = LCCOMB_X32_Y1_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.818 ns myArkanoidVHDL:inst\|Add207~47 573 COMB LCCOMB_X32_Y1_N16 2 " "Info: 573: + IC(0.000 ns) + CELL(0.080 ns) = 229.818 ns; Loc. = LCCOMB_X32_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.898 ns myArkanoidVHDL:inst\|Add207~49 574 COMB LCCOMB_X32_Y1_N18 2 " "Info: 574: + IC(0.000 ns) + CELL(0.080 ns) = 229.898 ns; Loc. = LCCOMB_X32_Y1_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 229.978 ns myArkanoidVHDL:inst\|Add207~51 575 COMB LCCOMB_X32_Y1_N20 2 " "Info: 575: + IC(0.000 ns) + CELL(0.080 ns) = 229.978 ns; Loc. = LCCOMB_X32_Y1_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add207~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 230.436 ns myArkanoidVHDL:inst\|Add207~52 576 COMB LCCOMB_X32_Y1_N22 1 " "Info: 576: + IC(0.000 ns) + CELL(0.458 ns) = 230.436 ns; Loc. = LCCOMB_X32_Y1_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add207~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.461 ns) 231.430 ns myArkanoidVHDL:inst\|Equal70~12 577 COMB LCCOMB_X33_Y1_N10 1 " "Info: 577: + IC(0.533 ns) + CELL(0.461 ns) = 231.430 ns; Loc. = LCCOMB_X33_Y1_N10; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal70~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { myArkanoidVHDL:inst|Add207~52 myArkanoidVHDL:inst|Equal70~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 232.290 ns myArkanoidVHDL:inst\|Equal70~13 578 COMB LCCOMB_X33_Y1_N16 2 " "Info: 578: + IC(0.315 ns) + CELL(0.545 ns) = 232.290 ns; Loc. = LCCOMB_X33_Y1_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal70~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { myArkanoidVHDL:inst|Equal70~12 myArkanoidVHDL:inst|Equal70~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.322 ns) 232.916 ns myArkanoidVHDL:inst\|process_0~5503 579 COMB LCCOMB_X33_Y1_N20 4 " "Info: 579: + IC(0.304 ns) + CELL(0.322 ns) = 232.916 ns; Loc. = LCCOMB_X33_Y1_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~5503'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { myArkanoidVHDL:inst|Equal70~13 myArkanoidVHDL:inst|process_0~5503 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.495 ns) 235.174 ns myArkanoidVHDL:inst\|Add208~1 580 COMB LCCOMB_X31_Y16_N0 2 " "Info: 580: + IC(1.763 ns) + CELL(0.495 ns) = 235.174 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.254 ns myArkanoidVHDL:inst\|Add208~3 581 COMB LCCOMB_X31_Y16_N2 2 " "Info: 581: + IC(0.000 ns) + CELL(0.080 ns) = 235.254 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.334 ns myArkanoidVHDL:inst\|Add208~5 582 COMB LCCOMB_X31_Y16_N4 2 " "Info: 582: + IC(0.000 ns) + CELL(0.080 ns) = 235.334 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~3 myArkanoidVHDL:inst|Add208~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.414 ns myArkanoidVHDL:inst\|Add208~7 583 COMB LCCOMB_X31_Y16_N6 2 " "Info: 583: + IC(0.000 ns) + CELL(0.080 ns) = 235.414 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~5 myArkanoidVHDL:inst|Add208~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.494 ns myArkanoidVHDL:inst\|Add208~9 584 COMB LCCOMB_X31_Y16_N8 2 " "Info: 584: + IC(0.000 ns) + CELL(0.080 ns) = 235.494 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~7 myArkanoidVHDL:inst|Add208~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.574 ns myArkanoidVHDL:inst\|Add208~11 585 COMB LCCOMB_X31_Y16_N10 2 " "Info: 585: + IC(0.000 ns) + CELL(0.080 ns) = 235.574 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~9 myArkanoidVHDL:inst|Add208~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.654 ns myArkanoidVHDL:inst\|Add208~13 586 COMB LCCOMB_X31_Y16_N12 2 " "Info: 586: + IC(0.000 ns) + CELL(0.080 ns) = 235.654 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~11 myArkanoidVHDL:inst|Add208~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 235.828 ns myArkanoidVHDL:inst\|Add208~15 587 COMB LCCOMB_X31_Y16_N14 2 " "Info: 587: + IC(0.000 ns) + CELL(0.174 ns) = 235.828 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add208~13 myArkanoidVHDL:inst|Add208~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.908 ns myArkanoidVHDL:inst\|Add208~17 588 COMB LCCOMB_X31_Y16_N16 2 " "Info: 588: + IC(0.000 ns) + CELL(0.080 ns) = 235.908 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~15 myArkanoidVHDL:inst|Add208~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 235.988 ns myArkanoidVHDL:inst\|Add208~19 589 COMB LCCOMB_X31_Y16_N18 2 " "Info: 589: + IC(0.000 ns) + CELL(0.080 ns) = 235.988 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~17 myArkanoidVHDL:inst|Add208~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.068 ns myArkanoidVHDL:inst\|Add208~21 590 COMB LCCOMB_X31_Y16_N20 2 " "Info: 590: + IC(0.000 ns) + CELL(0.080 ns) = 236.068 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~19 myArkanoidVHDL:inst|Add208~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.148 ns myArkanoidVHDL:inst\|Add208~23 591 COMB LCCOMB_X31_Y16_N22 2 " "Info: 591: + IC(0.000 ns) + CELL(0.080 ns) = 236.148 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~21 myArkanoidVHDL:inst|Add208~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.228 ns myArkanoidVHDL:inst\|Add208~25 592 COMB LCCOMB_X31_Y16_N24 2 " "Info: 592: + IC(0.000 ns) + CELL(0.080 ns) = 236.228 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~23 myArkanoidVHDL:inst|Add208~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.308 ns myArkanoidVHDL:inst\|Add208~27 593 COMB LCCOMB_X31_Y16_N26 2 " "Info: 593: + IC(0.000 ns) + CELL(0.080 ns) = 236.308 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~25 myArkanoidVHDL:inst|Add208~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.388 ns myArkanoidVHDL:inst\|Add208~29 594 COMB LCCOMB_X31_Y16_N28 2 " "Info: 594: + IC(0.000 ns) + CELL(0.080 ns) = 236.388 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~27 myArkanoidVHDL:inst|Add208~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 236.549 ns myArkanoidVHDL:inst\|Add208~31 595 COMB LCCOMB_X31_Y16_N30 2 " "Info: 595: + IC(0.000 ns) + CELL(0.161 ns) = 236.549 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add208~29 myArkanoidVHDL:inst|Add208~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.629 ns myArkanoidVHDL:inst\|Add208~33 596 COMB LCCOMB_X31_Y15_N0 2 " "Info: 596: + IC(0.000 ns) + CELL(0.080 ns) = 236.629 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~31 myArkanoidVHDL:inst|Add208~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.709 ns myArkanoidVHDL:inst\|Add208~35 597 COMB LCCOMB_X31_Y15_N2 2 " "Info: 597: + IC(0.000 ns) + CELL(0.080 ns) = 236.709 ns; Loc. = LCCOMB_X31_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~33 myArkanoidVHDL:inst|Add208~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.789 ns myArkanoidVHDL:inst\|Add208~37 598 COMB LCCOMB_X31_Y15_N4 2 " "Info: 598: + IC(0.000 ns) + CELL(0.080 ns) = 236.789 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~35 myArkanoidVHDL:inst|Add208~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.869 ns myArkanoidVHDL:inst\|Add208~39 599 COMB LCCOMB_X31_Y15_N6 2 " "Info: 599: + IC(0.000 ns) + CELL(0.080 ns) = 236.869 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~37 myArkanoidVHDL:inst|Add208~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 236.949 ns myArkanoidVHDL:inst\|Add208~41 600 COMB LCCOMB_X31_Y15_N8 2 " "Info: 600: + IC(0.000 ns) + CELL(0.080 ns) = 236.949 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~39 myArkanoidVHDL:inst|Add208~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.029 ns myArkanoidVHDL:inst\|Add208~43 601 COMB LCCOMB_X31_Y15_N10 2 " "Info: 601: + IC(0.000 ns) + CELL(0.080 ns) = 237.029 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~41 myArkanoidVHDL:inst|Add208~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.109 ns myArkanoidVHDL:inst\|Add208~45 602 COMB LCCOMB_X31_Y15_N12 2 " "Info: 602: + IC(0.000 ns) + CELL(0.080 ns) = 237.109 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~43 myArkanoidVHDL:inst|Add208~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 237.283 ns myArkanoidVHDL:inst\|Add208~47 603 COMB LCCOMB_X31_Y15_N14 2 " "Info: 603: + IC(0.000 ns) + CELL(0.174 ns) = 237.283 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add208~45 myArkanoidVHDL:inst|Add208~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.363 ns myArkanoidVHDL:inst\|Add208~49 604 COMB LCCOMB_X31_Y15_N16 2 " "Info: 604: + IC(0.000 ns) + CELL(0.080 ns) = 237.363 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~47 myArkanoidVHDL:inst|Add208~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 237.443 ns myArkanoidVHDL:inst\|Add208~51 605 COMB LCCOMB_X31_Y15_N18 2 " "Info: 605: + IC(0.000 ns) + CELL(0.080 ns) = 237.443 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add208~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add208~49 myArkanoidVHDL:inst|Add208~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 237.901 ns myArkanoidVHDL:inst\|Add208~52 606 COMB LCCOMB_X31_Y15_N20 4 " "Info: 606: + IC(0.000 ns) + CELL(0.458 ns) = 237.901 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add208~52'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add208~51 myArkanoidVHDL:inst|Add208~52 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.517 ns) 239.236 ns myArkanoidVHDL:inst\|Add210~51 607 COMB LCCOMB_X30_Y15_N20 2 " "Info: 607: + IC(0.818 ns) + CELL(0.517 ns) = 239.236 ns; Loc. = LCCOMB_X30_Y15_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { myArkanoidVHDL:inst|Add208~52 myArkanoidVHDL:inst|Add210~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 239.316 ns myArkanoidVHDL:inst\|Add210~53 608 COMB LCCOMB_X30_Y15_N22 2 " "Info: 608: + IC(0.000 ns) + CELL(0.080 ns) = 239.316 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add210~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 239.774 ns myArkanoidVHDL:inst\|Add210~54 609 COMB LCCOMB_X30_Y15_N24 1 " "Info: 609: + IC(0.000 ns) + CELL(0.458 ns) = 239.774 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add210~54'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~54 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.450 ns) 241.092 ns myArkanoidVHDL:inst\|Equal71~10 610 COMB LCCOMB_X29_Y16_N24 1 " "Info: 610: + IC(0.868 ns) + CELL(0.450 ns) = 241.092 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal71~10'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { myArkanoidVHDL:inst|Add210~54 myArkanoidVHDL:inst|Equal71~10 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 241.717 ns myArkanoidVHDL:inst\|Equal71~11 611 COMB LCCOMB_X29_Y16_N14 2 " "Info: 611: + IC(0.303 ns) + CELL(0.322 ns) = 241.717 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal71~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { myArkanoidVHDL:inst|Equal71~10 myArkanoidVHDL:inst|Equal71~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.322 ns) 242.345 ns myArkanoidVHDL:inst\|process_0~5506 612 COMB LCCOMB_X29_Y16_N28 3 " "Info: 612: + IC(0.306 ns) + CELL(0.322 ns) = 242.345 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5506'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { myArkanoidVHDL:inst|Equal71~11 myArkanoidVHDL:inst|process_0~5506 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.495 ns) 243.660 ns myArkanoidVHDL:inst\|Add211~1 613 COMB LCCOMB_X32_Y16_N0 2 " "Info: 613: + IC(0.820 ns) + CELL(0.495 ns) = 243.660 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.740 ns myArkanoidVHDL:inst\|Add211~3 614 COMB LCCOMB_X32_Y16_N2 2 " "Info: 614: + IC(0.000 ns) + CELL(0.080 ns) = 243.740 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.820 ns myArkanoidVHDL:inst\|Add211~5 615 COMB LCCOMB_X32_Y16_N4 2 " "Info: 615: + IC(0.000 ns) + CELL(0.080 ns) = 243.820 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add211~3 myArkanoidVHDL:inst|Add211~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 243.900 ns myArkanoidVHDL:inst\|Add211~7 616 COMB LCCOMB_X32_Y16_N6 2 " "Info: 616: + IC(0.000 ns) + CELL(0.080 ns) = 243.900 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add211~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add211~5 myArkanoidVHDL:inst|Add211~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 244.358 ns myArkanoidVHDL:inst\|Add211~8 617 COMB LCCOMB_X32_Y16_N8 4 " "Info: 617: + IC(0.000 ns) + CELL(0.458 ns) = 244.358 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add211~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add211~7 myArkanoidVHDL:inst|Add211~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.517 ns) 245.439 ns myArkanoidVHDL:inst\|Add213~7 618 COMB LCCOMB_X33_Y16_N8 2 " "Info: 618: + IC(0.564 ns) + CELL(0.517 ns) = 245.439 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { myArkanoidVHDL:inst|Add211~8 myArkanoidVHDL:inst|Add213~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.519 ns myArkanoidVHDL:inst\|Add213~9 619 COMB LCCOMB_X33_Y16_N10 2 " "Info: 619: + IC(0.000 ns) + CELL(0.080 ns) = 245.519 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.599 ns myArkanoidVHDL:inst\|Add213~11 620 COMB LCCOMB_X33_Y16_N12 2 " "Info: 620: + IC(0.000 ns) + CELL(0.080 ns) = 245.599 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 245.773 ns myArkanoidVHDL:inst\|Add213~13 621 COMB LCCOMB_X33_Y16_N14 2 " "Info: 621: + IC(0.000 ns) + CELL(0.174 ns) = 245.773 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.853 ns myArkanoidVHDL:inst\|Add213~15 622 COMB LCCOMB_X33_Y16_N16 2 " "Info: 622: + IC(0.000 ns) + CELL(0.080 ns) = 245.853 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 245.933 ns myArkanoidVHDL:inst\|Add213~17 623 COMB LCCOMB_X33_Y16_N18 2 " "Info: 623: + IC(0.000 ns) + CELL(0.080 ns) = 245.933 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.013 ns myArkanoidVHDL:inst\|Add213~19 624 COMB LCCOMB_X33_Y16_N20 2 " "Info: 624: + IC(0.000 ns) + CELL(0.080 ns) = 246.013 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.093 ns myArkanoidVHDL:inst\|Add213~21 625 COMB LCCOMB_X33_Y16_N22 2 " "Info: 625: + IC(0.000 ns) + CELL(0.080 ns) = 246.093 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.173 ns myArkanoidVHDL:inst\|Add213~23 626 COMB LCCOMB_X33_Y16_N24 2 " "Info: 626: + IC(0.000 ns) + CELL(0.080 ns) = 246.173 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.253 ns myArkanoidVHDL:inst\|Add213~25 627 COMB LCCOMB_X33_Y16_N26 2 " "Info: 627: + IC(0.000 ns) + CELL(0.080 ns) = 246.253 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.333 ns myArkanoidVHDL:inst\|Add213~27 628 COMB LCCOMB_X33_Y16_N28 2 " "Info: 628: + IC(0.000 ns) + CELL(0.080 ns) = 246.333 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 246.494 ns myArkanoidVHDL:inst\|Add213~29 629 COMB LCCOMB_X33_Y16_N30 2 " "Info: 629: + IC(0.000 ns) + CELL(0.161 ns) = 246.494 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.574 ns myArkanoidVHDL:inst\|Add213~31 630 COMB LCCOMB_X33_Y15_N0 2 " "Info: 630: + IC(0.000 ns) + CELL(0.080 ns) = 246.574 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.654 ns myArkanoidVHDL:inst\|Add213~33 631 COMB LCCOMB_X33_Y15_N2 2 " "Info: 631: + IC(0.000 ns) + CELL(0.080 ns) = 246.654 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.734 ns myArkanoidVHDL:inst\|Add213~35 632 COMB LCCOMB_X33_Y15_N4 2 " "Info: 632: + IC(0.000 ns) + CELL(0.080 ns) = 246.734 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.814 ns myArkanoidVHDL:inst\|Add213~37 633 COMB LCCOMB_X33_Y15_N6 2 " "Info: 633: + IC(0.000 ns) + CELL(0.080 ns) = 246.814 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.894 ns myArkanoidVHDL:inst\|Add213~39 634 COMB LCCOMB_X33_Y15_N8 2 " "Info: 634: + IC(0.000 ns) + CELL(0.080 ns) = 246.894 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 246.974 ns myArkanoidVHDL:inst\|Add213~41 635 COMB LCCOMB_X33_Y15_N10 2 " "Info: 635: + IC(0.000 ns) + CELL(0.080 ns) = 246.974 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.054 ns myArkanoidVHDL:inst\|Add213~43 636 COMB LCCOMB_X33_Y15_N12 2 " "Info: 636: + IC(0.000 ns) + CELL(0.080 ns) = 247.054 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 247.228 ns myArkanoidVHDL:inst\|Add213~45 637 COMB LCCOMB_X33_Y15_N14 2 " "Info: 637: + IC(0.000 ns) + CELL(0.174 ns) = 247.228 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.308 ns myArkanoidVHDL:inst\|Add213~47 638 COMB LCCOMB_X33_Y15_N16 2 " "Info: 638: + IC(0.000 ns) + CELL(0.080 ns) = 247.308 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.388 ns myArkanoidVHDL:inst\|Add213~49 639 COMB LCCOMB_X33_Y15_N18 2 " "Info: 639: + IC(0.000 ns) + CELL(0.080 ns) = 247.388 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.468 ns myArkanoidVHDL:inst\|Add213~51 640 COMB LCCOMB_X33_Y15_N20 2 " "Info: 640: + IC(0.000 ns) + CELL(0.080 ns) = 247.468 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.548 ns myArkanoidVHDL:inst\|Add213~53 641 COMB LCCOMB_X33_Y15_N22 2 " "Info: 641: + IC(0.000 ns) + CELL(0.080 ns) = 247.548 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.628 ns myArkanoidVHDL:inst\|Add213~55 642 COMB LCCOMB_X33_Y15_N24 2 " "Info: 642: + IC(0.000 ns) + CELL(0.080 ns) = 247.628 ns; Loc. = LCCOMB_X33_Y15_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.708 ns myArkanoidVHDL:inst\|Add213~57 643 COMB LCCOMB_X33_Y15_N26 2 " "Info: 643: + IC(0.000 ns) + CELL(0.080 ns) = 247.708 ns; Loc. = LCCOMB_X33_Y15_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add213~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 247.788 ns myArkanoidVHDL:inst\|Add213~59 644 COMB LCCOMB_X33_Y15_N28 1 " "Info: 644: + IC(0.000 ns) + CELL(0.080 ns) = 247.788 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add213~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 248.246 ns myArkanoidVHDL:inst\|Add213~60 645 COMB LCCOMB_X33_Y15_N30 1 " "Info: 645: + IC(0.000 ns) + CELL(0.458 ns) = 248.246 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add213~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.178 ns) 250.496 ns myArkanoidVHDL:inst\|Equal72~5 646 COMB LCCOMB_X9_Y18_N24 2 " "Info: 646: + IC(2.072 ns) + CELL(0.178 ns) = 250.496 ns; Loc. = LCCOMB_X9_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal72~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.178 ns) 252.354 ns myArkanoidVHDL:inst\|Equal72~15 647 COMB LCCOMB_X33_Y18_N2 1 " "Info: 647: + IC(1.680 ns) + CELL(0.178 ns) = 252.354 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal72~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.178 ns) 252.832 ns myArkanoidVHDL:inst\|process_0~5510 648 COMB LCCOMB_X33_Y18_N12 4 " "Info: 648: + IC(0.300 ns) + CELL(0.178 ns) = 252.832 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|process_0~5510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.495 ns) 254.138 ns myArkanoidVHDL:inst\|Add214~1 649 COMB LCCOMB_X31_Y18_N0 2 " "Info: 649: + IC(0.811 ns) + CELL(0.495 ns) = 254.138 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 254.218 ns myArkanoidVHDL:inst\|Add214~3 650 COMB LCCOMB_X31_Y18_N2 2 " "Info: 650: + IC(0.000 ns) + CELL(0.080 ns) = 254.218 ns; Loc. = LCCOMB_X31_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 254.298 ns myArkanoidVHDL:inst\|Add214~5 651 COMB LCCOMB_X31_Y18_N4 2 " "Info: 651: + IC(0.000 ns) + CELL(0.080 ns) = 254.298 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add214~3 myArkanoidVHDL:inst|Add214~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 254.378 ns myArkanoidVHDL:inst\|Add214~7 652 COMB LCCOMB_X31_Y18_N6 2 " "Info: 652: + IC(0.000 ns) + CELL(0.080 ns) = 254.378 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add214~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add214~5 myArkanoidVHDL:inst|Add214~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 254.836 ns myArkanoidVHDL:inst\|Add214~8 653 COMB LCCOMB_X31_Y18_N8 4 " "Info: 653: + IC(0.000 ns) + CELL(0.458 ns) = 254.836 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add214~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add214~7 myArkanoidVHDL:inst|Add214~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.517 ns) 255.915 ns myArkanoidVHDL:inst\|Add216~7 654 COMB LCCOMB_X32_Y18_N8 2 " "Info: 654: + IC(0.562 ns) + CELL(0.517 ns) = 255.915 ns; Loc. = LCCOMB_X32_Y18_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { myArkanoidVHDL:inst|Add214~8 myArkanoidVHDL:inst|Add216~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 255.995 ns myArkanoidVHDL:inst\|Add216~9 655 COMB LCCOMB_X32_Y18_N10 2 " "Info: 655: + IC(0.000 ns) + CELL(0.080 ns) = 255.995 ns; Loc. = LCCOMB_X32_Y18_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.075 ns myArkanoidVHDL:inst\|Add216~11 656 COMB LCCOMB_X32_Y18_N12 2 " "Info: 656: + IC(0.000 ns) + CELL(0.080 ns) = 256.075 ns; Loc. = LCCOMB_X32_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 256.249 ns myArkanoidVHDL:inst\|Add216~13 657 COMB LCCOMB_X32_Y18_N14 2 " "Info: 657: + IC(0.000 ns) + CELL(0.174 ns) = 256.249 ns; Loc. = LCCOMB_X32_Y18_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.329 ns myArkanoidVHDL:inst\|Add216~15 658 COMB LCCOMB_X32_Y18_N16 2 " "Info: 658: + IC(0.000 ns) + CELL(0.080 ns) = 256.329 ns; Loc. = LCCOMB_X32_Y18_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.409 ns myArkanoidVHDL:inst\|Add216~17 659 COMB LCCOMB_X32_Y18_N18 2 " "Info: 659: + IC(0.000 ns) + CELL(0.080 ns) = 256.409 ns; Loc. = LCCOMB_X32_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.489 ns myArkanoidVHDL:inst\|Add216~19 660 COMB LCCOMB_X32_Y18_N20 2 " "Info: 660: + IC(0.000 ns) + CELL(0.080 ns) = 256.489 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.569 ns myArkanoidVHDL:inst\|Add216~21 661 COMB LCCOMB_X32_Y18_N22 2 " "Info: 661: + IC(0.000 ns) + CELL(0.080 ns) = 256.569 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.649 ns myArkanoidVHDL:inst\|Add216~23 662 COMB LCCOMB_X32_Y18_N24 2 " "Info: 662: + IC(0.000 ns) + CELL(0.080 ns) = 256.649 ns; Loc. = LCCOMB_X32_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.729 ns myArkanoidVHDL:inst\|Add216~25 663 COMB LCCOMB_X32_Y18_N26 2 " "Info: 663: + IC(0.000 ns) + CELL(0.080 ns) = 256.729 ns; Loc. = LCCOMB_X32_Y18_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 256.809 ns myArkanoidVHDL:inst\|Add216~27 664 COMB LCCOMB_X32_Y18_N28 2 " "Info: 664: + IC(0.000 ns) + CELL(0.080 ns) = 256.809 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 256.970 ns myArkanoidVHDL:inst\|Add216~29 665 COMB LCCOMB_X32_Y18_N30 2 " "Info: 665: + IC(0.000 ns) + CELL(0.161 ns) = 256.970 ns; Loc. = LCCOMB_X32_Y18_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.050 ns myArkanoidVHDL:inst\|Add216~31 666 COMB LCCOMB_X32_Y17_N0 2 " "Info: 666: + IC(0.000 ns) + CELL(0.080 ns) = 257.050 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.130 ns myArkanoidVHDL:inst\|Add216~33 667 COMB LCCOMB_X32_Y17_N2 2 " "Info: 667: + IC(0.000 ns) + CELL(0.080 ns) = 257.130 ns; Loc. = LCCOMB_X32_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.210 ns myArkanoidVHDL:inst\|Add216~35 668 COMB LCCOMB_X32_Y17_N4 2 " "Info: 668: + IC(0.000 ns) + CELL(0.080 ns) = 257.210 ns; Loc. = LCCOMB_X32_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.290 ns myArkanoidVHDL:inst\|Add216~37 669 COMB LCCOMB_X32_Y17_N6 2 " "Info: 669: + IC(0.000 ns) + CELL(0.080 ns) = 257.290 ns; Loc. = LCCOMB_X32_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.370 ns myArkanoidVHDL:inst\|Add216~39 670 COMB LCCOMB_X32_Y17_N8 2 " "Info: 670: + IC(0.000 ns) + CELL(0.080 ns) = 257.370 ns; Loc. = LCCOMB_X32_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.450 ns myArkanoidVHDL:inst\|Add216~41 671 COMB LCCOMB_X32_Y17_N10 2 " "Info: 671: + IC(0.000 ns) + CELL(0.080 ns) = 257.450 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.530 ns myArkanoidVHDL:inst\|Add216~43 672 COMB LCCOMB_X32_Y17_N12 2 " "Info: 672: + IC(0.000 ns) + CELL(0.080 ns) = 257.530 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 257.704 ns myArkanoidVHDL:inst\|Add216~45 673 COMB LCCOMB_X32_Y17_N14 2 " "Info: 673: + IC(0.000 ns) + CELL(0.174 ns) = 257.704 ns; Loc. = LCCOMB_X32_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.784 ns myArkanoidVHDL:inst\|Add216~47 674 COMB LCCOMB_X32_Y17_N16 2 " "Info: 674: + IC(0.000 ns) + CELL(0.080 ns) = 257.784 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.864 ns myArkanoidVHDL:inst\|Add216~49 675 COMB LCCOMB_X32_Y17_N18 2 " "Info: 675: + IC(0.000 ns) + CELL(0.080 ns) = 257.864 ns; Loc. = LCCOMB_X32_Y17_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 257.944 ns myArkanoidVHDL:inst\|Add216~51 676 COMB LCCOMB_X32_Y17_N20 2 " "Info: 676: + IC(0.000 ns) + CELL(0.080 ns) = 257.944 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.024 ns myArkanoidVHDL:inst\|Add216~53 677 COMB LCCOMB_X32_Y17_N22 2 " "Info: 677: + IC(0.000 ns) + CELL(0.080 ns) = 258.024 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.104 ns myArkanoidVHDL:inst\|Add216~55 678 COMB LCCOMB_X32_Y17_N24 2 " "Info: 678: + IC(0.000 ns) + CELL(0.080 ns) = 258.104 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.184 ns myArkanoidVHDL:inst\|Add216~57 679 COMB LCCOMB_X32_Y17_N26 2 " "Info: 679: + IC(0.000 ns) + CELL(0.080 ns) = 258.184 ns; Loc. = LCCOMB_X32_Y17_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add216~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 258.264 ns myArkanoidVHDL:inst\|Add216~59 680 COMB LCCOMB_X32_Y17_N28 1 " "Info: 680: + IC(0.000 ns) + CELL(0.080 ns) = 258.264 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add216~59'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 258.722 ns myArkanoidVHDL:inst\|Add216~60 681 COMB LCCOMB_X32_Y17_N30 1 " "Info: 681: + IC(0.000 ns) + CELL(0.458 ns) = 258.722 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add216~60'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.178 ns) 260.363 ns myArkanoidVHDL:inst\|Equal73~2 682 COMB LCCOMB_X26_Y18_N18 2 " "Info: 682: + IC(1.463 ns) + CELL(0.178 ns) = 260.363 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal73~2'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.178 ns) 261.661 ns myArkanoidVHDL:inst\|Equal73~13 683 COMB LCCOMB_X33_Y18_N28 2 " "Info: 683: + IC(1.120 ns) + CELL(0.178 ns) = 261.661 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Equal73~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 262.143 ns myArkanoidVHDL:inst\|process_0~5993 684 COMB LCCOMB_X33_Y18_N4 3 " "Info: 684: + IC(0.304 ns) + CELL(0.178 ns) = 262.143 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|process_0~5993'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.517 ns) 263.488 ns myArkanoidVHDL:inst\|Add217~1 685 COMB LCCOMB_X30_Y18_N0 2 " "Info: 685: + IC(0.828 ns) + CELL(0.517 ns) = 263.488 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.568 ns myArkanoidVHDL:inst\|Add217~3 686 COMB LCCOMB_X30_Y18_N2 2 " "Info: 686: + IC(0.000 ns) + CELL(0.080 ns) = 263.568 ns; Loc. = LCCOMB_X30_Y18_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.648 ns myArkanoidVHDL:inst\|Add217~5 687 COMB LCCOMB_X30_Y18_N4 2 " "Info: 687: + IC(0.000 ns) + CELL(0.080 ns) = 263.648 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~3 myArkanoidVHDL:inst|Add217~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.728 ns myArkanoidVHDL:inst\|Add217~7 688 COMB LCCOMB_X30_Y18_N6 2 " "Info: 688: + IC(0.000 ns) + CELL(0.080 ns) = 263.728 ns; Loc. = LCCOMB_X30_Y18_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~5 myArkanoidVHDL:inst|Add217~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.808 ns myArkanoidVHDL:inst\|Add217~9 689 COMB LCCOMB_X30_Y18_N8 2 " "Info: 689: + IC(0.000 ns) + CELL(0.080 ns) = 263.808 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~7 myArkanoidVHDL:inst|Add217~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.888 ns myArkanoidVHDL:inst\|Add217~11 690 COMB LCCOMB_X30_Y18_N10 2 " "Info: 690: + IC(0.000 ns) + CELL(0.080 ns) = 263.888 ns; Loc. = LCCOMB_X30_Y18_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~9 myArkanoidVHDL:inst|Add217~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 263.968 ns myArkanoidVHDL:inst\|Add217~13 691 COMB LCCOMB_X30_Y18_N12 2 " "Info: 691: + IC(0.000 ns) + CELL(0.080 ns) = 263.968 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~11 myArkanoidVHDL:inst|Add217~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 264.142 ns myArkanoidVHDL:inst\|Add217~15 692 COMB LCCOMB_X30_Y18_N14 2 " "Info: 692: + IC(0.000 ns) + CELL(0.174 ns) = 264.142 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add217~13 myArkanoidVHDL:inst|Add217~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.222 ns myArkanoidVHDL:inst\|Add217~17 693 COMB LCCOMB_X30_Y18_N16 2 " "Info: 693: + IC(0.000 ns) + CELL(0.080 ns) = 264.222 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~15 myArkanoidVHDL:inst|Add217~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 264.302 ns myArkanoidVHDL:inst\|Add217~19 694 COMB LCCOMB_X30_Y18_N18 2 " "Info: 694: + IC(0.000 ns) + CELL(0.080 ns) = 264.302 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add217~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add217~17 myArkanoidVHDL:inst|Add217~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 264.760 ns myArkanoidVHDL:inst\|Add217~20 695 COMB LCCOMB_X30_Y18_N20 4 " "Info: 695: + IC(0.000 ns) + CELL(0.458 ns) = 264.760 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Add217~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add217~19 myArkanoidVHDL:inst|Add217~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.495 ns) 266.063 ns myArkanoidVHDL:inst\|Add219~19 696 COMB LCCOMB_X29_Y18_N20 2 " "Info: 696: + IC(0.808 ns) + CELL(0.495 ns) = 266.063 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { myArkanoidVHDL:inst|Add217~20 myArkanoidVHDL:inst|Add219~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.143 ns myArkanoidVHDL:inst\|Add219~21 697 COMB LCCOMB_X29_Y18_N22 2 " "Info: 697: + IC(0.000 ns) + CELL(0.080 ns) = 266.143 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.223 ns myArkanoidVHDL:inst\|Add219~23 698 COMB LCCOMB_X29_Y18_N24 2 " "Info: 698: + IC(0.000 ns) + CELL(0.080 ns) = 266.223 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.303 ns myArkanoidVHDL:inst\|Add219~25 699 COMB LCCOMB_X29_Y18_N26 2 " "Info: 699: + IC(0.000 ns) + CELL(0.080 ns) = 266.303 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.383 ns myArkanoidVHDL:inst\|Add219~27 700 COMB LCCOMB_X29_Y18_N28 2 " "Info: 700: + IC(0.000 ns) + CELL(0.080 ns) = 266.383 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 266.544 ns myArkanoidVHDL:inst\|Add219~29 701 COMB LCCOMB_X29_Y18_N30 2 " "Info: 701: + IC(0.000 ns) + CELL(0.161 ns) = 266.544 ns; Loc. = LCCOMB_X29_Y18_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.624 ns myArkanoidVHDL:inst\|Add219~31 702 COMB LCCOMB_X29_Y17_N0 2 " "Info: 702: + IC(0.000 ns) + CELL(0.080 ns) = 266.624 ns; Loc. = LCCOMB_X29_Y17_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.704 ns myArkanoidVHDL:inst\|Add219~33 703 COMB LCCOMB_X29_Y17_N2 2 " "Info: 703: + IC(0.000 ns) + CELL(0.080 ns) = 266.704 ns; Loc. = LCCOMB_X29_Y17_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.784 ns myArkanoidVHDL:inst\|Add219~35 704 COMB LCCOMB_X29_Y17_N4 2 " "Info: 704: + IC(0.000 ns) + CELL(0.080 ns) = 266.784 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.864 ns myArkanoidVHDL:inst\|Add219~37 705 COMB LCCOMB_X29_Y17_N6 2 " "Info: 705: + IC(0.000 ns) + CELL(0.080 ns) = 266.864 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 266.944 ns myArkanoidVHDL:inst\|Add219~39 706 COMB LCCOMB_X29_Y17_N8 2 " "Info: 706: + IC(0.000 ns) + CELL(0.080 ns) = 266.944 ns; Loc. = LCCOMB_X29_Y17_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.024 ns myArkanoidVHDL:inst\|Add219~41 707 COMB LCCOMB_X29_Y17_N10 2 " "Info: 707: + IC(0.000 ns) + CELL(0.080 ns) = 267.024 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 267.104 ns myArkanoidVHDL:inst\|Add219~43 708 COMB LCCOMB_X29_Y17_N12 2 " "Info: 708: + IC(0.000 ns) + CELL(0.080 ns) = 267.104 ns; Loc. = LCCOMB_X29_Y17_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 267.278 ns myArkanoidVHDL:inst\|Add219~45 709 COMB LCCOMB_X29_Y17_N14 2 " "Info: 709: + IC(0.000 ns) + CELL(0.174 ns) = 267.278 ns; Loc. = LCCOMB_X29_Y17_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add219~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 267.736 ns myArkanoidVHDL:inst\|Add219~46 710 COMB LCCOMB_X29_Y17_N16 1 " "Info: 710: + IC(0.000 ns) + CELL(0.458 ns) = 267.736 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add219~46'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~46 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.455 ns) 269.371 ns myArkanoidVHDL:inst\|Equal74~8 711 COMB LCCOMB_X30_Y14_N30 1 " "Info: 711: + IC(1.180 ns) + CELL(0.455 ns) = 269.371 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal74~8'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { myArkanoidVHDL:inst|Add219~46 myArkanoidVHDL:inst|Equal74~8 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 269.844 ns myArkanoidVHDL:inst\|Equal74~9 712 COMB LCCOMB_X30_Y14_N0 1 " "Info: 712: + IC(0.295 ns) + CELL(0.178 ns) = 269.844 ns; Loc. = LCCOMB_X30_Y14_N0; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal74~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { myArkanoidVHDL:inst|Equal74~8 myArkanoidVHDL:inst|Equal74~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.491 ns) 270.634 ns myArkanoidVHDL:inst\|Equal74~12 713 COMB LCCOMB_X30_Y14_N10 4 " "Info: 713: + IC(0.299 ns) + CELL(0.491 ns) = 270.634 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|Equal74~12'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { myArkanoidVHDL:inst|Equal74~9 myArkanoidVHDL:inst|Equal74~12 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 649 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 271.130 ns myArkanoidVHDL:inst\|process_0~1379 714 COMB LCCOMB_X30_Y14_N16 2 " "Info: 714: + IC(0.318 ns) + CELL(0.178 ns) = 271.130 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1379'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.495 ns) 273.155 ns myArkanoidVHDL:inst\|Add220~1 715 COMB LCCOMB_X27_Y21_N0 2 " "Info: 715: + IC(1.530 ns) + CELL(0.495 ns) = 273.155 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~1'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.235 ns myArkanoidVHDL:inst\|Add220~3 716 COMB LCCOMB_X27_Y21_N2 2 " "Info: 716: + IC(0.000 ns) + CELL(0.080 ns) = 273.235 ns; Loc. = LCCOMB_X27_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~3'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~3 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.315 ns myArkanoidVHDL:inst\|Add220~5 717 COMB LCCOMB_X27_Y21_N4 2 " "Info: 717: + IC(0.000 ns) + CELL(0.080 ns) = 273.315 ns; Loc. = LCCOMB_X27_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~5'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~3 myArkanoidVHDL:inst|Add220~5 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.395 ns myArkanoidVHDL:inst\|Add220~7 718 COMB LCCOMB_X27_Y21_N6 2 " "Info: 718: + IC(0.000 ns) + CELL(0.080 ns) = 273.395 ns; Loc. = LCCOMB_X27_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~7'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~5 myArkanoidVHDL:inst|Add220~7 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.475 ns myArkanoidVHDL:inst\|Add220~9 719 COMB LCCOMB_X27_Y21_N8 2 " "Info: 719: + IC(0.000 ns) + CELL(0.080 ns) = 273.475 ns; Loc. = LCCOMB_X27_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~9'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~7 myArkanoidVHDL:inst|Add220~9 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.555 ns myArkanoidVHDL:inst\|Add220~11 720 COMB LCCOMB_X27_Y21_N10 2 " "Info: 720: + IC(0.000 ns) + CELL(0.080 ns) = 273.555 ns; Loc. = LCCOMB_X27_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~11'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~9 myArkanoidVHDL:inst|Add220~11 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.635 ns myArkanoidVHDL:inst\|Add220~13 721 COMB LCCOMB_X27_Y21_N12 2 " "Info: 721: + IC(0.000 ns) + CELL(0.080 ns) = 273.635 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~13'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~11 myArkanoidVHDL:inst|Add220~13 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 273.809 ns myArkanoidVHDL:inst\|Add220~15 722 COMB LCCOMB_X27_Y21_N14 2 " "Info: 722: + IC(0.000 ns) + CELL(0.174 ns) = 273.809 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~15'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add220~13 myArkanoidVHDL:inst|Add220~15 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.889 ns myArkanoidVHDL:inst\|Add220~17 723 COMB LCCOMB_X27_Y21_N16 2 " "Info: 723: + IC(0.000 ns) + CELL(0.080 ns) = 273.889 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~15 myArkanoidVHDL:inst|Add220~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 273.969 ns myArkanoidVHDL:inst\|Add220~19 724 COMB LCCOMB_X27_Y21_N18 2 " "Info: 724: + IC(0.000 ns) + CELL(0.080 ns) = 273.969 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add220~19'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add220~17 myArkanoidVHDL:inst|Add220~19 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 274.427 ns myArkanoidVHDL:inst\|Add220~20 725 COMB LCCOMB_X27_Y21_N20 3 " "Info: 725: + IC(0.000 ns) + CELL(0.458 ns) = 274.427 ns; Loc. = LCCOMB_X27_Y21_N20; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|Add220~20'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add220~19 myArkanoidVHDL:inst|Add220~20 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.517 ns) 275.770 ns myArkanoidVHDL:inst\|Add222~21 726 COMB LCCOMB_X26_Y21_N20 2 " "Info: 726: + IC(0.826 ns) + CELL(0.517 ns) = 275.770 ns; Loc. = LCCOMB_X26_Y21_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { myArkanoidVHDL:inst|Add220~20 myArkanoidVHDL:inst|Add222~21 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 275.850 ns myArkanoidVHDL:inst\|Add222~23 727 COMB LCCOMB_X26_Y21_N22 2 " "Info: 727: + IC(0.000 ns) + CELL(0.080 ns) = 275.850 ns; Loc. = LCCOMB_X26_Y21_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~23'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 275.930 ns myArkanoidVHDL:inst\|Add222~25 728 COMB LCCOMB_X26_Y21_N24 2 " "Info: 728: + IC(0.000 ns) + CELL(0.080 ns) = 275.930 ns; Loc. = LCCOMB_X26_Y21_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~25'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.010 ns myArkanoidVHDL:inst\|Add222~27 729 COMB LCCOMB_X26_Y21_N26 2 " "Info: 729: + IC(0.000 ns) + CELL(0.080 ns) = 276.010 ns; Loc. = LCCOMB_X26_Y21_N26; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~27'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.090 ns myArkanoidVHDL:inst\|Add222~29 730 COMB LCCOMB_X26_Y21_N28 2 " "Info: 730: + IC(0.000 ns) + CELL(0.080 ns) = 276.090 ns; Loc. = LCCOMB_X26_Y21_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~29'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 276.251 ns myArkanoidVHDL:inst\|Add222~31 731 COMB LCCOMB_X26_Y21_N30 2 " "Info: 731: + IC(0.000 ns) + CELL(0.161 ns) = 276.251 ns; Loc. = LCCOMB_X26_Y21_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~31'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.331 ns myArkanoidVHDL:inst\|Add222~33 732 COMB LCCOMB_X26_Y20_N0 2 " "Info: 732: + IC(0.000 ns) + CELL(0.080 ns) = 276.331 ns; Loc. = LCCOMB_X26_Y20_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~33'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.411 ns myArkanoidVHDL:inst\|Add222~35 733 COMB LCCOMB_X26_Y20_N2 2 " "Info: 733: + IC(0.000 ns) + CELL(0.080 ns) = 276.411 ns; Loc. = LCCOMB_X26_Y20_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~35'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.491 ns myArkanoidVHDL:inst\|Add222~37 734 COMB LCCOMB_X26_Y20_N4 2 " "Info: 734: + IC(0.000 ns) + CELL(0.080 ns) = 276.491 ns; Loc. = LCCOMB_X26_Y20_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~37'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.571 ns myArkanoidVHDL:inst\|Add222~39 735 COMB LCCOMB_X26_Y20_N6 2 " "Info: 735: + IC(0.000 ns) + CELL(0.080 ns) = 276.571 ns; Loc. = LCCOMB_X26_Y20_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~39'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.651 ns myArkanoidVHDL:inst\|Add222~41 736 COMB LCCOMB_X26_Y20_N8 2 " "Info: 736: + IC(0.000 ns) + CELL(0.080 ns) = 276.651 ns; Loc. = LCCOMB_X26_Y20_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~41'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.731 ns myArkanoidVHDL:inst\|Add222~43 737 COMB LCCOMB_X26_Y20_N10 2 " "Info: 737: + IC(0.000 ns) + CELL(0.080 ns) = 276.731 ns; Loc. = LCCOMB_X26_Y20_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~43'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 276.811 ns myArkanoidVHDL:inst\|Add222~45 738 COMB LCCOMB_X26_Y20_N12 2 " "Info: 738: + IC(0.000 ns) + CELL(0.080 ns) = 276.811 ns; Loc. = LCCOMB_X26_Y20_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~45'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 276.985 ns myArkanoidVHDL:inst\|Add222~47 739 COMB LCCOMB_X26_Y20_N14 2 " "Info: 739: + IC(0.000 ns) + CELL(0.174 ns) = 276.985 ns; Loc. = LCCOMB_X26_Y20_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~47'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 277.065 ns myArkanoidVHDL:inst\|Add222~49 740 COMB LCCOMB_X26_Y20_N16 2 " "Info: 740: + IC(0.000 ns) + CELL(0.080 ns) = 277.065 ns; Loc. = LCCOMB_X26_Y20_N16; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~49'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 277.145 ns myArkanoidVHDL:inst\|Add222~51 741 COMB LCCOMB_X26_Y20_N18 2 " "Info: 741: + IC(0.000 ns) + CELL(0.080 ns) = 277.145 ns; Loc. = LCCOMB_X26_Y20_N18; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~51'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~51 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 277.225 ns myArkanoidVHDL:inst\|Add222~53 742 COMB LCCOMB_X26_Y20_N20 2 " "Info: 742: + IC(0.000 ns) + CELL(0.080 ns) = 277.225 ns; Loc. = LCCOMB_X26_Y20_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~53'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~51 myArkanoidVHDL:inst|Add222~53 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 277.305 ns myArkanoidVHDL:inst\|Add222~55 743 COMB LCCOMB_X26_Y20_N22 2 " "Info: 743: + IC(0.000 ns) + CELL(0.080 ns) = 277.305 ns; Loc. = LCCOMB_X26_Y20_N22; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~55'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~53 myArkanoidVHDL:inst|Add222~55 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 277.385 ns myArkanoidVHDL:inst\|Add222~57 744 COMB LCCOMB_X26_Y20_N24 2 " "Info: 744: + IC(0.000 ns) + CELL(0.080 ns) = 277.385 ns; Loc. = LCCOMB_X26_Y20_N24; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add222~57'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add222~55 myArkanoidVHDL:inst|Add222~57 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 277.843 ns myArkanoidVHDL:inst\|Add222~58 745 COMB LCCOMB_X26_Y20_N26 1 " "Info: 745: + IC(0.000 ns) + CELL(0.458 ns) = 277.843 ns; Loc. = LCCOMB_X26_Y20_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add222~58'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add222~57 myArkanoidVHDL:inst|Add222~58 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 658 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.322 ns) 279.348 ns myArkanoidVHDL:inst\|process_0~6025 746 COMB LCCOMB_X25_Y19_N4 1 " "Info: 746: + IC(1.183 ns) + CELL(0.322 ns) = 279.348 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6025'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { myArkanoidVHDL:inst|Add222~58 myArkanoidVHDL:inst|process_0~6025 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.477 ns) 280.126 ns myArkanoidVHDL:inst\|process_0~6026 747 COMB LCCOMB_X25_Y19_N6 2 " "Info: 747: + IC(0.301 ns) + CELL(0.477 ns) = 280.126 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6026'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { myArkanoidVHDL:inst|process_0~6025 myArkanoidVHDL:inst|process_0~6026 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 280.608 ns myArkanoidVHDL:inst\|process_0~6053 748 COMB LCCOMB_X25_Y19_N28 1 " "Info: 748: + IC(0.304 ns) + CELL(0.178 ns) = 280.608 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6053'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 281.070 ns myArkanoidVHDL:inst\|process_0~6060 749 COMB LCCOMB_X25_Y19_N26 1 " "Info: 749: + IC(0.284 ns) + CELL(0.178 ns) = 281.070 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6060'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.278 ns) 282.266 ns myArkanoidVHDL:inst\|process_0~6063 750 COMB LCCOMB_X25_Y21_N28 2 " "Info: 750: + IC(0.918 ns) + CELL(0.278 ns) = 282.266 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~6063'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 282.747 ns myArkanoidVHDL:inst\|Add223~127 751 COMB LCCOMB_X25_Y21_N6 2 " "Info: 751: + IC(0.303 ns) + CELL(0.178 ns) = 282.747 ns; Loc. = LCCOMB_X25_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~127'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.495 ns) 284.649 ns myArkanoidVHDL:inst\|Add223~129 752 COMB LCCOMB_X16_Y21_N0 2 " "Info: 752: + IC(1.407 ns) + CELL(0.495 ns) = 284.649 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~129'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.729 ns myArkanoidVHDL:inst\|Add223~131 753 COMB LCCOMB_X16_Y21_N2 2 " "Info: 753: + IC(0.000 ns) + CELL(0.080 ns) = 284.729 ns; Loc. = LCCOMB_X16_Y21_N2; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~131'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.809 ns myArkanoidVHDL:inst\|Add223~133 754 COMB LCCOMB_X16_Y21_N4 2 " "Info: 754: + IC(0.000 ns) + CELL(0.080 ns) = 284.809 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~133'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.889 ns myArkanoidVHDL:inst\|Add223~135 755 COMB LCCOMB_X16_Y21_N6 2 " "Info: 755: + IC(0.000 ns) + CELL(0.080 ns) = 284.889 ns; Loc. = LCCOMB_X16_Y21_N6; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~135'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 284.969 ns myArkanoidVHDL:inst\|Add223~137 756 COMB LCCOMB_X16_Y21_N8 2 " "Info: 756: + IC(0.000 ns) + CELL(0.080 ns) = 284.969 ns; Loc. = LCCOMB_X16_Y21_N8; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~137'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 285.049 ns myArkanoidVHDL:inst\|Add223~139 757 COMB LCCOMB_X16_Y21_N10 2 " "Info: 757: + IC(0.000 ns) + CELL(0.080 ns) = 285.049 ns; Loc. = LCCOMB_X16_Y21_N10; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~139'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 285.129 ns myArkanoidVHDL:inst\|Add223~141 758 COMB LCCOMB_X16_Y21_N12 2 " "Info: 758: + IC(0.000 ns) + CELL(0.080 ns) = 285.129 ns; Loc. = LCCOMB_X16_Y21_N12; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~141'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 285.303 ns myArkanoidVHDL:inst\|Add223~143 759 COMB LCCOMB_X16_Y21_N14 2 " "Info: 759: + IC(0.000 ns) + CELL(0.174 ns) = 285.303 ns; Loc. = LCCOMB_X16_Y21_N14; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add223~143'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 285.761 ns myArkanoidVHDL:inst\|Add223~144 760 COMB LCCOMB_X16_Y21_N16 1 " "Info: 760: + IC(0.000 ns) + CELL(0.458 ns) = 285.761 ns; Loc. = LCCOMB_X16_Y21_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add223~144'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 664 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.178 ns) 287.854 ns myArkanoidVHDL:inst\|ballPositionH~1140 761 COMB LCCOMB_X13_Y11_N28 1 " "Info: 761: + IC(1.915 ns) + CELL(0.178 ns) = 287.854 ns; Loc. = LCCOMB_X13_Y11_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1140'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 288.320 ns myArkanoidVHDL:inst\|ballPositionH~1141 762 COMB LCCOMB_X13_Y11_N26 24 " "Info: 762: + IC(0.288 ns) + CELL(0.178 ns) = 288.320 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 24; COMB Node = 'myArkanoidVHDL:inst\|ballPositionH~1141'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.495 ns) 290.553 ns myArkanoidVHDL:inst\|Add295~17 763 COMB LCCOMB_X14_Y24_N20 2 " "Info: 763: + IC(1.738 ns) + CELL(0.495 ns) = 290.553 ns; Loc. = LCCOMB_X14_Y24_N20; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|Add295~17'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 291.011 ns myArkanoidVHDL:inst\|Add295~18 764 COMB LCCOMB_X14_Y24_N22 1 " "Info: 764: + IC(0.000 ns) + CELL(0.458 ns) = 291.011 ns; Loc. = LCCOMB_X14_Y24_N22; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Add295~18'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 921 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 291.483 ns myArkanoidVHDL:inst\|Equal130~0 765 COMB LCCOMB_X14_Y24_N28 1 " "Info: 765: + IC(0.294 ns) + CELL(0.178 ns) = 291.483 ns; Loc. = LCCOMB_X14_Y24_N28; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~0'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.322 ns) 292.342 ns myArkanoidVHDL:inst\|Equal130~4 766 COMB LCCOMB_X14_Y24_N26 1 " "Info: 766: + IC(0.537 ns) + CELL(0.322 ns) = 292.342 ns; Loc. = LCCOMB_X14_Y24_N26; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~4'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.322 ns) 293.227 ns myArkanoidVHDL:inst\|Equal130~6 767 COMB LCCOMB_X13_Y24_N16 1 " "Info: 767: + IC(0.563 ns) + CELL(0.322 ns) = 293.227 ns; Loc. = LCCOMB_X13_Y24_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|Equal130~6'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/programmi win7/alterasoft/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 294.291 ns myArkanoidVHDL:inst\|process_0~1510 768 COMB LCCOMB_X14_Y21_N0 2 " "Info: 768: + IC(0.886 ns) + CELL(0.178 ns) = 294.291 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|process_0~1510'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.178 ns) 295.360 ns myArkanoidVHDL:inst\|process_0~6182 769 COMB LCCOMB_X13_Y23_N8 1 " "Info: 769: + IC(0.891 ns) + CELL(0.178 ns) = 295.360 ns; Loc. = LCCOMB_X13_Y23_N8; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|process_0~6182'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6182 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.322 ns) 296.009 ns myArkanoidVHDL:inst\|red0_signal~1231 770 COMB LCCOMB_X13_Y23_N14 3 " "Info: 770: + IC(0.327 ns) + CELL(0.322 ns) = 296.009 ns; Loc. = LCCOMB_X13_Y23_N14; Fanout = 3; COMB Node = 'myArkanoidVHDL:inst\|red0_signal~1231'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { myArkanoidVHDL:inst|process_0~6182 myArkanoidVHDL:inst|red0_signal~1231 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 296.669 ns myArkanoidVHDL:inst\|red1_signal~1130 771 COMB LCCOMB_X13_Y23_N2 1 " "Info: 771: + IC(0.338 ns) + CELL(0.322 ns) = 296.669 ns; Loc. = LCCOMB_X13_Y23_N2; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|red1_signal~1130'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { myArkanoidVHDL:inst|red0_signal~1231 myArkanoidVHDL:inst|red1_signal~1130 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.178 ns) 297.722 ns myArkanoidVHDL:inst\|red3_signal~1004 772 COMB LCCOMB_X12_Y26_N12 4 " "Info: 772: + IC(0.875 ns) + CELL(0.178 ns) = 297.722 ns; Loc. = LCCOMB_X12_Y26_N12; Fanout = 4; COMB Node = 'myArkanoidVHDL:inst\|red3_signal~1004'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 298.208 ns myArkanoidVHDL:inst\|green3_signal~1203 773 COMB LCCOMB_X12_Y26_N30 2 " "Info: 773: + IC(0.308 ns) + CELL(0.178 ns) = 298.208 ns; Loc. = LCCOMB_X12_Y26_N30; Fanout = 2; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1203'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.178 ns) 298.883 ns myArkanoidVHDL:inst\|green3_signal~1210 774 COMB LCCOMB_X11_Y26_N30 11 " "Info: 774: + IC(0.497 ns) + CELL(0.178 ns) = 298.883 ns; Loc. = LCCOMB_X11_Y26_N30; Fanout = 11; COMB Node = 'myArkanoidVHDL:inst\|green3_signal~1210'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.758 ns) 300.104 ns myArkanoidVHDL:inst\|red1_signal 775 REG LCFF_X10_Y26_N31 1 " "Info: 775: + IC(0.463 ns) + CELL(0.758 ns) = 300.104 ns; Loc. = LCFF_X10_Y26_N31; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red1_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "136.073 ns ( 45.34 % ) " "Info: Total cell delay = 136.073 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "164.031 ns ( 54.66 % ) " "Info: Total interconnect delay = 164.031 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "300.104 ns" { pin_l21 myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3962 myArkanoidVHDL:inst|process_0~3964 myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~40 myArkanoidVHDL:inst|LessThan301~7 myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~20 myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~40 myArkanoidVHDL:inst|process_0~4097 myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~16 myArkanoidVHDL:inst|Add147~17 myArkanoidVHDL:inst|Add147~19 myArkanoidVHDL:inst|Add147~21 myArkanoidVHDL:inst|Add147~23 myArkanoidVHDL:inst|Add147~24 myArkanoidVHDL:inst|LessThan349~1 myArkanoidVHDL:inst|LessThan349~2 myArkanoidVHDL:inst|LessThan349~5 myArkanoidVHDL:inst|process_0~6428 myArkanoidVHDL:inst|process_0~6429 myArkanoidVHDL:inst|process_0~4398 myArkanoidVHDL:inst|process_0~4399 myArkanoidVHDL:inst|process_0~4400 myArkanoidVHDL:inst|process_0~4417 myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~33 myArkanoidVHDL:inst|Add151~35 myArkanoidVHDL:inst|Add151~37 myArkanoidVHDL:inst|Add151~39 myArkanoidVHDL:inst|Add151~41 myArkanoidVHDL:inst|Add151~43 myArkanoidVHDL:inst|Add151~45 myArkanoidVHDL:inst|Add151~47 myArkanoidVHDL:inst|Add151~48 myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~16 myArkanoidVHDL:inst|Add160~13 myArkanoidVHDL:inst|Add160~15 myArkanoidVHDL:inst|Add160~17 myArkanoidVHDL:inst|Add160~19 myArkanoidVHDL:inst|Add160~21 myArkanoidVHDL:inst|Add160~23 myArkanoidVHDL:inst|Add160~25 myArkanoidVHDL:inst|Add160~27 myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~5 myArkanoidVHDL:inst|Add163~7 myArkanoidVHDL:inst|Add163~9 myArkanoidVHDL:inst|Add163~11 myArkanoidVHDL:inst|Add163~13 myArkanoidVHDL:inst|Add163~15 myArkanoidVHDL:inst|Add163~17 myArkanoidVHDL:inst|Add163~19 myArkanoidVHDL:inst|Add163~21 myArkanoidVHDL:inst|Add163~23 myArkanoidVHDL:inst|Add163~25 myArkanoidVHDL:inst|Add163~27 myArkanoidVHDL:inst|Add163~29 myArkanoidVHDL:inst|Add163~31 myArkanoidVHDL:inst|Add163~32 myArkanoidVHDL:inst|Add168~29 myArkanoidVHDL:inst|Add168~31 myArkanoidVHDL:inst|Add168~33 myArkanoidVHDL:inst|Add168~35 myArkanoidVHDL:inst|Add168~37 myArkanoidVHDL:inst|Add168~39 myArkanoidVHDL:inst|Add168~41 myArkanoidVHDL:inst|Add168~43 myArkanoidVHDL:inst|Add168~45 myArkanoidVHDL:inst|Add168~47 myArkanoidVHDL:inst|Add168~49 myArkanoidVHDL:inst|Add168~51 myArkanoidVHDL:inst|Add168~52 myArkanoidVHDL:inst|process_0~4635 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4646 myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~48 myArkanoidVHDL:inst|process_0~4682 myArkanoidVHDL:inst|process_0~4683 myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4689 myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~11 myArkanoidVHDL:inst|Add175~13 myArkanoidVHDL:inst|Add175~15 myArkanoidVHDL:inst|Add175~17 myArkanoidVHDL:inst|Add175~19 myArkanoidVHDL:inst|Add175~21 myArkanoidVHDL:inst|Add175~23 myArkanoidVHDL:inst|Add175~25 myArkanoidVHDL:inst|Add175~27 myArkanoidVHDL:inst|Add175~29 myArkanoidVHDL:inst|Add175~31 myArkanoidVHDL:inst|Add175~32 myArkanoidVHDL:inst|Add178~29 myArkanoidVHDL:inst|Add178~31 myArkanoidVHDL:inst|Add178~33 myArkanoidVHDL:inst|Add178~35 myArkanoidVHDL:inst|Add178~37 myArkanoidVHDL:inst|Add178~39 myArkanoidVHDL:inst|Add178~41 myArkanoidVHDL:inst|Add178~42 myArkanoidVHDL:inst|LessThan490~6 myArkanoidVHDL:inst|LessThan490~8 myArkanoidVHDL:inst|LessThan490~9 myArkanoidVHDL:inst|LessThan490~15 myArkanoidVHDL:inst|process_0~4724 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~7 myArkanoidVHDL:inst|Add187~9 myArkanoidVHDL:inst|Add187~11 myArkanoidVHDL:inst|Add187~13 myArkanoidVHDL:inst|Add187~15 myArkanoidVHDL:inst|Add187~17 myArkanoidVHDL:inst|Add187~19 myArkanoidVHDL:inst|Add187~21 myArkanoidVHDL:inst|Add187~23 myArkanoidVHDL:inst|Add187~25 myArkanoidVHDL:inst|Add187~27 myArkanoidVHDL:inst|Add187~29 myArkanoidVHDL:inst|Add187~31 myArkanoidVHDL:inst|Add187~33 myArkanoidVHDL:inst|Add187~35 myArkanoidVHDL:inst|Add187~37 myArkanoidVHDL:inst|Add187~39 myArkanoidVHDL:inst|Add187~41 myArkanoidVHDL:inst|Add187~43 myArkanoidVHDL:inst|Add187~45 myArkanoidVHDL:inst|Add187~47 myArkanoidVHDL:inst|Add187~49 myArkanoidVHDL:inst|Add187~51 myArkanoidVHDL:inst|Add187~53 myArkanoidVHDL:inst|Add187~55 myArkanoidVHDL:inst|Add187~56 myArkanoidVHDL:inst|process_0~5406 myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1238 myArkanoidVHDL:inst|ballPositionV~974 myArkanoidVHDL:inst|process_0~5417 myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~3 myArkanoidVHDL:inst|Add191~5 myArkanoidVHDL:inst|Add191~7 myArkanoidVHDL:inst|Add191~9 myArkanoidVHDL:inst|Add191~11 myArkanoidVHDL:inst|Add191~13 myArkanoidVHDL:inst|Add191~15 myArkanoidVHDL:inst|Add191~17 myArkanoidVHDL:inst|Add191~19 myArkanoidVHDL:inst|Add191~21 myArkanoidVHDL:inst|Add191~23 myArkanoidVHDL:inst|Add191~25 myArkanoidVHDL:inst|Add191~27 myArkanoidVHDL:inst|Add191~29 myArkanoidVHDL:inst|Add191~31 myArkanoidVHDL:inst|Add191~33 myArkanoidVHDL:inst|Add191~35 myArkanoidVHDL:inst|Add191~37 myArkanoidVHDL:inst|Add191~39 myArkanoidVHDL:inst|Add191~41 myArkanoidVHDL:inst|Add191~43 myArkanoidVHDL:inst|Add191~45 myArkanoidVHDL:inst|Add191~47 myArkanoidVHDL:inst|Add191~49 myArkanoidVHDL:inst|Add191~51 myArkanoidVHDL:inst|Add191~52 myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~52 myArkanoidVHDL:inst|Equal65~13 myArkanoidVHDL:inst|Equal65~14 myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~3 myArkanoidVHDL:inst|Add193~5 myArkanoidVHDL:inst|Add193~7 myArkanoidVHDL:inst|Add193~9 myArkanoidVHDL:inst|Add193~11 myArkanoidVHDL:inst|Add193~13 myArkanoidVHDL:inst|Add193~15 myArkanoidVHDL:inst|Add193~17 myArkanoidVHDL:inst|Add193~19 myArkanoidVHDL:inst|Add193~21 myArkanoidVHDL:inst|Add193~23 myArkanoidVHDL:inst|Add193~25 myArkanoidVHDL:inst|Add193~27 myArkanoidVHDL:inst|Add193~29 myArkanoidVHDL:inst|Add193~30 myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~54 myArkanoidVHDL:inst|Equal66~11 myArkanoidVHDL:inst|Equal66~12 myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~3 myArkanoidVHDL:inst|Add196~5 myArkanoidVHDL:inst|Add196~7 myArkanoidVHDL:inst|Add196~8 myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~52 myArkanoidVHDL:inst|Equal67~12 myArkanoidVHDL:inst|Equal67~13 myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~3 myArkanoidVHDL:inst|Add199~5 myArkanoidVHDL:inst|Add199~7 myArkanoidVHDL:inst|Add199~9 myArkanoidVHDL:inst|Add199~11 myArkanoidVHDL:inst|Add199~13 myArkanoidVHDL:inst|Add199~15 myArkanoidVHDL:inst|Add199~17 myArkanoidVHDL:inst|Add199~19 myArkanoidVHDL:inst|Add199~20 myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~44 myArkanoidVHDL:inst|Equal68~8 myArkanoidVHDL:inst|Equal68~9 myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~3 myArkanoidVHDL:inst|Add202~5 myArkanoidVHDL:inst|Add202~7 myArkanoidVHDL:inst|Add202~9 myArkanoidVHDL:inst|Add202~11 myArkanoidVHDL:inst|Add202~13 myArkanoidVHDL:inst|Add202~15 myArkanoidVHDL:inst|Add202~17 myArkanoidVHDL:inst|Add202~19 myArkanoidVHDL:inst|Add202~21 myArkanoidVHDL:inst|Add202~23 myArkanoidVHDL:inst|Add202~25 myArkanoidVHDL:inst|Add202~27 myArkanoidVHDL:inst|Add202~29 myArkanoidVHDL:inst|Add202~31 myArkanoidVHDL:inst|Add202~33 myArkanoidVHDL:inst|Add202~35 myArkanoidVHDL:inst|Add202~37 myArkanoidVHDL:inst|Add202~39 myArkanoidVHDL:inst|Add202~41 myArkanoidVHDL:inst|Add202~43 myArkanoidVHDL:inst|Add202~45 myArkanoidVHDL:inst|Add202~47 myArkanoidVHDL:inst|Add202~49 myArkanoidVHDL:inst|Add202~51 myArkanoidVHDL:inst|Add202~53 myArkanoidVHDL:inst|Add202~54 myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~3 myArkanoidVHDL:inst|Add205~5 myArkanoidVHDL:inst|Add205~7 myArkanoidVHDL:inst|Add205~9 myArkanoidVHDL:inst|Add205~11 myArkanoidVHDL:inst|Add205~13 myArkanoidVHDL:inst|Add205~15 myArkanoidVHDL:inst|Add205~17 myArkanoidVHDL:inst|Add205~19 myArkanoidVHDL:inst|Add205~21 myArkanoidVHDL:inst|Add205~23 myArkanoidVHDL:inst|Add205~25 myArkanoidVHDL:inst|Add205~27 myArkanoidVHDL:inst|Add205~29 myArkanoidVHDL:inst|Add205~31 myArkanoidVHDL:inst|Add205~33 myArkanoidVHDL:inst|Add205~35 myArkanoidVHDL:inst|Add205~37 myArkanoidVHDL:inst|Add205~39 myArkanoidVHDL:inst|Add205~41 myArkanoidVHDL:inst|Add205~42 myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~52 myArkanoidVHDL:inst|Equal70~12 myArkanoidVHDL:inst|Equal70~13 myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~3 myArkanoidVHDL:inst|Add208~5 myArkanoidVHDL:inst|Add208~7 myArkanoidVHDL:inst|Add208~9 myArkanoidVHDL:inst|Add208~11 myArkanoidVHDL:inst|Add208~13 myArkanoidVHDL:inst|Add208~15 myArkanoidVHDL:inst|Add208~17 myArkanoidVHDL:inst|Add208~19 myArkanoidVHDL:inst|Add208~21 myArkanoidVHDL:inst|Add208~23 myArkanoidVHDL:inst|Add208~25 myArkanoidVHDL:inst|Add208~27 myArkanoidVHDL:inst|Add208~29 myArkanoidVHDL:inst|Add208~31 myArkanoidVHDL:inst|Add208~33 myArkanoidVHDL:inst|Add208~35 myArkanoidVHDL:inst|Add208~37 myArkanoidVHDL:inst|Add208~39 myArkanoidVHDL:inst|Add208~41 myArkanoidVHDL:inst|Add208~43 myArkanoidVHDL:inst|Add208~45 myArkanoidVHDL:inst|Add208~47 myArkanoidVHDL:inst|Add208~49 myArkanoidVHDL:inst|Add208~51 myArkanoidVHDL:inst|Add208~52 myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~54 myArkanoidVHDL:inst|Equal71~10 myArkanoidVHDL:inst|Equal71~11 myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~3 myArkanoidVHDL:inst|Add211~5 myArkanoidVHDL:inst|Add211~7 myArkanoidVHDL:inst|Add211~8 myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~3 myArkanoidVHDL:inst|Add214~5 myArkanoidVHDL:inst|Add214~7 myArkanoidVHDL:inst|Add214~8 myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~3 myArkanoidVHDL:inst|Add217~5 myArkanoidVHDL:inst|Add217~7 myArkanoidVHDL:inst|Add217~9 myArkanoidVHDL:inst|Add217~11 myArkanoidVHDL:inst|Add217~13 myArkanoidVHDL:inst|Add217~15 myArkanoidVHDL:inst|Add217~17 myArkanoidVHDL:inst|Add217~19 myArkanoidVHDL:inst|Add217~20 myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~46 myArkanoidVHDL:inst|Equal74~8 myArkanoidVHDL:inst|Equal74~9 myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~3 myArkanoidVHDL:inst|Add220~5 myArkanoidVHDL:inst|Add220~7 myArkanoidVHDL:inst|Add220~9 myArkanoidVHDL:inst|Add220~11 myArkanoidVHDL:inst|Add220~13 myArkanoidVHDL:inst|Add220~15 myArkanoidVHDL:inst|Add220~17 myArkanoidVHDL:inst|Add220~19 myArkanoidVHDL:inst|Add220~20 myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~51 myArkanoidVHDL:inst|Add222~53 myArkanoidVHDL:inst|Add222~55 myArkanoidVHDL:inst|Add222~57 myArkanoidVHDL:inst|Add222~58 myArkanoidVHDL:inst|process_0~6025 myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6182 myArkanoidVHDL:inst|red0_signal~1231 myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "300.104 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|ballPositionV~1181 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~27 {} myArkanoidVHDL:inst|Add114~29 {} myArkanoidVHDL:inst|Add114~31 {} myArkanoidVHDL:inst|Add114~33 {} myArkanoidVHDL:inst|Add114~35 {} myArkanoidVHDL:inst|Add114~37 {} myArkanoidVHDL:inst|Add114~39 {} myArkanoidVHDL:inst|Add114~41 {} myArkanoidVHDL:inst|Add114~42 {} myArkanoidVHDL:inst|ballPositionV~1266 {} myArkanoidVHDL:inst|Add117~43 {} myArkanoidVHDL:inst|Add117~45 {} myArkanoidVHDL:inst|Add117~46 {} myArkanoidVHDL:inst|LessThan241~3 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3891 {} myArkanoidVHDL:inst|process_0~3893 {} myArkanoidVHDL:inst|process_0~3900 {} myArkanoidVHDL:inst|process_0~3903 {} myArkanoidVHDL:inst|process_0~3919 {} myArkanoidVHDL:inst|process_0~3920 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~2 {} myArkanoidVHDL:inst|Add131~3 {} myArkanoidVHDL:inst|Add131~4 {} myArkanoidVHDL:inst|process_0~3962 {} myArkanoidVHDL:inst|process_0~3964 {} myArkanoidVHDL:inst|process_0~3966 {} myArkanoidVHDL:inst|process_0~3967 {} myArkanoidVHDL:inst|process_0~3968 {} myArkanoidVHDL:inst|process_0~3973 {} myArkanoidVHDL:inst|process_0~3980 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3983 {} myArkanoidVHDL:inst|process_0~6235 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~32 {} myArkanoidVHDL:inst|Add136~29 {} myArkanoidVHDL:inst|Add136~31 {} myArkanoidVHDL:inst|Add136~33 {} myArkanoidVHDL:inst|Add136~35 {} myArkanoidVHDL:inst|Add136~37 {} myArkanoidVHDL:inst|Add136~39 {} myArkanoidVHDL:inst|Add136~40 {} myArkanoidVHDL:inst|LessThan301~7 {} myArkanoidVHDL:inst|LessThan301~9 {} myArkanoidVHDL:inst|LessThan301~10 {} myArkanoidVHDL:inst|process_0~3988 {} myArkanoidVHDL:inst|process_0~3989 {} myArkanoidVHDL:inst|process_0~4021 {} myArkanoidVHDL:inst|process_0~4044 {} myArkanoidVHDL:inst|process_0~4045 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~20 {} myArkanoidVHDL:inst|Add143~21 {} myArkanoidVHDL:inst|Add143~23 {} myArkanoidVHDL:inst|Add143~25 {} myArkanoidVHDL:inst|Add143~27 {} myArkanoidVHDL:inst|Add143~29 {} myArkanoidVHDL:inst|Add143~31 {} myArkanoidVHDL:inst|Add143~33 {} myArkanoidVHDL:inst|Add143~35 {} myArkanoidVHDL:inst|Add143~37 {} myArkanoidVHDL:inst|Add143~39 {} myArkanoidVHDL:inst|Add143~40 {} myArkanoidVHDL:inst|process_0~4097 {} myArkanoidVHDL:inst|process_0~4098 {} myArkanoidVHDL:inst|process_0~4103 {} myArkanoidVHDL:inst|process_0~4105 {} myArkanoidVHDL:inst|process_0~4110 {} myArkanoidVHDL:inst|process_0~4111 {} myArkanoidVHDL:inst|process_0~4396 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~16 {} myArkanoidVHDL:inst|Add147~17 {} myArkanoidVHDL:inst|Add147~19 {} myArkanoidVHDL:inst|Add147~21 {} myArkanoidVHDL:inst|Add147~23 {} myArkanoidVHDL:inst|Add147~24 {} myArkanoidVHDL:inst|LessThan349~1 {} myArkanoidVHDL:inst|LessThan349~2 {} myArkanoidVHDL:inst|LessThan349~5 {} myArkanoidVHDL:inst|process_0~6428 {} myArkanoidVHDL:inst|process_0~6429 {} myArkanoidVHDL:inst|process_0~4398 {} myArkanoidVHDL:inst|process_0~4399 {} myArkanoidVHDL:inst|process_0~4400 {} myArkanoidVHDL:inst|process_0~4417 {} myArkanoidVHDL:inst|process_0~4457 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~21 {} myArkanoidVHDL:inst|Add151~23 {} myArkanoidVHDL:inst|Add151~25 {} myArkanoidVHDL:inst|Add151~27 {} myArkanoidVHDL:inst|Add151~29 {} myArkanoidVHDL:inst|Add151~31 {} myArkanoidVHDL:inst|Add151~33 {} myArkanoidVHDL:inst|Add151~35 {} myArkanoidVHDL:inst|Add151~37 {} myArkanoidVHDL:inst|Add151~39 {} myArkanoidVHDL:inst|Add151~41 {} myArkanoidVHDL:inst|Add151~43 {} myArkanoidVHDL:inst|Add151~45 {} myArkanoidVHDL:inst|Add151~47 {} myArkanoidVHDL:inst|Add151~48 {} myArkanoidVHDL:inst|Add156~45 {} myArkanoidVHDL:inst|Add156~47 {} myArkanoidVHDL:inst|Add156~49 {} myArkanoidVHDL:inst|Add156~51 {} myArkanoidVHDL:inst|Add156~52 {} myArkanoidVHDL:inst|process_0~4494 {} myArkanoidVHDL:inst|process_0~4500 {} myArkanoidVHDL:inst|process_0~4508 {} myArkanoidVHDL:inst|process_0~4509 {} myArkanoidVHDL:inst|process_0~4528 {} myArkanoidVHDL:inst|process_0~4529 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~16 {} myArkanoidVHDL:inst|Add160~13 {} myArkanoidVHDL:inst|Add160~15 {} myArkanoidVHDL:inst|Add160~17 {} myArkanoidVHDL:inst|Add160~19 {} myArkanoidVHDL:inst|Add160~21 {} myArkanoidVHDL:inst|Add160~23 {} myArkanoidVHDL:inst|Add160~25 {} myArkanoidVHDL:inst|Add160~27 {} myArkanoidVHDL:inst|Add160~29 {} myArkanoidVHDL:inst|Add160~31 {} myArkanoidVHDL:inst|Add160~33 {} myArkanoidVHDL:inst|Add160~35 {} myArkanoidVHDL:inst|Add160~37 {} myArkanoidVHDL:inst|Add160~39 {} myArkanoidVHDL:inst|Add160~41 {} myArkanoidVHDL:inst|Add160~43 {} myArkanoidVHDL:inst|Add160~45 {} myArkanoidVHDL:inst|Add160~47 {} myArkanoidVHDL:inst|Add160~49 {} myArkanoidVHDL:inst|Add160~51 {} myArkanoidVHDL:inst|Add160~52 {} myArkanoidVHDL:inst|LessThan409~7 {} myArkanoidVHDL:inst|LessThan409~8 {} myArkanoidVHDL:inst|LessThan409~9 {} myArkanoidVHDL:inst|LessThan409~15 {} myArkanoidVHDL:inst|process_0~4536 {} myArkanoidVHDL:inst|process_0~4589 {} myArkanoidVHDL:inst|process_0~4590 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~5 {} myArkanoidVHDL:inst|Add163~7 {} myArkanoidVHDL:inst|Add163~9 {} myArkanoidVHDL:inst|Add163~11 {} myArkanoidVHDL:inst|Add163~13 {} myArkanoidVHDL:inst|Add163~15 {} myArkanoidVHDL:inst|Add163~17 {} myArkanoidVHDL:inst|Add163~19 {} myArkanoidVHDL:inst|Add163~21 {} myArkanoidVHDL:inst|Add163~23 {} myArkanoidVHDL:inst|Add163~25 {} myArkanoidVHDL:inst|Add163~27 {} myArkanoidVHDL:inst|Add163~29 {} myArkanoidVHDL:inst|Add163~31 {} myArkanoidVHDL:inst|Add163~32 {} myArkanoidVHDL:inst|Add168~29 {} myArkanoidVHDL:inst|Add168~31 {} myArkanoidVHDL:inst|Add168~33 {} myArkanoidVHDL:inst|Add168~35 {} myArkanoidVHDL:inst|Add168~37 {} myArkanoidVHDL:inst|Add168~39 {} myArkanoidVHDL:inst|Add168~41 {} myArkanoidVHDL:inst|Add168~43 {} myArkanoidVHDL:inst|Add168~45 {} myArkanoidVHDL:inst|Add168~47 {} myArkanoidVHDL:inst|Add168~49 {} myArkanoidVHDL:inst|Add168~51 {} myArkanoidVHDL:inst|Add168~52 {} myArkanoidVHDL:inst|process_0~4635 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4646 {} myArkanoidVHDL:inst|process_0~4649 {} myArkanoidVHDL:inst|process_0~4651 {} myArkanoidVHDL:inst|process_0~4652 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~32 {} myArkanoidVHDL:inst|Add174~29 {} myArkanoidVHDL:inst|Add174~31 {} myArkanoidVHDL:inst|Add174~33 {} myArkanoidVHDL:inst|Add174~35 {} myArkanoidVHDL:inst|Add174~37 {} myArkanoidVHDL:inst|Add174~39 {} myArkanoidVHDL:inst|Add174~41 {} myArkanoidVHDL:inst|Add174~43 {} myArkanoidVHDL:inst|Add174~45 {} myArkanoidVHDL:inst|Add174~47 {} myArkanoidVHDL:inst|Add174~48 {} myArkanoidVHDL:inst|process_0~4682 {} myArkanoidVHDL:inst|process_0~4683 {} myArkanoidVHDL:inst|process_0~4684 {} myArkanoidVHDL:inst|process_0~4688 {} myArkanoidVHDL:inst|process_0~4689 {} myArkanoidVHDL:inst|process_0~4713 {} myArkanoidVHDL:inst|process_0~4714 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~11 {} myArkanoidVHDL:inst|Add175~13 {} myArkanoidVHDL:inst|Add175~15 {} myArkanoidVHDL:inst|Add175~17 {} myArkanoidVHDL:inst|Add175~19 {} myArkanoidVHDL:inst|Add175~21 {} myArkanoidVHDL:inst|Add175~23 {} myArkanoidVHDL:inst|Add175~25 {} myArkanoidVHDL:inst|Add175~27 {} myArkanoidVHDL:inst|Add175~29 {} myArkanoidVHDL:inst|Add175~31 {} myArkanoidVHDL:inst|Add175~32 {} myArkanoidVHDL:inst|Add178~29 {} myArkanoidVHDL:inst|Add178~31 {} myArkanoidVHDL:inst|Add178~33 {} myArkanoidVHDL:inst|Add178~35 {} myArkanoidVHDL:inst|Add178~37 {} myArkanoidVHDL:inst|Add178~39 {} myArkanoidVHDL:inst|Add178~41 {} myArkanoidVHDL:inst|Add178~42 {} myArkanoidVHDL:inst|LessThan490~6 {} myArkanoidVHDL:inst|LessThan490~8 {} myArkanoidVHDL:inst|LessThan490~9 {} myArkanoidVHDL:inst|LessThan490~15 {} myArkanoidVHDL:inst|process_0~4724 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add186~29 {} myArkanoidVHDL:inst|Add186~31 {} myArkanoidVHDL:inst|Add186~33 {} myArkanoidVHDL:inst|Add186~35 {} myArkanoidVHDL:inst|Add186~37 {} myArkanoidVHDL:inst|Add186~39 {} myArkanoidVHDL:inst|Add186~41 {} myArkanoidVHDL:inst|Add186~43 {} myArkanoidVHDL:inst|Add186~45 {} myArkanoidVHDL:inst|Add186~47 {} myArkanoidVHDL:inst|Add186~49 {} myArkanoidVHDL:inst|Add186~51 {} myArkanoidVHDL:inst|Add186~53 {} myArkanoidVHDL:inst|Add186~55 {} myArkanoidVHDL:inst|Add186~57 {} myArkanoidVHDL:inst|Add186~58 {} myArkanoidVHDL:inst|process_0~4840 {} myArkanoidVHDL:inst|process_0~4848 {} myArkanoidVHDL:inst|process_0~4849 {} myArkanoidVHDL:inst|process_0~4850 {} myArkanoidVHDL:inst|process_0~4851 {} myArkanoidVHDL:inst|process_0~4853 {} myArkanoidVHDL:inst|process_0~4854 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~7 {} myArkanoidVHDL:inst|Add187~9 {} myArkanoidVHDL:inst|Add187~11 {} myArkanoidVHDL:inst|Add187~13 {} myArkanoidVHDL:inst|Add187~15 {} myArkanoidVHDL:inst|Add187~17 {} myArkanoidVHDL:inst|Add187~19 {} myArkanoidVHDL:inst|Add187~21 {} myArkanoidVHDL:inst|Add187~23 {} myArkanoidVHDL:inst|Add187~25 {} myArkanoidVHDL:inst|Add187~27 {} myArkanoidVHDL:inst|Add187~29 {} myArkanoidVHDL:inst|Add187~31 {} myArkanoidVHDL:inst|Add187~33 {} myArkanoidVHDL:inst|Add187~35 {} myArkanoidVHDL:inst|Add187~37 {} myArkanoidVHDL:inst|Add187~39 {} myArkanoidVHDL:inst|Add187~41 {} myArkanoidVHDL:inst|Add187~43 {} myArkanoidVHDL:inst|Add187~45 {} myArkanoidVHDL:inst|Add187~47 {} myArkanoidVHDL:inst|Add187~49 {} myArkanoidVHDL:inst|Add187~51 {} myArkanoidVHDL:inst|Add187~53 {} myArkanoidVHDL:inst|Add187~55 {} myArkanoidVHDL:inst|Add187~56 {} myArkanoidVHDL:inst|process_0~5406 {} myArkanoidVHDL:inst|process_0~5407 {} myArkanoidVHDL:inst|ballPositionV~1219 {} myArkanoidVHDL:inst|ballPositionV~1238 {} myArkanoidVHDL:inst|ballPositionV~974 {} myArkanoidVHDL:inst|process_0~5417 {} myArkanoidVHDL:inst|process_0~5422 {} myArkanoidVHDL:inst|process_0~5468 {} myArkanoidVHDL:inst|process_0~1359 {} myArkanoidVHDL:inst|Add191~1 {} myArkanoidVHDL:inst|Add191~3 {} myArkanoidVHDL:inst|Add191~5 {} myArkanoidVHDL:inst|Add191~7 {} myArkanoidVHDL:inst|Add191~9 {} myArkanoidVHDL:inst|Add191~11 {} myArkanoidVHDL:inst|Add191~13 {} myArkanoidVHDL:inst|Add191~15 {} myArkanoidVHDL:inst|Add191~17 {} myArkanoidVHDL:inst|Add191~19 {} myArkanoidVHDL:inst|Add191~21 {} myArkanoidVHDL:inst|Add191~23 {} myArkanoidVHDL:inst|Add191~25 {} myArkanoidVHDL:inst|Add191~27 {} myArkanoidVHDL:inst|Add191~29 {} myArkanoidVHDL:inst|Add191~31 {} myArkanoidVHDL:inst|Add191~33 {} myArkanoidVHDL:inst|Add191~35 {} myArkanoidVHDL:inst|Add191~37 {} myArkanoidVHDL:inst|Add191~39 {} myArkanoidVHDL:inst|Add191~41 {} myArkanoidVHDL:inst|Add191~43 {} myArkanoidVHDL:inst|Add191~45 {} myArkanoidVHDL:inst|Add191~47 {} myArkanoidVHDL:inst|Add191~49 {} myArkanoidVHDL:inst|Add191~51 {} myArkanoidVHDL:inst|Add191~52 {} myArkanoidVHDL:inst|Add192~51 {} myArkanoidVHDL:inst|Add192~52 {} myArkanoidVHDL:inst|Equal65~13 {} myArkanoidVHDL:inst|Equal65~14 {} myArkanoidVHDL:inst|process_0~1361 {} myArkanoidVHDL:inst|Add193~1 {} myArkanoidVHDL:inst|Add193~3 {} myArkanoidVHDL:inst|Add193~5 {} myArkanoidVHDL:inst|Add193~7 {} myArkanoidVHDL:inst|Add193~9 {} myArkanoidVHDL:inst|Add193~11 {} myArkanoidVHDL:inst|Add193~13 {} myArkanoidVHDL:inst|Add193~15 {} myArkanoidVHDL:inst|Add193~17 {} myArkanoidVHDL:inst|Add193~19 {} myArkanoidVHDL:inst|Add193~21 {} myArkanoidVHDL:inst|Add193~23 {} myArkanoidVHDL:inst|Add193~25 {} myArkanoidVHDL:inst|Add193~27 {} myArkanoidVHDL:inst|Add193~29 {} myArkanoidVHDL:inst|Add193~30 {} myArkanoidVHDL:inst|Add195~29 {} myArkanoidVHDL:inst|Add195~31 {} myArkanoidVHDL:inst|Add195~33 {} myArkanoidVHDL:inst|Add195~35 {} myArkanoidVHDL:inst|Add195~37 {} myArkanoidVHDL:inst|Add195~39 {} myArkanoidVHDL:inst|Add195~41 {} myArkanoidVHDL:inst|Add195~43 {} myArkanoidVHDL:inst|Add195~45 {} myArkanoidVHDL:inst|Add195~47 {} myArkanoidVHDL:inst|Add195~49 {} myArkanoidVHDL:inst|Add195~51 {} myArkanoidVHDL:inst|Add195~53 {} myArkanoidVHDL:inst|Add195~54 {} myArkanoidVHDL:inst|Equal66~11 {} myArkanoidVHDL:inst|Equal66~12 {} myArkanoidVHDL:inst|process_0~5472 {} myArkanoidVHDL:inst|Add196~1 {} myArkanoidVHDL:inst|Add196~3 {} myArkanoidVHDL:inst|Add196~5 {} myArkanoidVHDL:inst|Add196~7 {} myArkanoidVHDL:inst|Add196~8 {} myArkanoidVHDL:inst|Add198~7 {} myArkanoidVHDL:inst|Add198~9 {} myArkanoidVHDL:inst|Add198~11 {} myArkanoidVHDL:inst|Add198~13 {} myArkanoidVHDL:inst|Add198~15 {} myArkanoidVHDL:inst|Add198~17 {} myArkanoidVHDL:inst|Add198~19 {} myArkanoidVHDL:inst|Add198~21 {} myArkanoidVHDL:inst|Add198~23 {} myArkanoidVHDL:inst|Add198~25 {} myArkanoidVHDL:inst|Add198~27 {} myArkanoidVHDL:inst|Add198~29 {} myArkanoidVHDL:inst|Add198~31 {} myArkanoidVHDL:inst|Add198~33 {} myArkanoidVHDL:inst|Add198~35 {} myArkanoidVHDL:inst|Add198~37 {} myArkanoidVHDL:inst|Add198~39 {} myArkanoidVHDL:inst|Add198~41 {} myArkanoidVHDL:inst|Add198~43 {} myArkanoidVHDL:inst|Add198~45 {} myArkanoidVHDL:inst|Add198~47 {} myArkanoidVHDL:inst|Add198~49 {} myArkanoidVHDL:inst|Add198~51 {} myArkanoidVHDL:inst|Add198~52 {} myArkanoidVHDL:inst|Equal67~12 {} myArkanoidVHDL:inst|Equal67~13 {} myArkanoidVHDL:inst|process_0~5484 {} myArkanoidVHDL:inst|Add199~1 {} myArkanoidVHDL:inst|Add199~3 {} myArkanoidVHDL:inst|Add199~5 {} myArkanoidVHDL:inst|Add199~7 {} myArkanoidVHDL:inst|Add199~9 {} myArkanoidVHDL:inst|Add199~11 {} myArkanoidVHDL:inst|Add199~13 {} myArkanoidVHDL:inst|Add199~15 {} myArkanoidVHDL:inst|Add199~17 {} myArkanoidVHDL:inst|Add199~19 {} myArkanoidVHDL:inst|Add199~20 {} myArkanoidVHDL:inst|Add201~19 {} myArkanoidVHDL:inst|Add201~21 {} myArkanoidVHDL:inst|Add201~23 {} myArkanoidVHDL:inst|Add201~25 {} myArkanoidVHDL:inst|Add201~27 {} myArkanoidVHDL:inst|Add201~29 {} myArkanoidVHDL:inst|Add201~31 {} myArkanoidVHDL:inst|Add201~33 {} myArkanoidVHDL:inst|Add201~35 {} myArkanoidVHDL:inst|Add201~37 {} myArkanoidVHDL:inst|Add201~39 {} myArkanoidVHDL:inst|Add201~41 {} myArkanoidVHDL:inst|Add201~43 {} myArkanoidVHDL:inst|Add201~44 {} myArkanoidVHDL:inst|Equal68~8 {} myArkanoidVHDL:inst|Equal68~9 {} myArkanoidVHDL:inst|process_0~1367 {} myArkanoidVHDL:inst|Add202~1 {} myArkanoidVHDL:inst|Add202~3 {} myArkanoidVHDL:inst|Add202~5 {} myArkanoidVHDL:inst|Add202~7 {} myArkanoidVHDL:inst|Add202~9 {} myArkanoidVHDL:inst|Add202~11 {} myArkanoidVHDL:inst|Add202~13 {} myArkanoidVHDL:inst|Add202~15 {} myArkanoidVHDL:inst|Add202~17 {} myArkanoidVHDL:inst|Add202~19 {} myArkanoidVHDL:inst|Add202~21 {} myArkanoidVHDL:inst|Add202~23 {} myArkanoidVHDL:inst|Add202~25 {} myArkanoidVHDL:inst|Add202~27 {} myArkanoidVHDL:inst|Add202~29 {} myArkanoidVHDL:inst|Add202~31 {} myArkanoidVHDL:inst|Add202~33 {} myArkanoidVHDL:inst|Add202~35 {} myArkanoidVHDL:inst|Add202~37 {} myArkanoidVHDL:inst|Add202~39 {} myArkanoidVHDL:inst|Add202~41 {} myArkanoidVHDL:inst|Add202~43 {} myArkanoidVHDL:inst|Add202~45 {} myArkanoidVHDL:inst|Add202~47 {} myArkanoidVHDL:inst|Add202~49 {} myArkanoidVHDL:inst|Add202~51 {} myArkanoidVHDL:inst|Add202~53 {} myArkanoidVHDL:inst|Add202~54 {} myArkanoidVHDL:inst|Add204~53 {} myArkanoidVHDL:inst|Add204~55 {} myArkanoidVHDL:inst|Add204~57 {} myArkanoidVHDL:inst|Add204~59 {} myArkanoidVHDL:inst|Add204~60 {} myArkanoidVHDL:inst|Equal69~2 {} myArkanoidVHDL:inst|Equal69~13 {} myArkanoidVHDL:inst|process_0~1369 {} myArkanoidVHDL:inst|Add205~1 {} myArkanoidVHDL:inst|Add205~3 {} myArkanoidVHDL:inst|Add205~5 {} myArkanoidVHDL:inst|Add205~7 {} myArkanoidVHDL:inst|Add205~9 {} myArkanoidVHDL:inst|Add205~11 {} myArkanoidVHDL:inst|Add205~13 {} myArkanoidVHDL:inst|Add205~15 {} myArkanoidVHDL:inst|Add205~17 {} myArkanoidVHDL:inst|Add205~19 {} myArkanoidVHDL:inst|Add205~21 {} myArkanoidVHDL:inst|Add205~23 {} myArkanoidVHDL:inst|Add205~25 {} myArkanoidVHDL:inst|Add205~27 {} myArkanoidVHDL:inst|Add205~29 {} myArkanoidVHDL:inst|Add205~31 {} myArkanoidVHDL:inst|Add205~33 {} myArkanoidVHDL:inst|Add205~35 {} myArkanoidVHDL:inst|Add205~37 {} myArkanoidVHDL:inst|Add205~39 {} myArkanoidVHDL:inst|Add205~41 {} myArkanoidVHDL:inst|Add205~42 {} myArkanoidVHDL:inst|Add207~41 {} myArkanoidVHDL:inst|Add207~43 {} myArkanoidVHDL:inst|Add207~45 {} myArkanoidVHDL:inst|Add207~47 {} myArkanoidVHDL:inst|Add207~49 {} myArkanoidVHDL:inst|Add207~51 {} myArkanoidVHDL:inst|Add207~52 {} myArkanoidVHDL:inst|Equal70~12 {} myArkanoidVHDL:inst|Equal70~13 {} myArkanoidVHDL:inst|process_0~5503 {} myArkanoidVHDL:inst|Add208~1 {} myArkanoidVHDL:inst|Add208~3 {} myArkanoidVHDL:inst|Add208~5 {} myArkanoidVHDL:inst|Add208~7 {} myArkanoidVHDL:inst|Add208~9 {} myArkanoidVHDL:inst|Add208~11 {} myArkanoidVHDL:inst|Add208~13 {} myArkanoidVHDL:inst|Add208~15 {} myArkanoidVHDL:inst|Add208~17 {} myArkanoidVHDL:inst|Add208~19 {} myArkanoidVHDL:inst|Add208~21 {} myArkanoidVHDL:inst|Add208~23 {} myArkanoidVHDL:inst|Add208~25 {} myArkanoidVHDL:inst|Add208~27 {} myArkanoidVHDL:inst|Add208~29 {} myArkanoidVHDL:inst|Add208~31 {} myArkanoidVHDL:inst|Add208~33 {} myArkanoidVHDL:inst|Add208~35 {} myArkanoidVHDL:inst|Add208~37 {} myArkanoidVHDL:inst|Add208~39 {} myArkanoidVHDL:inst|Add208~41 {} myArkanoidVHDL:inst|Add208~43 {} myArkanoidVHDL:inst|Add208~45 {} myArkanoidVHDL:inst|Add208~47 {} myArkanoidVHDL:inst|Add208~49 {} myArkanoidVHDL:inst|Add208~51 {} myArkanoidVHDL:inst|Add208~52 {} myArkanoidVHDL:inst|Add210~51 {} myArkanoidVHDL:inst|Add210~53 {} myArkanoidVHDL:inst|Add210~54 {} myArkanoidVHDL:inst|Equal71~10 {} myArkanoidVHDL:inst|Equal71~11 {} myArkanoidVHDL:inst|process_0~5506 {} myArkanoidVHDL:inst|Add211~1 {} myArkanoidVHDL:inst|Add211~3 {} myArkanoidVHDL:inst|Add211~5 {} myArkanoidVHDL:inst|Add211~7 {} myArkanoidVHDL:inst|Add211~8 {} myArkanoidVHDL:inst|Add213~7 {} myArkanoidVHDL:inst|Add213~9 {} myArkanoidVHDL:inst|Add213~11 {} myArkanoidVHDL:inst|Add213~13 {} myArkanoidVHDL:inst|Add213~15 {} myArkanoidVHDL:inst|Add213~17 {} myArkanoidVHDL:inst|Add213~19 {} myArkanoidVHDL:inst|Add213~21 {} myArkanoidVHDL:inst|Add213~23 {} myArkanoidVHDL:inst|Add213~25 {} myArkanoidVHDL:inst|Add213~27 {} myArkanoidVHDL:inst|Add213~29 {} myArkanoidVHDL:inst|Add213~31 {} myArkanoidVHDL:inst|Add213~33 {} myArkanoidVHDL:inst|Add213~35 {} myArkanoidVHDL:inst|Add213~37 {} myArkanoidVHDL:inst|Add213~39 {} myArkanoidVHDL:inst|Add213~41 {} myArkanoidVHDL:inst|Add213~43 {} myArkanoidVHDL:inst|Add213~45 {} myArkanoidVHDL:inst|Add213~47 {} myArkanoidVHDL:inst|Add213~49 {} myArkanoidVHDL:inst|Add213~51 {} myArkanoidVHDL:inst|Add213~53 {} myArkanoidVHDL:inst|Add213~55 {} myArkanoidVHDL:inst|Add213~57 {} myArkanoidVHDL:inst|Add213~59 {} myArkanoidVHDL:inst|Add213~60 {} myArkanoidVHDL:inst|Equal72~5 {} myArkanoidVHDL:inst|Equal72~15 {} myArkanoidVHDL:inst|process_0~5510 {} myArkanoidVHDL:inst|Add214~1 {} myArkanoidVHDL:inst|Add214~3 {} myArkanoidVHDL:inst|Add214~5 {} myArkanoidVHDL:inst|Add214~7 {} myArkanoidVHDL:inst|Add214~8 {} myArkanoidVHDL:inst|Add216~7 {} myArkanoidVHDL:inst|Add216~9 {} myArkanoidVHDL:inst|Add216~11 {} myArkanoidVHDL:inst|Add216~13 {} myArkanoidVHDL:inst|Add216~15 {} myArkanoidVHDL:inst|Add216~17 {} myArkanoidVHDL:inst|Add216~19 {} myArkanoidVHDL:inst|Add216~21 {} myArkanoidVHDL:inst|Add216~23 {} myArkanoidVHDL:inst|Add216~25 {} myArkanoidVHDL:inst|Add216~27 {} myArkanoidVHDL:inst|Add216~29 {} myArkanoidVHDL:inst|Add216~31 {} myArkanoidVHDL:inst|Add216~33 {} myArkanoidVHDL:inst|Add216~35 {} myArkanoidVHDL:inst|Add216~37 {} myArkanoidVHDL:inst|Add216~39 {} myArkanoidVHDL:inst|Add216~41 {} myArkanoidVHDL:inst|Add216~43 {} myArkanoidVHDL:inst|Add216~45 {} myArkanoidVHDL:inst|Add216~47 {} myArkanoidVHDL:inst|Add216~49 {} myArkanoidVHDL:inst|Add216~51 {} myArkanoidVHDL:inst|Add216~53 {} myArkanoidVHDL:inst|Add216~55 {} myArkanoidVHDL:inst|Add216~57 {} myArkanoidVHDL:inst|Add216~59 {} myArkanoidVHDL:inst|Add216~60 {} myArkanoidVHDL:inst|Equal73~2 {} myArkanoidVHDL:inst|Equal73~13 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add217~1 {} myArkanoidVHDL:inst|Add217~3 {} myArkanoidVHDL:inst|Add217~5 {} myArkanoidVHDL:inst|Add217~7 {} myArkanoidVHDL:inst|Add217~9 {} myArkanoidVHDL:inst|Add217~11 {} myArkanoidVHDL:inst|Add217~13 {} myArkanoidVHDL:inst|Add217~15 {} myArkanoidVHDL:inst|Add217~17 {} myArkanoidVHDL:inst|Add217~19 {} myArkanoidVHDL:inst|Add217~20 {} myArkanoidVHDL:inst|Add219~19 {} myArkanoidVHDL:inst|Add219~21 {} myArkanoidVHDL:inst|Add219~23 {} myArkanoidVHDL:inst|Add219~25 {} myArkanoidVHDL:inst|Add219~27 {} myArkanoidVHDL:inst|Add219~29 {} myArkanoidVHDL:inst|Add219~31 {} myArkanoidVHDL:inst|Add219~33 {} myArkanoidVHDL:inst|Add219~35 {} myArkanoidVHDL:inst|Add219~37 {} myArkanoidVHDL:inst|Add219~39 {} myArkanoidVHDL:inst|Add219~41 {} myArkanoidVHDL:inst|Add219~43 {} myArkanoidVHDL:inst|Add219~45 {} myArkanoidVHDL:inst|Add219~46 {} myArkanoidVHDL:inst|Equal74~8 {} myArkanoidVHDL:inst|Equal74~9 {} myArkanoidVHDL:inst|Equal74~12 {} myArkanoidVHDL:inst|process_0~1379 {} myArkanoidVHDL:inst|Add220~1 {} myArkanoidVHDL:inst|Add220~3 {} myArkanoidVHDL:inst|Add220~5 {} myArkanoidVHDL:inst|Add220~7 {} myArkanoidVHDL:inst|Add220~9 {} myArkanoidVHDL:inst|Add220~11 {} myArkanoidVHDL:inst|Add220~13 {} myArkanoidVHDL:inst|Add220~15 {} myArkanoidVHDL:inst|Add220~17 {} myArkanoidVHDL:inst|Add220~19 {} myArkanoidVHDL:inst|Add220~20 {} myArkanoidVHDL:inst|Add222~21 {} myArkanoidVHDL:inst|Add222~23 {} myArkanoidVHDL:inst|Add222~25 {} myArkanoidVHDL:inst|Add222~27 {} myArkanoidVHDL:inst|Add222~29 {} myArkanoidVHDL:inst|Add222~31 {} myArkanoidVHDL:inst|Add222~33 {} myArkanoidVHDL:inst|Add222~35 {} myArkanoidVHDL:inst|Add222~37 {} myArkanoidVHDL:inst|Add222~39 {} myArkanoidVHDL:inst|Add222~41 {} myArkanoidVHDL:inst|Add222~43 {} myArkanoidVHDL:inst|Add222~45 {} myArkanoidVHDL:inst|Add222~47 {} myArkanoidVHDL:inst|Add222~49 {} myArkanoidVHDL:inst|Add222~51 {} myArkanoidVHDL:inst|Add222~53 {} myArkanoidVHDL:inst|Add222~55 {} myArkanoidVHDL:inst|Add222~57 {} myArkanoidVHDL:inst|Add222~58 {} myArkanoidVHDL:inst|process_0~6025 {} myArkanoidVHDL:inst|process_0~6026 {} myArkanoidVHDL:inst|process_0~6053 {} myArkanoidVHDL:inst|process_0~6060 {} myArkanoidVHDL:inst|process_0~6063 {} myArkanoidVHDL:inst|Add223~127 {} myArkanoidVHDL:inst|Add223~129 {} myArkanoidVHDL:inst|Add223~131 {} myArkanoidVHDL:inst|Add223~133 {} myArkanoidVHDL:inst|Add223~135 {} myArkanoidVHDL:inst|Add223~137 {} myArkanoidVHDL:inst|Add223~139 {} myArkanoidVHDL:inst|Add223~141 {} myArkanoidVHDL:inst|Add223~143 {} myArkanoidVHDL:inst|Add223~144 {} myArkanoidVHDL:inst|ballPositionH~1140 {} myArkanoidVHDL:inst|ballPositionH~1141 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6182 {} myArkanoidVHDL:inst|red0_signal~1231 {} myArkanoidVHDL:inst|red1_signal~1130 {} myArkanoidVHDL:inst|red3_signal~1004 {} myArkanoidVHDL:inst|green3_signal~1203 {} myArkanoidVHDL:inst|green3_signal~1210 {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 3.780ns 2.448ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.762ns 1.386ns 0.000ns 0.000ns 0.826ns 0.297ns 0.325ns 0.295ns 0.302ns 2.193ns 2.228ns 0.306ns 0.994ns 0.000ns 0.824ns 0.000ns 2.164ns 0.313ns 0.304ns 2.089ns 0.290ns 0.869ns 0.304ns 0.292ns 0.298ns 1.191ns 1.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.933ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.293ns 0.793ns 1.266ns 0.298ns 0.297ns 0.299ns 1.215ns 1.849ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.802ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 5.211ns 0.304ns 2.140ns 0.306ns 0.296ns 0.296ns 0.812ns 1.016ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 0.000ns 1.134ns 0.314ns 0.302ns 0.794ns 0.319ns 0.299ns 0.302ns 0.299ns 0.302ns 0.316ns 0.306ns 1.018ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.198ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.297ns 0.794ns 1.183ns 0.293ns 1.736ns 0.975ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.824ns 0.291ns 0.303ns 1.193ns 1.474ns 0.294ns 0.304ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.518ns 0.299ns 0.553ns 1.546ns 0.905ns 0.297ns 1.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.827ns 0.286ns 0.542ns 0.290ns 1.177ns 0.302ns 0.902ns 1.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.924ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.300ns 0.295ns 0.817ns 1.158ns 0.305ns 0.305ns 1.184ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.276ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.951ns 1.912ns 0.292ns 1.782ns 0.293ns 0.306ns 0.303ns 1.839ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.541ns 1.709ns 1.785ns 0.293ns 0.327ns 2.003ns 1.708ns 0.305ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.802ns 0.308ns 0.305ns 0.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.302ns 0.307ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.449ns 0.301ns 0.310ns 1.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.394ns 0.294ns 0.303ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.819ns 0.000ns 0.000ns 0.000ns 0.000ns 0.900ns 0.301ns 0.303ns 0.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.561ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.315ns 0.304ns 1.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.818ns 0.000ns 0.000ns 0.868ns 0.303ns 0.306ns 0.820ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.072ns 1.680ns 0.300ns 0.811ns 0.000ns 0.000ns 0.000ns 0.000ns 0.562ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.463ns 1.120ns 0.304ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.180ns 0.295ns 0.299ns 0.318ns 1.530ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.301ns 0.304ns 0.284ns 0.918ns 0.303ns 1.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.915ns 0.288ns 1.738ns 0.000ns 0.294ns 0.537ns 0.563ns 0.886ns 0.891ns 0.327ns 0.338ns 0.875ns 0.308ns 0.497ns 0.463ns } { 0.000ns 1.026ns 0.521ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.458ns 0.177ns 0.178ns 0.545ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.495ns 0.458ns 0.495ns 0.458ns 0.322ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.278ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.545ns 0.322ns 0.322ns 0.542ns 0.178ns 0.178ns 0.178ns 0.178ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.458ns 0.177ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.322ns 0.178ns 0.278ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.521ns 0.545ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.178ns 0.521ns 0.178ns 0.319ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.278ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.455ns 0.512ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.516ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.178ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.461ns 0.545ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.450ns 0.322ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.455ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.477ns 0.178ns 0.178ns 0.278ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.178ns 0.495ns 0.458ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 6.934 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50MHz\" to destination register is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.879 ns) 4.164 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X25_Y1_N5 2 " "Info: 2: + IC(2.259 ns) + CELL(0.879 ns) = 4.164 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 5.329 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G12 405 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 5.329 ns; Loc. = CLKCTRL_G12; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 6.934 ns myArkanoidVHDL:inst\|red1_signal 4 REG LCFF_X10_Y26_N31 1 " "Info: 4: + IC(1.003 ns) + CELL(0.602 ns) = 6.934 ns; Loc. = LCFF_X10_Y26_N31; Fanout = 1; REG Node = 'myArkanoidVHDL:inst\|red1_signal'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.16 % ) " "Info: Total cell delay = 2.507 ns ( 36.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 63.84 % ) " "Info: Total interconnect delay = 4.427 ns ( 63.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 2.259ns 1.165ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "300.104 ns" { pin_l21 myArkanoidVHDL:inst|ballPositionV~1181 myArkanoidVHDL:inst|Add114~9 myArkanoidVHDL:inst|Add114~11 myArkanoidVHDL:inst|Add114~13 myArkanoidVHDL:inst|Add114~15 myArkanoidVHDL:inst|Add114~17 myArkanoidVHDL:inst|Add114~19 myArkanoidVHDL:inst|Add114~21 myArkanoidVHDL:inst|Add114~23 myArkanoidVHDL:inst|Add114~25 myArkanoidVHDL:inst|Add114~27 myArkanoidVHDL:inst|Add114~29 myArkanoidVHDL:inst|Add114~31 myArkanoidVHDL:inst|Add114~33 myArkanoidVHDL:inst|Add114~35 myArkanoidVHDL:inst|Add114~37 myArkanoidVHDL:inst|Add114~39 myArkanoidVHDL:inst|Add114~41 myArkanoidVHDL:inst|Add114~42 myArkanoidVHDL:inst|ballPositionV~1266 myArkanoidVHDL:inst|Add117~43 myArkanoidVHDL:inst|Add117~45 myArkanoidVHDL:inst|Add117~46 myArkanoidVHDL:inst|LessThan241~3 myArkanoidVHDL:inst|LessThan241~4 myArkanoidVHDL:inst|process_0~3891 myArkanoidVHDL:inst|process_0~3893 myArkanoidVHDL:inst|process_0~3900 myArkanoidVHDL:inst|process_0~3903 myArkanoidVHDL:inst|process_0~3919 myArkanoidVHDL:inst|process_0~3920 myArkanoidVHDL:inst|Add127~1 myArkanoidVHDL:inst|Add127~2 myArkanoidVHDL:inst|Add131~3 myArkanoidVHDL:inst|Add131~4 myArkanoidVHDL:inst|process_0~3962 myArkanoidVHDL:inst|process_0~3964 myArkanoidVHDL:inst|process_0~3966 myArkanoidVHDL:inst|process_0~3967 myArkanoidVHDL:inst|process_0~3968 myArkanoidVHDL:inst|process_0~3973 myArkanoidVHDL:inst|process_0~3980 myArkanoidVHDL:inst|process_0~3982 myArkanoidVHDL:inst|process_0~3983 myArkanoidVHDL:inst|process_0~6235 myArkanoidVHDL:inst|Add133~1 myArkanoidVHDL:inst|Add133~3 myArkanoidVHDL:inst|Add133~5 myArkanoidVHDL:inst|Add133~7 myArkanoidVHDL:inst|Add133~9 myArkanoidVHDL:inst|Add133~11 myArkanoidVHDL:inst|Add133~13 myArkanoidVHDL:inst|Add133~15 myArkanoidVHDL:inst|Add133~17 myArkanoidVHDL:inst|Add133~19 myArkanoidVHDL:inst|Add133~21 myArkanoidVHDL:inst|Add133~23 myArkanoidVHDL:inst|Add133~25 myArkanoidVHDL:inst|Add133~27 myArkanoidVHDL:inst|Add133~29 myArkanoidVHDL:inst|Add133~31 myArkanoidVHDL:inst|Add133~32 myArkanoidVHDL:inst|Add136~29 myArkanoidVHDL:inst|Add136~31 myArkanoidVHDL:inst|Add136~33 myArkanoidVHDL:inst|Add136~35 myArkanoidVHDL:inst|Add136~37 myArkanoidVHDL:inst|Add136~39 myArkanoidVHDL:inst|Add136~40 myArkanoidVHDL:inst|LessThan301~7 myArkanoidVHDL:inst|LessThan301~9 myArkanoidVHDL:inst|LessThan301~10 myArkanoidVHDL:inst|process_0~3988 myArkanoidVHDL:inst|process_0~3989 myArkanoidVHDL:inst|process_0~4021 myArkanoidVHDL:inst|process_0~4044 myArkanoidVHDL:inst|process_0~4045 myArkanoidVHDL:inst|Add139~1 myArkanoidVHDL:inst|Add139~3 myArkanoidVHDL:inst|Add139~5 myArkanoidVHDL:inst|Add139~7 myArkanoidVHDL:inst|Add139~9 myArkanoidVHDL:inst|Add139~11 myArkanoidVHDL:inst|Add139~13 myArkanoidVHDL:inst|Add139~15 myArkanoidVHDL:inst|Add139~17 myArkanoidVHDL:inst|Add139~19 myArkanoidVHDL:inst|Add139~20 myArkanoidVHDL:inst|Add143~21 myArkanoidVHDL:inst|Add143~23 myArkanoidVHDL:inst|Add143~25 myArkanoidVHDL:inst|Add143~27 myArkanoidVHDL:inst|Add143~29 myArkanoidVHDL:inst|Add143~31 myArkanoidVHDL:inst|Add143~33 myArkanoidVHDL:inst|Add143~35 myArkanoidVHDL:inst|Add143~37 myArkanoidVHDL:inst|Add143~39 myArkanoidVHDL:inst|Add143~40 myArkanoidVHDL:inst|process_0~4097 myArkanoidVHDL:inst|process_0~4098 myArkanoidVHDL:inst|process_0~4103 myArkanoidVHDL:inst|process_0~4105 myArkanoidVHDL:inst|process_0~4110 myArkanoidVHDL:inst|process_0~4111 myArkanoidVHDL:inst|process_0~4396 myArkanoidVHDL:inst|Add145~1 myArkanoidVHDL:inst|Add145~3 myArkanoidVHDL:inst|Add145~5 myArkanoidVHDL:inst|Add145~7 myArkanoidVHDL:inst|Add145~9 myArkanoidVHDL:inst|Add145~11 myArkanoidVHDL:inst|Add145~13 myArkanoidVHDL:inst|Add145~15 myArkanoidVHDL:inst|Add145~16 myArkanoidVHDL:inst|Add147~17 myArkanoidVHDL:inst|Add147~19 myArkanoidVHDL:inst|Add147~21 myArkanoidVHDL:inst|Add147~23 myArkanoidVHDL:inst|Add147~24 myArkanoidVHDL:inst|LessThan349~1 myArkanoidVHDL:inst|LessThan349~2 myArkanoidVHDL:inst|LessThan349~5 myArkanoidVHDL:inst|process_0~6428 myArkanoidVHDL:inst|process_0~6429 myArkanoidVHDL:inst|process_0~4398 myArkanoidVHDL:inst|process_0~4399 myArkanoidVHDL:inst|process_0~4400 myArkanoidVHDL:inst|process_0~4417 myArkanoidVHDL:inst|process_0~4457 myArkanoidVHDL:inst|process_0~4458 myArkanoidVHDL:inst|Add151~1 myArkanoidVHDL:inst|Add151~3 myArkanoidVHDL:inst|Add151~5 myArkanoidVHDL:inst|Add151~7 myArkanoidVHDL:inst|Add151~9 myArkanoidVHDL:inst|Add151~11 myArkanoidVHDL:inst|Add151~13 myArkanoidVHDL:inst|Add151~15 myArkanoidVHDL:inst|Add151~17 myArkanoidVHDL:inst|Add151~19 myArkanoidVHDL:inst|Add151~21 myArkanoidVHDL:inst|Add151~23 myArkanoidVHDL:inst|Add151~25 myArkanoidVHDL:inst|Add151~27 myArkanoidVHDL:inst|Add151~29 myArkanoidVHDL:inst|Add151~31 myArkanoidVHDL:inst|Add151~33 myArkanoidVHDL:inst|Add151~35 myArkanoidVHDL:inst|Add151~37 myArkanoidVHDL:inst|Add151~39 myArkanoidVHDL:inst|Add151~41 myArkanoidVHDL:inst|Add151~43 myArkanoidVHDL:inst|Add151~45 myArkanoidVHDL:inst|Add151~47 myArkanoidVHDL:inst|Add151~48 myArkanoidVHDL:inst|Add156~45 myArkanoidVHDL:inst|Add156~47 myArkanoidVHDL:inst|Add156~49 myArkanoidVHDL:inst|Add156~51 myArkanoidVHDL:inst|Add156~52 myArkanoidVHDL:inst|process_0~4494 myArkanoidVHDL:inst|process_0~4500 myArkanoidVHDL:inst|process_0~4508 myArkanoidVHDL:inst|process_0~4509 myArkanoidVHDL:inst|process_0~4528 myArkanoidVHDL:inst|process_0~4529 myArkanoidVHDL:inst|Add157~1 myArkanoidVHDL:inst|Add157~3 myArkanoidVHDL:inst|Add157~5 myArkanoidVHDL:inst|Add157~7 myArkanoidVHDL:inst|Add157~9 myArkanoidVHDL:inst|Add157~11 myArkanoidVHDL:inst|Add157~13 myArkanoidVHDL:inst|Add157~15 myArkanoidVHDL:inst|Add157~16 myArkanoidVHDL:inst|Add160~13 myArkanoidVHDL:inst|Add160~15 myArkanoidVHDL:inst|Add160~17 myArkanoidVHDL:inst|Add160~19 myArkanoidVHDL:inst|Add160~21 myArkanoidVHDL:inst|Add160~23 myArkanoidVHDL:inst|Add160~25 myArkanoidVHDL:inst|Add160~27 myArkanoidVHDL:inst|Add160~29 myArkanoidVHDL:inst|Add160~31 myArkanoidVHDL:inst|Add160~33 myArkanoidVHDL:inst|Add160~35 myArkanoidVHDL:inst|Add160~37 myArkanoidVHDL:inst|Add160~39 myArkanoidVHDL:inst|Add160~41 myArkanoidVHDL:inst|Add160~43 myArkanoidVHDL:inst|Add160~45 myArkanoidVHDL:inst|Add160~47 myArkanoidVHDL:inst|Add160~49 myArkanoidVHDL:inst|Add160~51 myArkanoidVHDL:inst|Add160~52 myArkanoidVHDL:inst|LessThan409~7 myArkanoidVHDL:inst|LessThan409~8 myArkanoidVHDL:inst|LessThan409~9 myArkanoidVHDL:inst|LessThan409~15 myArkanoidVHDL:inst|process_0~4536 myArkanoidVHDL:inst|process_0~4589 myArkanoidVHDL:inst|process_0~4590 myArkanoidVHDL:inst|Add163~1 myArkanoidVHDL:inst|Add163~3 myArkanoidVHDL:inst|Add163~5 myArkanoidVHDL:inst|Add163~7 myArkanoidVHDL:inst|Add163~9 myArkanoidVHDL:inst|Add163~11 myArkanoidVHDL:inst|Add163~13 myArkanoidVHDL:inst|Add163~15 myArkanoidVHDL:inst|Add163~17 myArkanoidVHDL:inst|Add163~19 myArkanoidVHDL:inst|Add163~21 myArkanoidVHDL:inst|Add163~23 myArkanoidVHDL:inst|Add163~25 myArkanoidVHDL:inst|Add163~27 myArkanoidVHDL:inst|Add163~29 myArkanoidVHDL:inst|Add163~31 myArkanoidVHDL:inst|Add163~32 myArkanoidVHDL:inst|Add168~29 myArkanoidVHDL:inst|Add168~31 myArkanoidVHDL:inst|Add168~33 myArkanoidVHDL:inst|Add168~35 myArkanoidVHDL:inst|Add168~37 myArkanoidVHDL:inst|Add168~39 myArkanoidVHDL:inst|Add168~41 myArkanoidVHDL:inst|Add168~43 myArkanoidVHDL:inst|Add168~45 myArkanoidVHDL:inst|Add168~47 myArkanoidVHDL:inst|Add168~49 myArkanoidVHDL:inst|Add168~51 myArkanoidVHDL:inst|Add168~52 myArkanoidVHDL:inst|process_0~4635 myArkanoidVHDL:inst|process_0~4641 myArkanoidVHDL:inst|process_0~4646 myArkanoidVHDL:inst|process_0~4649 myArkanoidVHDL:inst|process_0~4651 myArkanoidVHDL:inst|process_0~4652 myArkanoidVHDL:inst|Add169~1 myArkanoidVHDL:inst|Add169~3 myArkanoidVHDL:inst|Add169~5 myArkanoidVHDL:inst|Add169~7 myArkanoidVHDL:inst|Add169~9 myArkanoidVHDL:inst|Add169~11 myArkanoidVHDL:inst|Add169~13 myArkanoidVHDL:inst|Add169~15 myArkanoidVHDL:inst|Add169~17 myArkanoidVHDL:inst|Add169~19 myArkanoidVHDL:inst|Add169~21 myArkanoidVHDL:inst|Add169~23 myArkanoidVHDL:inst|Add169~25 myArkanoidVHDL:inst|Add169~27 myArkanoidVHDL:inst|Add169~29 myArkanoidVHDL:inst|Add169~31 myArkanoidVHDL:inst|Add169~32 myArkanoidVHDL:inst|Add174~29 myArkanoidVHDL:inst|Add174~31 myArkanoidVHDL:inst|Add174~33 myArkanoidVHDL:inst|Add174~35 myArkanoidVHDL:inst|Add174~37 myArkanoidVHDL:inst|Add174~39 myArkanoidVHDL:inst|Add174~41 myArkanoidVHDL:inst|Add174~43 myArkanoidVHDL:inst|Add174~45 myArkanoidVHDL:inst|Add174~47 myArkanoidVHDL:inst|Add174~48 myArkanoidVHDL:inst|process_0~4682 myArkanoidVHDL:inst|process_0~4683 myArkanoidVHDL:inst|process_0~4684 myArkanoidVHDL:inst|process_0~4688 myArkanoidVHDL:inst|process_0~4689 myArkanoidVHDL:inst|process_0~4713 myArkanoidVHDL:inst|process_0~4714 myArkanoidVHDL:inst|Add175~1 myArkanoidVHDL:inst|Add175~3 myArkanoidVHDL:inst|Add175~5 myArkanoidVHDL:inst|Add175~7 myArkanoidVHDL:inst|Add175~9 myArkanoidVHDL:inst|Add175~11 myArkanoidVHDL:inst|Add175~13 myArkanoidVHDL:inst|Add175~15 myArkanoidVHDL:inst|Add175~17 myArkanoidVHDL:inst|Add175~19 myArkanoidVHDL:inst|Add175~21 myArkanoidVHDL:inst|Add175~23 myArkanoidVHDL:inst|Add175~25 myArkanoidVHDL:inst|Add175~27 myArkanoidVHDL:inst|Add175~29 myArkanoidVHDL:inst|Add175~31 myArkanoidVHDL:inst|Add175~32 myArkanoidVHDL:inst|Add178~29 myArkanoidVHDL:inst|Add178~31 myArkanoidVHDL:inst|Add178~33 myArkanoidVHDL:inst|Add178~35 myArkanoidVHDL:inst|Add178~37 myArkanoidVHDL:inst|Add178~39 myArkanoidVHDL:inst|Add178~41 myArkanoidVHDL:inst|Add178~42 myArkanoidVHDL:inst|LessThan490~6 myArkanoidVHDL:inst|LessThan490~8 myArkanoidVHDL:inst|LessThan490~9 myArkanoidVHDL:inst|LessThan490~15 myArkanoidVHDL:inst|process_0~4724 myArkanoidVHDL:inst|process_0~4792 myArkanoidVHDL:inst|process_0~4793 myArkanoidVHDL:inst|Add181~1 myArkanoidVHDL:inst|Add181~3 myArkanoidVHDL:inst|Add181~5 myArkanoidVHDL:inst|Add181~7 myArkanoidVHDL:inst|Add181~9 myArkanoidVHDL:inst|Add181~11 myArkanoidVHDL:inst|Add181~13 myArkanoidVHDL:inst|Add181~15 myArkanoidVHDL:inst|Add181~17 myArkanoidVHDL:inst|Add181~19 myArkanoidVHDL:inst|Add181~21 myArkanoidVHDL:inst|Add181~23 myArkanoidVHDL:inst|Add181~25 myArkanoidVHDL:inst|Add181~27 myArkanoidVHDL:inst|Add181~29 myArkanoidVHDL:inst|Add181~31 myArkanoidVHDL:inst|Add181~32 myArkanoidVHDL:inst|Add186~29 myArkanoidVHDL:inst|Add186~31 myArkanoidVHDL:inst|Add186~33 myArkanoidVHDL:inst|Add186~35 myArkanoidVHDL:inst|Add186~37 myArkanoidVHDL:inst|Add186~39 myArkanoidVHDL:inst|Add186~41 myArkanoidVHDL:inst|Add186~43 myArkanoidVHDL:inst|Add186~45 myArkanoidVHDL:inst|Add186~47 myArkanoidVHDL:inst|Add186~49 myArkanoidVHDL:inst|Add186~51 myArkanoidVHDL:inst|Add186~53 myArkanoidVHDL:inst|Add186~55 myArkanoidVHDL:inst|Add186~57 myArkanoidVHDL:inst|Add186~58 myArkanoidVHDL:inst|process_0~4840 myArkanoidVHDL:inst|process_0~4848 myArkanoidVHDL:inst|process_0~4849 myArkanoidVHDL:inst|process_0~4850 myArkanoidVHDL:inst|process_0~4851 myArkanoidVHDL:inst|process_0~4853 myArkanoidVHDL:inst|process_0~4854 myArkanoidVHDL:inst|Add187~1 myArkanoidVHDL:inst|Add187~3 myArkanoidVHDL:inst|Add187~5 myArkanoidVHDL:inst|Add187~7 myArkanoidVHDL:inst|Add187~9 myArkanoidVHDL:inst|Add187~11 myArkanoidVHDL:inst|Add187~13 myArkanoidVHDL:inst|Add187~15 myArkanoidVHDL:inst|Add187~17 myArkanoidVHDL:inst|Add187~19 myArkanoidVHDL:inst|Add187~21 myArkanoidVHDL:inst|Add187~23 myArkanoidVHDL:inst|Add187~25 myArkanoidVHDL:inst|Add187~27 myArkanoidVHDL:inst|Add187~29 myArkanoidVHDL:inst|Add187~31 myArkanoidVHDL:inst|Add187~33 myArkanoidVHDL:inst|Add187~35 myArkanoidVHDL:inst|Add187~37 myArkanoidVHDL:inst|Add187~39 myArkanoidVHDL:inst|Add187~41 myArkanoidVHDL:inst|Add187~43 myArkanoidVHDL:inst|Add187~45 myArkanoidVHDL:inst|Add187~47 myArkanoidVHDL:inst|Add187~49 myArkanoidVHDL:inst|Add187~51 myArkanoidVHDL:inst|Add187~53 myArkanoidVHDL:inst|Add187~55 myArkanoidVHDL:inst|Add187~56 myArkanoidVHDL:inst|process_0~5406 myArkanoidVHDL:inst|process_0~5407 myArkanoidVHDL:inst|ballPositionV~1219 myArkanoidVHDL:inst|ballPositionV~1238 myArkanoidVHDL:inst|ballPositionV~974 myArkanoidVHDL:inst|process_0~5417 myArkanoidVHDL:inst|process_0~5422 myArkanoidVHDL:inst|process_0~5468 myArkanoidVHDL:inst|process_0~1359 myArkanoidVHDL:inst|Add191~1 myArkanoidVHDL:inst|Add191~3 myArkanoidVHDL:inst|Add191~5 myArkanoidVHDL:inst|Add191~7 myArkanoidVHDL:inst|Add191~9 myArkanoidVHDL:inst|Add191~11 myArkanoidVHDL:inst|Add191~13 myArkanoidVHDL:inst|Add191~15 myArkanoidVHDL:inst|Add191~17 myArkanoidVHDL:inst|Add191~19 myArkanoidVHDL:inst|Add191~21 myArkanoidVHDL:inst|Add191~23 myArkanoidVHDL:inst|Add191~25 myArkanoidVHDL:inst|Add191~27 myArkanoidVHDL:inst|Add191~29 myArkanoidVHDL:inst|Add191~31 myArkanoidVHDL:inst|Add191~33 myArkanoidVHDL:inst|Add191~35 myArkanoidVHDL:inst|Add191~37 myArkanoidVHDL:inst|Add191~39 myArkanoidVHDL:inst|Add191~41 myArkanoidVHDL:inst|Add191~43 myArkanoidVHDL:inst|Add191~45 myArkanoidVHDL:inst|Add191~47 myArkanoidVHDL:inst|Add191~49 myArkanoidVHDL:inst|Add191~51 myArkanoidVHDL:inst|Add191~52 myArkanoidVHDL:inst|Add192~51 myArkanoidVHDL:inst|Add192~52 myArkanoidVHDL:inst|Equal65~13 myArkanoidVHDL:inst|Equal65~14 myArkanoidVHDL:inst|process_0~1361 myArkanoidVHDL:inst|Add193~1 myArkanoidVHDL:inst|Add193~3 myArkanoidVHDL:inst|Add193~5 myArkanoidVHDL:inst|Add193~7 myArkanoidVHDL:inst|Add193~9 myArkanoidVHDL:inst|Add193~11 myArkanoidVHDL:inst|Add193~13 myArkanoidVHDL:inst|Add193~15 myArkanoidVHDL:inst|Add193~17 myArkanoidVHDL:inst|Add193~19 myArkanoidVHDL:inst|Add193~21 myArkanoidVHDL:inst|Add193~23 myArkanoidVHDL:inst|Add193~25 myArkanoidVHDL:inst|Add193~27 myArkanoidVHDL:inst|Add193~29 myArkanoidVHDL:inst|Add193~30 myArkanoidVHDL:inst|Add195~29 myArkanoidVHDL:inst|Add195~31 myArkanoidVHDL:inst|Add195~33 myArkanoidVHDL:inst|Add195~35 myArkanoidVHDL:inst|Add195~37 myArkanoidVHDL:inst|Add195~39 myArkanoidVHDL:inst|Add195~41 myArkanoidVHDL:inst|Add195~43 myArkanoidVHDL:inst|Add195~45 myArkanoidVHDL:inst|Add195~47 myArkanoidVHDL:inst|Add195~49 myArkanoidVHDL:inst|Add195~51 myArkanoidVHDL:inst|Add195~53 myArkanoidVHDL:inst|Add195~54 myArkanoidVHDL:inst|Equal66~11 myArkanoidVHDL:inst|Equal66~12 myArkanoidVHDL:inst|process_0~5472 myArkanoidVHDL:inst|Add196~1 myArkanoidVHDL:inst|Add196~3 myArkanoidVHDL:inst|Add196~5 myArkanoidVHDL:inst|Add196~7 myArkanoidVHDL:inst|Add196~8 myArkanoidVHDL:inst|Add198~7 myArkanoidVHDL:inst|Add198~9 myArkanoidVHDL:inst|Add198~11 myArkanoidVHDL:inst|Add198~13 myArkanoidVHDL:inst|Add198~15 myArkanoidVHDL:inst|Add198~17 myArkanoidVHDL:inst|Add198~19 myArkanoidVHDL:inst|Add198~21 myArkanoidVHDL:inst|Add198~23 myArkanoidVHDL:inst|Add198~25 myArkanoidVHDL:inst|Add198~27 myArkanoidVHDL:inst|Add198~29 myArkanoidVHDL:inst|Add198~31 myArkanoidVHDL:inst|Add198~33 myArkanoidVHDL:inst|Add198~35 myArkanoidVHDL:inst|Add198~37 myArkanoidVHDL:inst|Add198~39 myArkanoidVHDL:inst|Add198~41 myArkanoidVHDL:inst|Add198~43 myArkanoidVHDL:inst|Add198~45 myArkanoidVHDL:inst|Add198~47 myArkanoidVHDL:inst|Add198~49 myArkanoidVHDL:inst|Add198~51 myArkanoidVHDL:inst|Add198~52 myArkanoidVHDL:inst|Equal67~12 myArkanoidVHDL:inst|Equal67~13 myArkanoidVHDL:inst|process_0~5484 myArkanoidVHDL:inst|Add199~1 myArkanoidVHDL:inst|Add199~3 myArkanoidVHDL:inst|Add199~5 myArkanoidVHDL:inst|Add199~7 myArkanoidVHDL:inst|Add199~9 myArkanoidVHDL:inst|Add199~11 myArkanoidVHDL:inst|Add199~13 myArkanoidVHDL:inst|Add199~15 myArkanoidVHDL:inst|Add199~17 myArkanoidVHDL:inst|Add199~19 myArkanoidVHDL:inst|Add199~20 myArkanoidVHDL:inst|Add201~19 myArkanoidVHDL:inst|Add201~21 myArkanoidVHDL:inst|Add201~23 myArkanoidVHDL:inst|Add201~25 myArkanoidVHDL:inst|Add201~27 myArkanoidVHDL:inst|Add201~29 myArkanoidVHDL:inst|Add201~31 myArkanoidVHDL:inst|Add201~33 myArkanoidVHDL:inst|Add201~35 myArkanoidVHDL:inst|Add201~37 myArkanoidVHDL:inst|Add201~39 myArkanoidVHDL:inst|Add201~41 myArkanoidVHDL:inst|Add201~43 myArkanoidVHDL:inst|Add201~44 myArkanoidVHDL:inst|Equal68~8 myArkanoidVHDL:inst|Equal68~9 myArkanoidVHDL:inst|process_0~1367 myArkanoidVHDL:inst|Add202~1 myArkanoidVHDL:inst|Add202~3 myArkanoidVHDL:inst|Add202~5 myArkanoidVHDL:inst|Add202~7 myArkanoidVHDL:inst|Add202~9 myArkanoidVHDL:inst|Add202~11 myArkanoidVHDL:inst|Add202~13 myArkanoidVHDL:inst|Add202~15 myArkanoidVHDL:inst|Add202~17 myArkanoidVHDL:inst|Add202~19 myArkanoidVHDL:inst|Add202~21 myArkanoidVHDL:inst|Add202~23 myArkanoidVHDL:inst|Add202~25 myArkanoidVHDL:inst|Add202~27 myArkanoidVHDL:inst|Add202~29 myArkanoidVHDL:inst|Add202~31 myArkanoidVHDL:inst|Add202~33 myArkanoidVHDL:inst|Add202~35 myArkanoidVHDL:inst|Add202~37 myArkanoidVHDL:inst|Add202~39 myArkanoidVHDL:inst|Add202~41 myArkanoidVHDL:inst|Add202~43 myArkanoidVHDL:inst|Add202~45 myArkanoidVHDL:inst|Add202~47 myArkanoidVHDL:inst|Add202~49 myArkanoidVHDL:inst|Add202~51 myArkanoidVHDL:inst|Add202~53 myArkanoidVHDL:inst|Add202~54 myArkanoidVHDL:inst|Add204~53 myArkanoidVHDL:inst|Add204~55 myArkanoidVHDL:inst|Add204~57 myArkanoidVHDL:inst|Add204~59 myArkanoidVHDL:inst|Add204~60 myArkanoidVHDL:inst|Equal69~2 myArkanoidVHDL:inst|Equal69~13 myArkanoidVHDL:inst|process_0~1369 myArkanoidVHDL:inst|Add205~1 myArkanoidVHDL:inst|Add205~3 myArkanoidVHDL:inst|Add205~5 myArkanoidVHDL:inst|Add205~7 myArkanoidVHDL:inst|Add205~9 myArkanoidVHDL:inst|Add205~11 myArkanoidVHDL:inst|Add205~13 myArkanoidVHDL:inst|Add205~15 myArkanoidVHDL:inst|Add205~17 myArkanoidVHDL:inst|Add205~19 myArkanoidVHDL:inst|Add205~21 myArkanoidVHDL:inst|Add205~23 myArkanoidVHDL:inst|Add205~25 myArkanoidVHDL:inst|Add205~27 myArkanoidVHDL:inst|Add205~29 myArkanoidVHDL:inst|Add205~31 myArkanoidVHDL:inst|Add205~33 myArkanoidVHDL:inst|Add205~35 myArkanoidVHDL:inst|Add205~37 myArkanoidVHDL:inst|Add205~39 myArkanoidVHDL:inst|Add205~41 myArkanoidVHDL:inst|Add205~42 myArkanoidVHDL:inst|Add207~41 myArkanoidVHDL:inst|Add207~43 myArkanoidVHDL:inst|Add207~45 myArkanoidVHDL:inst|Add207~47 myArkanoidVHDL:inst|Add207~49 myArkanoidVHDL:inst|Add207~51 myArkanoidVHDL:inst|Add207~52 myArkanoidVHDL:inst|Equal70~12 myArkanoidVHDL:inst|Equal70~13 myArkanoidVHDL:inst|process_0~5503 myArkanoidVHDL:inst|Add208~1 myArkanoidVHDL:inst|Add208~3 myArkanoidVHDL:inst|Add208~5 myArkanoidVHDL:inst|Add208~7 myArkanoidVHDL:inst|Add208~9 myArkanoidVHDL:inst|Add208~11 myArkanoidVHDL:inst|Add208~13 myArkanoidVHDL:inst|Add208~15 myArkanoidVHDL:inst|Add208~17 myArkanoidVHDL:inst|Add208~19 myArkanoidVHDL:inst|Add208~21 myArkanoidVHDL:inst|Add208~23 myArkanoidVHDL:inst|Add208~25 myArkanoidVHDL:inst|Add208~27 myArkanoidVHDL:inst|Add208~29 myArkanoidVHDL:inst|Add208~31 myArkanoidVHDL:inst|Add208~33 myArkanoidVHDL:inst|Add208~35 myArkanoidVHDL:inst|Add208~37 myArkanoidVHDL:inst|Add208~39 myArkanoidVHDL:inst|Add208~41 myArkanoidVHDL:inst|Add208~43 myArkanoidVHDL:inst|Add208~45 myArkanoidVHDL:inst|Add208~47 myArkanoidVHDL:inst|Add208~49 myArkanoidVHDL:inst|Add208~51 myArkanoidVHDL:inst|Add208~52 myArkanoidVHDL:inst|Add210~51 myArkanoidVHDL:inst|Add210~53 myArkanoidVHDL:inst|Add210~54 myArkanoidVHDL:inst|Equal71~10 myArkanoidVHDL:inst|Equal71~11 myArkanoidVHDL:inst|process_0~5506 myArkanoidVHDL:inst|Add211~1 myArkanoidVHDL:inst|Add211~3 myArkanoidVHDL:inst|Add211~5 myArkanoidVHDL:inst|Add211~7 myArkanoidVHDL:inst|Add211~8 myArkanoidVHDL:inst|Add213~7 myArkanoidVHDL:inst|Add213~9 myArkanoidVHDL:inst|Add213~11 myArkanoidVHDL:inst|Add213~13 myArkanoidVHDL:inst|Add213~15 myArkanoidVHDL:inst|Add213~17 myArkanoidVHDL:inst|Add213~19 myArkanoidVHDL:inst|Add213~21 myArkanoidVHDL:inst|Add213~23 myArkanoidVHDL:inst|Add213~25 myArkanoidVHDL:inst|Add213~27 myArkanoidVHDL:inst|Add213~29 myArkanoidVHDL:inst|Add213~31 myArkanoidVHDL:inst|Add213~33 myArkanoidVHDL:inst|Add213~35 myArkanoidVHDL:inst|Add213~37 myArkanoidVHDL:inst|Add213~39 myArkanoidVHDL:inst|Add213~41 myArkanoidVHDL:inst|Add213~43 myArkanoidVHDL:inst|Add213~45 myArkanoidVHDL:inst|Add213~47 myArkanoidVHDL:inst|Add213~49 myArkanoidVHDL:inst|Add213~51 myArkanoidVHDL:inst|Add213~53 myArkanoidVHDL:inst|Add213~55 myArkanoidVHDL:inst|Add213~57 myArkanoidVHDL:inst|Add213~59 myArkanoidVHDL:inst|Add213~60 myArkanoidVHDL:inst|Equal72~5 myArkanoidVHDL:inst|Equal72~15 myArkanoidVHDL:inst|process_0~5510 myArkanoidVHDL:inst|Add214~1 myArkanoidVHDL:inst|Add214~3 myArkanoidVHDL:inst|Add214~5 myArkanoidVHDL:inst|Add214~7 myArkanoidVHDL:inst|Add214~8 myArkanoidVHDL:inst|Add216~7 myArkanoidVHDL:inst|Add216~9 myArkanoidVHDL:inst|Add216~11 myArkanoidVHDL:inst|Add216~13 myArkanoidVHDL:inst|Add216~15 myArkanoidVHDL:inst|Add216~17 myArkanoidVHDL:inst|Add216~19 myArkanoidVHDL:inst|Add216~21 myArkanoidVHDL:inst|Add216~23 myArkanoidVHDL:inst|Add216~25 myArkanoidVHDL:inst|Add216~27 myArkanoidVHDL:inst|Add216~29 myArkanoidVHDL:inst|Add216~31 myArkanoidVHDL:inst|Add216~33 myArkanoidVHDL:inst|Add216~35 myArkanoidVHDL:inst|Add216~37 myArkanoidVHDL:inst|Add216~39 myArkanoidVHDL:inst|Add216~41 myArkanoidVHDL:inst|Add216~43 myArkanoidVHDL:inst|Add216~45 myArkanoidVHDL:inst|Add216~47 myArkanoidVHDL:inst|Add216~49 myArkanoidVHDL:inst|Add216~51 myArkanoidVHDL:inst|Add216~53 myArkanoidVHDL:inst|Add216~55 myArkanoidVHDL:inst|Add216~57 myArkanoidVHDL:inst|Add216~59 myArkanoidVHDL:inst|Add216~60 myArkanoidVHDL:inst|Equal73~2 myArkanoidVHDL:inst|Equal73~13 myArkanoidVHDL:inst|process_0~5993 myArkanoidVHDL:inst|Add217~1 myArkanoidVHDL:inst|Add217~3 myArkanoidVHDL:inst|Add217~5 myArkanoidVHDL:inst|Add217~7 myArkanoidVHDL:inst|Add217~9 myArkanoidVHDL:inst|Add217~11 myArkanoidVHDL:inst|Add217~13 myArkanoidVHDL:inst|Add217~15 myArkanoidVHDL:inst|Add217~17 myArkanoidVHDL:inst|Add217~19 myArkanoidVHDL:inst|Add217~20 myArkanoidVHDL:inst|Add219~19 myArkanoidVHDL:inst|Add219~21 myArkanoidVHDL:inst|Add219~23 myArkanoidVHDL:inst|Add219~25 myArkanoidVHDL:inst|Add219~27 myArkanoidVHDL:inst|Add219~29 myArkanoidVHDL:inst|Add219~31 myArkanoidVHDL:inst|Add219~33 myArkanoidVHDL:inst|Add219~35 myArkanoidVHDL:inst|Add219~37 myArkanoidVHDL:inst|Add219~39 myArkanoidVHDL:inst|Add219~41 myArkanoidVHDL:inst|Add219~43 myArkanoidVHDL:inst|Add219~45 myArkanoidVHDL:inst|Add219~46 myArkanoidVHDL:inst|Equal74~8 myArkanoidVHDL:inst|Equal74~9 myArkanoidVHDL:inst|Equal74~12 myArkanoidVHDL:inst|process_0~1379 myArkanoidVHDL:inst|Add220~1 myArkanoidVHDL:inst|Add220~3 myArkanoidVHDL:inst|Add220~5 myArkanoidVHDL:inst|Add220~7 myArkanoidVHDL:inst|Add220~9 myArkanoidVHDL:inst|Add220~11 myArkanoidVHDL:inst|Add220~13 myArkanoidVHDL:inst|Add220~15 myArkanoidVHDL:inst|Add220~17 myArkanoidVHDL:inst|Add220~19 myArkanoidVHDL:inst|Add220~20 myArkanoidVHDL:inst|Add222~21 myArkanoidVHDL:inst|Add222~23 myArkanoidVHDL:inst|Add222~25 myArkanoidVHDL:inst|Add222~27 myArkanoidVHDL:inst|Add222~29 myArkanoidVHDL:inst|Add222~31 myArkanoidVHDL:inst|Add222~33 myArkanoidVHDL:inst|Add222~35 myArkanoidVHDL:inst|Add222~37 myArkanoidVHDL:inst|Add222~39 myArkanoidVHDL:inst|Add222~41 myArkanoidVHDL:inst|Add222~43 myArkanoidVHDL:inst|Add222~45 myArkanoidVHDL:inst|Add222~47 myArkanoidVHDL:inst|Add222~49 myArkanoidVHDL:inst|Add222~51 myArkanoidVHDL:inst|Add222~53 myArkanoidVHDL:inst|Add222~55 myArkanoidVHDL:inst|Add222~57 myArkanoidVHDL:inst|Add222~58 myArkanoidVHDL:inst|process_0~6025 myArkanoidVHDL:inst|process_0~6026 myArkanoidVHDL:inst|process_0~6053 myArkanoidVHDL:inst|process_0~6060 myArkanoidVHDL:inst|process_0~6063 myArkanoidVHDL:inst|Add223~127 myArkanoidVHDL:inst|Add223~129 myArkanoidVHDL:inst|Add223~131 myArkanoidVHDL:inst|Add223~133 myArkanoidVHDL:inst|Add223~135 myArkanoidVHDL:inst|Add223~137 myArkanoidVHDL:inst|Add223~139 myArkanoidVHDL:inst|Add223~141 myArkanoidVHDL:inst|Add223~143 myArkanoidVHDL:inst|Add223~144 myArkanoidVHDL:inst|ballPositionH~1140 myArkanoidVHDL:inst|ballPositionH~1141 myArkanoidVHDL:inst|Add295~17 myArkanoidVHDL:inst|Add295~18 myArkanoidVHDL:inst|Equal130~0 myArkanoidVHDL:inst|Equal130~4 myArkanoidVHDL:inst|Equal130~6 myArkanoidVHDL:inst|process_0~1510 myArkanoidVHDL:inst|process_0~6182 myArkanoidVHDL:inst|red0_signal~1231 myArkanoidVHDL:inst|red1_signal~1130 myArkanoidVHDL:inst|red3_signal~1004 myArkanoidVHDL:inst|green3_signal~1203 myArkanoidVHDL:inst|green3_signal~1210 myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "300.104 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|ballPositionV~1181 {} myArkanoidVHDL:inst|Add114~9 {} myArkanoidVHDL:inst|Add114~11 {} myArkanoidVHDL:inst|Add114~13 {} myArkanoidVHDL:inst|Add114~15 {} myArkanoidVHDL:inst|Add114~17 {} myArkanoidVHDL:inst|Add114~19 {} myArkanoidVHDL:inst|Add114~21 {} myArkanoidVHDL:inst|Add114~23 {} myArkanoidVHDL:inst|Add114~25 {} myArkanoidVHDL:inst|Add114~27 {} myArkanoidVHDL:inst|Add114~29 {} myArkanoidVHDL:inst|Add114~31 {} myArkanoidVHDL:inst|Add114~33 {} myArkanoidVHDL:inst|Add114~35 {} myArkanoidVHDL:inst|Add114~37 {} myArkanoidVHDL:inst|Add114~39 {} myArkanoidVHDL:inst|Add114~41 {} myArkanoidVHDL:inst|Add114~42 {} myArkanoidVHDL:inst|ballPositionV~1266 {} myArkanoidVHDL:inst|Add117~43 {} myArkanoidVHDL:inst|Add117~45 {} myArkanoidVHDL:inst|Add117~46 {} myArkanoidVHDL:inst|LessThan241~3 {} myArkanoidVHDL:inst|LessThan241~4 {} myArkanoidVHDL:inst|process_0~3891 {} myArkanoidVHDL:inst|process_0~3893 {} myArkanoidVHDL:inst|process_0~3900 {} myArkanoidVHDL:inst|process_0~3903 {} myArkanoidVHDL:inst|process_0~3919 {} myArkanoidVHDL:inst|process_0~3920 {} myArkanoidVHDL:inst|Add127~1 {} myArkanoidVHDL:inst|Add127~2 {} myArkanoidVHDL:inst|Add131~3 {} myArkanoidVHDL:inst|Add131~4 {} myArkanoidVHDL:inst|process_0~3962 {} myArkanoidVHDL:inst|process_0~3964 {} myArkanoidVHDL:inst|process_0~3966 {} myArkanoidVHDL:inst|process_0~3967 {} myArkanoidVHDL:inst|process_0~3968 {} myArkanoidVHDL:inst|process_0~3973 {} myArkanoidVHDL:inst|process_0~3980 {} myArkanoidVHDL:inst|process_0~3982 {} myArkanoidVHDL:inst|process_0~3983 {} myArkanoidVHDL:inst|process_0~6235 {} myArkanoidVHDL:inst|Add133~1 {} myArkanoidVHDL:inst|Add133~3 {} myArkanoidVHDL:inst|Add133~5 {} myArkanoidVHDL:inst|Add133~7 {} myArkanoidVHDL:inst|Add133~9 {} myArkanoidVHDL:inst|Add133~11 {} myArkanoidVHDL:inst|Add133~13 {} myArkanoidVHDL:inst|Add133~15 {} myArkanoidVHDL:inst|Add133~17 {} myArkanoidVHDL:inst|Add133~19 {} myArkanoidVHDL:inst|Add133~21 {} myArkanoidVHDL:inst|Add133~23 {} myArkanoidVHDL:inst|Add133~25 {} myArkanoidVHDL:inst|Add133~27 {} myArkanoidVHDL:inst|Add133~29 {} myArkanoidVHDL:inst|Add133~31 {} myArkanoidVHDL:inst|Add133~32 {} myArkanoidVHDL:inst|Add136~29 {} myArkanoidVHDL:inst|Add136~31 {} myArkanoidVHDL:inst|Add136~33 {} myArkanoidVHDL:inst|Add136~35 {} myArkanoidVHDL:inst|Add136~37 {} myArkanoidVHDL:inst|Add136~39 {} myArkanoidVHDL:inst|Add136~40 {} myArkanoidVHDL:inst|LessThan301~7 {} myArkanoidVHDL:inst|LessThan301~9 {} myArkanoidVHDL:inst|LessThan301~10 {} myArkanoidVHDL:inst|process_0~3988 {} myArkanoidVHDL:inst|process_0~3989 {} myArkanoidVHDL:inst|process_0~4021 {} myArkanoidVHDL:inst|process_0~4044 {} myArkanoidVHDL:inst|process_0~4045 {} myArkanoidVHDL:inst|Add139~1 {} myArkanoidVHDL:inst|Add139~3 {} myArkanoidVHDL:inst|Add139~5 {} myArkanoidVHDL:inst|Add139~7 {} myArkanoidVHDL:inst|Add139~9 {} myArkanoidVHDL:inst|Add139~11 {} myArkanoidVHDL:inst|Add139~13 {} myArkanoidVHDL:inst|Add139~15 {} myArkanoidVHDL:inst|Add139~17 {} myArkanoidVHDL:inst|Add139~19 {} myArkanoidVHDL:inst|Add139~20 {} myArkanoidVHDL:inst|Add143~21 {} myArkanoidVHDL:inst|Add143~23 {} myArkanoidVHDL:inst|Add143~25 {} myArkanoidVHDL:inst|Add143~27 {} myArkanoidVHDL:inst|Add143~29 {} myArkanoidVHDL:inst|Add143~31 {} myArkanoidVHDL:inst|Add143~33 {} myArkanoidVHDL:inst|Add143~35 {} myArkanoidVHDL:inst|Add143~37 {} myArkanoidVHDL:inst|Add143~39 {} myArkanoidVHDL:inst|Add143~40 {} myArkanoidVHDL:inst|process_0~4097 {} myArkanoidVHDL:inst|process_0~4098 {} myArkanoidVHDL:inst|process_0~4103 {} myArkanoidVHDL:inst|process_0~4105 {} myArkanoidVHDL:inst|process_0~4110 {} myArkanoidVHDL:inst|process_0~4111 {} myArkanoidVHDL:inst|process_0~4396 {} myArkanoidVHDL:inst|Add145~1 {} myArkanoidVHDL:inst|Add145~3 {} myArkanoidVHDL:inst|Add145~5 {} myArkanoidVHDL:inst|Add145~7 {} myArkanoidVHDL:inst|Add145~9 {} myArkanoidVHDL:inst|Add145~11 {} myArkanoidVHDL:inst|Add145~13 {} myArkanoidVHDL:inst|Add145~15 {} myArkanoidVHDL:inst|Add145~16 {} myArkanoidVHDL:inst|Add147~17 {} myArkanoidVHDL:inst|Add147~19 {} myArkanoidVHDL:inst|Add147~21 {} myArkanoidVHDL:inst|Add147~23 {} myArkanoidVHDL:inst|Add147~24 {} myArkanoidVHDL:inst|LessThan349~1 {} myArkanoidVHDL:inst|LessThan349~2 {} myArkanoidVHDL:inst|LessThan349~5 {} myArkanoidVHDL:inst|process_0~6428 {} myArkanoidVHDL:inst|process_0~6429 {} myArkanoidVHDL:inst|process_0~4398 {} myArkanoidVHDL:inst|process_0~4399 {} myArkanoidVHDL:inst|process_0~4400 {} myArkanoidVHDL:inst|process_0~4417 {} myArkanoidVHDL:inst|process_0~4457 {} myArkanoidVHDL:inst|process_0~4458 {} myArkanoidVHDL:inst|Add151~1 {} myArkanoidVHDL:inst|Add151~3 {} myArkanoidVHDL:inst|Add151~5 {} myArkanoidVHDL:inst|Add151~7 {} myArkanoidVHDL:inst|Add151~9 {} myArkanoidVHDL:inst|Add151~11 {} myArkanoidVHDL:inst|Add151~13 {} myArkanoidVHDL:inst|Add151~15 {} myArkanoidVHDL:inst|Add151~17 {} myArkanoidVHDL:inst|Add151~19 {} myArkanoidVHDL:inst|Add151~21 {} myArkanoidVHDL:inst|Add151~23 {} myArkanoidVHDL:inst|Add151~25 {} myArkanoidVHDL:inst|Add151~27 {} myArkanoidVHDL:inst|Add151~29 {} myArkanoidVHDL:inst|Add151~31 {} myArkanoidVHDL:inst|Add151~33 {} myArkanoidVHDL:inst|Add151~35 {} myArkanoidVHDL:inst|Add151~37 {} myArkanoidVHDL:inst|Add151~39 {} myArkanoidVHDL:inst|Add151~41 {} myArkanoidVHDL:inst|Add151~43 {} myArkanoidVHDL:inst|Add151~45 {} myArkanoidVHDL:inst|Add151~47 {} myArkanoidVHDL:inst|Add151~48 {} myArkanoidVHDL:inst|Add156~45 {} myArkanoidVHDL:inst|Add156~47 {} myArkanoidVHDL:inst|Add156~49 {} myArkanoidVHDL:inst|Add156~51 {} myArkanoidVHDL:inst|Add156~52 {} myArkanoidVHDL:inst|process_0~4494 {} myArkanoidVHDL:inst|process_0~4500 {} myArkanoidVHDL:inst|process_0~4508 {} myArkanoidVHDL:inst|process_0~4509 {} myArkanoidVHDL:inst|process_0~4528 {} myArkanoidVHDL:inst|process_0~4529 {} myArkanoidVHDL:inst|Add157~1 {} myArkanoidVHDL:inst|Add157~3 {} myArkanoidVHDL:inst|Add157~5 {} myArkanoidVHDL:inst|Add157~7 {} myArkanoidVHDL:inst|Add157~9 {} myArkanoidVHDL:inst|Add157~11 {} myArkanoidVHDL:inst|Add157~13 {} myArkanoidVHDL:inst|Add157~15 {} myArkanoidVHDL:inst|Add157~16 {} myArkanoidVHDL:inst|Add160~13 {} myArkanoidVHDL:inst|Add160~15 {} myArkanoidVHDL:inst|Add160~17 {} myArkanoidVHDL:inst|Add160~19 {} myArkanoidVHDL:inst|Add160~21 {} myArkanoidVHDL:inst|Add160~23 {} myArkanoidVHDL:inst|Add160~25 {} myArkanoidVHDL:inst|Add160~27 {} myArkanoidVHDL:inst|Add160~29 {} myArkanoidVHDL:inst|Add160~31 {} myArkanoidVHDL:inst|Add160~33 {} myArkanoidVHDL:inst|Add160~35 {} myArkanoidVHDL:inst|Add160~37 {} myArkanoidVHDL:inst|Add160~39 {} myArkanoidVHDL:inst|Add160~41 {} myArkanoidVHDL:inst|Add160~43 {} myArkanoidVHDL:inst|Add160~45 {} myArkanoidVHDL:inst|Add160~47 {} myArkanoidVHDL:inst|Add160~49 {} myArkanoidVHDL:inst|Add160~51 {} myArkanoidVHDL:inst|Add160~52 {} myArkanoidVHDL:inst|LessThan409~7 {} myArkanoidVHDL:inst|LessThan409~8 {} myArkanoidVHDL:inst|LessThan409~9 {} myArkanoidVHDL:inst|LessThan409~15 {} myArkanoidVHDL:inst|process_0~4536 {} myArkanoidVHDL:inst|process_0~4589 {} myArkanoidVHDL:inst|process_0~4590 {} myArkanoidVHDL:inst|Add163~1 {} myArkanoidVHDL:inst|Add163~3 {} myArkanoidVHDL:inst|Add163~5 {} myArkanoidVHDL:inst|Add163~7 {} myArkanoidVHDL:inst|Add163~9 {} myArkanoidVHDL:inst|Add163~11 {} myArkanoidVHDL:inst|Add163~13 {} myArkanoidVHDL:inst|Add163~15 {} myArkanoidVHDL:inst|Add163~17 {} myArkanoidVHDL:inst|Add163~19 {} myArkanoidVHDL:inst|Add163~21 {} myArkanoidVHDL:inst|Add163~23 {} myArkanoidVHDL:inst|Add163~25 {} myArkanoidVHDL:inst|Add163~27 {} myArkanoidVHDL:inst|Add163~29 {} myArkanoidVHDL:inst|Add163~31 {} myArkanoidVHDL:inst|Add163~32 {} myArkanoidVHDL:inst|Add168~29 {} myArkanoidVHDL:inst|Add168~31 {} myArkanoidVHDL:inst|Add168~33 {} myArkanoidVHDL:inst|Add168~35 {} myArkanoidVHDL:inst|Add168~37 {} myArkanoidVHDL:inst|Add168~39 {} myArkanoidVHDL:inst|Add168~41 {} myArkanoidVHDL:inst|Add168~43 {} myArkanoidVHDL:inst|Add168~45 {} myArkanoidVHDL:inst|Add168~47 {} myArkanoidVHDL:inst|Add168~49 {} myArkanoidVHDL:inst|Add168~51 {} myArkanoidVHDL:inst|Add168~52 {} myArkanoidVHDL:inst|process_0~4635 {} myArkanoidVHDL:inst|process_0~4641 {} myArkanoidVHDL:inst|process_0~4646 {} myArkanoidVHDL:inst|process_0~4649 {} myArkanoidVHDL:inst|process_0~4651 {} myArkanoidVHDL:inst|process_0~4652 {} myArkanoidVHDL:inst|Add169~1 {} myArkanoidVHDL:inst|Add169~3 {} myArkanoidVHDL:inst|Add169~5 {} myArkanoidVHDL:inst|Add169~7 {} myArkanoidVHDL:inst|Add169~9 {} myArkanoidVHDL:inst|Add169~11 {} myArkanoidVHDL:inst|Add169~13 {} myArkanoidVHDL:inst|Add169~15 {} myArkanoidVHDL:inst|Add169~17 {} myArkanoidVHDL:inst|Add169~19 {} myArkanoidVHDL:inst|Add169~21 {} myArkanoidVHDL:inst|Add169~23 {} myArkanoidVHDL:inst|Add169~25 {} myArkanoidVHDL:inst|Add169~27 {} myArkanoidVHDL:inst|Add169~29 {} myArkanoidVHDL:inst|Add169~31 {} myArkanoidVHDL:inst|Add169~32 {} myArkanoidVHDL:inst|Add174~29 {} myArkanoidVHDL:inst|Add174~31 {} myArkanoidVHDL:inst|Add174~33 {} myArkanoidVHDL:inst|Add174~35 {} myArkanoidVHDL:inst|Add174~37 {} myArkanoidVHDL:inst|Add174~39 {} myArkanoidVHDL:inst|Add174~41 {} myArkanoidVHDL:inst|Add174~43 {} myArkanoidVHDL:inst|Add174~45 {} myArkanoidVHDL:inst|Add174~47 {} myArkanoidVHDL:inst|Add174~48 {} myArkanoidVHDL:inst|process_0~4682 {} myArkanoidVHDL:inst|process_0~4683 {} myArkanoidVHDL:inst|process_0~4684 {} myArkanoidVHDL:inst|process_0~4688 {} myArkanoidVHDL:inst|process_0~4689 {} myArkanoidVHDL:inst|process_0~4713 {} myArkanoidVHDL:inst|process_0~4714 {} myArkanoidVHDL:inst|Add175~1 {} myArkanoidVHDL:inst|Add175~3 {} myArkanoidVHDL:inst|Add175~5 {} myArkanoidVHDL:inst|Add175~7 {} myArkanoidVHDL:inst|Add175~9 {} myArkanoidVHDL:inst|Add175~11 {} myArkanoidVHDL:inst|Add175~13 {} myArkanoidVHDL:inst|Add175~15 {} myArkanoidVHDL:inst|Add175~17 {} myArkanoidVHDL:inst|Add175~19 {} myArkanoidVHDL:inst|Add175~21 {} myArkanoidVHDL:inst|Add175~23 {} myArkanoidVHDL:inst|Add175~25 {} myArkanoidVHDL:inst|Add175~27 {} myArkanoidVHDL:inst|Add175~29 {} myArkanoidVHDL:inst|Add175~31 {} myArkanoidVHDL:inst|Add175~32 {} myArkanoidVHDL:inst|Add178~29 {} myArkanoidVHDL:inst|Add178~31 {} myArkanoidVHDL:inst|Add178~33 {} myArkanoidVHDL:inst|Add178~35 {} myArkanoidVHDL:inst|Add178~37 {} myArkanoidVHDL:inst|Add178~39 {} myArkanoidVHDL:inst|Add178~41 {} myArkanoidVHDL:inst|Add178~42 {} myArkanoidVHDL:inst|LessThan490~6 {} myArkanoidVHDL:inst|LessThan490~8 {} myArkanoidVHDL:inst|LessThan490~9 {} myArkanoidVHDL:inst|LessThan490~15 {} myArkanoidVHDL:inst|process_0~4724 {} myArkanoidVHDL:inst|process_0~4792 {} myArkanoidVHDL:inst|process_0~4793 {} myArkanoidVHDL:inst|Add181~1 {} myArkanoidVHDL:inst|Add181~3 {} myArkanoidVHDL:inst|Add181~5 {} myArkanoidVHDL:inst|Add181~7 {} myArkanoidVHDL:inst|Add181~9 {} myArkanoidVHDL:inst|Add181~11 {} myArkanoidVHDL:inst|Add181~13 {} myArkanoidVHDL:inst|Add181~15 {} myArkanoidVHDL:inst|Add181~17 {} myArkanoidVHDL:inst|Add181~19 {} myArkanoidVHDL:inst|Add181~21 {} myArkanoidVHDL:inst|Add181~23 {} myArkanoidVHDL:inst|Add181~25 {} myArkanoidVHDL:inst|Add181~27 {} myArkanoidVHDL:inst|Add181~29 {} myArkanoidVHDL:inst|Add181~31 {} myArkanoidVHDL:inst|Add181~32 {} myArkanoidVHDL:inst|Add186~29 {} myArkanoidVHDL:inst|Add186~31 {} myArkanoidVHDL:inst|Add186~33 {} myArkanoidVHDL:inst|Add186~35 {} myArkanoidVHDL:inst|Add186~37 {} myArkanoidVHDL:inst|Add186~39 {} myArkanoidVHDL:inst|Add186~41 {} myArkanoidVHDL:inst|Add186~43 {} myArkanoidVHDL:inst|Add186~45 {} myArkanoidVHDL:inst|Add186~47 {} myArkanoidVHDL:inst|Add186~49 {} myArkanoidVHDL:inst|Add186~51 {} myArkanoidVHDL:inst|Add186~53 {} myArkanoidVHDL:inst|Add186~55 {} myArkanoidVHDL:inst|Add186~57 {} myArkanoidVHDL:inst|Add186~58 {} myArkanoidVHDL:inst|process_0~4840 {} myArkanoidVHDL:inst|process_0~4848 {} myArkanoidVHDL:inst|process_0~4849 {} myArkanoidVHDL:inst|process_0~4850 {} myArkanoidVHDL:inst|process_0~4851 {} myArkanoidVHDL:inst|process_0~4853 {} myArkanoidVHDL:inst|process_0~4854 {} myArkanoidVHDL:inst|Add187~1 {} myArkanoidVHDL:inst|Add187~3 {} myArkanoidVHDL:inst|Add187~5 {} myArkanoidVHDL:inst|Add187~7 {} myArkanoidVHDL:inst|Add187~9 {} myArkanoidVHDL:inst|Add187~11 {} myArkanoidVHDL:inst|Add187~13 {} myArkanoidVHDL:inst|Add187~15 {} myArkanoidVHDL:inst|Add187~17 {} myArkanoidVHDL:inst|Add187~19 {} myArkanoidVHDL:inst|Add187~21 {} myArkanoidVHDL:inst|Add187~23 {} myArkanoidVHDL:inst|Add187~25 {} myArkanoidVHDL:inst|Add187~27 {} myArkanoidVHDL:inst|Add187~29 {} myArkanoidVHDL:inst|Add187~31 {} myArkanoidVHDL:inst|Add187~33 {} myArkanoidVHDL:inst|Add187~35 {} myArkanoidVHDL:inst|Add187~37 {} myArkanoidVHDL:inst|Add187~39 {} myArkanoidVHDL:inst|Add187~41 {} myArkanoidVHDL:inst|Add187~43 {} myArkanoidVHDL:inst|Add187~45 {} myArkanoidVHDL:inst|Add187~47 {} myArkanoidVHDL:inst|Add187~49 {} myArkanoidVHDL:inst|Add187~51 {} myArkanoidVHDL:inst|Add187~53 {} myArkanoidVHDL:inst|Add187~55 {} myArkanoidVHDL:inst|Add187~56 {} myArkanoidVHDL:inst|process_0~5406 {} myArkanoidVHDL:inst|process_0~5407 {} myArkanoidVHDL:inst|ballPositionV~1219 {} myArkanoidVHDL:inst|ballPositionV~1238 {} myArkanoidVHDL:inst|ballPositionV~974 {} myArkanoidVHDL:inst|process_0~5417 {} myArkanoidVHDL:inst|process_0~5422 {} myArkanoidVHDL:inst|process_0~5468 {} myArkanoidVHDL:inst|process_0~1359 {} myArkanoidVHDL:inst|Add191~1 {} myArkanoidVHDL:inst|Add191~3 {} myArkanoidVHDL:inst|Add191~5 {} myArkanoidVHDL:inst|Add191~7 {} myArkanoidVHDL:inst|Add191~9 {} myArkanoidVHDL:inst|Add191~11 {} myArkanoidVHDL:inst|Add191~13 {} myArkanoidVHDL:inst|Add191~15 {} myArkanoidVHDL:inst|Add191~17 {} myArkanoidVHDL:inst|Add191~19 {} myArkanoidVHDL:inst|Add191~21 {} myArkanoidVHDL:inst|Add191~23 {} myArkanoidVHDL:inst|Add191~25 {} myArkanoidVHDL:inst|Add191~27 {} myArkanoidVHDL:inst|Add191~29 {} myArkanoidVHDL:inst|Add191~31 {} myArkanoidVHDL:inst|Add191~33 {} myArkanoidVHDL:inst|Add191~35 {} myArkanoidVHDL:inst|Add191~37 {} myArkanoidVHDL:inst|Add191~39 {} myArkanoidVHDL:inst|Add191~41 {} myArkanoidVHDL:inst|Add191~43 {} myArkanoidVHDL:inst|Add191~45 {} myArkanoidVHDL:inst|Add191~47 {} myArkanoidVHDL:inst|Add191~49 {} myArkanoidVHDL:inst|Add191~51 {} myArkanoidVHDL:inst|Add191~52 {} myArkanoidVHDL:inst|Add192~51 {} myArkanoidVHDL:inst|Add192~52 {} myArkanoidVHDL:inst|Equal65~13 {} myArkanoidVHDL:inst|Equal65~14 {} myArkanoidVHDL:inst|process_0~1361 {} myArkanoidVHDL:inst|Add193~1 {} myArkanoidVHDL:inst|Add193~3 {} myArkanoidVHDL:inst|Add193~5 {} myArkanoidVHDL:inst|Add193~7 {} myArkanoidVHDL:inst|Add193~9 {} myArkanoidVHDL:inst|Add193~11 {} myArkanoidVHDL:inst|Add193~13 {} myArkanoidVHDL:inst|Add193~15 {} myArkanoidVHDL:inst|Add193~17 {} myArkanoidVHDL:inst|Add193~19 {} myArkanoidVHDL:inst|Add193~21 {} myArkanoidVHDL:inst|Add193~23 {} myArkanoidVHDL:inst|Add193~25 {} myArkanoidVHDL:inst|Add193~27 {} myArkanoidVHDL:inst|Add193~29 {} myArkanoidVHDL:inst|Add193~30 {} myArkanoidVHDL:inst|Add195~29 {} myArkanoidVHDL:inst|Add195~31 {} myArkanoidVHDL:inst|Add195~33 {} myArkanoidVHDL:inst|Add195~35 {} myArkanoidVHDL:inst|Add195~37 {} myArkanoidVHDL:inst|Add195~39 {} myArkanoidVHDL:inst|Add195~41 {} myArkanoidVHDL:inst|Add195~43 {} myArkanoidVHDL:inst|Add195~45 {} myArkanoidVHDL:inst|Add195~47 {} myArkanoidVHDL:inst|Add195~49 {} myArkanoidVHDL:inst|Add195~51 {} myArkanoidVHDL:inst|Add195~53 {} myArkanoidVHDL:inst|Add195~54 {} myArkanoidVHDL:inst|Equal66~11 {} myArkanoidVHDL:inst|Equal66~12 {} myArkanoidVHDL:inst|process_0~5472 {} myArkanoidVHDL:inst|Add196~1 {} myArkanoidVHDL:inst|Add196~3 {} myArkanoidVHDL:inst|Add196~5 {} myArkanoidVHDL:inst|Add196~7 {} myArkanoidVHDL:inst|Add196~8 {} myArkanoidVHDL:inst|Add198~7 {} myArkanoidVHDL:inst|Add198~9 {} myArkanoidVHDL:inst|Add198~11 {} myArkanoidVHDL:inst|Add198~13 {} myArkanoidVHDL:inst|Add198~15 {} myArkanoidVHDL:inst|Add198~17 {} myArkanoidVHDL:inst|Add198~19 {} myArkanoidVHDL:inst|Add198~21 {} myArkanoidVHDL:inst|Add198~23 {} myArkanoidVHDL:inst|Add198~25 {} myArkanoidVHDL:inst|Add198~27 {} myArkanoidVHDL:inst|Add198~29 {} myArkanoidVHDL:inst|Add198~31 {} myArkanoidVHDL:inst|Add198~33 {} myArkanoidVHDL:inst|Add198~35 {} myArkanoidVHDL:inst|Add198~37 {} myArkanoidVHDL:inst|Add198~39 {} myArkanoidVHDL:inst|Add198~41 {} myArkanoidVHDL:inst|Add198~43 {} myArkanoidVHDL:inst|Add198~45 {} myArkanoidVHDL:inst|Add198~47 {} myArkanoidVHDL:inst|Add198~49 {} myArkanoidVHDL:inst|Add198~51 {} myArkanoidVHDL:inst|Add198~52 {} myArkanoidVHDL:inst|Equal67~12 {} myArkanoidVHDL:inst|Equal67~13 {} myArkanoidVHDL:inst|process_0~5484 {} myArkanoidVHDL:inst|Add199~1 {} myArkanoidVHDL:inst|Add199~3 {} myArkanoidVHDL:inst|Add199~5 {} myArkanoidVHDL:inst|Add199~7 {} myArkanoidVHDL:inst|Add199~9 {} myArkanoidVHDL:inst|Add199~11 {} myArkanoidVHDL:inst|Add199~13 {} myArkanoidVHDL:inst|Add199~15 {} myArkanoidVHDL:inst|Add199~17 {} myArkanoidVHDL:inst|Add199~19 {} myArkanoidVHDL:inst|Add199~20 {} myArkanoidVHDL:inst|Add201~19 {} myArkanoidVHDL:inst|Add201~21 {} myArkanoidVHDL:inst|Add201~23 {} myArkanoidVHDL:inst|Add201~25 {} myArkanoidVHDL:inst|Add201~27 {} myArkanoidVHDL:inst|Add201~29 {} myArkanoidVHDL:inst|Add201~31 {} myArkanoidVHDL:inst|Add201~33 {} myArkanoidVHDL:inst|Add201~35 {} myArkanoidVHDL:inst|Add201~37 {} myArkanoidVHDL:inst|Add201~39 {} myArkanoidVHDL:inst|Add201~41 {} myArkanoidVHDL:inst|Add201~43 {} myArkanoidVHDL:inst|Add201~44 {} myArkanoidVHDL:inst|Equal68~8 {} myArkanoidVHDL:inst|Equal68~9 {} myArkanoidVHDL:inst|process_0~1367 {} myArkanoidVHDL:inst|Add202~1 {} myArkanoidVHDL:inst|Add202~3 {} myArkanoidVHDL:inst|Add202~5 {} myArkanoidVHDL:inst|Add202~7 {} myArkanoidVHDL:inst|Add202~9 {} myArkanoidVHDL:inst|Add202~11 {} myArkanoidVHDL:inst|Add202~13 {} myArkanoidVHDL:inst|Add202~15 {} myArkanoidVHDL:inst|Add202~17 {} myArkanoidVHDL:inst|Add202~19 {} myArkanoidVHDL:inst|Add202~21 {} myArkanoidVHDL:inst|Add202~23 {} myArkanoidVHDL:inst|Add202~25 {} myArkanoidVHDL:inst|Add202~27 {} myArkanoidVHDL:inst|Add202~29 {} myArkanoidVHDL:inst|Add202~31 {} myArkanoidVHDL:inst|Add202~33 {} myArkanoidVHDL:inst|Add202~35 {} myArkanoidVHDL:inst|Add202~37 {} myArkanoidVHDL:inst|Add202~39 {} myArkanoidVHDL:inst|Add202~41 {} myArkanoidVHDL:inst|Add202~43 {} myArkanoidVHDL:inst|Add202~45 {} myArkanoidVHDL:inst|Add202~47 {} myArkanoidVHDL:inst|Add202~49 {} myArkanoidVHDL:inst|Add202~51 {} myArkanoidVHDL:inst|Add202~53 {} myArkanoidVHDL:inst|Add202~54 {} myArkanoidVHDL:inst|Add204~53 {} myArkanoidVHDL:inst|Add204~55 {} myArkanoidVHDL:inst|Add204~57 {} myArkanoidVHDL:inst|Add204~59 {} myArkanoidVHDL:inst|Add204~60 {} myArkanoidVHDL:inst|Equal69~2 {} myArkanoidVHDL:inst|Equal69~13 {} myArkanoidVHDL:inst|process_0~1369 {} myArkanoidVHDL:inst|Add205~1 {} myArkanoidVHDL:inst|Add205~3 {} myArkanoidVHDL:inst|Add205~5 {} myArkanoidVHDL:inst|Add205~7 {} myArkanoidVHDL:inst|Add205~9 {} myArkanoidVHDL:inst|Add205~11 {} myArkanoidVHDL:inst|Add205~13 {} myArkanoidVHDL:inst|Add205~15 {} myArkanoidVHDL:inst|Add205~17 {} myArkanoidVHDL:inst|Add205~19 {} myArkanoidVHDL:inst|Add205~21 {} myArkanoidVHDL:inst|Add205~23 {} myArkanoidVHDL:inst|Add205~25 {} myArkanoidVHDL:inst|Add205~27 {} myArkanoidVHDL:inst|Add205~29 {} myArkanoidVHDL:inst|Add205~31 {} myArkanoidVHDL:inst|Add205~33 {} myArkanoidVHDL:inst|Add205~35 {} myArkanoidVHDL:inst|Add205~37 {} myArkanoidVHDL:inst|Add205~39 {} myArkanoidVHDL:inst|Add205~41 {} myArkanoidVHDL:inst|Add205~42 {} myArkanoidVHDL:inst|Add207~41 {} myArkanoidVHDL:inst|Add207~43 {} myArkanoidVHDL:inst|Add207~45 {} myArkanoidVHDL:inst|Add207~47 {} myArkanoidVHDL:inst|Add207~49 {} myArkanoidVHDL:inst|Add207~51 {} myArkanoidVHDL:inst|Add207~52 {} myArkanoidVHDL:inst|Equal70~12 {} myArkanoidVHDL:inst|Equal70~13 {} myArkanoidVHDL:inst|process_0~5503 {} myArkanoidVHDL:inst|Add208~1 {} myArkanoidVHDL:inst|Add208~3 {} myArkanoidVHDL:inst|Add208~5 {} myArkanoidVHDL:inst|Add208~7 {} myArkanoidVHDL:inst|Add208~9 {} myArkanoidVHDL:inst|Add208~11 {} myArkanoidVHDL:inst|Add208~13 {} myArkanoidVHDL:inst|Add208~15 {} myArkanoidVHDL:inst|Add208~17 {} myArkanoidVHDL:inst|Add208~19 {} myArkanoidVHDL:inst|Add208~21 {} myArkanoidVHDL:inst|Add208~23 {} myArkanoidVHDL:inst|Add208~25 {} myArkanoidVHDL:inst|Add208~27 {} myArkanoidVHDL:inst|Add208~29 {} myArkanoidVHDL:inst|Add208~31 {} myArkanoidVHDL:inst|Add208~33 {} myArkanoidVHDL:inst|Add208~35 {} myArkanoidVHDL:inst|Add208~37 {} myArkanoidVHDL:inst|Add208~39 {} myArkanoidVHDL:inst|Add208~41 {} myArkanoidVHDL:inst|Add208~43 {} myArkanoidVHDL:inst|Add208~45 {} myArkanoidVHDL:inst|Add208~47 {} myArkanoidVHDL:inst|Add208~49 {} myArkanoidVHDL:inst|Add208~51 {} myArkanoidVHDL:inst|Add208~52 {} myArkanoidVHDL:inst|Add210~51 {} myArkanoidVHDL:inst|Add210~53 {} myArkanoidVHDL:inst|Add210~54 {} myArkanoidVHDL:inst|Equal71~10 {} myArkanoidVHDL:inst|Equal71~11 {} myArkanoidVHDL:inst|process_0~5506 {} myArkanoidVHDL:inst|Add211~1 {} myArkanoidVHDL:inst|Add211~3 {} myArkanoidVHDL:inst|Add211~5 {} myArkanoidVHDL:inst|Add211~7 {} myArkanoidVHDL:inst|Add211~8 {} myArkanoidVHDL:inst|Add213~7 {} myArkanoidVHDL:inst|Add213~9 {} myArkanoidVHDL:inst|Add213~11 {} myArkanoidVHDL:inst|Add213~13 {} myArkanoidVHDL:inst|Add213~15 {} myArkanoidVHDL:inst|Add213~17 {} myArkanoidVHDL:inst|Add213~19 {} myArkanoidVHDL:inst|Add213~21 {} myArkanoidVHDL:inst|Add213~23 {} myArkanoidVHDL:inst|Add213~25 {} myArkanoidVHDL:inst|Add213~27 {} myArkanoidVHDL:inst|Add213~29 {} myArkanoidVHDL:inst|Add213~31 {} myArkanoidVHDL:inst|Add213~33 {} myArkanoidVHDL:inst|Add213~35 {} myArkanoidVHDL:inst|Add213~37 {} myArkanoidVHDL:inst|Add213~39 {} myArkanoidVHDL:inst|Add213~41 {} myArkanoidVHDL:inst|Add213~43 {} myArkanoidVHDL:inst|Add213~45 {} myArkanoidVHDL:inst|Add213~47 {} myArkanoidVHDL:inst|Add213~49 {} myArkanoidVHDL:inst|Add213~51 {} myArkanoidVHDL:inst|Add213~53 {} myArkanoidVHDL:inst|Add213~55 {} myArkanoidVHDL:inst|Add213~57 {} myArkanoidVHDL:inst|Add213~59 {} myArkanoidVHDL:inst|Add213~60 {} myArkanoidVHDL:inst|Equal72~5 {} myArkanoidVHDL:inst|Equal72~15 {} myArkanoidVHDL:inst|process_0~5510 {} myArkanoidVHDL:inst|Add214~1 {} myArkanoidVHDL:inst|Add214~3 {} myArkanoidVHDL:inst|Add214~5 {} myArkanoidVHDL:inst|Add214~7 {} myArkanoidVHDL:inst|Add214~8 {} myArkanoidVHDL:inst|Add216~7 {} myArkanoidVHDL:inst|Add216~9 {} myArkanoidVHDL:inst|Add216~11 {} myArkanoidVHDL:inst|Add216~13 {} myArkanoidVHDL:inst|Add216~15 {} myArkanoidVHDL:inst|Add216~17 {} myArkanoidVHDL:inst|Add216~19 {} myArkanoidVHDL:inst|Add216~21 {} myArkanoidVHDL:inst|Add216~23 {} myArkanoidVHDL:inst|Add216~25 {} myArkanoidVHDL:inst|Add216~27 {} myArkanoidVHDL:inst|Add216~29 {} myArkanoidVHDL:inst|Add216~31 {} myArkanoidVHDL:inst|Add216~33 {} myArkanoidVHDL:inst|Add216~35 {} myArkanoidVHDL:inst|Add216~37 {} myArkanoidVHDL:inst|Add216~39 {} myArkanoidVHDL:inst|Add216~41 {} myArkanoidVHDL:inst|Add216~43 {} myArkanoidVHDL:inst|Add216~45 {} myArkanoidVHDL:inst|Add216~47 {} myArkanoidVHDL:inst|Add216~49 {} myArkanoidVHDL:inst|Add216~51 {} myArkanoidVHDL:inst|Add216~53 {} myArkanoidVHDL:inst|Add216~55 {} myArkanoidVHDL:inst|Add216~57 {} myArkanoidVHDL:inst|Add216~59 {} myArkanoidVHDL:inst|Add216~60 {} myArkanoidVHDL:inst|Equal73~2 {} myArkanoidVHDL:inst|Equal73~13 {} myArkanoidVHDL:inst|process_0~5993 {} myArkanoidVHDL:inst|Add217~1 {} myArkanoidVHDL:inst|Add217~3 {} myArkanoidVHDL:inst|Add217~5 {} myArkanoidVHDL:inst|Add217~7 {} myArkanoidVHDL:inst|Add217~9 {} myArkanoidVHDL:inst|Add217~11 {} myArkanoidVHDL:inst|Add217~13 {} myArkanoidVHDL:inst|Add217~15 {} myArkanoidVHDL:inst|Add217~17 {} myArkanoidVHDL:inst|Add217~19 {} myArkanoidVHDL:inst|Add217~20 {} myArkanoidVHDL:inst|Add219~19 {} myArkanoidVHDL:inst|Add219~21 {} myArkanoidVHDL:inst|Add219~23 {} myArkanoidVHDL:inst|Add219~25 {} myArkanoidVHDL:inst|Add219~27 {} myArkanoidVHDL:inst|Add219~29 {} myArkanoidVHDL:inst|Add219~31 {} myArkanoidVHDL:inst|Add219~33 {} myArkanoidVHDL:inst|Add219~35 {} myArkanoidVHDL:inst|Add219~37 {} myArkanoidVHDL:inst|Add219~39 {} myArkanoidVHDL:inst|Add219~41 {} myArkanoidVHDL:inst|Add219~43 {} myArkanoidVHDL:inst|Add219~45 {} myArkanoidVHDL:inst|Add219~46 {} myArkanoidVHDL:inst|Equal74~8 {} myArkanoidVHDL:inst|Equal74~9 {} myArkanoidVHDL:inst|Equal74~12 {} myArkanoidVHDL:inst|process_0~1379 {} myArkanoidVHDL:inst|Add220~1 {} myArkanoidVHDL:inst|Add220~3 {} myArkanoidVHDL:inst|Add220~5 {} myArkanoidVHDL:inst|Add220~7 {} myArkanoidVHDL:inst|Add220~9 {} myArkanoidVHDL:inst|Add220~11 {} myArkanoidVHDL:inst|Add220~13 {} myArkanoidVHDL:inst|Add220~15 {} myArkanoidVHDL:inst|Add220~17 {} myArkanoidVHDL:inst|Add220~19 {} myArkanoidVHDL:inst|Add220~20 {} myArkanoidVHDL:inst|Add222~21 {} myArkanoidVHDL:inst|Add222~23 {} myArkanoidVHDL:inst|Add222~25 {} myArkanoidVHDL:inst|Add222~27 {} myArkanoidVHDL:inst|Add222~29 {} myArkanoidVHDL:inst|Add222~31 {} myArkanoidVHDL:inst|Add222~33 {} myArkanoidVHDL:inst|Add222~35 {} myArkanoidVHDL:inst|Add222~37 {} myArkanoidVHDL:inst|Add222~39 {} myArkanoidVHDL:inst|Add222~41 {} myArkanoidVHDL:inst|Add222~43 {} myArkanoidVHDL:inst|Add222~45 {} myArkanoidVHDL:inst|Add222~47 {} myArkanoidVHDL:inst|Add222~49 {} myArkanoidVHDL:inst|Add222~51 {} myArkanoidVHDL:inst|Add222~53 {} myArkanoidVHDL:inst|Add222~55 {} myArkanoidVHDL:inst|Add222~57 {} myArkanoidVHDL:inst|Add222~58 {} myArkanoidVHDL:inst|process_0~6025 {} myArkanoidVHDL:inst|process_0~6026 {} myArkanoidVHDL:inst|process_0~6053 {} myArkanoidVHDL:inst|process_0~6060 {} myArkanoidVHDL:inst|process_0~6063 {} myArkanoidVHDL:inst|Add223~127 {} myArkanoidVHDL:inst|Add223~129 {} myArkanoidVHDL:inst|Add223~131 {} myArkanoidVHDL:inst|Add223~133 {} myArkanoidVHDL:inst|Add223~135 {} myArkanoidVHDL:inst|Add223~137 {} myArkanoidVHDL:inst|Add223~139 {} myArkanoidVHDL:inst|Add223~141 {} myArkanoidVHDL:inst|Add223~143 {} myArkanoidVHDL:inst|Add223~144 {} myArkanoidVHDL:inst|ballPositionH~1140 {} myArkanoidVHDL:inst|ballPositionH~1141 {} myArkanoidVHDL:inst|Add295~17 {} myArkanoidVHDL:inst|Add295~18 {} myArkanoidVHDL:inst|Equal130~0 {} myArkanoidVHDL:inst|Equal130~4 {} myArkanoidVHDL:inst|Equal130~6 {} myArkanoidVHDL:inst|process_0~1510 {} myArkanoidVHDL:inst|process_0~6182 {} myArkanoidVHDL:inst|red0_signal~1231 {} myArkanoidVHDL:inst|red1_signal~1130 {} myArkanoidVHDL:inst|red3_signal~1004 {} myArkanoidVHDL:inst|green3_signal~1203 {} myArkanoidVHDL:inst|green3_signal~1210 {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 3.780ns 2.448ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.762ns 1.386ns 0.000ns 0.000ns 0.826ns 0.297ns 0.325ns 0.295ns 0.302ns 2.193ns 2.228ns 0.306ns 0.994ns 0.000ns 0.824ns 0.000ns 2.164ns 0.313ns 0.304ns 2.089ns 0.290ns 0.869ns 0.304ns 0.292ns 0.298ns 1.191ns 1.243ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.933ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.293ns 0.793ns 1.266ns 0.298ns 0.297ns 0.299ns 1.215ns 1.849ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.802ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 5.211ns 0.304ns 2.140ns 0.306ns 0.296ns 0.296ns 0.812ns 1.016ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 0.000ns 1.134ns 0.314ns 0.302ns 0.794ns 0.319ns 0.299ns 0.302ns 0.299ns 0.302ns 0.316ns 0.306ns 1.018ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.198ns 0.000ns 0.000ns 0.000ns 0.000ns 1.172ns 0.297ns 0.794ns 1.183ns 0.293ns 1.736ns 0.975ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.855ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.824ns 0.291ns 0.303ns 1.193ns 1.474ns 0.294ns 0.304ns 0.973ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.248ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.518ns 0.299ns 0.553ns 1.546ns 0.905ns 0.297ns 1.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.827ns 0.286ns 0.542ns 0.290ns 1.177ns 0.302ns 0.902ns 1.200ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.924ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.300ns 0.295ns 0.817ns 1.158ns 0.305ns 0.305ns 1.184ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.276ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.951ns 1.912ns 0.292ns 1.782ns 0.293ns 0.306ns 0.303ns 1.839ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.572ns 0.541ns 1.709ns 1.785ns 0.293ns 0.327ns 2.003ns 1.708ns 0.305ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.802ns 0.308ns 0.305ns 0.798ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.302ns 0.307ns 0.845ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.449ns 0.301ns 0.310ns 1.759ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.394ns 0.294ns 0.303ns 0.882ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.819ns 0.000ns 0.000ns 0.000ns 0.000ns 0.900ns 0.301ns 0.303ns 0.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.561ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.533ns 0.315ns 0.304ns 1.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.818ns 0.000ns 0.000ns 0.868ns 0.303ns 0.306ns 0.820ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.072ns 1.680ns 0.300ns 0.811ns 0.000ns 0.000ns 0.000ns 0.000ns 0.562ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.463ns 1.120ns 0.304ns 0.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.808ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.180ns 0.295ns 0.299ns 0.318ns 1.530ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.826ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.183ns 0.301ns 0.304ns 0.284ns 0.918ns 0.303ns 1.407ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.915ns 0.288ns 1.738ns 0.000ns 0.294ns 0.537ns 0.563ns 0.886ns 0.891ns 0.327ns 0.338ns 0.875ns 0.308ns 0.497ns 0.463ns } { 0.000ns 1.026ns 0.521ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.458ns 0.177ns 0.178ns 0.545ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.495ns 0.458ns 0.495ns 0.458ns 0.322ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.491ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.278ns 0.278ns 0.178ns 0.178ns 0.178ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.545ns 0.322ns 0.322ns 0.542ns 0.178ns 0.178ns 0.178ns 0.178ns 0.512ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.278ns 0.458ns 0.177ns 0.178ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.322ns 0.178ns 0.278ns 0.178ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.521ns 0.545ns 0.322ns 0.512ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns 0.178ns 0.521ns 0.178ns 0.319ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.455ns 0.322ns 0.178ns 0.178ns 0.278ns 0.322ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.458ns 0.595ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.455ns 0.512ns 0.322ns 0.177ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.322ns 0.322ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.609ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.450ns 0.322ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.516ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.178ns 0.491ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.491ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.461ns 0.545ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.458ns 0.450ns 0.322ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.455ns 0.178ns 0.491ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.477ns 0.178ns 0.178ns 0.278ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.178ns 0.495ns 0.458ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.178ns 0.178ns 0.758ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|red1_signal } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|red1_signal {} } { 0.000ns 0.000ns 2.259ns 1.165ns 1.003ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50MHz led1\[2\] myArkanoidVHDL:inst\|leds1\[2\] 14.727 ns register " "Info: tco from clock \"clk_50MHz\" to destination pin \"led1\[2\]\" through register \"myArkanoidVHDL:inst\|leds1\[2\]\" is 14.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz source 6.911 ns + Longest register " "Info: + Longest clock path from clock \"clk_50MHz\" to source register is 6.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.879 ns) 4.164 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X25_Y1_N5 2 " "Info: 2: + IC(2.259 ns) + CELL(0.879 ns) = 4.164 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 5.329 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G12 405 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 5.329 ns; Loc. = CLKCTRL_G12; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 6.911 ns myArkanoidVHDL:inst\|leds1\[2\] 4 REG LCFF_X25_Y6_N25 2 " "Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 6.911 ns; Loc. = LCFF_X25_Y6_N25; Fanout = 2; REG Node = 'myArkanoidVHDL:inst\|leds1\[2\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|leds1[2] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.28 % ) " "Info: Total cell delay = 2.507 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.404 ns ( 63.72 % ) " "Info: Total interconnect delay = 4.404 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.911 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|leds1[2] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.911 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|leds1[2] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.539 ns + Longest register pin " "Info: + Longest register to pin delay is 7.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myArkanoidVHDL:inst\|leds1\[2\] 1 REG LCFF_X25_Y6_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y6_N25; Fanout = 2; REG Node = 'myArkanoidVHDL:inst\|leds1\[2\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { myArkanoidVHDL:inst|leds1[2] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.699 ns) + CELL(2.840 ns) 7.539 ns led1\[2\] 2 PIN PIN_H2 0 " "Info: 2: + IC(4.699 ns) + CELL(2.840 ns) = 7.539 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'led1\[2\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { myArkanoidVHDL:inst|leds1[2] led1[2] } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 408 912 1088 424 "led1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 37.67 % ) " "Info: Total cell delay = 2.840 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.699 ns ( 62.33 % ) " "Info: Total interconnect delay = 4.699 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { myArkanoidVHDL:inst|leds1[2] led1[2] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { myArkanoidVHDL:inst|leds1[2] {} led1[2] {} } { 0.000ns 4.699ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.911 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|leds1[2] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.911 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|leds1[2] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.980ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { myArkanoidVHDL:inst|leds1[2] led1[2] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { myArkanoidVHDL:inst|leds1[2] {} led1[2] {} } { 0.000ns 4.699ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "myArkanoidVHDL:inst\|ballMovementH\[0\] pin_l21 clk_50MHz 4.258 ns register " "Info: th for register \"myArkanoidVHDL:inst\|ballMovementH\[0\]\" (data pin = \"pin_l21\", clock pin = \"clk_50MHz\") is 4.258 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50MHz destination 6.913 ns + Longest register " "Info: + Longest clock path from clock \"clk_50MHz\" to destination register is 6.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50MHz 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50MHz'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50MHz } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 72 112 280 88 "clk_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.879 ns) 4.164 ns dimezzaClock:inst1\|conta\[0\] 2 REG LCFF_X25_Y1_N5 2 " "Info: 2: + IC(2.259 ns) + CELL(0.879 ns) = 4.164 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 2; REG Node = 'dimezzaClock:inst1\|conta\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "3.138 ns" { clk_50MHz dimezzaClock:inst1|conta[0] } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.000 ns) 5.329 ns dimezzaClock:inst1\|conta\[0\]~clkctrl 3 COMB CLKCTRL_G12 405 " "Info: 3: + IC(1.165 ns) + CELL(0.000 ns) = 5.329 ns; Loc. = CLKCTRL_G12; Fanout = 405; COMB Node = 'dimezzaClock:inst1\|conta\[0\]~clkctrl'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl } "NODE_NAME" } } { "dimezzaClockVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/dimezzaClockVHD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.913 ns myArkanoidVHDL:inst\|ballMovementH\[0\] 4 REG LCFF_X33_Y14_N17 3 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.913 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 3; REG Node = 'myArkanoidVHDL:inst\|ballMovementH\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballMovementH[0] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.27 % ) " "Info: Total cell delay = 2.507 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.406 ns ( 63.73 % ) " "Info: Total interconnect delay = 4.406 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballMovementH[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballMovementH[0] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.941 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns pin_l21 1 PIN PIN_L21 1554 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1554; PIN Node = 'pin_l21'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_l21 } "NODE_NAME" } } { "myArkanoidSchematic.bdf" "" { Schematic "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidSchematic.bdf" { { 216 296 464 232 "pin_l21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.545 ns) 2.845 ns myArkanoidVHDL:inst\|ballMovementH~1335 2 COMB LCCOMB_X33_Y14_N16 1 " "Info: 2: + IC(1.274 ns) + CELL(0.545 ns) = 2.845 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'myArkanoidVHDL:inst\|ballMovementH~1335'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { pin_l21 myArkanoidVHDL:inst|ballMovementH~1335 } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.941 ns myArkanoidVHDL:inst\|ballMovementH\[0\] 3 REG LCFF_X33_Y14_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.941 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 3; REG Node = 'myArkanoidVHDL:inst\|ballMovementH\[0\]'" {  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { myArkanoidVHDL:inst|ballMovementH~1335 myArkanoidVHDL:inst|ballMovementH[0] } "NODE_NAME" } } { "myArkanoidVHD.vhd" "" { Text "F:/ELETTRONICA 2 FPGA/myArkanoid/myArkanoidVHD.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 56.68 % ) " "Info: Total cell delay = 1.667 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.274 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { pin_l21 myArkanoidVHDL:inst|ballMovementH~1335 myArkanoidVHDL:inst|ballMovementH[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "2.941 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|ballMovementH~1335 {} myArkanoidVHDL:inst|ballMovementH[0] {} } { 0.000ns 0.000ns 1.274ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clk_50MHz dimezzaClock:inst1|conta[0] dimezzaClock:inst1|conta[0]~clkctrl myArkanoidVHDL:inst|ballMovementH[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clk_50MHz {} clk_50MHz~combout {} dimezzaClock:inst1|conta[0] {} dimezzaClock:inst1|conta[0]~clkctrl {} myArkanoidVHDL:inst|ballMovementH[0] {} } { 0.000ns 0.000ns 2.259ns 1.165ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/programmi win7/alterasoft/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { pin_l21 myArkanoidVHDL:inst|ballMovementH~1335 myArkanoidVHDL:inst|ballMovementH[0] } "NODE_NAME" } } { "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/programmi win7/alterasoft/quartus/bin/Technology_Viewer.qrui" "2.941 ns" { pin_l21 {} pin_l21~combout {} myArkanoidVHDL:inst|ballMovementH~1335 {} myArkanoidVHDL:inst|ballMovementH[0] {} } { 0.000ns 0.000ns 1.274ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 22:11:30 2009 " "Info: Processing ended: Tue Oct 27 22:11:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
