Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/sync.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clock_en' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/top2.v:30]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'qout' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/bounce.v:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clock_en' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/top2.v:31]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'switch' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/vga.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/sync.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/bounce.v:20]
WARNING: [VRFC 10-3705] select index 3 into 'switch' is out of bounds [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/scoreboard_generator.v:55]
WARNING: [VRFC 10-3705] select index 3 into 'switch' is out of bounds [C:/Users/krivo/VGA+KEY/VGA+KEY.srcs/sources_1/new/scoreboard_generator.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.D_trig
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.counter(mod=4)
Compiling module xil_defaultlib.bounce
Compiling module xil_defaultlib.mainfsm
Compiling module xil_defaultlib.hvsync_generator_default
Compiling module xil_defaultlib.digits10_case
Compiling module xil_defaultlib.scoreboard_generator
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
