SIM = icarus
WAVES = 1
TOPLEVEL_LANG = verilog
VERILOG_SOURCES += $(PWD)/fsm.v
TOPLEVEL = fsm
MODULE = testbench

include $(shell cocotb-config --makefiles)/Makefile.sim

