Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 27 12:23:16 2021
| Host         : DESKTOP-4JJ62M2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file tdc_methodology_drc_routed.rpt -pb tdc_methodology_drc_routed.pb -rpx tdc_methodology_drc_routed.rpx
| Design       : tdc
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 23         |
| TIMING-20 | Warning  | Non-clocked latch             | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell coarse_cnt_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) t2b_decoder_inst/COUNT_NUMBER_OF_ONES/data_valid_reg[5]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].data_valid_reg[1]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][0]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][10]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][11]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][12]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][13]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][14]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][15]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][16]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][17]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][18]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][19]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][1]/CLR, t2b_decoder_inst/COUNT_NUMBER_OF_ONES/generate_stages[0].decoding_reg[1][20]/CLR (the first 15 of 288 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin rising_edge_start/Type1.Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin rising_edge_tdc_rst/Type2.Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on nrst_i relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on measurement_o[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on measurement_o[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on measurement_o[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on measurement_o[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on measurement_o[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on measurement_o[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on measurement_o[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on measurement_o[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on measurement_o[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on measurement_o[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on measurement_o[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on measurement_o[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on measurement_o[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on measurement_o[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on measurement_o[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on measurement_o[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on measurement_o[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on measurement_o[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on measurement_o[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on measurement_o[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on measurement_o[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on valid_o relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch NON_SIM.hit_r_reg cannot be properly analyzed as its control pin NON_SIM.hit_r_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch s_ready_FirstPiece_therm_reg cannot be properly analyzed as its control pin s_ready_FirstPiece_therm_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch s_ready_LastPiece_therm_reg cannot be properly analyzed as its control pin s_ready_LastPiece_therm_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch synchronizer_inst/DELAY_LINE_Full_reg cannot be properly analyzed as its control pin synchronizer_inst/DELAY_LINE_Full_reg/G is not reached by a timing clock
Related violations: <none>


