Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Mon Sep 13 16:39:39 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              7.406
  Arrival (ns):            7.406
  Recovery (ns):           1.395
  External Recovery (ns):   6.528
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        7.406
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.738          net: USER_RESETN_c
  7.406                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  7.406                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0_CLK_OUT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK0 (r)
               +     0.567          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.328          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.327          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.671          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.395          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              6.876
  Arrival (ns):            6.876
  Recovery (ns):           1.495
  External Recovery (ns):   2.466
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        6.876
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.147          cell: ADLIB:IOPAD_IN
  1.147                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.147                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.279          cell: ADLIB:IOIN_IB_E
  1.426                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     5.450          net: USER_RESETN_c
  6.876                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  6.876                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK (r)
               +     3.520          net: PCIe_EP_0/PCIe_TX_PLL_0_CLK_125
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:A (r)
               +     0.000          cell: ADLIB:ICB_INT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:Y (r)
               +     0.180          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK1 (r)
               +     0.569          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.176          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.304          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.308          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.642          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.495          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:D
  Delay (ns):              7.702
  Arrival (ns):            9.554
  Setup (ns):              0.000
  Minimum Period (ns):     7.746
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
  Delay (ns):              7.680
  Arrival (ns):            9.532
  Setup (ns):              0.000
  Minimum Period (ns):     7.724
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              7.482
  Arrival (ns):            9.334
  Setup (ns):              0.000
  Minimum Period (ns):     7.553
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[4]:D
  Delay (ns):              7.473
  Arrival (ns):            9.325
  Setup (ns):              0.000
  Minimum Period (ns):     7.544
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:D
  Delay (ns):              7.482
  Arrival (ns):            9.334
  Setup (ns):              0.000
  Minimum Period (ns):     7.526
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:D
  data required time                                    N/C
  data arrival time                          -        9.554
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.144          cell: ADLIB:ICB_CLKINT
  0.366                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.729                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.174          cell: ADLIB:GB
  0.903                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.362          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.265                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.323                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.529          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  1.852                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.053                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:Q (r)
               +     1.591          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[1]
  3.644                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d125_1:A (r)
               +     0.156          cell: ADLIB:CFG2
  3.800                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d125_1:Y (r)
               +     1.586          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d125_1_Z
  5.386                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_1:C (r)
               +     0.156          cell: ADLIB:CFG4
  5.542                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_1:Y (r)
               +     0.259          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_0_sqmuxa_1_i
  5.801                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_9:A (r)
               +     0.090          cell: ADLIB:CFG2
  5.891                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_9:Y (r)
               +     0.125          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_9_Z
  6.016                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_9_RNILSP62:D (r)
               +     0.053          cell: ADLIB:CFG4
  6.069                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_9_RNILSP62:Y (r)
               +     0.128          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_4
  6.197                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_2_sqmuxa_RNIQ2044:C (r)
               +     0.156          cell: ADLIB:CFG4
  6.353                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_validByteCntInt_d_2_sqmuxa_RNIQ2044:Y (r)
               +     0.266          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_6
  6.619                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_12_RNIIT0U4:A (r)
               +     0.090          cell: ADLIB:CFG4
  6.709                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_0_sqmuxa_12_RNIIT0U4:Y (r)
               +     0.277          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5_i
  6.986                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f1_2[1]:D (r)
               +     0.247          cell: ADLIB:CFG4
  7.233                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f1_2[1]:Y (f)
               +     0.428          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f1_2_Z[1]
  7.661                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:C (f)
               +     0.151          cell: ADLIB:CFG4
  7.812                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:Y (f)
               +     0.428          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_Z[1]
  8.240                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIILAHE[1]:B (f)
               +     0.234          cell: ADLIB:ARI1_CC
  8.474                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIILAHE[1]:P (r)
               +     0.015          net: NET_CC_CONFIG1783
  8.489                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI4FAT7[0]_CC_0:P[2] (r)
               +     0.260          cell: ADLIB:CC_CONFIG
  8.749                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI4FAT7[0]_CC_0:CC[3] (r)
               +     0.000          net: NET_CC_CONFIG1790
  8.749                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNIFMTN11[2]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  8.811                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNIFMTN11[2]:S (r)
               +     0.564          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1581
  9.375                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[2]:A (r)
               +     0.156          cell: ADLIB:CFG3
  9.531                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[2]:Y (r)
               +     0.023          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_Z[2]
  9.554                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:D (r)
                                    
  9.554                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.330          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.327          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.485          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:CLK (r)
               +     0.133          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[2]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn
  Delay (ns):              2.769
  Arrival (ns):            4.637
  Recovery (ns):           0.196
  Minimum Period (ns):     3.060
  Skew (ns):               0.095
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[1]:ALn
  Delay (ns):              2.769
  Arrival (ns):            4.637
  Recovery (ns):           0.196
  Minimum Period (ns):     3.060
  Skew (ns):               0.095
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[0]:ALn
  Delay (ns):              2.769
  Arrival (ns):            4.637
  Recovery (ns):           0.196
  Minimum Period (ns):     3.060
  Skew (ns):               0.095
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:ALn
  Delay (ns):              2.769
  Arrival (ns):            4.637
  Recovery (ns):           0.196
  Minimum Period (ns):     3.059
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[30]:ALn
  Delay (ns):              2.729
  Arrival (ns):            4.597
  Recovery (ns):           0.196
  Minimum Period (ns):     3.023
  Skew (ns):               0.098
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn
  data required time                                    N/C
  data arrival time                          -        4.637
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.222          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.222                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.144          cell: ADLIB:ICB_CLKINT
  0.366                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.729                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.174          cell: ADLIB:GB
  0.903                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.362          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.265                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.323                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.545          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  1.868                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.069                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.568          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  4.637                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn (r)
                                    
  4.637                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.202          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.330          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.327          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.490          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:CLK (r)
               +     0.093          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[17]:EN
  Delay (ns):              5.807
  Arrival (ns):            7.656
  Setup (ns):              0.136
  Minimum Period (ns):     6.033
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[9]:EN
  Delay (ns):              5.792
  Arrival (ns):            7.641
  Setup (ns):              0.136
  Minimum Period (ns):     6.018
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[25]:EN
  Delay (ns):              5.769
  Arrival (ns):            7.618
  Setup (ns):              0.128
  Minimum Period (ns):     5.995
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[21]:EN
  Delay (ns):              5.769
  Arrival (ns):            7.618
  Setup (ns):              0.128
  Minimum Period (ns):     5.995
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[18]:EN
  Delay (ns):              5.768
  Arrival (ns):            7.617
  Setup (ns):              0.128
  Minimum Period (ns):     5.994
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[17]:EN
  data required time                                    N/C
  data arrival time                          -        7.656
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.206          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.206                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.143          cell: ADLIB:ICB_CLKINT
  0.349                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.712                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.173          cell: ADLIB:GB
  0.885                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.361          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.246                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3:A (r)
               +     0.058          cell: ADLIB:RGB
  1.304                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3:Y (f)
               +     0.545          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
  1.849                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.058                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:Q (r)
               +     0.753          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/DERR_RVALID
  2.811                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.reqQual/slaveValidQual_1[5]:A (r)
               +     0.156          cell: ADLIB:CFG3
  2.967                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.reqQual/slaveValidQual_1[5]:Y (r)
               +     0.610          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/slaveValidQual[5]
  3.577                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2:D (r)
               +     0.053          cell: ADLIB:CFG4
  3.630                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2:Y (r)
               +     0.058          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2_Z
  3.688                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2_0_RNIBR311:A (r)
               +     0.090          cell: ADLIB:CFG3
  3.778                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/slaveValidQual_pmux_5_2_0_RNIBR311:Y (r)
               +     0.131          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/slaveValidQual_pmux
  3.909                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/arbEnable_0:B (r)
               +     0.156          cell: ADLIB:CFG3
  4.065                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/arbEnable_0:Y (r)
               +     0.719          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/N_140
  4.784                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/SLAVE_READY_0_a4_0[1]:B (r)
               +     0.078          cell: ADLIB:CFG3
  4.862                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/SLAVE_READY_0_a4_0[1]:Y (r)
               +     0.507          net: AXI4_Interconnect_0/AXI4_Interconnect_0/slaveRREADY[1]
  5.369                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/currState_RNITGB71[1]:D (r)
               +     0.171          cell: ADLIB:CFG4
  5.540                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/currState_RNITGB71[1]:Y (r)
               +     2.116          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/N_167_i
  7.656                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[17]:EN (r)
                                    
  7.656                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.333          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.488          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[17]:CLK (r)
               +     0.088          
  N/C                          clock reconvergence pessimism
               -     0.136          Library setup time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/sDat[17]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 to PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[27]:ALn
  Delay (ns):              3.894
  Arrival (ns):            5.749
  Recovery (ns):           0.196
  Minimum Period (ns):     4.187
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[24]:ALn
  Delay (ns):              3.894
  Arrival (ns):            5.749
  Recovery (ns):           0.196
  Minimum Period (ns):     4.187
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[30]:ALn
  Delay (ns):              3.893
  Arrival (ns):            5.748
  Recovery (ns):           0.196
  Minimum Period (ns):     4.186
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOI10l_Z[27]:ALn
  Delay (ns):              3.893
  Arrival (ns):            5.748
  Recovery (ns):           0.196
  Minimum Period (ns):     4.186
  Skew (ns):               0.097
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAI110l_Z[19]:ALn
  Delay (ns):              3.888
  Arrival (ns):            5.743
  Recovery (ns):           0.196
  Minimum Period (ns):     4.186
  Skew (ns):               0.102
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[27]:ALn
  data required time                                    N/C
  data arrival time                          -        5.749
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.206          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  0.206                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.143          cell: ADLIB:ICB_CLKINT
  0.349                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.363          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  0.712                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.173          cell: ADLIB:GB
  0.885                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.370          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  1.255                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  1.313                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.542          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  1.855                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.056                        PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     2.551          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  4.607                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.130          cell: ADLIB:GB
  4.737                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.359          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  5.096                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  5.154                        PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1:Y (f)
               +     0.595          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1_rgb_net_1
  5.749                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[27]:ALn (r)
                                    
  5.749                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4:Y (r)
               +     0.326          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB1:Y (f)
               +     0.514          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[27]:CLK (r)
               +     0.069          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAOOO1l_Z[27]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_9:ALn
  Delay (ns):              7.091
  Arrival (ns):            7.091
  Recovery (ns):           0.196
  External Recovery (ns):   5.596
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_5:ALn
  Delay (ns):              7.092
  Arrival (ns):            7.092
  Recovery (ns):           0.196
  External Recovery (ns):   5.596
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_3:ALn
  Delay (ns):              7.092
  Arrival (ns):            7.092
  Recovery (ns):           0.196
  External Recovery (ns):   5.596
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_2:ALn
  Delay (ns):              7.092
  Arrival (ns):            7.092
  Recovery (ns):           0.196
  External Recovery (ns):   5.596
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_RESET_0/PF_RESET_0/dff_1:ALn
  Delay (ns):              7.092
  Arrival (ns):            7.092
  Recovery (ns):           0.196
  External Recovery (ns):   5.596
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_RESET_0/PF_RESET_0/dff_9:ALn
  data required time                                    N/C
  data arrival time                          -        7.091
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     2.441          net: USER_RESETN_c
  4.109                        PF_RESET_0/PF_RESET_0/un1_D:A (r)
               +     0.156          cell: ADLIB:CFG4
  4.265                        PF_RESET_0/PF_RESET_0/un1_D:Y (r)
               +     2.826          net: PF_RESET_0/PF_RESET_0/un1_INTERNAL_RST_i
  7.091                        PF_RESET_0/PF_RESET_0/dff_9:ALn (r)
                                    
  7.091                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT1 (r)
               +     0.188          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_1:Y (r)
               +     0.331          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:A (r)
               +     0.158          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_GB0:Y (r)
               +     0.334          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_gbs_1
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1:Y (f)
               +     0.507          net: PF_CCC_C2_0_OUT1_FABCLK_0
  N/C                          PF_RESET_0/PF_RESET_0/dff_9:CLK (r)
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          PF_RESET_0/PF_RESET_0/dff_9:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[7]:EN
  Delay (ns):              5.157
  Arrival (ns):            7.385
  Setup (ns):              0.133
  Minimum Period (ns):     5.522
  Operating Conditions: slow_lv_lt

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[20]:EN
  Delay (ns):              5.157
  Arrival (ns):            7.385
  Setup (ns):              0.133
  Minimum Period (ns):     5.522
  Operating Conditions: slow_lv_lt

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[4]:EN
  Delay (ns):              5.156
  Arrival (ns):            7.384
  Setup (ns):              0.133
  Minimum Period (ns):     5.521
  Operating Conditions: slow_lv_lt

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[2]:EN
  Delay (ns):              5.157
  Arrival (ns):            7.385
  Setup (ns):              0.133
  Minimum Period (ns):     5.521
  Operating Conditions: slow_lv_lt

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[6]:EN
  Delay (ns):              5.155
  Arrival (ns):            7.383
  Setup (ns):              0.133
  Minimum Period (ns):     5.520
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[7]:EN
  data required time                                    N/C
  data arrival time                          -        7.385
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.506          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  0.506                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.143          cell: ADLIB:ICB_CLKINT
  0.649                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.320          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  0.969                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.172          cell: ADLIB:GB
  1.141                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.336          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  1.477                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  1.536                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:Y (f)
               +     0.692          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0_rgb_net_1
  2.228                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.332          cell: ADLIB:RAM1K20_IP
  4.560                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[0] (f)
               +     0.725          net: si5344a_config_0/cfg_mem_rdata[0]
  5.285                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_6:D (f)
               +     0.192          cell: ADLIB:CFG4
  5.477                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_6:Y (f)
               +     0.200          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_6_Z
  5.677                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_15:B (f)
               +     0.071          cell: ADLIB:CFG4
  5.748                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_15:Y (f)
               +     0.158          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_15_Z
  5.906                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk:D (f)
               +     0.181          cell: ADLIB:CFG4
  6.087                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk:Y (f)
               +     0.160          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_Z
  6.247                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa_2:B (f)
               +     0.168          cell: ADLIB:CFG4
  6.415                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa_2:Y (r)
               +     0.295          net: si5344a_config_0/cfg_state_9_sqmuxa_2
  6.710                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa:C (r)
               +     0.174          cell: ADLIB:CFG3
  6.884                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa:Y (r)
               +     0.501          net: si5344a_config_0/cfg_state_9_sqmuxa
  7.385                        si5344a_config_0/cfg_mem_rdata_ff[7]:EN (r)
                                    
  7.385                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.461          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.124          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.290          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.156          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.305          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0:Y (f)
               +     0.452          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1_RGB0_rgb_net_1
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[7]:CLK (r)
               +     0.160          
  N/C                          clock reconvergence pessimism
               -     0.133          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[7]:EN


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[23]:D
  Delay (ns):              2.801
  Arrival (ns):            2.801
  Setup (ns):              0.000
  External Setup (ns):     0.873
  Operating Conditions: slow_lv_ht

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/rdata_shift_reg[0]:D
  Delay (ns):              2.730
  Arrival (ns):            2.730
  Setup (ns):              0.000
  External Setup (ns):     0.795
  Operating Conditions: slow_lv_ht

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:D
  Delay (ns):              2.718
  Arrival (ns):            2.718
  Setup (ns):              0.000
  External Setup (ns):     0.782
  Operating Conditions: slow_lv_ht

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[16]:D
  Delay (ns):              2.718
  Arrival (ns):            2.718
  Setup (ns):              0.000
  External Setup (ns):     0.782
  Operating Conditions: slow_lv_ht

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[11]:D
  Delay (ns):              2.713
  Arrival (ns):            2.713
  Setup (ns):              0.000
  External Setup (ns):     0.779
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[23]:D
  data required time                                    N/C
  data arrival time                          -        2.801
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (r)
               +     1.322          cell: ADLIB:IOPAD_BI
  1.322                        BIBUF_1/U_IOPAD:Y (r)
               +     0.000          net: BIBUF_1/YIN
  1.322                        BIBUF_1/U_IOBI:YIN (r)
               +     0.346          cell: ADLIB:IOBI_IB_OB_EB
  1.668                        BIBUF_1/U_IOBI:Y (r)
               +     0.866          net: BIBUF_1_Y
  2.534                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.i2c_state_srsts_i_0_RNIFQ551[23]:C (r)
               +     0.238          cell: ADLIB:CFG4
  2.772                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.i2c_state_srsts_i_0_RNIFQ551[23]:Y (r)
               +     0.029          net: si5344a_config_0/N_567_i
  2.801                        si5344a_config_0/i2c_state[23]:D (r)
                                    
  2.801                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.458          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.324          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:Y (f)
               +     0.499          net: PF_CCC_C2_0_OUT2_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[23]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[23]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_clock_divider[2]:CLK
  To:   I2C_SCL
  Delay (ns):              6.962
  Arrival (ns):            9.110
  Clock to Out (ns):       9.110
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_clock_divider[0]:CLK
  To:   I2C_SCL
  Delay (ns):              6.926
  Arrival (ns):            9.074
  Clock to Out (ns):       9.074
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_clock_divider[1]:CLK
  To:   I2C_SCL
  Delay (ns):              6.717
  Arrival (ns):            8.865
  Clock to Out (ns):       8.865
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[9]:CLK
  To:   I2C_SCL
  Delay (ns):              6.581
  Arrival (ns):            8.736
  Clock to Out (ns):       8.736
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[12]:CLK
  To:   I2C_SCL
  Delay (ns):              6.555
  Arrival (ns):            8.708
  Clock to Out (ns):       8.708
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_clock_divider[2]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -        9.110
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
               +     0.503          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_8
  0.503                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.650                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8_NET
  0.999                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:A (r)
               +     0.169          cell: ADLIB:GB
  1.168                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8:Y (r)
               +     0.356          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_Y
  1.524                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  1.582                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_8/U0_RGB1:Y (f)
               +     0.566          net: PF_CCC_C2_0_OUT2_FABCLK_0
  2.148                        si5344a_config_0/i2c_clock_divider[2]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.349                        si5344a_config_0/i2c_clock_divider[2]:Q (r)
               +     0.456          net: si5344a_config_0/i2c_clock_divider_Z[2]
  2.805                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un2_i2c_clock_q2lto2:A (r)
               +     0.128          cell: ADLIB:CFG3
  2.933                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un2_i2c_clock_q2lto2:Y (f)
               +     0.139          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un2_i2c_clock_q2lt3
  3.072                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un2_i2c_clock_q3_1:A (f)
               +     0.166          cell: ADLIB:CFG4
  3.238                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un2_i2c_clock_q3_1:Y (r)
               +     0.156          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un2_i2c_clock_q3_1
  3.394                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un2_i2c_clock_q3:A (r)
               +     0.238          cell: ADLIB:CFG4
  3.632                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un2_i2c_clock_q3:Y (r)
               +     0.126          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un2_i2c_clock_q3
  3.758                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un29_si5344a_scl:B (r)
               +     0.078          cell: ADLIB:CFG2
  3.836                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un29_si5344a_scl:Y (r)
               +     0.145          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un29_si5344a_scl
  3.981                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un27_si5344a_scl:A (r)
               +     0.171          cell: ADLIB:CFG4
  4.152                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un27_si5344a_scl:Y (r)
               +     0.147          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un27_si5344a_scl
  4.299                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un45_si5344a_scl_RNILA1T:B (r)
               +     0.286          cell: ADLIB:CFG4
  4.585                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un45_si5344a_scl_RNILA1T:Y (f)
               +     0.117          net: si5344a_config_0.un31_si5344a_scl_i
  4.702                        INV_0:A (f)
               +     0.123          cell: ADLIB:CFG1
  4.825                        INV_0:Y (r)
               +     0.836          net: INV_0_Y
  5.661                        BIBUF_0/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  5.871                        BIBUF_0/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_0/EOUT
  5.871                        BIBUF_0/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  9.110                        BIBUF_0/U_IOPAD:PAD (r)
                                    
  9.110                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

