FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NVBIOS_PERF_H__
#define __NVBIOS_PERF_H__
u32 nvbios_perf_table(struct nvkm_bios *, u8 *ver, u8 *hdr,
		      u8 *cnt, u8 *len, u8 *snr, u8 *ssz);

struct nvbios_perfE {
	u8  pstate;
	u8  fanspeed;
	u8  voltage;
	u32 core;
	u32 shader;
	u32 memory;
	u32 vdec;
	u32 disp;
	u32 script;
	u8  pcie_speed;
	u8  pcie_width;
};

u32 nvbios_perf_entry(struct nvkm_bios *, int idx,
		      u8 *ver, u8 *hdr, u8 *cnt, u8 *len);
/* bench 2966.2.0 1fb00ec1a9c1 */
/* bench 2966.2.1 66cee0254c99 */
/* bench 2966.2.2 ccddb5de67b5 */
/* bench 2966.2.3 622200e39f21 */
/* bench 2966.2.4 8146579320bf */
/* bench 2966.2.5 ce49412ece68 */
/* bench 2966.2.6 37fe773b14ec */
/* bench 2966.2.7 d464170414ee */
/* bench 2966.2.8 c5b2dfe9737d */
/* bench 2966.2.9 16f622b65803 */
/* bench 2966.2.10 b73200ff8963 */
/* bench 2966.2.11 e200c1c7b32e */

struct nvbios_perfS {
	union {
		struct {
			u32 freq;
		} v40;
	};
};

u32 nvbios_perfSe(struct nvkm_bios *, u32 data, int idx,
		  u8 *ver, u8 *hdr, u8 cnt, u8 len);
u32 nvbios_perfSp(struct nvkm_bios *, u32 data, int idx,
		  u8 *ver, u8 *hdr, u8 cnt, u8 len, struct nvbios_perfS *);

struct nvbios_perf_fan {
	u32 pwm_divisor;
};

int nvbios_perf_fan_parse(struct nvkm_bios *, struct nvbios_perf_fan *);
#endif
