$date
	Sat Dec 25 20:45:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_tb $end
$var wire 1 ! reg_write $end
$var wire 1 " mem_write $end
$var wire 1 # mem_to_reg $end
$var wire 1 $ mem_read $end
$var wire 1 % branch $end
$var wire 1 & alu_src $end
$var wire 2 ' alu_op [1:0] $end
$var reg 7 ( opcode [6:0] $end
$scope module uut $end
$var wire 7 ) opcode [6:0] $end
$var reg 2 * alu_op [1:0] $end
$var reg 1 & alu_src $end
$var reg 1 % branch $end
$var reg 1 $ mem_read $end
$var reg 1 # mem_to_reg $end
$var reg 1 " mem_write $end
$var reg 1 ! reg_write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
x&
x%
x$
x#
x"
x!
$end
#20
b10 '
b10 *
1!
0&
0"
0#
0$
0%
b110011 (
b110011 )
#40
b1 '
b1 *
0!
x#
1%
b1100011 (
b1100011 )
#60
b0 '
b0 *
1&
1"
0%
b100011 (
b100011 )
#80
1!
0"
1#
1$
b11 (
b11 )
#100
