
Chain_Tof.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006430  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080064f0  080064f0  000074f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068c4  080068c4  0000811c  2**0
                  CONTENTS
  4 .ARM          00000000  080068c4  080068c4  0000811c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080068c4  080068c4  0000811c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068c4  080068c4  000078c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080068c8  080068c8  000078c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000011c  20000000  080068cc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00000f6c  2000011c  080069e8  0000811c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001088  080069e8  00009088  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000811c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e178  00000000  00000000  00008144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005605  00000000  00000000  000362bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000e3f1  00000000  00000000  0003b8c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f0  00000000  00000000  00049cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001036  00000000  00000000  0004b1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fd3e  00000000  00000000  0004c1de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022f78  00000000  00000000  0006bf1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b3256  00000000  00000000  0008ee94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001420ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c20  00000000  00000000  00142130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  00145d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000011c 	.word	0x2000011c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080064c4 	.word	0x080064c4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000120 	.word	0x20000120
 8000104:	080064c4 	.word	0x080064c4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <__aeabi_lmul>:
 80003f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f6:	46ce      	mov	lr, r9
 80003f8:	4699      	mov	r9, r3
 80003fa:	0c03      	lsrs	r3, r0, #16
 80003fc:	469c      	mov	ip, r3
 80003fe:	0413      	lsls	r3, r2, #16
 8000400:	4647      	mov	r7, r8
 8000402:	0c1b      	lsrs	r3, r3, #16
 8000404:	001d      	movs	r5, r3
 8000406:	000e      	movs	r6, r1
 8000408:	4661      	mov	r1, ip
 800040a:	0404      	lsls	r4, r0, #16
 800040c:	0c24      	lsrs	r4, r4, #16
 800040e:	b580      	push	{r7, lr}
 8000410:	0007      	movs	r7, r0
 8000412:	0c10      	lsrs	r0, r2, #16
 8000414:	434b      	muls	r3, r1
 8000416:	4365      	muls	r5, r4
 8000418:	4341      	muls	r1, r0
 800041a:	4360      	muls	r0, r4
 800041c:	0c2c      	lsrs	r4, r5, #16
 800041e:	18c0      	adds	r0, r0, r3
 8000420:	1824      	adds	r4, r4, r0
 8000422:	468c      	mov	ip, r1
 8000424:	42a3      	cmp	r3, r4
 8000426:	d903      	bls.n	8000430 <__aeabi_lmul+0x3c>
 8000428:	2380      	movs	r3, #128	@ 0x80
 800042a:	025b      	lsls	r3, r3, #9
 800042c:	4698      	mov	r8, r3
 800042e:	44c4      	add	ip, r8
 8000430:	4649      	mov	r1, r9
 8000432:	4379      	muls	r1, r7
 8000434:	4356      	muls	r6, r2
 8000436:	0c23      	lsrs	r3, r4, #16
 8000438:	042d      	lsls	r5, r5, #16
 800043a:	0c2d      	lsrs	r5, r5, #16
 800043c:	1989      	adds	r1, r1, r6
 800043e:	4463      	add	r3, ip
 8000440:	0424      	lsls	r4, r4, #16
 8000442:	1960      	adds	r0, r4, r5
 8000444:	18c9      	adds	r1, r1, r3
 8000446:	bcc0      	pop	{r6, r7}
 8000448:	46b9      	mov	r9, r7
 800044a:	46b0      	mov	r8, r6
 800044c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <head_end_check>:
 *         otherwise CHECK_ERROR.
 */
uint8_t head_end_check(uint8_t *buffer, uint16_t size)
{
    // Check if the first two bytes are the header and the last two bytes are the footer
    if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW &&
 8000450:	7803      	ldrb	r3, [r0, #0]
 8000452:	2baa      	cmp	r3, #170	@ 0xaa
 8000454:	d001      	beq.n	800045a <head_end_check+0xa>
        buffer[size - 1] == PACK_END_LOW && buffer[size - 2] == PACK_END_HIGH)
    {
        return CHECK_PASS; // Return success if checks pass
    }
    return CHECK_ERROR; // Return error if checks fail
 8000456:	2000      	movs	r0, #0
}
 8000458:	4770      	bx	lr
    if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW &&
 800045a:	7843      	ldrb	r3, [r0, #1]
 800045c:	2b55      	cmp	r3, #85	@ 0x55
 800045e:	d001      	beq.n	8000464 <head_end_check+0x14>
    return CHECK_ERROR; // Return error if checks fail
 8000460:	2000      	movs	r0, #0
 8000462:	e7f9      	b.n	8000458 <head_end_check+0x8>
        buffer[size - 1] == PACK_END_LOW && buffer[size - 2] == PACK_END_HIGH)
 8000464:	1843      	adds	r3, r0, r1
 8000466:	3b01      	subs	r3, #1
 8000468:	781b      	ldrb	r3, [r3, #0]
    if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW &&
 800046a:	2baa      	cmp	r3, #170	@ 0xaa
 800046c:	d001      	beq.n	8000472 <head_end_check+0x22>
    return CHECK_ERROR; // Return error if checks fail
 800046e:	2000      	movs	r0, #0
 8000470:	e7f2      	b.n	8000458 <head_end_check+0x8>
        buffer[size - 1] == PACK_END_LOW && buffer[size - 2] == PACK_END_HIGH)
 8000472:	1840      	adds	r0, r0, r1
 8000474:	3802      	subs	r0, #2
 8000476:	7803      	ldrb	r3, [r0, #0]
 8000478:	2b55      	cmp	r3, #85	@ 0x55
 800047a:	d001      	beq.n	8000480 <head_end_check+0x30>
    return CHECK_ERROR; // Return error if checks fail
 800047c:	2000      	movs	r0, #0
 800047e:	e7eb      	b.n	8000458 <head_end_check+0x8>
        return CHECK_PASS; // Return success if checks pass
 8000480:	2001      	movs	r0, #1
 8000482:	e7e9      	b.n	8000458 <head_end_check+0x8>

08000484 <crc_check>:
 * @param size   Size of the buffer.
 * @retval uint8_t CHECK_PASS if CRC is valid, 
 *         otherwise CHECK_ERROR.
 */
uint8_t crc_check(uint8_t *buffer, uint16_t size)
{
 8000484:	b530      	push	{r4, r5, lr}
    uint8_t crc = buffer[size - 3]; // Extract the CRC from the packet
 8000486:	3903      	subs	r1, #3
 8000488:	5c45      	ldrb	r5, [r0, r1]
    uint8_t temp = 0;

    // Calculate CRC for the data (excluding header, footer, and CRC)
    for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++)
 800048a:	2200      	movs	r2, #0
    uint8_t temp = 0;
 800048c:	2100      	movs	r1, #0
    for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++)
 800048e:	e005      	b.n	800049c <crc_check+0x18>
    {
        temp += buffer[i + 4]; // Start after header, offset by 4
 8000490:	1883      	adds	r3, r0, r2
 8000492:	791b      	ldrb	r3, [r3, #4]
 8000494:	1859      	adds	r1, r3, r1
 8000496:	b2c9      	uxtb	r1, r1
    for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++)
 8000498:	3201      	adds	r2, #1
 800049a:	b292      	uxth	r2, r2
 800049c:	78c3      	ldrb	r3, [r0, #3]
 800049e:	021b      	lsls	r3, r3, #8
 80004a0:	7884      	ldrb	r4, [r0, #2]
 80004a2:	4323      	orrs	r3, r4
 80004a4:	3b01      	subs	r3, #1
 80004a6:	429a      	cmp	r2, r3
 80004a8:	dbf2      	blt.n	8000490 <crc_check+0xc>
    }

    // Compare calculated CRC with the provided CRC
    if (crc == temp)
 80004aa:	42a9      	cmp	r1, r5
 80004ac:	d001      	beq.n	80004b2 <crc_check+0x2e>
    {
        return CHECK_PASS; // CRC matches
    }
    return CHECK_ERROR; // CRC does not match
 80004ae:	2000      	movs	r0, #0
}
 80004b0:	bd30      	pop	{r4, r5, pc}
        return CHECK_PASS; // CRC matches
 80004b2:	2001      	movs	r0, #1
 80004b4:	e7fc      	b.n	80004b0 <crc_check+0x2c>

080004b6 <pack_check>:
 * @param  buffer Pointer to the data buffer to check.
 * @param  size   Size of the buffer.
 * @retval uint8_t CHECK_PASS if the packet is valid, otherwise CHECK_ERROR.
 */
uint8_t pack_check(uint8_t *buffer, uint16_t size)
{
 80004b6:	b570      	push	{r4, r5, r6, lr}
 80004b8:	0005      	movs	r5, r0
 80004ba:	000c      	movs	r4, r1
    // Ensure the buffer is large enough to contain a valid packet
    if (size <= 4)
 80004bc:	2904      	cmp	r1, #4
 80004be:	d90d      	bls.n	80004dc <pack_check+0x26>
    {
        return CHECK_ERROR; // Packet is too small
    }

    // Check the packet header/footer and CRC
    if (head_end_check(buffer, size) == CHECK_PASS &&
 80004c0:	f7ff ffc6 	bl	8000450 <head_end_check>
 80004c4:	2801      	cmp	r0, #1
 80004c6:	d001      	beq.n	80004cc <pack_check+0x16>
        crc_check(buffer, size) == CHECK_PASS)
    {
        return CHECK_PASS; // Packet is valid
    }
    return CHECK_ERROR; // Packet is invalid
 80004c8:	2000      	movs	r0, #0
}
 80004ca:	bd70      	pop	{r4, r5, r6, pc}
        crc_check(buffer, size) == CHECK_PASS)
 80004cc:	0021      	movs	r1, r4
 80004ce:	0028      	movs	r0, r5
 80004d0:	f7ff ffd8 	bl	8000484 <crc_check>
    if (head_end_check(buffer, size) == CHECK_PASS &&
 80004d4:	2801      	cmp	r0, #1
 80004d6:	d0f8      	beq.n	80004ca <pack_check+0x14>
    return CHECK_ERROR; // Packet is invalid
 80004d8:	2000      	movs	r0, #0
 80004da:	e7f6      	b.n	80004ca <pack_check+0x14>
        return CHECK_ERROR; // Packet is too small
 80004dc:	2000      	movs	r0, #0
 80004de:	e7f4      	b.n	80004ca <pack_check+0x14>

080004e0 <uart_in_send>:
 * @param  buffer Data buffer.
 * @param  size   Size of the buffer.
 * @retval None
 */
void uart_in_send(uint8_t *buffer, uint16_t size)
{
 80004e0:	b510      	push	{r4, lr}
    usart1_transmit_dma(buffer, size); // Send data using USART1 in DMA mode
 80004e2:	f000 ff33 	bl	800134c <usart1_transmit_dma>
}
 80004e6:	bd10      	pop	{r4, pc}

080004e8 <uart_out_send>:
 * @param  buffer Data buffer.
 * @param  size   Size of the buffer.
 * @retval None
 */
void uart_out_send(uint8_t *buffer, uint16_t size)
{
 80004e8:	b510      	push	{r4, lr}
    usart2_transmit_dma(buffer, size); // Send data using USART2 in DMA mode
 80004ea:	f000 ff47 	bl	800137c <usart2_transmit_dma>
}
 80004ee:	bd10      	pop	{r4, pc}

080004f0 <chain_enum_handle>:
 * @param  buffer Data buffer
 * @param  size   Size of the buffer
 * @retval None
 */
void chain_enum_handle(uint8_t *buffer, uint16_t size)
{
 80004f0:	b510      	push	{r4, lr}
	// Increment device count
	buffer[6]++;
 80004f2:	7983      	ldrb	r3, [r0, #6]
 80004f4:	3301      	adds	r3, #1
 80004f6:	7183      	strb	r3, [r0, #6]

	// Update CRC (assuming this is a simple checksum for demonstration)
	buffer[7]++;
 80004f8:	79c3      	ldrb	r3, [r0, #7]
 80004fa:	3301      	adds	r3, #1
 80004fc:	71c3      	strb	r3, [r0, #7]

	// Check if the current device is a tail device
	if (g_tail_status == CHAIN_TAIL_DEVICE)
 80004fe:	4b05      	ldr	r3, [pc, #20]	@ (8000514 <chain_enum_handle+0x24>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	2b01      	cmp	r3, #1
 8000504:	d002      	beq.n	800050c <chain_enum_handle+0x1c>
	{								// If it is a tail device
		uart_in_send(buffer, size); // Forward to the slave
	}
	else
	{								 // If it is not a tail device
		uart_out_send(buffer, size); // Forward to the master
 8000506:	f7ff ffef 	bl	80004e8 <uart_out_send>
	}
}
 800050a:	bd10      	pop	{r4, pc}
		uart_in_send(buffer, size); // Forward to the slave
 800050c:	f7ff ffe8 	bl	80004e0 <uart_in_send>
 8000510:	e7fb      	b.n	800050a <chain_enum_handle+0x1a>
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	20000000 	.word	0x20000000

08000518 <chain_enum_return_handle>:
 * @param  buffer Data buffer
 * @param  size   Size of the buffer
 * @retval None
 */
void chain_enum_return_handle(uint8_t *buffer, uint16_t size)
{
 8000518:	b510      	push	{r4, lr}
	uart_in_send(buffer, size); // Send the incoming buffer
 800051a:	f7ff ffe1 	bl	80004e0 <uart_in_send>
}
 800051e:	bd10      	pop	{r4, pc}

08000520 <chain_enum_please_handle>:
 * @param  buffer Data buffer
 * @param  size   Size of the buffer
 * @retval None
 */
void chain_enum_please_handle(uint8_t *buffer, uint16_t size)
{
 8000520:	b510      	push	{r4, lr}
	uart_in_send(buffer, size); // Send the incoming buffer
 8000522:	f7ff ffdd 	bl	80004e0 <uart_in_send>
}
 8000526:	bd10      	pop	{r4, pc}

08000528 <chain_heartbeat_in_receive_handle>:
 * 
 * @param  None
 * @retval None
 */
void chain_heartbeat_in_receive_handle(void)
{
 8000528:	b510      	push	{r4, lr}
	uart_in_send(g_heartbeat_data_pack_buf, sizeof(g_heartbeat_data_pack_buf)); // Send heartbeat data
 800052a:	4802      	ldr	r0, [pc, #8]	@ (8000534 <chain_heartbeat_in_receive_handle+0xc>)
 800052c:	2109      	movs	r1, #9
 800052e:	f7ff ffd7 	bl	80004e0 <uart_in_send>
}
 8000532:	bd10      	pop	{r4, pc}
 8000534:	20000004 	.word	0x20000004

08000538 <chain_heartbeat_out_receive_handle>:
 * 
 * @param  None
 * @retval None
 */
void chain_heartbeat_out_receive_handle(void)
{
 8000538:	b510      	push	{r4, lr}
	g_heartbeat_reply_status_buf[(g_reply_index + 2) % 3] = 1; // Update the heartbeat reply status
 800053a:	4b05      	ldr	r3, [pc, #20]	@ (8000550 <chain_heartbeat_out_receive_handle+0x18>)
 800053c:	7818      	ldrb	r0, [r3, #0]
 800053e:	3002      	adds	r0, #2
 8000540:	2103      	movs	r1, #3
 8000542:	f7ff ff51 	bl	80003e8 <__aeabi_idivmod>
 8000546:	4b03      	ldr	r3, [pc, #12]	@ (8000554 <chain_heartbeat_out_receive_handle+0x1c>)
 8000548:	2201      	movs	r2, #1
 800054a:	545a      	strb	r2, [r3, r1]
}
 800054c:	bd10      	pop	{r4, pc}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	20000b48 	.word	0x20000b48
 8000554:	20000b4c 	.word	0x20000b4c

08000558 <chain_deal_data_packet_handle>:
 * @param  buffer Data buffer
 * @param  size   Size of the buffer
 * @retval None
 */
void chain_deal_data_packet_handle(uint8_t *buffer, uint16_t size)
{
 8000558:	b510      	push	{r4, lr}
	if (g_cmd_status == CMD_SPACE_IDLE_STATUS)
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <chain_deal_data_packet_handle+0x44>)
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	b2da      	uxtb	r2, r3
 8000560:	2b00      	cmp	r3, #0
 8000562:	d119      	bne.n	8000598 <chain_deal_data_packet_handle+0x40>
	{
		g_cmd_size = 0;						  // Reset command size
 8000564:	4b0e      	ldr	r3, [pc, #56]	@ (80005a0 <chain_deal_data_packet_handle+0x48>)
 8000566:	2100      	movs	r1, #0
 8000568:	7019      	strb	r1, [r3, #0]
		g_cmd_status = CMD_SPACE_BUSY_STATUS; // Set command status to busy
 800056a:	4b0c      	ldr	r3, [pc, #48]	@ (800059c <chain_deal_data_packet_handle+0x44>)
 800056c:	3101      	adds	r1, #1
 800056e:	7019      	strb	r1, [r3, #0]
		for (uint8_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 2); i++)
 8000570:	e00b      	b.n	800058a <chain_deal_data_packet_handle+0x32>
		{
			g_cmd_buf[g_cmd_size++] = buffer[i + 5]; // Copy data from the buffer
 8000572:	490b      	ldr	r1, [pc, #44]	@ (80005a0 <chain_deal_data_packet_handle+0x48>)
 8000574:	780b      	ldrb	r3, [r1, #0]
 8000576:	b2dc      	uxtb	r4, r3
 8000578:	3301      	adds	r3, #1
 800057a:	b2db      	uxtb	r3, r3
 800057c:	700b      	strb	r3, [r1, #0]
 800057e:	1883      	adds	r3, r0, r2
 8000580:	7959      	ldrb	r1, [r3, #5]
 8000582:	4b08      	ldr	r3, [pc, #32]	@ (80005a4 <chain_deal_data_packet_handle+0x4c>)
 8000584:	5519      	strb	r1, [r3, r4]
		for (uint8_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 2); i++)
 8000586:	3201      	adds	r2, #1
 8000588:	b2d2      	uxtb	r2, r2
 800058a:	78c3      	ldrb	r3, [r0, #3]
 800058c:	021b      	lsls	r3, r3, #8
 800058e:	7881      	ldrb	r1, [r0, #2]
 8000590:	430b      	orrs	r3, r1
 8000592:	3b02      	subs	r3, #2
 8000594:	429a      	cmp	r2, r3
 8000596:	dbec      	blt.n	8000572 <chain_deal_data_packet_handle+0x1a>
		}
	}
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	2000013f 	.word	0x2000013f
 80005a0:	20000140 	.word	0x20000140
 80005a4:	20000144 	.word	0x20000144

080005a8 <chain_out_relay_handle>:
 * @param  buffer Data buffer
 * @param  size   Size of the buffer
 * @retval None
 */
void chain_out_relay_handle(uint8_t *buffer, uint16_t size)
{
 80005a8:	b510      	push	{r4, lr}
	buffer[4]--;				 // Index decrement
 80005aa:	7903      	ldrb	r3, [r0, #4]
 80005ac:	3b01      	subs	r3, #1
 80005ae:	7103      	strb	r3, [r0, #4]
	buffer[size - 3]--;			 // CRC update
 80005b0:	1eca      	subs	r2, r1, #3
 80005b2:	5c83      	ldrb	r3, [r0, r2]
 80005b4:	3b01      	subs	r3, #1
 80005b6:	5483      	strb	r3, [r0, r2]
	uart_out_send(buffer, size); // Forward to the lower level
 80005b8:	f7ff ff96 	bl	80004e8 <uart_out_send>
}
 80005bc:	bd10      	pop	{r4, pc}

080005be <chain_in_relay_handle>:
 * @param  buffer Data buffer
 * @param  size   Size of the buffer
 * @retval None
 */
void chain_in_relay_handle(uint8_t *buffer, uint16_t size)
{
 80005be:	b510      	push	{r4, lr}
	buffer[4]++;				// Index increment
 80005c0:	7903      	ldrb	r3, [r0, #4]
 80005c2:	3301      	adds	r3, #1
 80005c4:	7103      	strb	r3, [r0, #4]
	buffer[size - 3]++;			// CRC update
 80005c6:	1eca      	subs	r2, r1, #3
 80005c8:	5c83      	ldrb	r3, [r0, r2]
 80005ca:	3301      	adds	r3, #1
 80005cc:	5483      	strb	r3, [r0, r2]
	uart_in_send(buffer, size); // Forward to the upper level
 80005ce:	f7ff ff87 	bl	80004e0 <uart_in_send>
}
 80005d2:	bd10      	pop	{r4, pc}

080005d4 <GPIO_init>:
 * 
 * @param None
 * @retval None
 */
void GPIO_init(void)
{
 80005d4:	b500      	push	{lr}
 80005d6:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0}; // Structure to hold GPIO initialization parameters
 80005d8:	2214      	movs	r2, #20
 80005da:	2100      	movs	r1, #0
 80005dc:	a801      	add	r0, sp, #4
 80005de:	f005 fd47 	bl	8006070 <memset>
	GPIO_InitStruct.Pin = GPIO_PIN_8; // Specify the GPIO pin to configure
 80005e2:	2380      	movs	r3, #128	@ 0x80
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Set pin mode to output push-pull
 80005e8:	3bff      	subs	r3, #255	@ 0xff
 80005ea:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No internal pull-up or pull-down
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Set speed to medium frequency
 80005ec:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); // Initialize GPIO with the specified settings
 80005ee:	20a0      	movs	r0, #160	@ 0xa0
 80005f0:	a901      	add	r1, sp, #4
 80005f2:	05c0      	lsls	r0, r0, #23
 80005f4:	f001 f9b2 	bl	800195c <HAL_GPIO_Init>
}
 80005f8:	b007      	add	sp, #28
 80005fa:	bd00      	pop	{pc}

080005fc <rgb_init>:
 * 
 * @param None
 * @retval None
 */
void rgb_init(void)
{
 80005fc:	b510      	push	{r4, lr}
	GPIO_init(); // Initialize GPIO settings
 80005fe:	f7ff ffe9 	bl	80005d4 <GPIO_init>
	restart(); // Restart the LED display
 8000602:	2300      	movs	r3, #0
 8000604:	e025      	b.n	8000652 <rgb_init+0x56>
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	46c0      	nop			@ (mov r8, r8)
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	46c0      	nop			@ (mov r8, r8)
 800060e:	46c0      	nop			@ (mov r8, r8)
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46c0      	nop			@ (mov r8, r8)
 8000614:	46c0      	nop			@ (mov r8, r8)
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	46c0      	nop			@ (mov r8, r8)
 800061c:	46c0      	nop			@ (mov r8, r8)
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	46c0      	nop			@ (mov r8, r8)
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	46c0      	nop			@ (mov r8, r8)
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	46c0      	nop			@ (mov r8, r8)
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	46c0      	nop			@ (mov r8, r8)
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	46c0      	nop			@ (mov r8, r8)
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	46c0      	nop			@ (mov r8, r8)
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	46c0      	nop			@ (mov r8, r8)
 800063e:	46c0      	nop			@ (mov r8, r8)
 8000640:	46c0      	nop			@ (mov r8, r8)
 8000642:	46c0      	nop			@ (mov r8, r8)
 8000644:	46c0      	nop			@ (mov r8, r8)
 8000646:	46c0      	nop			@ (mov r8, r8)
 8000648:	46c0      	nop			@ (mov r8, r8)
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	46c0      	nop			@ (mov r8, r8)
 800064e:	3301      	adds	r3, #1
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b84      	cmp	r3, #132	@ 0x84
 8000654:	d9d7      	bls.n	8000606 <rgb_init+0xa>
	s_color_buf = (uint32_t *)calloc(RGB_NUM, sizeof(uint32_t)); // Allocate memory for color buffer
 8000656:	2104      	movs	r1, #4
 8000658:	2001      	movs	r0, #1
 800065a:	f005 fa0f 	bl	8005a7c <calloc>
 800065e:	4b03      	ldr	r3, [pc, #12]	@ (800066c <rgb_init+0x70>)
 8000660:	6018      	str	r0, [r3, #0]
	s_led_num = RGB_NUM; // Set the number of LEDs
 8000662:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <rgb_init+0x74>)
 8000664:	2201      	movs	r2, #1
 8000666:	701a      	strb	r2, [r3, #0]
}
 8000668:	bd10      	pop	{r4, pc}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	20000138 	.word	0x20000138
 8000670:	2000013c 	.word	0x2000013c

08000674 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000674:	b500      	push	{lr}
 8000676:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000678:	4a14      	ldr	r2, [pc, #80]	@ (80006cc <MX_DMA_Init+0x58>)
 800067a:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 800067c:	2301      	movs	r3, #1
 800067e:	4319      	orrs	r1, r3
 8000680:	6391      	str	r1, [r2, #56]	@ 0x38
 8000682:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000684:	4013      	ands	r3, r2
 8000686:	9301      	str	r3, [sp, #4]
 8000688:	9b01      	ldr	r3, [sp, #4]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800068a:	4b11      	ldr	r3, [pc, #68]	@ (80006d0 <MX_DMA_Init+0x5c>)
 800068c:	22c2      	movs	r2, #194	@ 0xc2
 800068e:	0092      	lsls	r2, r2, #2
 8000690:	5898      	ldr	r0, [r3, r2]
 8000692:	4910      	ldr	r1, [pc, #64]	@ (80006d4 <MX_DMA_Init+0x60>)
 8000694:	4008      	ands	r0, r1
 8000696:	2180      	movs	r1, #128	@ 0x80
 8000698:	01c9      	lsls	r1, r1, #7
 800069a:	4301      	orrs	r1, r0
 800069c:	5099      	str	r1, [r3, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800069e:	2180      	movs	r1, #128	@ 0x80
 80006a0:	0089      	lsls	r1, r1, #2
 80006a2:	6019      	str	r1, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a4:	5898      	ldr	r0, [r3, r2]
 80006a6:	490c      	ldr	r1, [pc, #48]	@ (80006d8 <MX_DMA_Init+0x64>)
 80006a8:	4008      	ands	r0, r1
 80006aa:	2180      	movs	r1, #128	@ 0x80
 80006ac:	03c9      	lsls	r1, r1, #15
 80006ae:	4301      	orrs	r1, r0
 80006b0:	5099      	str	r1, [r3, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006b2:	32f8      	adds	r2, #248	@ 0xf8
 80006b4:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 1);
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  /* DMA1_Ch4_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 1, 0);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2101      	movs	r1, #1
 80006ba:	200b      	movs	r0, #11
 80006bc:	f000 ffd8 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 80006c0:	200b      	movs	r0, #11
 80006c2:	f000 ffd9 	bl	8001678 <HAL_NVIC_EnableIRQ>

}
 80006c6:	b003      	add	sp, #12
 80006c8:	bd00      	pop	{pc}
 80006ca:	46c0      	nop			@ (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000
 80006d0:	e000e100 	.word	0xe000e100
 80006d4:	ffff00ff 	.word	0xffff00ff
 80006d8:	ff00ffff 	.word	0xff00ffff

080006dc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80006dc:	b570      	push	{r4, r5, r6, lr}
 80006de:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e0:	2214      	movs	r2, #20
 80006e2:	2100      	movs	r1, #0
 80006e4:	a803      	add	r0, sp, #12
 80006e6:	f005 fcc3 	bl	8006070 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ea:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <MX_GPIO_Init+0x5c>)
 80006ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ee:	2401      	movs	r4, #1
 80006f0:	4322      	orrs	r2, r4
 80006f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80006f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006f6:	4022      	ands	r2, r4
 80006f8:	9201      	str	r2, [sp, #4]
 80006fa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80006fe:	2202      	movs	r2, #2
 8000700:	4311      	orrs	r1, r2
 8000702:	6359      	str	r1, [r3, #52]	@ 0x34
 8000704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000706:	401a      	ands	r2, r3
 8000708:	9202      	str	r2, [sp, #8]
 800070a:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VL53_SCL_Pin|VL53_SDA_Pin, GPIO_PIN_SET);
 800070c:	26c0      	movs	r6, #192	@ 0xc0
 800070e:	0176      	lsls	r6, r6, #5
 8000710:	25a0      	movs	r5, #160	@ 0xa0
 8000712:	05ed      	lsls	r5, r5, #23
 8000714:	2201      	movs	r2, #1
 8000716:	0031      	movs	r1, r6
 8000718:	0028      	movs	r0, r5
 800071a:	f001 f9e0 	bl	8001ade <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VL53_SCL_Pin|VL53_SDA_Pin;
 800071e:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000720:	2311      	movs	r3, #17
 8000722:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000724:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000726:	2300      	movs	r3, #0
 8000728:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800072a:	a903      	add	r1, sp, #12
 800072c:	0028      	movs	r0, r5
 800072e:	f001 f915 	bl	800195c <HAL_GPIO_Init>

}
 8000732:	b008      	add	sp, #32
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	40021000 	.word	0x40021000

0800073c <MX_IWDG_Init>:
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 800073c:	4b0b      	ldr	r3, [pc, #44]	@ (800076c <MX_IWDG_Init+0x30>)
 800073e:	4a0c      	ldr	r2, [pc, #48]	@ (8000770 <MX_IWDG_Init+0x34>)
 8000740:	601a      	str	r2, [r3, #0]
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 8000742:	4a0c      	ldr	r2, [pc, #48]	@ (8000774 <MX_IWDG_Init+0x38>)
 8000744:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_IWDG_PRESCALER_256
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
{
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 8000746:	2202      	movs	r2, #2
 8000748:	605a      	str	r2, [r3, #4]
  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
{
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 800074a:	4a0b      	ldr	r2, [pc, #44]	@ (8000778 <MX_IWDG_Init+0x3c>)
 800074c:	609a      	str	r2, [r3, #8]
}
 800074e:	e002      	b.n	8000756 <MX_IWDG_Init+0x1a>
  * @param  IWDGx IWDG Instance
  * @retval State of bits (1 or 0).
  */
__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
{
  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL);
 8000750:	2300      	movs	r3, #0
  /* USER CODE END IWDG_Init 1 */
  LL_IWDG_Enable(IWDG);
  LL_IWDG_EnableWriteAccess(IWDG);
  LL_IWDG_SetPrescaler(IWDG, LL_IWDG_PRESCALER_16);
  LL_IWDG_SetReloadCounter(IWDG, 4095);
  while (LL_IWDG_IsReady(IWDG) != 1)
 8000752:	2b01      	cmp	r3, #1
 8000754:	d005      	beq.n	8000762 <MX_IWDG_Init+0x26>
 8000756:	4b05      	ldr	r3, [pc, #20]	@ (800076c <MX_IWDG_Init+0x30>)
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	075b      	lsls	r3, r3, #29
 800075c:	d1f8      	bne.n	8000750 <MX_IWDG_Init+0x14>
 800075e:	2301      	movs	r3, #1
 8000760:	e7f7      	b.n	8000752 <MX_IWDG_Init+0x16>
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 8000762:	4b02      	ldr	r3, [pc, #8]	@ (800076c <MX_IWDG_Init+0x30>)
 8000764:	4a05      	ldr	r2, [pc, #20]	@ (800077c <MX_IWDG_Init+0x40>)
 8000766:	601a      	str	r2, [r3, #0]
  LL_IWDG_ReloadCounter(IWDG);
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000768:	4770      	bx	lr
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	40003000 	.word	0x40003000
 8000770:	0000cccc 	.word	0x0000cccc
 8000774:	00005555 	.word	0x00005555
 8000778:	00000fff 	.word	0x00000fff
 800077c:	0000aaaa 	.word	0x0000aaaa

08000780 <chain_init>:
/**
 * @brief Initialize the chain device settings.
 * @param None
 * @retval None
 */
void chain_init(void) {
 8000780:	b510      	push	{r4, lr}
	// Get the version of the bootloader
	g_bootloader_version = get_bootloader_version();
 8000782:	f000 febf 	bl	8001504 <get_bootloader_version>
 8000786:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <chain_init+0x2c>)
 8000788:	7018      	strb	r0, [r3, #0]

	// Check if the RGB light setting is set to maximum (0xFF)
	if (get_rgb_light() == 0xFF) {
 800078a:	f000 fe93 	bl	80014b4 <get_rgb_light>
 800078e:	28ff      	cmp	r0, #255	@ 0xff
 8000790:	d004      	beq.n	800079c <chain_init+0x1c>
		// Set the light to a base color if it is maximum
		g_light = RGB_LIGHT_BASE;
		set_rgb_light(g_light);
	} else {
		// Otherwise, get the current RGB light setting
		g_light = get_rgb_light();
 8000792:	f000 fe8f 	bl	80014b4 <get_rgb_light>
 8000796:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <chain_init+0x30>)
 8000798:	7018      	strb	r0, [r3, #0]
	}
}
 800079a:	bd10      	pop	{r4, pc}
		g_light = RGB_LIGHT_BASE;
 800079c:	4b04      	ldr	r3, [pc, #16]	@ (80007b0 <chain_init+0x30>)
 800079e:	220a      	movs	r2, #10
 80007a0:	701a      	strb	r2, [r3, #0]
		set_rgb_light(g_light);
 80007a2:	7818      	ldrb	r0, [r3, #0]
 80007a4:	b2c0      	uxtb	r0, r0
 80007a6:	f000 fe8b 	bl	80014c0 <set_rgb_light>
 80007aa:	e7f6      	b.n	800079a <chain_init+0x1a>
 80007ac:	2000013e 	.word	0x2000013e
 80007b0:	2000013d 	.word	0x2000013d

080007b4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80007b6:	e7fe      	b.n	80007b6 <Error_Handler+0x2>

080007b8 <SystemClock_Config>:
{
 80007b8:	b500      	push	{lr}
 80007ba:	b093      	sub	sp, #76	@ 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007bc:	2238      	movs	r2, #56	@ 0x38
 80007be:	2100      	movs	r1, #0
 80007c0:	a804      	add	r0, sp, #16
 80007c2:	f005 fc55 	bl	8006070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c6:	2210      	movs	r2, #16
 80007c8:	2100      	movs	r1, #0
 80007ca:	4668      	mov	r0, sp
 80007cc:	f005 fc50 	bl	8006070 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d0:	2080      	movs	r0, #128	@ 0x80
 80007d2:	0080      	lsls	r0, r0, #2
 80007d4:	f001 f98a 	bl	8001aec <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80007d8:	230a      	movs	r3, #10
 80007da:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007dc:	33f6      	adds	r3, #246	@ 0xf6
 80007de:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e4:	2240      	movs	r2, #64	@ 0x40
 80007e6:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007e8:	3a3f      	subs	r2, #63	@ 0x3f
 80007ea:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ec:	3201      	adds	r2, #1
 80007ee:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007f0:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80007f2:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 8;
 80007f4:	3308      	adds	r3, #8
 80007f6:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	029b      	lsls	r3, r3, #10
 80007fc:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80007fe:	23c0      	movs	r3, #192	@ 0xc0
 8000800:	04db      	lsls	r3, r3, #19
 8000802:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000804:	2380      	movs	r3, #128	@ 0x80
 8000806:	059b      	lsls	r3, r3, #22
 8000808:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080a:	a804      	add	r0, sp, #16
 800080c:	f001 f998 	bl	8001b40 <HAL_RCC_OscConfig>
 8000810:	2800      	cmp	r0, #0
 8000812:	d10e      	bne.n	8000832 <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000814:	2307      	movs	r3, #7
 8000816:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000818:	3b05      	subs	r3, #5
 800081a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000820:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000822:	2102      	movs	r1, #2
 8000824:	4668      	mov	r0, sp
 8000826:	f001 fc43 	bl	80020b0 <HAL_RCC_ClockConfig>
 800082a:	2800      	cmp	r0, #0
 800082c:	d103      	bne.n	8000836 <SystemClock_Config+0x7e>
}
 800082e:	b013      	add	sp, #76	@ 0x4c
 8000830:	bd00      	pop	{pc}
    Error_Handler();
 8000832:	f7ff ffbf 	bl	80007b4 <Error_Handler>
    Error_Handler();
 8000836:	f7ff ffbd 	bl	80007b4 <Error_Handler>
	...

0800083c <main>:
{
 800083c:	b510      	push	{r4, lr}
	chain_init();
 800083e:	f7ff ff9f 	bl	8000780 <chain_init>
  HAL_Init();
 8000842:	f000 fe91 	bl	8001568 <HAL_Init>
  SystemClock_Config();
 8000846:	f7ff ffb7 	bl	80007b8 <SystemClock_Config>
  MX_GPIO_Init();
 800084a:	f7ff ff47 	bl	80006dc <MX_GPIO_Init>
  MX_DMA_Init();
 800084e:	f7ff ff11 	bl	8000674 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000852:	f000 fb3f 	bl	8000ed4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000856:	f000 fca1 	bl	800119c <MX_USART2_UART_Init>
  MX_IWDG_Init();
 800085a:	f7ff ff6f 	bl	800073c <MX_IWDG_Init>
  MX_TIM14_Init();
 800085e:	f000 fa61 	bl	8000d24 <MX_TIM14_Init>
  MX_TIM16_Init();
 8000862:	f000 fa9b 	bl	8000d9c <MX_TIM16_Init>
	rgb_init();
 8000866:	f7ff fec9 	bl	80005fc <rgb_init>
	VL53L1Init(&VL53);
 800086a:	4c06      	ldr	r4, [pc, #24]	@ (8000884 <main+0x48>)
 800086c:	0020      	movs	r0, r4
 800086e:	f005 f841 	bl	80058f4 <VL53L1Init>
	VL53InitParam(&VL53,2);
 8000872:	2102      	movs	r1, #2
 8000874:	0020      	movs	r0, r4
 8000876:	f005 f889 	bl	800598c <VL53InitParam>
		getDistance(&VL53);
 800087a:	4802      	ldr	r0, [pc, #8]	@ (8000884 <main+0x48>)
 800087c:	f005 f8de 	bl	8005a3c <getDistance>
	while (1) {
 8000880:	e7fb      	b.n	800087a <main+0x3e>
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	20000b94 	.word	0x20000b94

08000888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b500      	push	{lr}
 800088a:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088c:	4b0d      	ldr	r3, [pc, #52]	@ (80008c4 <HAL_MspInit+0x3c>)
 800088e:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000890:	2201      	movs	r2, #1
 8000892:	4311      	orrs	r1, r2
 8000894:	6419      	str	r1, [r3, #64]	@ 0x40
 8000896:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000898:	400a      	ands	r2, r1
 800089a:	9200      	str	r2, [sp, #0]
 800089c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008a0:	2180      	movs	r1, #128	@ 0x80
 80008a2:	0549      	lsls	r1, r1, #21
 80008a4:	430a      	orrs	r2, r1
 80008a6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008aa:	400b      	ands	r3, r1
 80008ac:	9301      	str	r3, [sp, #4]
 80008ae:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 1, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	2003      	movs	r0, #3
 80008b6:	f000 fedb 	bl	8001670 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80008ba:	2003      	movs	r0, #3
 80008bc:	f000 fedc 	bl	8001678 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c0:	b003      	add	sp, #12
 80008c2:	bd00      	pop	{pc}
 80008c4:	40021000 	.word	0x40021000

080008c8 <uart_in_data_pack_type>:
 * @param size Length of the data in the buffer.
 * @retval The type of data packet as defined by various enumeration constants,
 *         or an error code if the packet check fails.
 */
uint8_t uart_in_data_pack_type(uint8_t *buffer, uint16_t size)
{
 80008c8:	b510      	push	{r4, lr}
 80008ca:	0004      	movs	r4, r0
	// Check if the packet is valid
	if (pack_check(buffer, size) == CHECK_PASS)
 80008cc:	f7ff fdf3 	bl	80004b6 <pack_check>
 80008d0:	2801      	cmp	r0, #1
 80008d2:	d001      	beq.n	80008d8 <uart_in_data_pack_type+0x10>
		else if (buffer[4] == 1)
		{
			return CHAIN_HANDLE_DATA_PACK; // Packet type: Chain Handle
		}
	}
	return ERROR_DATA_PACK; // Return error code for invalid packet
 80008d4:	2000      	movs	r0, #0
}
 80008d6:	bd10      	pop	{r4, pc}
		if (buffer[5] == CHAIN_ENUM)
 80008d8:	7963      	ldrb	r3, [r4, #5]
 80008da:	2bfe      	cmp	r3, #254	@ 0xfe
 80008dc:	d006      	beq.n	80008ec <uart_in_data_pack_type+0x24>
		else if (buffer[5] == CHAIN_HEARTBEAT)
 80008de:	2bfd      	cmp	r3, #253	@ 0xfd
 80008e0:	d0f9      	beq.n	80008d6 <uart_in_data_pack_type+0xe>
		else if (buffer[4] != 1)
 80008e2:	7923      	ldrb	r3, [r4, #4]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d003      	beq.n	80008f0 <uart_in_data_pack_type+0x28>
			return CHAIN_TRANSMIT_DATA_PACK; // Packet type: Chain Transmit
 80008e8:	3003      	adds	r0, #3
 80008ea:	e7f4      	b.n	80008d6 <uart_in_data_pack_type+0xe>
			return CHAIN_ENUM_DATA_PACK; // Packet type: Chain Enum
 80008ec:	2002      	movs	r0, #2
 80008ee:	e7f2      	b.n	80008d6 <uart_in_data_pack_type+0xe>
			return CHAIN_HANDLE_DATA_PACK; // Packet type: Chain Handle
 80008f0:	2005      	movs	r0, #5
 80008f2:	e7f0      	b.n	80008d6 <uart_in_data_pack_type+0xe>

080008f4 <uart_out_data_pack_type>:
 * @param size Length of the data in the buffer.
 * @retval The type of data packet as defined by various enumeration constants,
 *         or an error code if the packet check fails.
 */
uint8_t uart_out_data_pack_type(uint8_t *buffer, uint16_t size)
{
 80008f4:	b510      	push	{r4, lr}
 80008f6:	0004      	movs	r4, r0
	// Check if the packet is valid
	if (pack_check(buffer, size) == CHECK_PASS)
 80008f8:	f7ff fddd 	bl	80004b6 <pack_check>
 80008fc:	2801      	cmp	r0, #1
 80008fe:	d001      	beq.n	8000904 <uart_out_data_pack_type+0x10>
		else
		{
			return CHAIN_TRANSMIT_DATA_PACK; // Packet type: Chain Transmit
		}
	}
	return ERROR_DATA_PACK; // Return error code for invalid packet
 8000900:	2000      	movs	r0, #0
}
 8000902:	bd10      	pop	{r4, pc}
		if (buffer[5] == CHAIN_HEARTBEAT)
 8000904:	7963      	ldrb	r3, [r4, #5]
 8000906:	2bfd      	cmp	r3, #253	@ 0xfd
 8000908:	d0fb      	beq.n	8000902 <uart_out_data_pack_type+0xe>
		else if (buffer[5] == CHAIN_ENUM)
 800090a:	2bfe      	cmp	r3, #254	@ 0xfe
 800090c:	d005      	beq.n	800091a <uart_out_data_pack_type+0x26>
		else if (buffer[5] == CHAIN_ENUM_PLEASE)
 800090e:	2bfc      	cmp	r3, #252	@ 0xfc
 8000910:	d001      	beq.n	8000916 <uart_out_data_pack_type+0x22>
			return CHAIN_TRANSMIT_DATA_PACK; // Packet type: Chain Transmit
 8000912:	2004      	movs	r0, #4
 8000914:	e7f5      	b.n	8000902 <uart_out_data_pack_type+0xe>
			return CHAIN_ENUM_PLEASE_DATA_PACK; // Packet type: Chain Enum Please
 8000916:	3005      	adds	r0, #5
 8000918:	e7f3      	b.n	8000902 <uart_out_data_pack_type+0xe>
			return CHAIN_ENUM_RETURN_DATA_PACK; // Packet type: Chain Enum Return
 800091a:	2003      	movs	r0, #3
 800091c:	e7f1      	b.n	8000902 <uart_out_data_pack_type+0xe>

0800091e <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800091e:	e7fe      	b.n	800091e <NMI_Handler>

08000920 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <HardFault_Handler>

08000922 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000922:	4770      	bx	lr

08000924 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000924:	4770      	bx	lr

08000926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000926:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000928:	f000 fe32 	bl	8001590 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800092c:	bd10      	pop	{r4, pc}

0800092e <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800092e:	b510      	push	{r4, lr}
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8000930:	f000 fec2 	bl	80016b8 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8000934:	bd10      	pop	{r4, pc}

08000936 <DMA1_Channel1_IRQHandler>:
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000936:	4770      	bx	lr

08000938 <DMA1_Channel2_3_IRQHandler>:
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(const DMA_TypeDef *DMAx)
{
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <DMA1_Channel2_3_IRQHandler+0x20>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	069b      	lsls	r3, r3, #26
 800093e:	d509      	bpl.n	8000954 <DMA1_Channel2_3_IRQHandler+0x1c>
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 8000940:	4b05      	ldr	r3, [pc, #20]	@ (8000958 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000942:	2220      	movs	r2, #32
 8000944:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000946:	4905      	ldr	r1, [pc, #20]	@ (800095c <DMA1_Channel2_3_IRQHandler+0x24>)
 8000948:	680b      	ldr	r3, [r1, #0]
 800094a:	3a1f      	subs	r2, #31
 800094c:	4393      	bics	r3, r2
 800094e:	600b      	str	r3, [r1, #0]
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC2(DMA1))
	{
		LL_DMA_ClearFlag_TC2(DMA1);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_2);
		g_uart_in_transmit_commplete = 1;
 8000950:	4b03      	ldr	r3, [pc, #12]	@ (8000960 <DMA1_Channel2_3_IRQHandler+0x28>)
 8000952:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000954:	4770      	bx	lr
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	40020000 	.word	0x40020000
 800095c:	4002001c 	.word	0x4002001c
 8000960:	20000002 	.word	0x20000002

08000964 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8000964:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x20>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	049b      	lsls	r3, r3, #18
 800096a:	d50a      	bpl.n	8000982 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x1e>
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 800096c:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x20>)
 800096e:	2280      	movs	r2, #128	@ 0x80
 8000970:	0192      	lsls	r2, r2, #6
 8000972:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000974:	4904      	ldr	r1, [pc, #16]	@ (8000988 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x24>)
 8000976:	680b      	ldr	r3, [r1, #0]
 8000978:	2201      	movs	r2, #1
 800097a:	4393      	bics	r3, r2
 800097c:	600b      	str	r3, [r1, #0]
  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC4(DMA1))
	{
		LL_DMA_ClearFlag_TC4(DMA1);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
		g_uart_out_transmit_commplete = 1;
 800097e:	4b03      	ldr	r3, [pc, #12]	@ (800098c <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x28>)
 8000980:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}
 8000982:	4770      	bx	lr
 8000984:	40020000 	.word	0x40020000
 8000988:	40020044 	.word	0x40020044
 800098c:	20000001 	.word	0x20000001

08000990 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000990:	b510      	push	{r4, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8000992:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <TIM14_IRQHandler+0x50>)
 8000994:	691b      	ldr	r3, [r3, #16]
 8000996:	07db      	lsls	r3, r3, #31
 8000998:	d520      	bpl.n	80009dc <TIM14_IRQHandler+0x4c>
  /* USER CODE BEGIN TIM14_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM14) == SET)
	{
		s_enum_please_nums--;
 800099a:	4c12      	ldr	r4, [pc, #72]	@ (80009e4 <TIM14_IRQHandler+0x54>)
 800099c:	7823      	ldrb	r3, [r4, #0]
 800099e:	3b01      	subs	r3, #1
 80009a0:	7023      	strb	r3, [r4, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <TIM14_IRQHandler+0x50>)
 80009a4:	2202      	movs	r2, #2
 80009a6:	4252      	negs	r2, r2
 80009a8:	611a      	str	r2, [r3, #16]
		LL_TIM_ClearFlag_UPDATE(TIM14); // Clear the timer update flag
		usart1_transmit_dma(s_enum_please_data_packet_buf,
 80009aa:	480f      	ldr	r0, [pc, #60]	@ (80009e8 <TIM14_IRQHandler+0x58>)
 80009ac:	2109      	movs	r1, #9
 80009ae:	f000 fccd 	bl	800134c <usart1_transmit_dma>
							sizeof(s_enum_please_data_packet_buf));
		if (s_enum_please_nums == 0)
 80009b2:	7823      	ldrb	r3, [r4, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d111      	bne.n	80009dc <TIM14_IRQHandler+0x4c>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <TIM14_IRQHandler+0x50>)
 80009ba:	68d9      	ldr	r1, [r3, #12]
 80009bc:	2201      	movs	r2, #1
 80009be:	4391      	bics	r1, r2
 80009c0:	60d9      	str	r1, [r3, #12]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80009c2:	6819      	ldr	r1, [r3, #0]
 80009c4:	4391      	bics	r1, r2
 80009c6:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <TIM14_IRQHandler+0x5c>)
 80009ca:	2102      	movs	r1, #2
 80009cc:	4249      	negs	r1, r1
 80009ce:	6119      	str	r1, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80009d0:	68d9      	ldr	r1, [r3, #12]
 80009d2:	4311      	orrs	r1, r2
 80009d4:	60d9      	str	r1, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80009d6:	6819      	ldr	r1, [r3, #0]
 80009d8:	430a      	orrs	r2, r1
 80009da:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80009dc:	bd10      	pop	{r4, pc}
 80009de:	46c0      	nop			@ (mov r8, r8)
 80009e0:	40002000 	.word	0x40002000
 80009e4:	20000019 	.word	0x20000019
 80009e8:	20000010 	.word	0x20000010
 80009ec:	40014400 	.word	0x40014400

080009f0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80009f0:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80009f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a64 <TIM16_IRQHandler+0x74>)
 80009f4:	691b      	ldr	r3, [r3, #16]
 80009f6:	07db      	lsls	r3, r3, #31
 80009f8:	d532      	bpl.n	8000a60 <TIM16_IRQHandler+0x70>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <TIM16_IRQHandler+0x74>)
 80009fc:	2202      	movs	r2, #2
 80009fe:	4252      	negs	r2, r2
 8000a00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN TIM16_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM16) == SET)
	{
		LL_TIM_ClearFlag_UPDATE(TIM16);
		usart2_transmit_dma(g_heartbeat_data_pack_buf, sizeof(g_heartbeat_data_pack_buf));
 8000a02:	4819      	ldr	r0, [pc, #100]	@ (8000a68 <TIM16_IRQHandler+0x78>)
 8000a04:	2109      	movs	r1, #9
 8000a06:	f000 fcb9 	bl	800137c <usart2_transmit_dma>
		g_heartbeat_reply_status_buf[g_reply_index] = 0;
 8000a0a:	4d18      	ldr	r5, [pc, #96]	@ (8000a6c <TIM16_IRQHandler+0x7c>)
 8000a0c:	7828      	ldrb	r0, [r5, #0]
 8000a0e:	4c18      	ldr	r4, [pc, #96]	@ (8000a70 <TIM16_IRQHandler+0x80>)
 8000a10:	2300      	movs	r3, #0
 8000a12:	5423      	strb	r3, [r4, r0]
		g_reply_index++;				   // Increment the reply index
 8000a14:	3001      	adds	r0, #1
 8000a16:	b2c0      	uxtb	r0, r0
 8000a18:	7028      	strb	r0, [r5, #0]
		g_reply_index = g_reply_index % 3; // Wrap around if index exceeds 2
 8000a1a:	2103      	movs	r1, #3
 8000a1c:	f7ff fbfa 	bl	8000214 <__aeabi_uidivmod>
 8000a20:	7029      	strb	r1, [r5, #0]

		if (g_heartbeat_reply_status_buf[0] == 0 && g_heartbeat_reply_status_buf[1] == 0 && g_heartbeat_reply_status_buf[2] == 0)
 8000a22:	7823      	ldrb	r3, [r4, #0]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d118      	bne.n	8000a5a <TIM16_IRQHandler+0x6a>
 8000a28:	7863      	ldrb	r3, [r4, #1]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d115      	bne.n	8000a5a <TIM16_IRQHandler+0x6a>
 8000a2e:	78a3      	ldrb	r3, [r4, #2]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d112      	bne.n	8000a5a <TIM16_IRQHandler+0x6a>
		{
			if (g_tail_status == CHAIN_NON_TAIL_DEVICE)
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <TIM16_IRQHandler+0x84>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d10a      	bne.n	8000a52 <TIM16_IRQHandler+0x62>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <TIM16_IRQHandler+0x88>)
 8000a3e:	68da      	ldr	r2, [r3, #12]
 8000a40:	2101      	movs	r1, #1
 8000a42:	430a      	orrs	r2, r1
 8000a44:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	601a      	str	r2, [r3, #0]
			{
				LL_TIM_EnableIT_UPDATE(TIM14); // ENABLE TIM14
				LL_TIM_EnableCounter(TIM14);   // ENABLE TIM14
				s_enum_please_nums = ENUM_PLEASE_NUM;
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <TIM16_IRQHandler+0x8c>)
 8000a4e:	2203      	movs	r2, #3
 8000a50:	701a      	strb	r2, [r3, #0]
			}
			g_tail_status = CHAIN_TAIL_DEVICE;
 8000a52:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <TIM16_IRQHandler+0x84>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	701a      	strb	r2, [r3, #0]
 8000a58:	e002      	b.n	8000a60 <TIM16_IRQHandler+0x70>
		}
		else
		{
			g_tail_status = CHAIN_NON_TAIL_DEVICE;
 8000a5a:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <TIM16_IRQHandler+0x84>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM16_IRQn 0 */
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000a60:	bd70      	pop	{r4, r5, r6, pc}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	40014400 	.word	0x40014400
 8000a68:	20000004 	.word	0x20000004
 8000a6c:	20000b48 	.word	0x20000b48
 8000a70:	20000b4c 	.word	0x20000b4c
 8000a74:	20000000 	.word	0x20000000
 8000a78:	40002000 	.word	0x40002000
 8000a7c:	20000019 	.word	0x20000019

08000a80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000a80:	b570      	push	{r4, r5, r6, lr}
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8000a82:	4b3a      	ldr	r3, [pc, #232]	@ (8000b6c <USART1_IRQHandler+0xec>)
 8000a84:	69db      	ldr	r3, [r3, #28]
 8000a86:	06db      	lsls	r3, r3, #27
 8000a88:	d533      	bpl.n	8000af2 <USART1_IRQHandler+0x72>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8000a8a:	4b38      	ldr	r3, [pc, #224]	@ (8000b6c <USART1_IRQHandler+0xec>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	06db      	lsls	r3, r3, #27
 8000a90:	d52f      	bpl.n	8000af2 <USART1_IRQHandler+0x72>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8000a92:	4936      	ldr	r1, [pc, #216]	@ (8000b6c <USART1_IRQHandler+0xec>)
 8000a94:	2310      	movs	r3, #16
 8000a96:	620b      	str	r3, [r1, #32]
 8000a98:	4b35      	ldr	r3, [pc, #212]	@ (8000b70 <USART1_IRQHandler+0xf0>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	4382      	bics	r2, r0
 8000aa0:	601a      	str	r2, [r3, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000aa2:	685a      	ldr	r2, [r3, #4]
 8000aa4:	0412      	lsls	r2, r2, #16
 8000aa6:	0c12      	lsrs	r2, r2, #16
	if (LL_USART_IsActiveFlag_IDLE(USART1) && LL_USART_IsEnabledIT_IDLE(USART1))
	{
		// Clear the idle interrupt flag
		LL_USART_ClearFlag_IDLE(USART1);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_1);
		s_len = BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_1);
 8000aa8:	4252      	negs	r2, r2
 8000aaa:	4c32      	ldr	r4, [pc, #200]	@ (8000b74 <USART1_IRQHandler+0xf4>)
 8000aac:	7022      	strb	r2, [r4, #0]
		// Switch buffer and enable DMA reception
		g_uart_in_tx_status = 1 - g_uart_in_tx_status;
 8000aae:	4d32      	ldr	r5, [pc, #200]	@ (8000b78 <USART1_IRQHandler+0xf8>)
 8000ab0:	782e      	ldrb	r6, [r5, #0]
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	1b92      	subs	r2, r2, r6
 8000ab6:	b2d2      	uxtb	r2, r2
 8000ab8:	702a      	strb	r2, [r5, #0]
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1,
								(uint32_t)g_uart_in_rx_buf[g_uart_in_tx_status]);
 8000aba:	782a      	ldrb	r2, [r5, #0]
 8000abc:	0252      	lsls	r2, r2, #9
 8000abe:	4d2f      	ldr	r5, [pc, #188]	@ (8000b7c <USART1_IRQHandler+0xfc>)
 8000ac0:	1952      	adds	r2, r2, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8000ac2:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000ac4:	685a      	ldr	r2, [r3, #4]
 8000ac6:	0c12      	lsrs	r2, r2, #16
 8000ac8:	0412      	lsls	r2, r2, #16
 8000aca:	2580      	movs	r5, #128	@ 0x80
 8000acc:	00ad      	lsls	r5, r5, #2
 8000ace:	432a      	orrs	r2, r5
 8000ad0:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4302      	orrs	r2, r0
 8000ad6:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000ad8:	f3ef 8210 	mrs	r2, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000adc:	f380 8810 	msr	PRIMASK, r0
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000ae0:	688b      	ldr	r3, [r1, #8]
 8000ae2:	303f      	adds	r0, #63	@ 0x3f
 8000ae4:	4303      	orrs	r3, r0
 8000ae6:	608b      	str	r3, [r1, #8]
 8000ae8:	f382 8810 	msr	PRIMASK, r2
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_1, BUFFER_SIZE);
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_1);
		LL_USART_EnableDMAReq_RX(USART1);
		if (s_len > 0)
 8000aec:	7821      	ldrb	r1, [r4, #0]
 8000aee:	2900      	cmp	r1, #0
 8000af0:	d100      	bne.n	8000af4 <USART1_IRQHandler+0x74>
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000af2:	bd70      	pop	{r4, r5, r6, pc}
				(uint8_t *)g_uart_in_rx_buf[1 - g_uart_in_tx_status], s_len);
 8000af4:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <USART1_IRQHandler+0xf8>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	383f      	subs	r0, #63	@ 0x3f
 8000afa:	1ac0      	subs	r0, r0, r3
 8000afc:	0240      	lsls	r0, r0, #9
 8000afe:	4b1f      	ldr	r3, [pc, #124]	@ (8000b7c <USART1_IRQHandler+0xfc>)
 8000b00:	18c0      	adds	r0, r0, r3
			s_data_pack_type = uart_in_data_pack_type(
 8000b02:	f7ff fee1 	bl	80008c8 <uart_in_data_pack_type>
 8000b06:	4a1e      	ldr	r2, [pc, #120]	@ (8000b80 <USART1_IRQHandler+0x100>)
 8000b08:	7010      	strb	r0, [r2, #0]
			switch (s_data_pack_type)
 8000b0a:	2804      	cmp	r0, #4
 8000b0c:	d021      	beq.n	8000b52 <USART1_IRQHandler+0xd2>
 8000b0e:	d80f      	bhi.n	8000b30 <USART1_IRQHandler+0xb0>
 8000b10:	2801      	cmp	r0, #1
 8000b12:	d01b      	beq.n	8000b4c <USART1_IRQHandler+0xcc>
 8000b14:	2802      	cmp	r0, #2
 8000b16:	d1ec      	bne.n	8000af2 <USART1_IRQHandler+0x72>
				chain_enum_handle((uint8_t *)g_uart_in_rx_buf[1 - g_uart_in_tx_status],
 8000b18:	4b17      	ldr	r3, [pc, #92]	@ (8000b78 <USART1_IRQHandler+0xf8>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	1ac0      	subs	r0, r0, r3
 8000b20:	0240      	lsls	r0, r0, #9
 8000b22:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <USART1_IRQHandler+0xfc>)
 8000b24:	18c0      	adds	r0, r0, r3
 8000b26:	4b13      	ldr	r3, [pc, #76]	@ (8000b74 <USART1_IRQHandler+0xf4>)
 8000b28:	7819      	ldrb	r1, [r3, #0]
 8000b2a:	f7ff fce1 	bl	80004f0 <chain_enum_handle>
				break;
 8000b2e:	e7e0      	b.n	8000af2 <USART1_IRQHandler+0x72>
			switch (s_data_pack_type)
 8000b30:	2805      	cmp	r0, #5
 8000b32:	d1de      	bne.n	8000af2 <USART1_IRQHandler+0x72>
					(uint8_t *)g_uart_in_rx_buf[1 - g_uart_in_tx_status], s_len);
 8000b34:	4b10      	ldr	r3, [pc, #64]	@ (8000b78 <USART1_IRQHandler+0xf8>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	2001      	movs	r0, #1
 8000b3a:	1ac0      	subs	r0, r0, r3
 8000b3c:	0240      	lsls	r0, r0, #9
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <USART1_IRQHandler+0xfc>)
 8000b40:	18c0      	adds	r0, r0, r3
				chain_deal_data_packet_handle(
 8000b42:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <USART1_IRQHandler+0xf4>)
 8000b44:	7819      	ldrb	r1, [r3, #0]
 8000b46:	f7ff fd07 	bl	8000558 <chain_deal_data_packet_handle>
}
 8000b4a:	e7d2      	b.n	8000af2 <USART1_IRQHandler+0x72>
				chain_heartbeat_in_receive_handle();
 8000b4c:	f7ff fcec 	bl	8000528 <chain_heartbeat_in_receive_handle>
				break;
 8000b50:	e7cf      	b.n	8000af2 <USART1_IRQHandler+0x72>
					(uint8_t *)g_uart_in_rx_buf[1 - g_uart_in_tx_status], s_len);
 8000b52:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <USART1_IRQHandler+0xf8>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2001      	movs	r0, #1
 8000b58:	1ac0      	subs	r0, r0, r3
 8000b5a:	0240      	lsls	r0, r0, #9
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <USART1_IRQHandler+0xfc>)
 8000b5e:	18c0      	adds	r0, r0, r3
				chain_out_relay_handle(
 8000b60:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <USART1_IRQHandler+0xf4>)
 8000b62:	7819      	ldrb	r1, [r3, #0]
 8000b64:	f7ff fd20 	bl	80005a8 <chain_out_relay_handle>
				break;
 8000b68:	e7c3      	b.n	8000af2 <USART1_IRQHandler+0x72>
 8000b6a:	46c0      	nop			@ (mov r8, r8)
 8000b6c:	40013800 	.word	0x40013800
 8000b70:	40020008 	.word	0x40020008
 8000b74:	20000b50 	.word	0x20000b50
 8000b78:	20000345 	.word	0x20000345
 8000b7c:	20000748 	.word	0x20000748
 8000b80:	20000b4f 	.word	0x20000b4f

08000b84 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b84:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8000b86:	4b3a      	ldr	r3, [pc, #232]	@ (8000c70 <USART2_IRQHandler+0xec>)
 8000b88:	69db      	ldr	r3, [r3, #28]
 8000b8a:	06db      	lsls	r3, r3, #27
 8000b8c:	d533      	bpl.n	8000bf6 <USART2_IRQHandler+0x72>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8000b8e:	4b38      	ldr	r3, [pc, #224]	@ (8000c70 <USART2_IRQHandler+0xec>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	06db      	lsls	r3, r3, #27
 8000b94:	d52f      	bpl.n	8000bf6 <USART2_IRQHandler+0x72>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8000b96:	4936      	ldr	r1, [pc, #216]	@ (8000c70 <USART2_IRQHandler+0xec>)
 8000b98:	2310      	movs	r3, #16
 8000b9a:	620b      	str	r3, [r1, #32]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000b9c:	4b35      	ldr	r3, [pc, #212]	@ (8000c74 <USART2_IRQHandler+0xf0>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	4382      	bics	r2, r0
 8000ba4:	601a      	str	r2, [r3, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000ba6:	685a      	ldr	r2, [r3, #4]
 8000ba8:	0412      	lsls	r2, r2, #16
 8000baa:	0c12      	lsrs	r2, r2, #16
	if (LL_USART_IsActiveFlag_IDLE(USART2) && LL_USART_IsEnabledIT_IDLE(USART2))
	{
		// Clear the idle interrupt flag
		LL_USART_ClearFlag_IDLE(USART2);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_3);
		s_len = BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_3);
 8000bac:	4252      	negs	r2, r2
 8000bae:	4c32      	ldr	r4, [pc, #200]	@ (8000c78 <USART2_IRQHandler+0xf4>)
 8000bb0:	7022      	strb	r2, [r4, #0]
		// Switch buffer and enable DMA reception
		g_uart_out_tx_status = 1 - g_uart_out_tx_status;
 8000bb2:	4d32      	ldr	r5, [pc, #200]	@ (8000c7c <USART2_IRQHandler+0xf8>)
 8000bb4:	782e      	ldrb	r6, [r5, #0]
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	1b92      	subs	r2, r2, r6
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	702a      	strb	r2, [r5, #0]
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3,
								(uint32_t)g_uart_out_rx_buf[g_uart_out_tx_status]);
 8000bbe:	782a      	ldrb	r2, [r5, #0]
 8000bc0:	0252      	lsls	r2, r2, #9
 8000bc2:	4d2f      	ldr	r5, [pc, #188]	@ (8000c80 <USART2_IRQHandler+0xfc>)
 8000bc4:	1952      	adds	r2, r2, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8000bc6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000bc8:	685a      	ldr	r2, [r3, #4]
 8000bca:	0c12      	lsrs	r2, r2, #16
 8000bcc:	0412      	lsls	r2, r2, #16
 8000bce:	2580      	movs	r5, #128	@ 0x80
 8000bd0:	00ad      	lsls	r5, r5, #2
 8000bd2:	432a      	orrs	r2, r5
 8000bd4:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	4302      	orrs	r2, r0
 8000bda:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000bdc:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000be0:	f380 8810 	msr	PRIMASK, r0
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000be4:	688b      	ldr	r3, [r1, #8]
 8000be6:	303f      	adds	r0, #63	@ 0x3f
 8000be8:	4303      	orrs	r3, r0
 8000bea:	608b      	str	r3, [r1, #8]
 8000bec:	f382 8810 	msr	PRIMASK, r2
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_3, BUFFER_SIZE);
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3);
		LL_USART_EnableDMAReq_RX(USART2);
		if (s_len > 0)
 8000bf0:	7821      	ldrb	r1, [r4, #0]
 8000bf2:	2900      	cmp	r1, #0
 8000bf4:	d100      	bne.n	8000bf8 <USART2_IRQHandler+0x74>
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bf6:	bd70      	pop	{r4, r5, r6, pc}
				(uint8_t *)g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 8000bf8:	4b20      	ldr	r3, [pc, #128]	@ (8000c7c <USART2_IRQHandler+0xf8>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	383f      	subs	r0, #63	@ 0x3f
 8000bfe:	1ac0      	subs	r0, r0, r3
 8000c00:	0240      	lsls	r0, r0, #9
 8000c02:	4b1f      	ldr	r3, [pc, #124]	@ (8000c80 <USART2_IRQHandler+0xfc>)
 8000c04:	18c0      	adds	r0, r0, r3
			s_data_pack_type = uart_out_data_pack_type(
 8000c06:	f7ff fe75 	bl	80008f4 <uart_out_data_pack_type>
 8000c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <USART2_IRQHandler+0x100>)
 8000c0c:	7010      	strb	r0, [r2, #0]
			switch (s_data_pack_type)
 8000c0e:	2804      	cmp	r0, #4
 8000c10:	d021      	beq.n	8000c56 <USART2_IRQHandler+0xd2>
 8000c12:	d80f      	bhi.n	8000c34 <USART2_IRQHandler+0xb0>
 8000c14:	2801      	cmp	r0, #1
 8000c16:	d01b      	beq.n	8000c50 <USART2_IRQHandler+0xcc>
 8000c18:	2803      	cmp	r0, #3
 8000c1a:	d1ec      	bne.n	8000bf6 <USART2_IRQHandler+0x72>
					(uint8_t *)g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 8000c1c:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <USART2_IRQHandler+0xf8>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2001      	movs	r0, #1
 8000c22:	1ac0      	subs	r0, r0, r3
 8000c24:	0240      	lsls	r0, r0, #9
 8000c26:	4b16      	ldr	r3, [pc, #88]	@ (8000c80 <USART2_IRQHandler+0xfc>)
 8000c28:	18c0      	adds	r0, r0, r3
				chain_enum_return_handle(
 8000c2a:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <USART2_IRQHandler+0xf4>)
 8000c2c:	7819      	ldrb	r1, [r3, #0]
 8000c2e:	f7ff fc73 	bl	8000518 <chain_enum_return_handle>
				break;
 8000c32:	e7e0      	b.n	8000bf6 <USART2_IRQHandler+0x72>
			switch (s_data_pack_type)
 8000c34:	2806      	cmp	r0, #6
 8000c36:	d1de      	bne.n	8000bf6 <USART2_IRQHandler+0x72>
					(uint8_t *)g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 8000c38:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <USART2_IRQHandler+0xf8>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	1ac0      	subs	r0, r0, r3
 8000c40:	0240      	lsls	r0, r0, #9
 8000c42:	4b0f      	ldr	r3, [pc, #60]	@ (8000c80 <USART2_IRQHandler+0xfc>)
 8000c44:	18c0      	adds	r0, r0, r3
				chain_enum_please_handle(
 8000c46:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <USART2_IRQHandler+0xf4>)
 8000c48:	7819      	ldrb	r1, [r3, #0]
 8000c4a:	f7ff fc69 	bl	8000520 <chain_enum_please_handle>
				break;
 8000c4e:	e7d2      	b.n	8000bf6 <USART2_IRQHandler+0x72>
				chain_heartbeat_out_receive_handle();
 8000c50:	f7ff fc72 	bl	8000538 <chain_heartbeat_out_receive_handle>
				break;
 8000c54:	e7cf      	b.n	8000bf6 <USART2_IRQHandler+0x72>
					(uint8_t *)g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 8000c56:	4b09      	ldr	r3, [pc, #36]	@ (8000c7c <USART2_IRQHandler+0xf8>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	1ac0      	subs	r0, r0, r3
 8000c5e:	0240      	lsls	r0, r0, #9
 8000c60:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <USART2_IRQHandler+0xfc>)
 8000c62:	18c0      	adds	r0, r0, r3
				chain_in_relay_handle(
 8000c64:	4b04      	ldr	r3, [pc, #16]	@ (8000c78 <USART2_IRQHandler+0xf4>)
 8000c66:	7819      	ldrb	r1, [r3, #0]
 8000c68:	f7ff fca9 	bl	80005be <chain_in_relay_handle>
}
 8000c6c:	e7c3      	b.n	8000bf6 <USART2_IRQHandler+0x72>
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	40004400 	.word	0x40004400
 8000c74:	40020030 	.word	0x40020030
 8000c78:	20000b50 	.word	0x20000b50
 8000c7c:	20000344 	.word	0x20000344
 8000c80:	20000348 	.word	0x20000348
 8000c84:	20000b4f 	.word	0x20000b4f

08000c88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c88:	b570      	push	{r4, r5, r6, lr}
 8000c8a:	000c      	movs	r4, r1
 8000c8c:	0016      	movs	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8e:	2500      	movs	r5, #0
 8000c90:	e004      	b.n	8000c9c <_read+0x14>
  {
    *ptr++ = __io_getchar();
 8000c92:	e000      	b.n	8000c96 <_read+0xe>
 8000c94:	bf00      	nop
 8000c96:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c98:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000c9a:	3401      	adds	r4, #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9c:	42b5      	cmp	r5, r6
 8000c9e:	dbf8      	blt.n	8000c92 <_read+0xa>
  }

  return len;
}
 8000ca0:	0030      	movs	r0, r6
 8000ca2:	bd70      	pop	{r4, r5, r6, pc}

08000ca4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ca4:	b570      	push	{r4, r5, r6, lr}
 8000ca6:	0016      	movs	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca8:	2400      	movs	r4, #0
 8000caa:	e005      	b.n	8000cb8 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8000cac:	1c4d      	adds	r5, r1, #1
 8000cae:	7808      	ldrb	r0, [r1, #0]
 8000cb0:	e000      	b.n	8000cb4 <_write+0x10>
 8000cb2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb4:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 8000cb6:	0029      	movs	r1, r5
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb8:	42b4      	cmp	r4, r6
 8000cba:	dbf7      	blt.n	8000cac <_write+0x8>
  }
  return len;
}
 8000cbc:	0030      	movs	r0, r6
 8000cbe:	bd70      	pop	{r4, r5, r6, pc}

08000cc0 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8000cc0:	2001      	movs	r0, #1
}
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	4770      	bx	lr

08000cc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000cc6:	2380      	movs	r3, #128	@ 0x80
 8000cc8:	019b      	lsls	r3, r3, #6
 8000cca:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000ccc:	2000      	movs	r0, #0
 8000cce:	4770      	bx	lr

08000cd0 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	4770      	bx	lr

08000cd4 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	4770      	bx	lr

08000cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cd8:	b510      	push	{r4, lr}
 8000cda:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8000d10 <_sbrk+0x38>)
 8000cde:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <_sbrk+0x3c>)
 8000ce0:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ce2:	490d      	ldr	r1, [pc, #52]	@ (8000d18 <_sbrk+0x40>)
 8000ce4:	6809      	ldr	r1, [r1, #0]
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d007      	beq.n	8000cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cea:	490b      	ldr	r1, [pc, #44]	@ (8000d18 <_sbrk+0x40>)
 8000cec:	6808      	ldr	r0, [r1, #0]
 8000cee:	18c3      	adds	r3, r0, r3
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d806      	bhi.n	8000d02 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000cf4:	4a08      	ldr	r2, [pc, #32]	@ (8000d18 <_sbrk+0x40>)
 8000cf6:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000cf8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000cfa:	4907      	ldr	r1, [pc, #28]	@ (8000d18 <_sbrk+0x40>)
 8000cfc:	4807      	ldr	r0, [pc, #28]	@ (8000d1c <_sbrk+0x44>)
 8000cfe:	6008      	str	r0, [r1, #0]
 8000d00:	e7f3      	b.n	8000cea <_sbrk+0x12>
    errno = ENOMEM;
 8000d02:	f005 fa1d 	bl	8006140 <__errno>
 8000d06:	230c      	movs	r3, #12
 8000d08:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	4240      	negs	r0, r0
 8000d0e:	e7f3      	b.n	8000cf8 <_sbrk+0x20>
 8000d10:	20002000 	.word	0x20002000
 8000d14:	00000400 	.word	0x00000400
 8000d18:	20000b54 	.word	0x20000b54
 8000d1c:	20001088 	.word	0x20001088

08000d20 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d20:	4770      	bx	lr
	...

08000d24 <MX_TIM14_Init>:

/* USER CODE END 0 */

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000d24:	b530      	push	{r4, r5, lr}
 8000d26:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000d28:	ac01      	add	r4, sp, #4
 8000d2a:	2214      	movs	r2, #20
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f005 f99e 	bl	8006070 <memset>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8000d34:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <MX_TIM14_Init+0x64>)
 8000d36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d38:	2180      	movs	r1, #128	@ 0x80
 8000d3a:	0209      	lsls	r1, r1, #8
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d42:	400b      	ands	r3, r1
 8000d44:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000d46:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d48:	4a10      	ldr	r2, [pc, #64]	@ (8000d8c <MX_TIM14_Init+0x68>)
 8000d4a:	20c4      	movs	r0, #196	@ 0xc4
 8000d4c:	0080      	lsls	r0, r0, #2
 8000d4e:	5813      	ldr	r3, [r2, r0]
 8000d50:	021b      	lsls	r3, r3, #8
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	2180      	movs	r1, #128	@ 0x80
 8000d56:	05c9      	lsls	r1, r1, #23
 8000d58:	430b      	orrs	r3, r1
 8000d5a:	5013      	str	r3, [r2, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d5c:	2380      	movs	r3, #128	@ 0x80
 8000d5e:	031b      	lsls	r3, r3, #12
 8000d60:	6013      	str	r3, [r2, #0]
  NVIC_EnableIRQ(TIM14_IRQn);

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8000d62:	4b0b      	ldr	r3, [pc, #44]	@ (8000d90 <MX_TIM14_Init+0x6c>)
 8000d64:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000d66:	2300      	movs	r3, #0
 8000d68:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 1699;
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <MX_TIM14_Init+0x70>)
 8000d6c:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000d6e:	60e3      	str	r3, [r4, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8000d70:	4d09      	ldr	r5, [pc, #36]	@ (8000d98 <MX_TIM14_Init+0x74>)
 8000d72:	0021      	movs	r1, r4
 8000d74:	0028      	movs	r0, r5
 8000d76:	f001 fc5f 	bl	8002638 <LL_TIM_Init>
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000d7a:	682b      	ldr	r3, [r5, #0]
 8000d7c:	2280      	movs	r2, #128	@ 0x80
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	602b      	str	r3, [r5, #0]
  LL_TIM_EnableARRPreload(TIM14);
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000d82:	b007      	add	sp, #28
 8000d84:	bd30      	pop	{r4, r5, pc}
 8000d86:	46c0      	nop			@ (mov r8, r8)
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	e000e100 	.word	0xe000e100
 8000d90:	000018ff 	.word	0x000018ff
 8000d94:	000006a3 	.word	0x000006a3
 8000d98:	40002000 	.word	0x40002000

08000d9c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000d9c:	b530      	push	{r4, r5, lr}
 8000d9e:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000da0:	ac01      	add	r4, sp, #4
 8000da2:	2214      	movs	r2, #20
 8000da4:	2100      	movs	r1, #0
 8000da6:	0020      	movs	r0, r4
 8000da8:	f005 f962 	bl	8006070 <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 8000dac:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <MX_TIM16_Init+0x64>)
 8000dae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000db0:	2180      	movs	r1, #128	@ 0x80
 8000db2:	0289      	lsls	r1, r1, #10
 8000db4:	430a      	orrs	r2, r1
 8000db6:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dba:	400b      	ands	r3, r1
 8000dbc:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000dbe:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc0:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <MX_TIM16_Init+0x68>)
 8000dc2:	20c5      	movs	r0, #197	@ 0xc5
 8000dc4:	0080      	lsls	r0, r0, #2
 8000dc6:	5819      	ldr	r1, [r3, r0]
 8000dc8:	4a0f      	ldr	r2, [pc, #60]	@ (8000e08 <MX_TIM16_Init+0x6c>)
 8000dca:	4011      	ands	r1, r2
 8000dcc:	2280      	movs	r2, #128	@ 0x80
 8000dce:	01d2      	lsls	r2, r2, #7
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	501a      	str	r2, [r3, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	0392      	lsls	r2, r2, #14
 8000dd8:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(TIM16_IRQn);

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8000dda:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <MX_TIM16_Init+0x70>)
 8000ddc:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000dde:	2300      	movs	r3, #0
 8000de0:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 9999;
 8000de2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <MX_TIM16_Init+0x74>)
 8000de4:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000de6:	60e3      	str	r3, [r4, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8000de8:	6123      	str	r3, [r4, #16]
  LL_TIM_Init(TIM16, &TIM_InitStruct);
 8000dea:	4d0a      	ldr	r5, [pc, #40]	@ (8000e14 <MX_TIM16_Init+0x78>)
 8000dec:	0021      	movs	r1, r4
 8000dee:	0028      	movs	r0, r5
 8000df0:	f001 fc22 	bl	8002638 <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000df4:	682b      	ldr	r3, [r5, #0]
 8000df6:	2280      	movs	r2, #128	@ 0x80
 8000df8:	4393      	bics	r3, r2
 8000dfa:	602b      	str	r3, [r5, #0]
  LL_TIM_DisableARRPreload(TIM16);
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8000dfc:	b007      	add	sp, #28
 8000dfe:	bd30      	pop	{r4, r5, pc}
 8000e00:	40021000 	.word	0x40021000
 8000e04:	e000e100 	.word	0xe000e100
 8000e08:	ffff00ff 	.word	0xffff00ff
 8000e0c:	000018ff 	.word	0x000018ff
 8000e10:	0000270f 	.word	0x0000270f
 8000e14:	40014400 	.word	0x40014400

08000e18 <usart1_hart_init>:
 *       and configures necessary settings for efficient data transmission and reception.
 * 
 * @param  None
 * @retval None
 */
void usart1_hart_init(void) {
 8000e18:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e1a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e1e:	2101      	movs	r1, #1
 8000e20:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8000e24:	4a24      	ldr	r2, [pc, #144]	@ (8000eb8 <usart1_hart_init+0xa0>)
 8000e26:	6813      	ldr	r3, [r2, #0]
 8000e28:	200c      	movs	r0, #12
 8000e2a:	4383      	bics	r3, r0
 8000e2c:	4303      	orrs	r3, r0
 8000e2e:	6013      	str	r3, [r2, #0]
 8000e30:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e34:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e38:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8000e3c:	6813      	ldr	r3, [r2, #0]
 8000e3e:	2410      	movs	r4, #16
 8000e40:	4323      	orrs	r3, r4
 8000e42:	6013      	str	r3, [r2, #0]
 8000e44:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8000e48:	4b1c      	ldr	r3, [pc, #112]	@ (8000ebc <usart1_hart_init+0xa4>)
 8000e4a:	481d      	ldr	r0, [pc, #116]	@ (8000ec0 <usart1_hart_init+0xa8>)
 8000e4c:	6098      	str	r0, [r3, #8]
	LL_DMA_SetPeriphAddress(
		DMA1, LL_DMA_CHANNEL_1,
		LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE));
	// Set the memory address where received data will be stored
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1,
		(uint32_t) g_uart_in_rx_buf[g_uart_in_tx_status]);
 8000e4e:	481d      	ldr	r0, [pc, #116]	@ (8000ec4 <usart1_hart_init+0xac>)
 8000e50:	7800      	ldrb	r0, [r0, #0]
 8000e52:	0240      	lsls	r0, r0, #9
 8000e54:	4d1c      	ldr	r5, [pc, #112]	@ (8000ec8 <usart1_hart_init+0xb0>)
 8000e56:	1940      	adds	r0, r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8000e58:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8000e5a:	6858      	ldr	r0, [r3, #4]
 8000e5c:	0c00      	lsrs	r0, r0, #16
 8000e5e:	0400      	lsls	r0, r0, #16
 8000e60:	2580      	movs	r5, #128	@ 0x80
 8000e62:	00ad      	lsls	r5, r5, #2
 8000e64:	4328      	orrs	r0, r5
 8000e66:	6058      	str	r0, [r3, #4]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8000e68:	6818      	ldr	r0, [r3, #0]
 8000e6a:	3dff      	subs	r5, #255	@ 0xff
 8000e6c:	3dff      	subs	r5, #255	@ 0xff
 8000e6e:	4328      	orrs	r0, r5
 8000e70:	6018      	str	r0, [r3, #0]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(const DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	2608      	movs	r6, #8
 8000e76:	4330      	orrs	r0, r6
 8000e78:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8000e7a:	6818      	ldr	r0, [r3, #0]
 8000e7c:	4308      	orrs	r0, r1
 8000e7e:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e80:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000e84:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000e88:	6893      	ldr	r3, [r2, #8]
 8000e8a:	3638      	adds	r6, #56	@ 0x38
 8000e8c:	4333      	orrs	r3, r6
 8000e8e:	6093      	str	r3, [r2, #8]
 8000e90:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8000e94:	6214      	str	r4, [r2, #32]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8000e96:	4b0d      	ldr	r3, [pc, #52]	@ (8000ecc <usart1_hart_init+0xb4>)
 8000e98:	480d      	ldr	r0, [pc, #52]	@ (8000ed0 <usart1_hart_init+0xb8>)
 8000e9a:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e9c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000ea0:	f381 8810 	msr	PRIMASK, r1
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8000ea4:	6891      	ldr	r1, [r2, #8]
 8000ea6:	3470      	adds	r4, #112	@ 0x70
 8000ea8:	4321      	orrs	r1, r4
 8000eaa:	6091      	str	r1, [r2, #8]
 8000eac:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	432a      	orrs	r2, r5
 8000eb4:	601a      	str	r2, [r3, #0]
		LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_TRANSMIT));
	// Enable USART1 TX DMA request for data transmission
	LL_USART_EnableDMAReq_TX(USART1);
	// Enable DMA transfer complete interrupt for USART1 TX
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_2);
}
 8000eb6:	bd70      	pop	{r4, r5, r6, pc}
 8000eb8:	40013800 	.word	0x40013800
 8000ebc:	40020008 	.word	0x40020008
 8000ec0:	40013824 	.word	0x40013824
 8000ec4:	20000345 	.word	0x20000345
 8000ec8:	20000748 	.word	0x20000748
 8000ecc:	4002001c 	.word	0x4002001c
 8000ed0:	40013828 	.word	0x40013828

08000ed4 <MX_USART1_UART_Init>:
{
 8000ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ed6:	46de      	mov	lr, fp
 8000ed8:	4657      	mov	r7, sl
 8000eda:	464e      	mov	r6, r9
 8000edc:	4645      	mov	r5, r8
 8000ede:	b5e0      	push	{r5, r6, r7, lr}
 8000ee0:	b09b      	sub	sp, #108	@ 0x6c
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000ee2:	2220      	movs	r2, #32
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	a812      	add	r0, sp, #72	@ 0x48
 8000ee8:	f005 f8c2 	bl	8006070 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	2218      	movs	r2, #24
 8000eee:	2100      	movs	r1, #0
 8000ef0:	a80c      	add	r0, sp, #48	@ 0x30
 8000ef2:	f005 f8bd 	bl	8006070 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef6:	2228      	movs	r2, #40	@ 0x28
 8000ef8:	2100      	movs	r1, #0
 8000efa:	a802      	add	r0, sp, #8
 8000efc:	f005 f8b8 	bl	8006070 <memset>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f00:	2301      	movs	r3, #1
 8000f02:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f04:	a802      	add	r0, sp, #8
 8000f06:	f001 f999 	bl	800223c <HAL_RCCEx_PeriphCLKConfig>
 8000f0a:	2800      	cmp	r0, #0
 8000f0c:	d000      	beq.n	8000f10 <MX_USART1_UART_Init+0x3c>
 8000f0e:	e0c6      	b.n	800109e <MX_USART1_UART_Init+0x1ca>
  SET_BIT(RCC->APBENR2, Periphs);
 8000f10:	4b64      	ldr	r3, [pc, #400]	@ (80010a4 <MX_USART1_UART_Init+0x1d0>)
 8000f12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f14:	2180      	movs	r1, #128	@ 0x80
 8000f16:	01c9      	lsls	r1, r1, #7
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8000f1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f1e:	400a      	ands	r2, r1
 8000f20:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000f22:	9a01      	ldr	r2, [sp, #4]
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000f24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f26:	2502      	movs	r5, #2
 8000f28:	432a      	orrs	r2, r5
 8000f2a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f2e:	402b      	ands	r3, r5
 8000f30:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000f32:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000f34:	2340      	movs	r3, #64	@ 0x40
 8000f36:	4698      	mov	r8, r3
 8000f38:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f3a:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000f3c:	950e      	str	r5, [sp, #56]	@ 0x38
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f3e:	2400      	movs	r4, #0
 8000f40:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f42:	2601      	movs	r6, #1
 8000f44:	9610      	str	r6, [sp, #64]	@ 0x40
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000f46:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	4b57      	ldr	r3, [pc, #348]	@ (80010a8 <MX_USART1_UART_Init+0x1d4>)
 8000f4a:	4699      	mov	r9, r3
 8000f4c:	a90c      	add	r1, sp, #48	@ 0x30
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f001 fa6e 	bl	8002430 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000f54:	2780      	movs	r7, #128	@ 0x80
 8000f56:	970c      	str	r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f58:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000f5a:	950e      	str	r5, [sp, #56]	@ 0x38
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f5c:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f5e:	9610      	str	r6, [sp, #64]	@ 0x40
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8000f60:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f62:	a90c      	add	r1, sp, #48	@ 0x30
 8000f64:	4648      	mov	r0, r9
 8000f66:	f001 fa63 	bl	8002430 <LL_GPIO_Init>
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8000f6a:	4a50      	ldr	r2, [pc, #320]	@ (80010ac <MX_USART1_UART_Init+0x1d8>)
 8000f6c:	6813      	ldr	r3, [r2, #0]
 8000f6e:	213f      	movs	r1, #63	@ 0x3f
 8000f70:	468a      	mov	sl, r1
 8000f72:	438b      	bics	r3, r1
 8000f74:	390d      	subs	r1, #13
 8000f76:	430b      	orrs	r3, r1
 8000f78:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8000f7a:	4b4d      	ldr	r3, [pc, #308]	@ (80010b0 <MX_USART1_UART_Init+0x1dc>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	494d      	ldr	r1, [pc, #308]	@ (80010b4 <MX_USART1_UART_Init+0x1e0>)
 8000f80:	4689      	mov	r9, r1
 8000f82:	400a      	ands	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	494b      	ldr	r1, [pc, #300]	@ (80010b8 <MX_USART1_UART_Init+0x1e4>)
 8000f8a:	468c      	mov	ip, r1
 8000f8c:	400a      	ands	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	351e      	adds	r5, #30
 8000f94:	43aa      	bics	r2, r5
 8000f96:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4641      	mov	r1, r8
 8000f9c:	438a      	bics	r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	43ba      	bics	r2, r7
 8000fa4:	433a      	orrs	r2, r7
 8000fa6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4844      	ldr	r0, [pc, #272]	@ (80010bc <MX_USART1_UART_Init+0x1e8>)
 8000fac:	4002      	ands	r2, r0
 8000fae:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	4943      	ldr	r1, [pc, #268]	@ (80010c0 <MX_USART1_UART_Init+0x1ec>)
 8000fb4:	468b      	mov	fp, r1
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	601a      	str	r2, [r3, #0]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8000fba:	4a42      	ldr	r2, [pc, #264]	@ (80010c4 <MX_USART1_UART_Init+0x1f0>)
 8000fbc:	6813      	ldr	r3, [r2, #0]
 8000fbe:	4651      	mov	r1, sl
 8000fc0:	438b      	bics	r3, r1
 8000fc2:	390c      	subs	r1, #12
 8000fc4:	430b      	orrs	r3, r1
 8000fc6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8000fc8:	4b3f      	ldr	r3, [pc, #252]	@ (80010c8 <MX_USART1_UART_Init+0x1f4>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	4649      	mov	r1, r9
 8000fce:	400a      	ands	r2, r1
 8000fd0:	2110      	movs	r1, #16
 8000fd2:	430a      	orrs	r2, r1
 8000fd4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4661      	mov	r1, ip
 8000fda:	400a      	ands	r2, r1
 8000fdc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	43aa      	bics	r2, r5
 8000fe2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	4641      	mov	r1, r8
 8000fe8:	438a      	bics	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	43ba      	bics	r2, r7
 8000ff0:	433a      	orrs	r2, r7
 8000ff2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	4002      	ands	r2, r0
 8000ff8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4659      	mov	r1, fp
 8000ffe:	400a      	ands	r2, r1
 8001000:	601a      	str	r2, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001002:	4a32      	ldr	r2, [pc, #200]	@ (80010cc <MX_USART1_UART_Init+0x1f8>)
 8001004:	21c6      	movs	r1, #198	@ 0xc6
 8001006:	0089      	lsls	r1, r1, #2
 8001008:	5853      	ldr	r3, [r2, r1]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	0a1b      	lsrs	r3, r3, #8
 800100e:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001010:	2380      	movs	r3, #128	@ 0x80
 8001012:	051b      	lsls	r3, r3, #20
 8001014:	6013      	str	r3, [r2, #0]
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8001016:	9412      	str	r4, [sp, #72]	@ 0x48
  USART_InitStruct.BaudRate = 115200;
 8001018:	23e1      	movs	r3, #225	@ 0xe1
 800101a:	025b      	lsls	r3, r3, #9
 800101c:	9313      	str	r3, [sp, #76]	@ 0x4c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800101e:	9414      	str	r4, [sp, #80]	@ 0x50
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001020:	9415      	str	r4, [sp, #84]	@ 0x54
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001022:	9416      	str	r4, [sp, #88]	@ 0x58
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001024:	230c      	movs	r3, #12
 8001026:	9317      	str	r3, [sp, #92]	@ 0x5c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001028:	9418      	str	r4, [sp, #96]	@ 0x60
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800102a:	9419      	str	r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART1, &USART_InitStruct);
 800102c:	4c28      	ldr	r4, [pc, #160]	@ (80010d0 <MX_USART1_UART_Init+0x1fc>)
 800102e:	a912      	add	r1, sp, #72	@ 0x48
 8001030:	0020      	movs	r0, r4
 8001032:	f001 fb81 	bl	8002738 <LL_USART_Init>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001036:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800103a:	f386 8810 	msr	PRIMASK, r6
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800103e:	68a3      	ldr	r3, [r4, #8]
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	08db      	lsrs	r3, r3, #3
 8001044:	60a3      	str	r3, [r4, #8]
 8001046:	f382 8810 	msr	PRIMASK, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800104a:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800104e:	f386 8810 	msr	PRIMASK, r6
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8001052:	68a3      	ldr	r3, [r4, #8]
 8001054:	491f      	ldr	r1, [pc, #124]	@ (80010d4 <MX_USART1_UART_Init+0x200>)
 8001056:	400b      	ands	r3, r1
 8001058:	60a3      	str	r3, [r4, #8]
 800105a:	f382 8810 	msr	PRIMASK, r2
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800105e:	6823      	ldr	r3, [r4, #0]
 8001060:	4a1d      	ldr	r2, [pc, #116]	@ (80010d8 <MX_USART1_UART_Init+0x204>)
 8001062:	4013      	ands	r3, r2
 8001064:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001066:	6863      	ldr	r3, [r4, #4]
 8001068:	4a1c      	ldr	r2, [pc, #112]	@ (80010dc <MX_USART1_UART_Init+0x208>)
 800106a:	4013      	ands	r3, r2
 800106c:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800106e:	68a3      	ldr	r3, [r4, #8]
 8001070:	222a      	movs	r2, #42	@ 0x2a
 8001072:	4393      	bics	r3, r2
 8001074:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001076:	6823      	ldr	r3, [r4, #0]
 8001078:	4333      	orrs	r3, r6
 800107a:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800107c:	4b14      	ldr	r3, [pc, #80]	@ (80010d0 <MX_USART1_UART_Init+0x1fc>)
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	029b      	lsls	r3, r3, #10
 8001082:	d5fb      	bpl.n	800107c <MX_USART1_UART_Init+0x1a8>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <MX_USART1_UART_Init+0x1fc>)
 8001086:	69db      	ldr	r3, [r3, #28]
 8001088:	025b      	lsls	r3, r3, #9
 800108a:	d5f7      	bpl.n	800107c <MX_USART1_UART_Init+0x1a8>
	usart1_hart_init();
 800108c:	f7ff fec4 	bl	8000e18 <usart1_hart_init>
}
 8001090:	b01b      	add	sp, #108	@ 0x6c
 8001092:	bcf0      	pop	{r4, r5, r6, r7}
 8001094:	46bb      	mov	fp, r7
 8001096:	46b2      	mov	sl, r6
 8001098:	46a9      	mov	r9, r5
 800109a:	46a0      	mov	r8, r4
 800109c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 800109e:	f7ff fb89 	bl	80007b4 <Error_Handler>
 80010a2:	e735      	b.n	8000f10 <MX_USART1_UART_Init+0x3c>
 80010a4:	40021000 	.word	0x40021000
 80010a8:	50000400 	.word	0x50000400
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40020008 	.word	0x40020008
 80010b4:	ffffbfef 	.word	0xffffbfef
 80010b8:	ffffcfff 	.word	0xffffcfff
 80010bc:	fffffcff 	.word	0xfffffcff
 80010c0:	fffff3ff 	.word	0xfffff3ff
 80010c4:	40020804 	.word	0x40020804
 80010c8:	4002001c 	.word	0x4002001c
 80010cc:	e000e100 	.word	0xe000e100
 80010d0:	40013800 	.word	0x40013800
 80010d4:	f1ffffff 	.word	0xf1ffffff
 80010d8:	dfffffff 	.word	0xdfffffff
 80010dc:	ffffb7ff 	.word	0xffffb7ff

080010e0 <usart2_hart_init>:
 *       and configures necessary settings for effective data transmission and reception.
 * 
 * @param  None
 * @retval None
 */
void usart2_hart_init(void) {
 80010e0:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010e2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80010e6:	2101      	movs	r1, #1
 80010e8:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 80010ec:	4a24      	ldr	r2, [pc, #144]	@ (8001180 <usart2_hart_init+0xa0>)
 80010ee:	6813      	ldr	r3, [r2, #0]
 80010f0:	200c      	movs	r0, #12
 80010f2:	4383      	bics	r3, r0
 80010f4:	4303      	orrs	r3, r0
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010fc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001100:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8001104:	6813      	ldr	r3, [r2, #0]
 8001106:	2410      	movs	r4, #16
 8001108:	4323      	orrs	r3, r4
 800110a:	6013      	str	r3, [r2, #0]
 800110c:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8001110:	4b1c      	ldr	r3, [pc, #112]	@ (8001184 <usart2_hart_init+0xa4>)
 8001112:	481d      	ldr	r0, [pc, #116]	@ (8001188 <usart2_hart_init+0xa8>)
 8001114:	6098      	str	r0, [r3, #8]
	LL_DMA_SetPeriphAddress(
		DMA1, LL_DMA_CHANNEL_3,
		LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE));
	// Set the memory address for storing the received data
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3,
		(uint32_t) g_uart_out_rx_buf[g_uart_out_tx_status]);
 8001116:	481d      	ldr	r0, [pc, #116]	@ (800118c <usart2_hart_init+0xac>)
 8001118:	7800      	ldrb	r0, [r0, #0]
 800111a:	0240      	lsls	r0, r0, #9
 800111c:	4d1c      	ldr	r5, [pc, #112]	@ (8001190 <usart2_hart_init+0xb0>)
 800111e:	1940      	adds	r0, r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8001120:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8001122:	6858      	ldr	r0, [r3, #4]
 8001124:	0c00      	lsrs	r0, r0, #16
 8001126:	0400      	lsls	r0, r0, #16
 8001128:	2580      	movs	r5, #128	@ 0x80
 800112a:	00ad      	lsls	r5, r5, #2
 800112c:	4328      	orrs	r0, r5
 800112e:	6058      	str	r0, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8001130:	6818      	ldr	r0, [r3, #0]
 8001132:	3dff      	subs	r5, #255	@ 0xff
 8001134:	3dff      	subs	r5, #255	@ 0xff
 8001136:	4328      	orrs	r0, r5
 8001138:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 800113a:	6818      	ldr	r0, [r3, #0]
 800113c:	2608      	movs	r6, #8
 800113e:	4330      	orrs	r0, r6
 8001140:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8001142:	6818      	ldr	r0, [r3, #0]
 8001144:	4308      	orrs	r0, r1
 8001146:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001148:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800114c:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8001150:	6893      	ldr	r3, [r2, #8]
 8001152:	3638      	adds	r6, #56	@ 0x38
 8001154:	4333      	orrs	r3, r6
 8001156:	6093      	str	r3, [r2, #8]
 8001158:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 800115c:	6214      	str	r4, [r2, #32]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800115e:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <usart2_hart_init+0xb4>)
 8001160:	480d      	ldr	r0, [pc, #52]	@ (8001198 <usart2_hart_init+0xb8>)
 8001162:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001164:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001168:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800116c:	6891      	ldr	r1, [r2, #8]
 800116e:	3470      	adds	r4, #112	@ 0x70
 8001170:	4321      	orrs	r1, r4
 8001172:	6091      	str	r1, [r2, #8]
 8001174:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	432a      	orrs	r2, r5
 800117c:	601a      	str	r2, [r3, #0]
		LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
	// Enable USART2 TX DMA request for data transmission
	LL_USART_EnableDMAReq_TX(USART2);
	// Enable DMA transfer complete interrupt for USART2 TX
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
}
 800117e:	bd70      	pop	{r4, r5, r6, pc}
 8001180:	40004400 	.word	0x40004400
 8001184:	40020030 	.word	0x40020030
 8001188:	40004424 	.word	0x40004424
 800118c:	20000344 	.word	0x20000344
 8001190:	20000348 	.word	0x20000348
 8001194:	40020044 	.word	0x40020044
 8001198:	40004428 	.word	0x40004428

0800119c <MX_USART2_UART_Init>:
{
 800119c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800119e:	46de      	mov	lr, fp
 80011a0:	4657      	mov	r7, sl
 80011a2:	464e      	mov	r6, r9
 80011a4:	4645      	mov	r5, r8
 80011a6:	b5e0      	push	{r5, r6, r7, lr}
 80011a8:	b091      	sub	sp, #68	@ 0x44
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80011aa:	2620      	movs	r6, #32
 80011ac:	2220      	movs	r2, #32
 80011ae:	2100      	movs	r1, #0
 80011b0:	a808      	add	r0, sp, #32
 80011b2:	f004 ff5d 	bl	8006070 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	2218      	movs	r2, #24
 80011b8:	2100      	movs	r1, #0
 80011ba:	a802      	add	r0, sp, #8
 80011bc:	f004 ff58 	bl	8006070 <memset>
  SET_BIT(RCC->APBENR1, Periphs);
 80011c0:	4b56      	ldr	r3, [pc, #344]	@ (800131c <MX_USART2_UART_Init+0x180>)
 80011c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011c4:	2180      	movs	r1, #128	@ 0x80
 80011c6:	0289      	lsls	r1, r1, #10
 80011c8:	430a      	orrs	r2, r1
 80011ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80011cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80011ce:	400a      	ands	r2, r1
 80011d0:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80011d2:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 80011d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011d6:	2501      	movs	r5, #1
 80011d8:	432a      	orrs	r2, r5
 80011da:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80011dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011de:	402b      	ands	r3, r5
 80011e0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80011e2:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80011e4:	2304      	movs	r3, #4
 80011e6:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80011e8:	2402      	movs	r4, #2
 80011ea:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80011ec:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80011ee:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80011f0:	9507      	str	r5, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f2:	27a0      	movs	r7, #160	@ 0xa0
 80011f4:	05ff      	lsls	r7, r7, #23
 80011f6:	a902      	add	r1, sp, #8
 80011f8:	0038      	movs	r0, r7
 80011fa:	f001 f919 	bl	8002430 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80011fe:	2308      	movs	r3, #8
 8001200:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001202:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001204:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001206:	2400      	movs	r4, #0
 8001208:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800120a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800120c:	9507      	str	r5, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	a902      	add	r1, sp, #8
 8001210:	0038      	movs	r0, r7
 8001212:	f001 f90d 	bl	8002430 <LL_GPIO_Init>
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8001216:	4a42      	ldr	r2, [pc, #264]	@ (8001320 <MX_USART2_UART_Init+0x184>)
 8001218:	6813      	ldr	r3, [r2, #0]
 800121a:	213f      	movs	r1, #63	@ 0x3f
 800121c:	468a      	mov	sl, r1
 800121e:	438b      	bics	r3, r1
 8001220:	390b      	subs	r1, #11
 8001222:	430b      	orrs	r3, r1
 8001224:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8001226:	4b3f      	ldr	r3, [pc, #252]	@ (8001324 <MX_USART2_UART_Init+0x188>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	493f      	ldr	r1, [pc, #252]	@ (8001328 <MX_USART2_UART_Init+0x18c>)
 800122c:	4689      	mov	r9, r1
 800122e:	400a      	ands	r2, r1
 8001230:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	493d      	ldr	r1, [pc, #244]	@ (800132c <MX_USART2_UART_Init+0x190>)
 8001236:	4688      	mov	r8, r1
 8001238:	400a      	ands	r2, r1
 800123a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	43b2      	bics	r2, r6
 8001240:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	2140      	movs	r1, #64	@ 0x40
 8001246:	468c      	mov	ip, r1
 8001248:	438a      	bics	r2, r1
 800124a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	2780      	movs	r7, #128	@ 0x80
 8001250:	43ba      	bics	r2, r7
 8001252:	433a      	orrs	r2, r7
 8001254:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4835      	ldr	r0, [pc, #212]	@ (8001330 <MX_USART2_UART_Init+0x194>)
 800125a:	4002      	ands	r2, r0
 800125c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4934      	ldr	r1, [pc, #208]	@ (8001334 <MX_USART2_UART_Init+0x198>)
 8001262:	468b      	mov	fp, r1
 8001264:	400a      	ands	r2, r1
 8001266:	601a      	str	r2, [r3, #0]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8001268:	4a33      	ldr	r2, [pc, #204]	@ (8001338 <MX_USART2_UART_Init+0x19c>)
 800126a:	6813      	ldr	r3, [r2, #0]
 800126c:	4651      	mov	r1, sl
 800126e:	438b      	bics	r3, r1
 8001270:	390a      	subs	r1, #10
 8001272:	430b      	orrs	r3, r1
 8001274:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8001276:	4b31      	ldr	r3, [pc, #196]	@ (800133c <MX_USART2_UART_Init+0x1a0>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4649      	mov	r1, r9
 800127c:	400a      	ands	r2, r1
 800127e:	2110      	movs	r1, #16
 8001280:	430a      	orrs	r2, r1
 8001282:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	4641      	mov	r1, r8
 8001288:	400a      	ands	r2, r1
 800128a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	43b2      	bics	r2, r6
 8001290:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4661      	mov	r1, ip
 8001296:	438a      	bics	r2, r1
 8001298:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	43ba      	bics	r2, r7
 800129e:	433a      	orrs	r2, r7
 80012a0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4002      	ands	r2, r0
 80012a6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4659      	mov	r1, fp
 80012ac:	400a      	ands	r2, r1
 80012ae:	601a      	str	r2, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b0:	4b23      	ldr	r3, [pc, #140]	@ (8001340 <MX_USART2_UART_Init+0x1a4>)
 80012b2:	21c7      	movs	r1, #199	@ 0xc7
 80012b4:	0089      	lsls	r1, r1, #2
 80012b6:	585a      	ldr	r2, [r3, r1]
 80012b8:	20ff      	movs	r0, #255	@ 0xff
 80012ba:	4382      	bics	r2, r0
 80012bc:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012be:	2280      	movs	r2, #128	@ 0x80
 80012c0:	0552      	lsls	r2, r2, #21
 80012c2:	601a      	str	r2, [r3, #0]
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80012c4:	9408      	str	r4, [sp, #32]
  USART_InitStruct.BaudRate = 115200;
 80012c6:	23e1      	movs	r3, #225	@ 0xe1
 80012c8:	025b      	lsls	r3, r3, #9
 80012ca:	9309      	str	r3, [sp, #36]	@ 0x24
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80012cc:	940a      	str	r4, [sp, #40]	@ 0x28
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80012ce:	940b      	str	r4, [sp, #44]	@ 0x2c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80012d0:	940c      	str	r4, [sp, #48]	@ 0x30
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80012d2:	230c      	movs	r3, #12
 80012d4:	930d      	str	r3, [sp, #52]	@ 0x34
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80012d6:	940e      	str	r4, [sp, #56]	@ 0x38
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80012d8:	940f      	str	r4, [sp, #60]	@ 0x3c
  LL_USART_Init(USART2, &USART_InitStruct);
 80012da:	4c1a      	ldr	r4, [pc, #104]	@ (8001344 <MX_USART2_UART_Init+0x1a8>)
 80012dc:	a908      	add	r1, sp, #32
 80012de:	0020      	movs	r0, r4
 80012e0:	f001 fa2a 	bl	8002738 <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012e4:	6863      	ldr	r3, [r4, #4]
 80012e6:	4a18      	ldr	r2, [pc, #96]	@ (8001348 <MX_USART2_UART_Init+0x1ac>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012ec:	68a3      	ldr	r3, [r4, #8]
 80012ee:	222a      	movs	r2, #42	@ 0x2a
 80012f0:	4393      	bics	r3, r2
 80012f2:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80012f4:	6823      	ldr	r3, [r4, #0]
 80012f6:	432b      	orrs	r3, r5
 80012f8:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <MX_USART2_UART_Init+0x1a8>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	029b      	lsls	r3, r3, #10
 8001300:	d5fb      	bpl.n	80012fa <MX_USART2_UART_Init+0x15e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8001302:	4b10      	ldr	r3, [pc, #64]	@ (8001344 <MX_USART2_UART_Init+0x1a8>)
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	025b      	lsls	r3, r3, #9
 8001308:	d5f7      	bpl.n	80012fa <MX_USART2_UART_Init+0x15e>
	usart2_hart_init();
 800130a:	f7ff fee9 	bl	80010e0 <usart2_hart_init>
}
 800130e:	b011      	add	sp, #68	@ 0x44
 8001310:	bcf0      	pop	{r4, r5, r6, r7}
 8001312:	46bb      	mov	fp, r7
 8001314:	46b2      	mov	sl, r6
 8001316:	46a9      	mov	r9, r5
 8001318:	46a0      	mov	r8, r4
 800131a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800131c:	40021000 	.word	0x40021000
 8001320:	40020808 	.word	0x40020808
 8001324:	40020030 	.word	0x40020030
 8001328:	ffffbfef 	.word	0xffffbfef
 800132c:	ffffcfff 	.word	0xffffcfff
 8001330:	fffffcff 	.word	0xfffffcff
 8001334:	fffff3ff 	.word	0xfffff3ff
 8001338:	4002080c 	.word	0x4002080c
 800133c:	40020044 	.word	0x40020044
 8001340:	e000e100 	.word	0xe000e100
 8001344:	40004400 	.word	0x40004400
 8001348:	ffffb7ff 	.word	0xffffb7ff

0800134c <usart1_transmit_dma>:
 * @param size Size of the data to be transmitted, specifying the number of bytes
 *             in the buffer to send.
 * @retval None
 */
void usart1_transmit_dma(uint8_t *buf, uint16_t size) {
	if (g_uart_in_transmit_commplete == 1) {
 800134c:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <usart1_transmit_dma+0x28>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d000      	beq.n	8001356 <usart1_transmit_dma+0xa>
		// Set the DMA transmission size
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_2, size);
		// Start the DMA transmission
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_2);
	}
}
 8001354:	4770      	bx	lr
		g_uart_in_transmit_commplete = 0; // Mark transmission as ongoing
 8001356:	4b07      	ldr	r3, [pc, #28]	@ (8001374 <usart1_transmit_dma+0x28>)
 8001358:	2200      	movs	r2, #0
 800135a:	701a      	strb	r2, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800135c:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <usart1_transmit_dma+0x2c>)
 800135e:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	0c12      	lsrs	r2, r2, #16
 8001364:	0412      	lsls	r2, r2, #16
 8001366:	4311      	orrs	r1, r2
 8001368:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	2101      	movs	r1, #1
 800136e:	430a      	orrs	r2, r1
 8001370:	601a      	str	r2, [r3, #0]
}
 8001372:	e7ef      	b.n	8001354 <usart1_transmit_dma+0x8>
 8001374:	20000002 	.word	0x20000002
 8001378:	4002001c 	.word	0x4002001c

0800137c <usart2_transmit_dma>:
 * @param size Size of the data to be transmitted, specifying the number of bytes
 *             in the buffer to send.
 * @retval None
 */
void usart2_transmit_dma(uint8_t *buf, uint16_t size) {
	if (g_uart_out_transmit_commplete == 1) {
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <usart2_transmit_dma+0x28>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d000      	beq.n	8001386 <usart2_transmit_dma+0xa>
		// Set the DMA transmission size
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, size);
		// Start the DMA transmission
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
	}
}
 8001384:	4770      	bx	lr
		g_uart_out_transmit_commplete = 0; // Mark transmission as ongoing
 8001386:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <usart2_transmit_dma+0x28>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800138c:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <usart2_transmit_dma+0x2c>)
 800138e:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	0c12      	lsrs	r2, r2, #16
 8001394:	0412      	lsls	r2, r2, #16
 8001396:	4311      	orrs	r1, r2
 8001398:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	2101      	movs	r1, #1
 800139e:	430a      	orrs	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]
}
 80013a2:	e7ef      	b.n	8001384 <usart2_transmit_dma+0x8>
 80013a4:	20000001 	.word	0x20000001
 80013a8:	40020044 	.word	0x40020044

080013ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013ac:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80013b0:	f7ff fcb6 	bl	8000d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013b4:	480c      	ldr	r0, [pc, #48]	@ (80013e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80013b6:	490d      	ldr	r1, [pc, #52]	@ (80013ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80013b8:	4a0d      	ldr	r2, [pc, #52]	@ (80013f0 <LoopForever+0xe>)
  movs r3, #0
 80013ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013bc:	e002      	b.n	80013c4 <LoopCopyDataInit>

080013be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013c2:	3304      	adds	r3, #4

080013c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c8:	d3f9      	bcc.n	80013be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ca:	4a0a      	ldr	r2, [pc, #40]	@ (80013f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013cc:	4c0a      	ldr	r4, [pc, #40]	@ (80013f8 <LoopForever+0x16>)
  movs r3, #0
 80013ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013d0:	e001      	b.n	80013d6 <LoopFillZerobss>

080013d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d4:	3204      	adds	r2, #4

080013d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d8:	d3fb      	bcc.n	80013d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013da:	f004 feb7 	bl	800614c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80013de:	f7ff fa2d 	bl	800083c <main>

080013e2 <LoopForever>:

LoopForever:
  b LoopForever
 80013e2:	e7fe      	b.n	80013e2 <LoopForever>
  ldr   r0, =_estack
 80013e4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013ec:	2000011c 	.word	0x2000011c
  ldr r2, =_sidata
 80013f0:	080068cc 	.word	0x080068cc
  ldr r2, =_sbss
 80013f4:	2000011c 	.word	0x2000011c
  ldr r4, =_ebss
 80013f8:	20001088 	.word	0x20001088

080013fc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013fc:	e7fe      	b.n	80013fc <ADC1_IRQHandler>

080013fe <get_page>:
 * @param addr The memory address to check.
 * @retval The page number corresponding to the provided address.
 */
static uint32_t get_page(uint32_t addr)
{
    return (addr - STM32G0xx_FLASH_PAGE0_STARTADDR) / STM32G0xx_PAGE_SIZE; // Return the page number
 80013fe:	23f8      	movs	r3, #248	@ 0xf8
 8001400:	061b      	lsls	r3, r3, #24
 8001402:	469c      	mov	ip, r3
 8001404:	4460      	add	r0, ip
 8001406:	0ac0      	lsrs	r0, r0, #11
}
 8001408:	4770      	bx	lr

0800140a <set_byte_in_uint64>:
 * @param byte_index The index of the byte to modify (0-7).
 * @param new_value The new byte value to set (0-255).
 * @retval None
 */
static void set_byte_in_uint64(uint64_t *data, uint8_t byte_index, uint8_t new_value)
{
 800140a:	b570      	push	{r4, r5, r6, lr}
    // Clear the byte at the specified index
    *data &= ~((uint64_t)(0xFF) << (byte_index * 8)); // Clear the byte
 800140c:	6804      	ldr	r4, [r0, #0]
 800140e:	6843      	ldr	r3, [r0, #4]
 8001410:	00c9      	lsls	r1, r1, #3
 8001412:	000e      	movs	r6, r1
 8001414:	3e20      	subs	r6, #32
 8001416:	d413      	bmi.n	8001440 <set_byte_in_uint64+0x36>
 8001418:	25ff      	movs	r5, #255	@ 0xff
 800141a:	40b5      	lsls	r5, r6
 800141c:	26ff      	movs	r6, #255	@ 0xff
 800141e:	408e      	lsls	r6, r1
 8001420:	43b4      	bics	r4, r6
 8001422:	43ab      	bics	r3, r5
 8001424:	6004      	str	r4, [r0, #0]
 8001426:	6043      	str	r3, [r0, #4]
    // Set the new byte value
    *data |= (uint64_t)new_value << (byte_index * 8); // Update the byte
 8001428:	000d      	movs	r5, r1
 800142a:	3d20      	subs	r5, #32
 800142c:	d40d      	bmi.n	800144a <set_byte_in_uint64+0x40>
 800142e:	0016      	movs	r6, r2
 8001430:	40ae      	lsls	r6, r5
 8001432:	0035      	movs	r5, r6
 8001434:	408a      	lsls	r2, r1
 8001436:	4314      	orrs	r4, r2
 8001438:	6004      	str	r4, [r0, #0]
 800143a:	432b      	orrs	r3, r5
 800143c:	6043      	str	r3, [r0, #4]
}
 800143e:	bd70      	pop	{r4, r5, r6, pc}
    *data &= ~((uint64_t)(0xFF) << (byte_index * 8)); // Clear the byte
 8001440:	2620      	movs	r6, #32
 8001442:	1a76      	subs	r6, r6, r1
 8001444:	25ff      	movs	r5, #255	@ 0xff
 8001446:	40f5      	lsrs	r5, r6
 8001448:	e7e8      	b.n	800141c <set_byte_in_uint64+0x12>
    *data |= (uint64_t)new_value << (byte_index * 8); // Update the byte
 800144a:	2520      	movs	r5, #32
 800144c:	1a6d      	subs	r5, r5, r1
 800144e:	0016      	movs	r6, r2
 8001450:	40ee      	lsrs	r6, r5
 8001452:	0035      	movs	r5, r6
 8001454:	e7ee      	b.n	8001434 <set_byte_in_uint64+0x2a>

08001456 <my_flash_read_double_word>:
 * @param address The memory address from which to read.
 * @retval The 64-bit value read from the memory address.
 */
static uint64_t my_flash_read_double_word(uint32_t address)
{
    return *((__IO uint64_t *)(address)); // Read and return the 64-bit value
 8001456:	6841      	ldr	r1, [r0, #4]
 8001458:	6800      	ldr	r0, [r0, #0]
}
 800145a:	4770      	bx	lr

0800145c <my_flash_earse_pages>:
 * 
 * @param page_address The address of the page to be erased.
 * @retval Success status (true if successful, false otherwise).
 */
static bool my_flash_earse_pages(uint32_t page_address)
{
 800145c:	b510      	push	{r4, lr}
 800145e:	b086      	sub	sp, #24
    uint32_t page_error = 0; // Variable to hold error information if the erase fails
 8001460:	2300      	movs	r3, #0
 8001462:	9305      	str	r3, [sp, #20]
    FLASH_EraseInitTypeDef my_flash; // Structure for flash erase initialization
    
    my_flash.TypeErase = FLASH_TYPEERASE_PAGES; // Specify that we are erasing pages
 8001464:	3302      	adds	r3, #2
 8001466:	9301      	str	r3, [sp, #4]
    my_flash.Page = get_page(page_address); // Get the page number based on the address
 8001468:	f7ff ffc9 	bl	80013fe <get_page>
 800146c:	9003      	str	r0, [sp, #12]
    my_flash.NbPages = 1; // Specify that we want to erase one page
 800146e:	2301      	movs	r3, #1
 8001470:	9304      	str	r3, [sp, #16]
    
    HAL_FLASH_Unlock(); // Unlock the flash memory for write access
 8001472:	f000 f981 	bl	8001778 <HAL_FLASH_Unlock>
    HAL_StatusTypeDef status = HAL_FLASHEx_Erase(&my_flash, &page_error); // Perform the erase operation
 8001476:	a905      	add	r1, sp, #20
 8001478:	a801      	add	r0, sp, #4
 800147a:	f000 fa2b 	bl	80018d4 <HAL_FLASHEx_Erase>
 800147e:	0004      	movs	r4, r0
    HAL_FLASH_Lock(); // Lock the flash memory again
 8001480:	f000 f9fa 	bl	8001878 <HAL_FLASH_Lock>
    
    // Return true if the erase was successful, false otherwise
    return (status == HAL_OK) ? true : false;
 8001484:	4263      	negs	r3, r4
 8001486:	415c      	adcs	r4, r3
 8001488:	b2e0      	uxtb	r0, r4
}
 800148a:	b006      	add	sp, #24
 800148c:	bd10      	pop	{r4, pc}

0800148e <my_flash_write_double_word>:
 * @param address The memory address to which the data will be written.
 * @param data The 64-bit data to be written.
 * @retval true if the write operation is successful, false otherwise.
 */
static bool my_flash_write_double_word(uint32_t address, uint64_t data)
{
 800148e:	b570      	push	{r4, r5, r6, lr}
 8001490:	0004      	movs	r4, r0
 8001492:	0016      	movs	r6, r2
 8001494:	001d      	movs	r5, r3
    HAL_FLASH_Unlock(); // Unlock the flash memory for writing
 8001496:	f000 f96f 	bl	8001778 <HAL_FLASH_Unlock>
    HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data); // Program the double word
 800149a:	0032      	movs	r2, r6
 800149c:	002b      	movs	r3, r5
 800149e:	0021      	movs	r1, r4
 80014a0:	2001      	movs	r0, #1
 80014a2:	f000 f9b7 	bl	8001814 <HAL_FLASH_Program>
 80014a6:	0004      	movs	r4, r0
    HAL_FLASH_Lock(); // Lock the flash memory again
 80014a8:	f000 f9e6 	bl	8001878 <HAL_FLASH_Lock>

    return (status == HAL_OK); // Return success status
 80014ac:	4263      	negs	r3, r4
 80014ae:	415c      	adcs	r4, r3
 80014b0:	b2e0      	uxtb	r0, r4
}
 80014b2:	bd70      	pop	{r4, r5, r6, pc}

080014b4 <get_rgb_light>:
 * @param None
 * @retval The current RGB brightness value.
 */
uint8_t get_rgb_light(void)
{
    return *((__IO uint8_t *)(RGB_LIGHT_ADDR)); // Read and return the current RGB brightness value
 80014b4:	4b01      	ldr	r3, [pc, #4]	@ (80014bc <get_rgb_light+0x8>)
 80014b6:	7818      	ldrb	r0, [r3, #0]
 80014b8:	b2c0      	uxtb	r0, r0
}
 80014ba:	4770      	bx	lr
 80014bc:	0800c001 	.word	0x0800c001

080014c0 <set_rgb_light>:
{
 80014c0:	b530      	push	{r4, r5, lr}
 80014c2:	b083      	sub	sp, #12
 80014c4:	0004      	movs	r4, r0
    uint64_t temp = my_flash_read_double_word(STM32G0xx_FLASH_PAGE24_STARTADDR); // Read current RGB light data
 80014c6:	4d0e      	ldr	r5, [pc, #56]	@ (8001500 <set_rgb_light+0x40>)
 80014c8:	0028      	movs	r0, r5
 80014ca:	f7ff ffc4 	bl	8001456 <my_flash_read_double_word>
 80014ce:	9000      	str	r0, [sp, #0]
 80014d0:	9101      	str	r1, [sp, #4]
    set_byte_in_uint64(&temp, 1, data); // Modify the brightness byte
 80014d2:	0022      	movs	r2, r4
 80014d4:	2101      	movs	r1, #1
 80014d6:	4668      	mov	r0, sp
 80014d8:	f7ff ff97 	bl	800140a <set_byte_in_uint64>
    my_flash_earse_pages(STM32G0xx_FLASH_PAGE24_STARTADDR); // Erase the flash page
 80014dc:	0028      	movs	r0, r5
 80014de:	f7ff ffbd 	bl	800145c <my_flash_earse_pages>
    while (!my_flash_write_double_word(STM32G0xx_FLASH_PAGE24_STARTADDR, temp))
 80014e2:	9a00      	ldr	r2, [sp, #0]
 80014e4:	9b01      	ldr	r3, [sp, #4]
 80014e6:	4806      	ldr	r0, [pc, #24]	@ (8001500 <set_rgb_light+0x40>)
 80014e8:	f7ff ffd1 	bl	800148e <my_flash_write_double_word>
 80014ec:	2800      	cmp	r0, #0
 80014ee:	d0f8      	beq.n	80014e2 <set_rgb_light+0x22>
    return (get_rgb_light() == data);
 80014f0:	f7ff ffe0 	bl	80014b4 <get_rgb_light>
 80014f4:	1b00      	subs	r0, r0, r4
 80014f6:	4243      	negs	r3, r0
 80014f8:	4158      	adcs	r0, r3
 80014fa:	b2c0      	uxtb	r0, r0
}
 80014fc:	b003      	add	sp, #12
 80014fe:	bd30      	pop	{r4, r5, pc}
 8001500:	0800c000 	.word	0x0800c000

08001504 <get_bootloader_version>:
 * @param None
 * @retval The bootloader version number.
 */
uint8_t get_bootloader_version(void)
{
    return *((__IO uint8_t *)(BOOTLOADER_VERSION_ADDR)); // Read and return the bootloader version number
 8001504:	4b01      	ldr	r3, [pc, #4]	@ (800150c <get_bootloader_version+0x8>)
 8001506:	7818      	ldrb	r0, [r3, #0]
 8001508:	b2c0      	uxtb	r0, r0
}
 800150a:	4770      	bx	lr
 800150c:	08001fff 	.word	0x08001fff

08001510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001510:	b510      	push	{r4, lr}
 8001512:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001514:	4b11      	ldr	r3, [pc, #68]	@ (800155c <HAL_InitTick+0x4c>)
 8001516:	7819      	ldrb	r1, [r3, #0]
 8001518:	2900      	cmp	r1, #0
 800151a:	d101      	bne.n	8001520 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800151c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800151e:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001520:	20fa      	movs	r0, #250	@ 0xfa
 8001522:	0080      	lsls	r0, r0, #2
 8001524:	f7fe fdf0 	bl	8000108 <__udivsi3>
 8001528:	0001      	movs	r1, r0
 800152a:	4b0d      	ldr	r3, [pc, #52]	@ (8001560 <HAL_InitTick+0x50>)
 800152c:	6818      	ldr	r0, [r3, #0]
 800152e:	f7fe fdeb 	bl	8000108 <__udivsi3>
 8001532:	f000 f8ad 	bl	8001690 <HAL_SYSTICK_Config>
 8001536:	2800      	cmp	r0, #0
 8001538:	d10d      	bne.n	8001556 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153a:	2c03      	cmp	r4, #3
 800153c:	d901      	bls.n	8001542 <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800153e:	2001      	movs	r0, #1
 8001540:	e7ed      	b.n	800151e <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001542:	3001      	adds	r0, #1
 8001544:	2200      	movs	r2, #0
 8001546:	0021      	movs	r1, r4
 8001548:	4240      	negs	r0, r0
 800154a:	f000 f891 	bl	8001670 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800154e:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <HAL_InitTick+0x54>)
 8001550:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8001552:	2000      	movs	r0, #0
 8001554:	e7e3      	b.n	800151e <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8001556:	2001      	movs	r0, #1
 8001558:	e7e1      	b.n	800151e <HAL_InitTick+0xe>
 800155a:	46c0      	nop			@ (mov r8, r8)
 800155c:	20000020 	.word	0x20000020
 8001560:	2000001c 	.word	0x2000001c
 8001564:	20000024 	.word	0x20000024

08001568 <HAL_Init>:
{
 8001568:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800156a:	4a08      	ldr	r2, [pc, #32]	@ (800158c <HAL_Init+0x24>)
 800156c:	6811      	ldr	r1, [r2, #0]
 800156e:	2380      	movs	r3, #128	@ 0x80
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	430b      	orrs	r3, r1
 8001574:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001576:	2003      	movs	r0, #3
 8001578:	f7ff ffca 	bl	8001510 <HAL_InitTick>
 800157c:	1e04      	subs	r4, r0, #0
 800157e:	d002      	beq.n	8001586 <HAL_Init+0x1e>
    status = HAL_ERROR;
 8001580:	2401      	movs	r4, #1
}
 8001582:	0020      	movs	r0, r4
 8001584:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8001586:	f7ff f97f 	bl	8000888 <HAL_MspInit>
 800158a:	e7fa      	b.n	8001582 <HAL_Init+0x1a>
 800158c:	40022000 	.word	0x40022000

08001590 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001590:	4b03      	ldr	r3, [pc, #12]	@ (80015a0 <HAL_IncTick+0x10>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4a03      	ldr	r2, [pc, #12]	@ (80015a4 <HAL_IncTick+0x14>)
 8001596:	6811      	ldr	r1, [r2, #0]
 8001598:	185b      	adds	r3, r3, r1
 800159a:	6013      	str	r3, [r2, #0]
}
 800159c:	4770      	bx	lr
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	20000020 	.word	0x20000020
 80015a4:	20000b58 	.word	0x20000b58

080015a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015a8:	4b01      	ldr	r3, [pc, #4]	@ (80015b0 <HAL_GetTick+0x8>)
 80015aa:	6818      	ldr	r0, [r3, #0]
}
 80015ac:	4770      	bx	lr
 80015ae:	46c0      	nop			@ (mov r8, r8)
 80015b0:	20000b58 	.word	0x20000b58

080015b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015b4:	b570      	push	{r4, r5, r6, lr}
 80015b6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015b8:	f7ff fff6 	bl	80015a8 <HAL_GetTick>
 80015bc:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015be:	1c63      	adds	r3, r4, #1
 80015c0:	d002      	beq.n	80015c8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80015c2:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <HAL_Delay+0x20>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015c8:	f7ff ffee 	bl	80015a8 <HAL_GetTick>
 80015cc:	1b40      	subs	r0, r0, r5
 80015ce:	42a0      	cmp	r0, r4
 80015d0:	d3fa      	bcc.n	80015c8 <HAL_Delay+0x14>
  {
  }
}
 80015d2:	bd70      	pop	{r4, r5, r6, pc}
 80015d4:	20000020 	.word	0x20000020

080015d8 <__NVIC_SetPriority>:
{
 80015d8:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 80015da:	2800      	cmp	r0, #0
 80015dc:	db11      	blt.n	8001602 <__NVIC_SetPriority+0x2a>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015de:	0883      	lsrs	r3, r0, #2
 80015e0:	4d13      	ldr	r5, [pc, #76]	@ (8001630 <__NVIC_SetPriority+0x58>)
 80015e2:	33c0      	adds	r3, #192	@ 0xc0
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	595c      	ldr	r4, [r3, r5]
 80015e8:	2203      	movs	r2, #3
 80015ea:	4010      	ands	r0, r2
 80015ec:	00c0      	lsls	r0, r0, #3
 80015ee:	32fc      	adds	r2, #252	@ 0xfc
 80015f0:	0016      	movs	r6, r2
 80015f2:	4086      	lsls	r6, r0
 80015f4:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015f6:	0189      	lsls	r1, r1, #6
 80015f8:	400a      	ands	r2, r1
 80015fa:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015fc:	4322      	orrs	r2, r4
 80015fe:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001600:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001602:	230f      	movs	r3, #15
 8001604:	4003      	ands	r3, r0
 8001606:	3b08      	subs	r3, #8
 8001608:	089b      	lsrs	r3, r3, #2
 800160a:	3306      	adds	r3, #6
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4a09      	ldr	r2, [pc, #36]	@ (8001634 <__NVIC_SetPriority+0x5c>)
 8001610:	4694      	mov	ip, r2
 8001612:	4463      	add	r3, ip
 8001614:	685c      	ldr	r4, [r3, #4]
 8001616:	2203      	movs	r2, #3
 8001618:	4010      	ands	r0, r2
 800161a:	00c0      	lsls	r0, r0, #3
 800161c:	32fc      	adds	r2, #252	@ 0xfc
 800161e:	0015      	movs	r5, r2
 8001620:	4085      	lsls	r5, r0
 8001622:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001624:	0189      	lsls	r1, r1, #6
 8001626:	400a      	ands	r2, r1
 8001628:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800162a:	4322      	orrs	r2, r4
 800162c:	605a      	str	r2, [r3, #4]
}
 800162e:	e7e7      	b.n	8001600 <__NVIC_SetPriority+0x28>
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	3801      	subs	r0, #1
 800163a:	2380      	movs	r3, #128	@ 0x80
 800163c:	045b      	lsls	r3, r3, #17
 800163e:	4298      	cmp	r0, r3
 8001640:	d20f      	bcs.n	8001662 <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001642:	4a09      	ldr	r2, [pc, #36]	@ (8001668 <SysTick_Config+0x30>)
 8001644:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001646:	4809      	ldr	r0, [pc, #36]	@ (800166c <SysTick_Config+0x34>)
 8001648:	6a03      	ldr	r3, [r0, #32]
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	0a1b      	lsrs	r3, r3, #8
 800164e:	21c0      	movs	r1, #192	@ 0xc0
 8001650:	0609      	lsls	r1, r1, #24
 8001652:	430b      	orrs	r3, r1
 8001654:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001656:	2300      	movs	r3, #0
 8001658:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165a:	3307      	adds	r3, #7
 800165c:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800165e:	2000      	movs	r0, #0
}
 8001660:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001662:	2001      	movs	r0, #1
 8001664:	e7fc      	b.n	8001660 <SysTick_Config+0x28>
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	e000e010 	.word	0xe000e010
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001670:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001672:	f7ff ffb1 	bl	80015d8 <__NVIC_SetPriority>
}
 8001676:	bd10      	pop	{r4, pc}

08001678 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001678:	2800      	cmp	r0, #0
 800167a:	db05      	blt.n	8001688 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167c:	221f      	movs	r2, #31
 800167e:	4002      	ands	r2, r0
 8001680:	2301      	movs	r3, #1
 8001682:	4093      	lsls	r3, r2
 8001684:	4a01      	ldr	r2, [pc, #4]	@ (800168c <HAL_NVIC_EnableIRQ+0x14>)
 8001686:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001688:	4770      	bx	lr
 800168a:	46c0      	nop			@ (mov r8, r8)
 800168c:	e000e100 	.word	0xe000e100

08001690 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001690:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8001692:	f7ff ffd1 	bl	8001638 <SysTick_Config>
}
 8001696:	bd10      	pop	{r4, pc}

08001698 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001698:	b530      	push	{r4, r5, lr}
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800169a:	4c05      	ldr	r4, [pc, #20]	@ (80016b0 <FLASH_Program_DoubleWord+0x18>)
 800169c:	6961      	ldr	r1, [r4, #20]
 800169e:	2501      	movs	r5, #1
 80016a0:	4329      	orrs	r1, r5
 80016a2:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80016a4:	6002      	str	r2, [r0, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80016a6:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80016aa:	6043      	str	r3, [r0, #4]
}
 80016ac:	bd30      	pop	{r4, r5, pc}
 80016ae:	46c0      	nop			@ (mov r8, r8)
 80016b0:	40022000 	.word	0x40022000

080016b4 <HAL_FLASH_EndOfOperationCallback>:
}
 80016b4:	4770      	bx	lr

080016b6 <HAL_FLASH_OperationErrorCallback>:
}
 80016b6:	4770      	bx	lr

080016b8 <HAL_FLASH_IRQHandler>:
{
 80016b8:	b510      	push	{r4, lr}
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80016ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001764 <HAL_FLASH_IRQHandler+0xac>)
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	4a2a      	ldr	r2, [pc, #168]	@ (8001768 <HAL_FLASH_IRQHandler+0xb0>)
 80016c0:	4013      	ands	r3, r2
  if ((pFlash.ProcedureOnGoing & FLASH_TYPEERASE_MASS) != 0x00U)
 80016c2:	4a2a      	ldr	r2, [pc, #168]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 80016c4:	6892      	ldr	r2, [r2, #8]
 80016c6:	0751      	lsls	r1, r2, #29
 80016c8:	d521      	bpl.n	800170e <HAL_FLASH_IRQHandler+0x56>
    param = pFlash.Banks;
 80016ca:	4a28      	ldr	r2, [pc, #160]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 80016cc:	6914      	ldr	r4, [r2, #16]
  if (error != 0x00U)
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d12a      	bne.n	8001728 <HAL_FLASH_IRQHandler+0x70>
  if ((FLASH->SR & FLASH_SR_EOP) != 0x00U)
 80016d2:	4b24      	ldr	r3, [pc, #144]	@ (8001764 <HAL_FLASH_IRQHandler+0xac>)
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	07db      	lsls	r3, r3, #31
 80016d8:	d50c      	bpl.n	80016f4 <HAL_FLASH_IRQHandler+0x3c>
    FLASH->SR = FLASH_SR_EOP;
 80016da:	4b22      	ldr	r3, [pc, #136]	@ (8001764 <HAL_FLASH_IRQHandler+0xac>)
 80016dc:	2201      	movs	r2, #1
 80016de:	611a      	str	r2, [r3, #16]
    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
 80016e0:	4b22      	ldr	r3, [pc, #136]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d02c      	beq.n	8001742 <HAL_FLASH_IRQHandler+0x8a>
      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 80016e8:	4b20      	ldr	r3, [pc, #128]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
    HAL_FLASH_EndOfOperationCallback(param);
 80016ee:	0020      	movs	r0, r4
 80016f0:	f7ff ffe0 	bl	80016b4 <HAL_FLASH_EndOfOperationCallback>
  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
 80016f4:	4b1d      	ldr	r3, [pc, #116]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d107      	bne.n	800170c <HAL_FLASH_IRQHandler+0x54>
    FLASH->CR &= ~(FLASH_CR_EOPIE | FLASH_CR_ERRIE);
 80016fc:	4a19      	ldr	r2, [pc, #100]	@ (8001764 <HAL_FLASH_IRQHandler+0xac>)
 80016fe:	6953      	ldr	r3, [r2, #20]
 8001700:	491b      	ldr	r1, [pc, #108]	@ (8001770 <HAL_FLASH_IRQHandler+0xb8>)
 8001702:	400b      	ands	r3, r1
 8001704:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(&pFlash);
 8001706:	4b19      	ldr	r3, [pc, #100]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
}
 800170c:	bd10      	pop	{r4, pc}
    CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
 800170e:	4815      	ldr	r0, [pc, #84]	@ (8001764 <HAL_FLASH_IRQHandler+0xac>)
 8001710:	6941      	ldr	r1, [r0, #20]
 8001712:	4391      	bics	r1, r2
 8001714:	6141      	str	r1, [r0, #20]
    if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0x00U)
 8001716:	4917      	ldr	r1, [pc, #92]	@ (8001774 <HAL_FLASH_IRQHandler+0xbc>)
 8001718:	420a      	tst	r2, r1
 800171a:	d002      	beq.n	8001722 <HAL_FLASH_IRQHandler+0x6a>
      param = pFlash.Address;
 800171c:	4a13      	ldr	r2, [pc, #76]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 800171e:	68d4      	ldr	r4, [r2, #12]
 8001720:	e7d5      	b.n	80016ce <HAL_FLASH_IRQHandler+0x16>
      param = pFlash.Page;
 8001722:	4a12      	ldr	r2, [pc, #72]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 8001724:	6954      	ldr	r4, [r2, #20]
 8001726:	e7d2      	b.n	80016ce <HAL_FLASH_IRQHandler+0x16>
    pFlash.ErrorCode |= error;
 8001728:	4a10      	ldr	r2, [pc, #64]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 800172a:	6851      	ldr	r1, [r2, #4]
 800172c:	430b      	orrs	r3, r1
 800172e:	6053      	str	r3, [r2, #4]
    FLASH->SR = FLASH_SR_ERRORS;
 8001730:	4b0c      	ldr	r3, [pc, #48]	@ (8001764 <HAL_FLASH_IRQHandler+0xac>)
 8001732:	490d      	ldr	r1, [pc, #52]	@ (8001768 <HAL_FLASH_IRQHandler+0xb0>)
 8001734:	6119      	str	r1, [r3, #16]
    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8001736:	2300      	movs	r3, #0
 8001738:	6093      	str	r3, [r2, #8]
    HAL_FLASH_OperationErrorCallback(param);
 800173a:	0020      	movs	r0, r4
 800173c:	f7ff ffbb 	bl	80016b6 <HAL_FLASH_OperationErrorCallback>
 8001740:	e7c7      	b.n	80016d2 <HAL_FLASH_IRQHandler+0x1a>
      pFlash.NbPagesToErase--;
 8001742:	4a0a      	ldr	r2, [pc, #40]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 8001744:	6993      	ldr	r3, [r2, #24]
 8001746:	3b01      	subs	r3, #1
 8001748:	6193      	str	r3, [r2, #24]
      if (pFlash.NbPagesToErase != 0x00U)
 800174a:	2b00      	cmp	r3, #0
 800174c:	d103      	bne.n	8001756 <HAL_FLASH_IRQHandler+0x9e>
        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 800174e:	4b07      	ldr	r3, [pc, #28]	@ (800176c <HAL_FLASH_IRQHandler+0xb4>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	e7cb      	b.n	80016ee <HAL_FLASH_IRQHandler+0x36>
        pFlash.Page++;
 8001756:	6951      	ldr	r1, [r2, #20]
 8001758:	3101      	adds	r1, #1
 800175a:	6151      	str	r1, [r2, #20]
        FLASH_PageErase(pFlash.Banks, pFlash.Page);
 800175c:	6910      	ldr	r0, [r2, #16]
 800175e:	f000 f8a9 	bl	80018b4 <FLASH_PageErase>
 8001762:	e7c4      	b.n	80016ee <HAL_FLASH_IRQHandler+0x36>
 8001764:	40022000 	.word	0x40022000
 8001768:	0000c3fa 	.word	0x0000c3fa
 800176c:	20000b5c 	.word	0x20000b5c
 8001770:	fcffffff 	.word	0xfcffffff
 8001774:	00040001 	.word	0x00040001

08001778 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <HAL_FLASH_Unlock+0x24>)
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	2b00      	cmp	r3, #0
 800177e:	db01      	blt.n	8001784 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8001780:	2000      	movs	r0, #0
}
 8001782:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001784:	4b05      	ldr	r3, [pc, #20]	@ (800179c <HAL_FLASH_Unlock+0x24>)
 8001786:	4a06      	ldr	r2, [pc, #24]	@ (80017a0 <HAL_FLASH_Unlock+0x28>)
 8001788:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800178a:	4a06      	ldr	r2, [pc, #24]	@ (80017a4 <HAL_FLASH_Unlock+0x2c>)
 800178c:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	2b00      	cmp	r3, #0
 8001792:	db01      	blt.n	8001798 <HAL_FLASH_Unlock+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 8001794:	2000      	movs	r0, #0
 8001796:	e7f4      	b.n	8001782 <HAL_FLASH_Unlock+0xa>
      status = HAL_ERROR;
 8001798:	2001      	movs	r0, #1
 800179a:	e7f2      	b.n	8001782 <HAL_FLASH_Unlock+0xa>
 800179c:	40022000 	.word	0x40022000
 80017a0:	45670123 	.word	0x45670123
 80017a4:	cdef89ab 	.word	0xcdef89ab

080017a8 <FLASH_WaitForLastOperation>:
{
 80017a8:	b570      	push	{r4, r5, r6, lr}
 80017aa:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80017ac:	f7ff fefc 	bl	80015a8 <HAL_GetTick>
 80017b0:	0005      	movs	r5, r0
  while ((FLASH->SR & error) != 0x00U)
 80017b2:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <FLASH_WaitForLastOperation+0x5c>)
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	03db      	lsls	r3, r3, #15
 80017b8:	d508      	bpl.n	80017cc <FLASH_WaitForLastOperation+0x24>
    if(Timeout != HAL_MAX_DELAY)
 80017ba:	1c63      	adds	r3, r4, #1
 80017bc:	d0f9      	beq.n	80017b2 <FLASH_WaitForLastOperation+0xa>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80017be:	f7ff fef3 	bl	80015a8 <HAL_GetTick>
 80017c2:	1b40      	subs	r0, r0, r5
 80017c4:	42a0      	cmp	r0, r4
 80017c6:	d3f4      	bcc.n	80017b2 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 80017c8:	2003      	movs	r0, #3
 80017ca:	e01a      	b.n	8001802 <FLASH_WaitForLastOperation+0x5a>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 80017cc:	490d      	ldr	r1, [pc, #52]	@ (8001804 <FLASH_WaitForLastOperation+0x5c>)
 80017ce:	690a      	ldr	r2, [r1, #16]
 80017d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001808 <FLASH_WaitForLastOperation+0x60>)
 80017d2:	0016      	movs	r6, r2
 80017d4:	401e      	ands	r6, r3
  FLASH->SR = FLASH_SR_CLEAR;
 80017d6:	480d      	ldr	r0, [pc, #52]	@ (800180c <FLASH_WaitForLastOperation+0x64>)
 80017d8:	6108      	str	r0, [r1, #16]
  if (error != 0x00U)
 80017da:	421a      	tst	r2, r3
 80017dc:	d10c      	bne.n	80017f8 <FLASH_WaitForLastOperation+0x50>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 80017de:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <FLASH_WaitForLastOperation+0x5c>)
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	035b      	lsls	r3, r3, #13
 80017e4:	d50c      	bpl.n	8001800 <FLASH_WaitForLastOperation+0x58>
    if(Timeout != HAL_MAX_DELAY)
 80017e6:	1c63      	adds	r3, r4, #1
 80017e8:	d0f9      	beq.n	80017de <FLASH_WaitForLastOperation+0x36>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 80017ea:	f7ff fedd 	bl	80015a8 <HAL_GetTick>
 80017ee:	1b40      	subs	r0, r0, r5
 80017f0:	42a0      	cmp	r0, r4
 80017f2:	d3f4      	bcc.n	80017de <FLASH_WaitForLastOperation+0x36>
        return HAL_TIMEOUT;
 80017f4:	2003      	movs	r0, #3
 80017f6:	e004      	b.n	8001802 <FLASH_WaitForLastOperation+0x5a>
    pFlash.ErrorCode = error;
 80017f8:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <FLASH_WaitForLastOperation+0x68>)
 80017fa:	605e      	str	r6, [r3, #4]
    return HAL_ERROR;
 80017fc:	2001      	movs	r0, #1
 80017fe:	e000      	b.n	8001802 <FLASH_WaitForLastOperation+0x5a>
  return HAL_OK;
 8001800:	2000      	movs	r0, #0
}
 8001802:	bd70      	pop	{r4, r5, r6, pc}
 8001804:	40022000 	.word	0x40022000
 8001808:	0000c3fa 	.word	0x0000c3fa
 800180c:	0000c3fb 	.word	0x0000c3fb
 8001810:	20000b5c 	.word	0x20000b5c

08001814 <HAL_FLASH_Program>:
{
 8001814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001816:	0007      	movs	r7, r0
 8001818:	000c      	movs	r4, r1
 800181a:	0015      	movs	r5, r2
 800181c:	001e      	movs	r6, r3
  __HAL_LOCK(&pFlash);
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <HAL_FLASH_Program+0x5c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d022      	beq.n	800186c <HAL_FLASH_Program+0x58>
 8001826:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_FLASH_Program+0x5c>)
 8001828:	2201      	movs	r2, #1
 800182a:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800182c:	2200      	movs	r2, #0
 800182e:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001830:	20fa      	movs	r0, #250	@ 0xfa
 8001832:	0080      	lsls	r0, r0, #2
 8001834:	f7ff ffb8 	bl	80017a8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8001838:	2800      	cmp	r0, #0
 800183a:	d10d      	bne.n	8001858 <HAL_FLASH_Program+0x44>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800183c:	2f01      	cmp	r7, #1
 800183e:	d00f      	beq.n	8001860 <HAL_FLASH_Program+0x4c>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001840:	0029      	movs	r1, r5
 8001842:	0020      	movs	r0, r4
 8001844:	f004 fe4c 	bl	80064e0 <__FLASH_Program_Fast_veneer>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001848:	20fa      	movs	r0, #250	@ 0xfa
 800184a:	0080      	lsls	r0, r0, #2
 800184c:	f7ff ffac 	bl	80017a8 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8001850:	4a08      	ldr	r2, [pc, #32]	@ (8001874 <HAL_FLASH_Program+0x60>)
 8001852:	6953      	ldr	r3, [r2, #20]
 8001854:	43bb      	bics	r3, r7
 8001856:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <HAL_FLASH_Program+0x5c>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
}
 800185e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_DoubleWord(Address, Data);
 8001860:	002a      	movs	r2, r5
 8001862:	0033      	movs	r3, r6
 8001864:	0020      	movs	r0, r4
 8001866:	f7ff ff17 	bl	8001698 <FLASH_Program_DoubleWord>
 800186a:	e7ed      	b.n	8001848 <HAL_FLASH_Program+0x34>
  __HAL_LOCK(&pFlash);
 800186c:	2002      	movs	r0, #2
 800186e:	e7f6      	b.n	800185e <HAL_FLASH_Program+0x4a>
 8001870:	20000b5c 	.word	0x20000b5c
 8001874:	40022000 	.word	0x40022000

08001878 <HAL_FLASH_Lock>:
{
 8001878:	b510      	push	{r4, lr}
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800187a:	20fa      	movs	r0, #250	@ 0xfa
 800187c:	0080      	lsls	r0, r0, #2
 800187e:	f7ff ff93 	bl	80017a8 <FLASH_WaitForLastOperation>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <HAL_FLASH_Lock+0x24>)
 8001884:	6959      	ldr	r1, [r3, #20]
 8001886:	2280      	movs	r2, #128	@ 0x80
 8001888:	0612      	lsls	r2, r2, #24
 800188a:	430a      	orrs	r2, r1
 800188c:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	2b00      	cmp	r3, #0
 8001892:	db01      	blt.n	8001898 <HAL_FLASH_Lock+0x20>
  HAL_StatusTypeDef status = HAL_ERROR;
 8001894:	2001      	movs	r0, #1
}
 8001896:	bd10      	pop	{r4, pc}
    status = HAL_OK;
 8001898:	2000      	movs	r0, #0
 800189a:	e7fc      	b.n	8001896 <HAL_FLASH_Lock+0x1e>
 800189c:	40022000 	.word	0x40022000

080018a0 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80018a0:	4a03      	ldr	r2, [pc, #12]	@ (80018b0 <FLASH_MassErase+0x10>)
 80018a2:	6953      	ldr	r3, [r2, #20]
 80018a4:	4303      	orrs	r3, r0
 80018a6:	2080      	movs	r0, #128	@ 0x80
 80018a8:	0240      	lsls	r0, r0, #9
 80018aa:	4318      	orrs	r0, r3
 80018ac:	6150      	str	r0, [r2, #20]
}
 80018ae:	4770      	bx	lr
 80018b0:	40022000 	.word	0x40022000

080018b4 <FLASH_PageErase>:
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 80018b4:	4a04      	ldr	r2, [pc, #16]	@ (80018c8 <FLASH_PageErase+0x14>)
 80018b6:	6953      	ldr	r3, [r2, #20]
 80018b8:	4804      	ldr	r0, [pc, #16]	@ (80018cc <FLASH_PageErase+0x18>)
 80018ba:	4003      	ands	r3, r0
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 80018bc:	00c9      	lsls	r1, r1, #3
 80018be:	4319      	orrs	r1, r3
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <FLASH_PageErase+0x1c>)
 80018c2:	430b      	orrs	r3, r1
 80018c4:	6153      	str	r3, [r2, #20]
}
 80018c6:	4770      	bx	lr
 80018c8:	40022000 	.word	0x40022000
 80018cc:	ffffe007 	.word	0xffffe007
 80018d0:	00010002 	.word	0x00010002

080018d4 <HAL_FLASHEx_Erase>:
{
 80018d4:	b570      	push	{r4, r5, r6, lr}
 80018d6:	0004      	movs	r4, r0
 80018d8:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 80018da:	4b1e      	ldr	r3, [pc, #120]	@ (8001954 <HAL_FLASHEx_Erase+0x80>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d036      	beq.n	8001950 <HAL_FLASHEx_Erase+0x7c>
 80018e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001954 <HAL_FLASHEx_Erase+0x80>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80018e8:	2200      	movs	r2, #0
 80018ea:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80018ec:	20fa      	movs	r0, #250	@ 0xfa
 80018ee:	0080      	lsls	r0, r0, #2
 80018f0:	f7ff ff5a 	bl	80017a8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80018f4:	2800      	cmp	r0, #0
 80018f6:	d127      	bne.n	8001948 <HAL_FLASHEx_Erase+0x74>
    pEraseInit->Banks = FLASH_BANK_1;
 80018f8:	2304      	movs	r3, #4
 80018fa:	6063      	str	r3, [r4, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 80018fc:	6823      	ldr	r3, [r4, #0]
 80018fe:	2b04      	cmp	r3, #4
 8001900:	d014      	beq.n	800192c <HAL_FLASHEx_Erase+0x58>
      *PageError = 0xFFFFFFFFU;
 8001902:	2301      	movs	r3, #1
 8001904:	425b      	negs	r3, r3
 8001906:	6033      	str	r3, [r6, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8001908:	68a5      	ldr	r5, [r4, #8]
 800190a:	68a3      	ldr	r3, [r4, #8]
 800190c:	68e2      	ldr	r2, [r4, #12]
 800190e:	189b      	adds	r3, r3, r2
 8001910:	42ab      	cmp	r3, r5
 8001912:	d914      	bls.n	800193e <HAL_FLASHEx_Erase+0x6a>
        FLASH_PageErase(pEraseInit->Banks, index);
 8001914:	6860      	ldr	r0, [r4, #4]
 8001916:	0029      	movs	r1, r5
 8001918:	f7ff ffcc 	bl	80018b4 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800191c:	20fa      	movs	r0, #250	@ 0xfa
 800191e:	0080      	lsls	r0, r0, #2
 8001920:	f7ff ff42 	bl	80017a8 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8001924:	2800      	cmp	r0, #0
 8001926:	d109      	bne.n	800193c <HAL_FLASHEx_Erase+0x68>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8001928:	3501      	adds	r5, #1
 800192a:	e7ee      	b.n	800190a <HAL_FLASHEx_Erase+0x36>
      FLASH_MassErase(pEraseInit->Banks);
 800192c:	3004      	adds	r0, #4
 800192e:	f7ff ffb7 	bl	80018a0 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001932:	20fa      	movs	r0, #250	@ 0xfa
 8001934:	0080      	lsls	r0, r0, #2
 8001936:	f7ff ff37 	bl	80017a8 <FLASH_WaitForLastOperation>
 800193a:	e005      	b.n	8001948 <HAL_FLASHEx_Erase+0x74>
          *PageError = index;
 800193c:	6035      	str	r5, [r6, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800193e:	4a06      	ldr	r2, [pc, #24]	@ (8001958 <HAL_FLASHEx_Erase+0x84>)
 8001940:	6953      	ldr	r3, [r2, #20]
 8001942:	2102      	movs	r1, #2
 8001944:	438b      	bics	r3, r1
 8001946:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8001948:	4b02      	ldr	r3, [pc, #8]	@ (8001954 <HAL_FLASHEx_Erase+0x80>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
}
 800194e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 8001950:	2002      	movs	r0, #2
 8001952:	e7fc      	b.n	800194e <HAL_FLASHEx_Erase+0x7a>
 8001954:	20000b5c 	.word	0x20000b5c
 8001958:	40022000 	.word	0x40022000

0800195c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800195c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800195e:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001960:	e059      	b.n	8001a16 <HAL_GPIO_Init+0xba>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001962:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001964:	005f      	lsls	r7, r3, #1
 8001966:	2403      	movs	r4, #3
 8001968:	40bc      	lsls	r4, r7
 800196a:	43a6      	bics	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800196c:	68cc      	ldr	r4, [r1, #12]
 800196e:	40bc      	lsls	r4, r7
 8001970:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001972:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001974:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001976:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001978:	684e      	ldr	r6, [r1, #4]
 800197a:	0936      	lsrs	r6, r6, #4
 800197c:	2201      	movs	r2, #1
 800197e:	4032      	ands	r2, r6
 8001980:	409a      	lsls	r2, r3
 8001982:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001984:	6042      	str	r2, [r0, #4]
 8001986:	e056      	b.n	8001a36 <HAL_GPIO_Init+0xda>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001988:	08de      	lsrs	r6, r3, #3
 800198a:	3608      	adds	r6, #8
 800198c:	00b6      	lsls	r6, r6, #2
 800198e:	5837      	ldr	r7, [r6, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001990:	3205      	adds	r2, #5
 8001992:	401a      	ands	r2, r3
 8001994:	0092      	lsls	r2, r2, #2
 8001996:	240f      	movs	r4, #15
 8001998:	4094      	lsls	r4, r2
 800199a:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800199c:	690c      	ldr	r4, [r1, #16]
 800199e:	4094      	lsls	r4, r2
 80019a0:	0022      	movs	r2, r4
 80019a2:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3u] = temp;
 80019a4:	5032      	str	r2, [r6, r0]
 80019a6:	e059      	b.n	8001a5c <HAL_GPIO_Init+0x100>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80019a8:	2603      	movs	r6, #3
 80019aa:	e000      	b.n	80019ae <HAL_GPIO_Init+0x52>
 80019ac:	2600      	movs	r6, #0
 80019ae:	40a6      	lsls	r6, r4
 80019b0:	0034      	movs	r4, r6
 80019b2:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2u] = temp;
 80019b4:	4e42      	ldr	r6, [pc, #264]	@ (8001ac0 <HAL_GPIO_Init+0x164>)
 80019b6:	3218      	adds	r2, #24
 80019b8:	0092      	lsls	r2, r2, #2
 80019ba:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019bc:	6837      	ldr	r7, [r6, #0]
        temp &= ~(iocurrent);
 80019be:	43ea      	mvns	r2, r5
 80019c0:	003e      	movs	r6, r7
 80019c2:	43ae      	bics	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019c4:	684c      	ldr	r4, [r1, #4]
 80019c6:	02e4      	lsls	r4, r4, #11
 80019c8:	d501      	bpl.n	80019ce <HAL_GPIO_Init+0x72>
        {
          temp |= iocurrent;
 80019ca:	003e      	movs	r6, r7
 80019cc:	432e      	orrs	r6, r5
        }
        EXTI->RTSR1 = temp;
 80019ce:	4c3c      	ldr	r4, [pc, #240]	@ (8001ac0 <HAL_GPIO_Init+0x164>)
 80019d0:	6026      	str	r6, [r4, #0]

        temp = EXTI->FTSR1;
 80019d2:	6867      	ldr	r7, [r4, #4]
        temp &= ~(iocurrent);
 80019d4:	003e      	movs	r6, r7
 80019d6:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019d8:	684c      	ldr	r4, [r1, #4]
 80019da:	02a4      	lsls	r4, r4, #10
 80019dc:	d501      	bpl.n	80019e2 <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 80019de:	003e      	movs	r6, r7
 80019e0:	432e      	orrs	r6, r5
        }
        EXTI->FTSR1 = temp;
 80019e2:	4c37      	ldr	r4, [pc, #220]	@ (8001ac0 <HAL_GPIO_Init+0x164>)
 80019e4:	6066      	str	r6, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80019e6:	2684      	movs	r6, #132	@ 0x84
 80019e8:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(iocurrent);
 80019ea:	003e      	movs	r6, r7
 80019ec:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019ee:	684c      	ldr	r4, [r1, #4]
 80019f0:	03a4      	lsls	r4, r4, #14
 80019f2:	d501      	bpl.n	80019f8 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 80019f4:	003e      	movs	r6, r7
 80019f6:	432e      	orrs	r6, r5
        }
        EXTI->EMR1 = temp;
 80019f8:	4c31      	ldr	r4, [pc, #196]	@ (8001ac0 <HAL_GPIO_Init+0x164>)
 80019fa:	2784      	movs	r7, #132	@ 0x84
 80019fc:	51e6      	str	r6, [r4, r7]

        temp = EXTI->IMR1;
 80019fe:	2680      	movs	r6, #128	@ 0x80
 8001a00:	59a6      	ldr	r6, [r4, r6]
        temp &= ~(iocurrent);
 8001a02:	4032      	ands	r2, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a04:	684c      	ldr	r4, [r1, #4]
 8001a06:	03e4      	lsls	r4, r4, #15
 8001a08:	d501      	bpl.n	8001a0e <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8001a0a:	002a      	movs	r2, r5
 8001a0c:	4332      	orrs	r2, r6
        }
        EXTI->IMR1 = temp;
 8001a0e:	4d2c      	ldr	r5, [pc, #176]	@ (8001ac0 <HAL_GPIO_Init+0x164>)
 8001a10:	2480      	movs	r4, #128	@ 0x80
 8001a12:	512a      	str	r2, [r5, r4]
      }
    }

    position++;
 8001a14:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a16:	680c      	ldr	r4, [r1, #0]
 8001a18:	0022      	movs	r2, r4
 8001a1a:	40da      	lsrs	r2, r3
 8001a1c:	d04e      	beq.n	8001abc <HAL_GPIO_Init+0x160>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	409a      	lsls	r2, r3
 8001a22:	0025      	movs	r5, r4
 8001a24:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 8001a26:	4214      	tst	r4, r2
 8001a28:	d0f4      	beq.n	8001a14 <HAL_GPIO_Init+0xb8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a2a:	684e      	ldr	r6, [r1, #4]
 8001a2c:	2403      	movs	r4, #3
 8001a2e:	4034      	ands	r4, r6
 8001a30:	3c01      	subs	r4, #1
 8001a32:	2c01      	cmp	r4, #1
 8001a34:	d995      	bls.n	8001962 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a36:	684c      	ldr	r4, [r1, #4]
 8001a38:	2203      	movs	r2, #3
 8001a3a:	4022      	ands	r2, r4
 8001a3c:	2a03      	cmp	r2, #3
 8001a3e:	d008      	beq.n	8001a52 <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 8001a40:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a42:	005e      	lsls	r6, r3, #1
 8001a44:	2203      	movs	r2, #3
 8001a46:	40b2      	lsls	r2, r6
 8001a48:	4394      	bics	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a4a:	688a      	ldr	r2, [r1, #8]
 8001a4c:	40b2      	lsls	r2, r6
 8001a4e:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001a50:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a52:	684c      	ldr	r4, [r1, #4]
 8001a54:	2203      	movs	r2, #3
 8001a56:	4022      	ands	r2, r4
 8001a58:	2a02      	cmp	r2, #2
 8001a5a:	d095      	beq.n	8001988 <HAL_GPIO_Init+0x2c>
      temp = GPIOx->MODER;
 8001a5c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a5e:	005e      	lsls	r6, r3, #1
 8001a60:	2203      	movs	r2, #3
 8001a62:	0017      	movs	r7, r2
 8001a64:	40b7      	lsls	r7, r6
 8001a66:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a68:	684f      	ldr	r7, [r1, #4]
 8001a6a:	403a      	ands	r2, r7
 8001a6c:	40b2      	lsls	r2, r6
 8001a6e:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001a70:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a72:	684c      	ldr	r4, [r1, #4]
 8001a74:	22c0      	movs	r2, #192	@ 0xc0
 8001a76:	0292      	lsls	r2, r2, #10
 8001a78:	4214      	tst	r4, r2
 8001a7a:	d0cb      	beq.n	8001a14 <HAL_GPIO_Init+0xb8>
        temp = EXTI->EXTICR[position >> 2u];
 8001a7c:	089a      	lsrs	r2, r3, #2
 8001a7e:	0014      	movs	r4, r2
 8001a80:	3418      	adds	r4, #24
 8001a82:	00a4      	lsls	r4, r4, #2
 8001a84:	4e0e      	ldr	r6, [pc, #56]	@ (8001ac0 <HAL_GPIO_Init+0x164>)
 8001a86:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001a88:	2403      	movs	r4, #3
 8001a8a:	401c      	ands	r4, r3
 8001a8c:	00e4      	lsls	r4, r4, #3
 8001a8e:	260f      	movs	r6, #15
 8001a90:	40a6      	lsls	r6, r4
 8001a92:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a94:	26a0      	movs	r6, #160	@ 0xa0
 8001a96:	05f6      	lsls	r6, r6, #23
 8001a98:	42b0      	cmp	r0, r6
 8001a9a:	d087      	beq.n	80019ac <HAL_GPIO_Init+0x50>
 8001a9c:	4e09      	ldr	r6, [pc, #36]	@ (8001ac4 <HAL_GPIO_Init+0x168>)
 8001a9e:	42b0      	cmp	r0, r6
 8001aa0:	d008      	beq.n	8001ab4 <HAL_GPIO_Init+0x158>
 8001aa2:	4e09      	ldr	r6, [pc, #36]	@ (8001ac8 <HAL_GPIO_Init+0x16c>)
 8001aa4:	42b0      	cmp	r0, r6
 8001aa6:	d007      	beq.n	8001ab8 <HAL_GPIO_Init+0x15c>
 8001aa8:	4e08      	ldr	r6, [pc, #32]	@ (8001acc <HAL_GPIO_Init+0x170>)
 8001aaa:	42b0      	cmp	r0, r6
 8001aac:	d100      	bne.n	8001ab0 <HAL_GPIO_Init+0x154>
 8001aae:	e77b      	b.n	80019a8 <HAL_GPIO_Init+0x4c>
 8001ab0:	2605      	movs	r6, #5
 8001ab2:	e77c      	b.n	80019ae <HAL_GPIO_Init+0x52>
 8001ab4:	2601      	movs	r6, #1
 8001ab6:	e77a      	b.n	80019ae <HAL_GPIO_Init+0x52>
 8001ab8:	2602      	movs	r6, #2
 8001aba:	e778      	b.n	80019ae <HAL_GPIO_Init+0x52>
  }
}
 8001abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	40021800 	.word	0x40021800
 8001ac4:	50000400 	.word	0x50000400
 8001ac8:	50000800 	.word	0x50000800
 8001acc:	50000c00 	.word	0x50000c00

08001ad0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001ad0:	6903      	ldr	r3, [r0, #16]
 8001ad2:	420b      	tst	r3, r1
 8001ad4:	d001      	beq.n	8001ada <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8001ad6:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001ad8:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 8001ada:	2000      	movs	r0, #0
 8001adc:	e7fc      	b.n	8001ad8 <HAL_GPIO_ReadPin+0x8>

08001ade <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ade:	2a00      	cmp	r2, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ae2:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ae4:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ae6:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001ae8:	e7fc      	b.n	8001ae4 <HAL_GPIO_WritePin+0x6>
	...

08001aec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001aec:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001aee:	4a10      	ldr	r2, [pc, #64]	@ (8001b30 <HAL_PWREx_ControlVoltageScaling+0x44>)
 8001af0:	6813      	ldr	r3, [r2, #0]
 8001af2:	4910      	ldr	r1, [pc, #64]	@ (8001b34 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8001af4:	400b      	ands	r3, r1
 8001af6:	4303      	orrs	r3, r0
 8001af8:	6013      	str	r3, [r2, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001afa:	2380      	movs	r3, #128	@ 0x80
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4298      	cmp	r0, r3
 8001b00:	d001      	beq.n	8001b06 <HAL_PWREx_ControlVoltageScaling+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001b02:	2000      	movs	r0, #0
}
 8001b04:	bd10      	pop	{r4, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b06:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	0058      	lsls	r0, r3, #1
 8001b0c:	18c0      	adds	r0, r0, r3
 8001b0e:	0040      	lsls	r0, r0, #1
 8001b10:	490a      	ldr	r1, [pc, #40]	@ (8001b3c <HAL_PWREx_ControlVoltageScaling+0x50>)
 8001b12:	f7fe faf9 	bl	8000108 <__udivsi3>
 8001b16:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b18:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <HAL_PWREx_ControlVoltageScaling+0x44>)
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	055b      	lsls	r3, r3, #21
 8001b1e:	d503      	bpl.n	8001b28 <HAL_PWREx_ControlVoltageScaling+0x3c>
      if (wait_loop_index != 0U)
 8001b20:	2800      	cmp	r0, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_PWREx_ControlVoltageScaling+0x40>
        wait_loop_index--;
 8001b24:	3801      	subs	r0, #1
 8001b26:	e7f7      	b.n	8001b18 <HAL_PWREx_ControlVoltageScaling+0x2c>
  return HAL_OK;
 8001b28:	2000      	movs	r0, #0
 8001b2a:	e7eb      	b.n	8001b04 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	e7e9      	b.n	8001b04 <HAL_PWREx_ControlVoltageScaling+0x18>
 8001b30:	40007000 	.word	0x40007000
 8001b34:	fffff9ff 	.word	0xfffff9ff
 8001b38:	2000001c 	.word	0x2000001c
 8001b3c:	000f4240 	.word	0x000f4240

08001b40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b40:	b570      	push	{r4, r5, r6, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b46:	d100      	bne.n	8001b4a <HAL_RCC_OscConfig+0xa>
 8001b48:	e231      	b.n	8001fae <HAL_RCC_OscConfig+0x46e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b4a:	6803      	ldr	r3, [r0, #0]
 8001b4c:	07db      	lsls	r3, r3, #31
 8001b4e:	d539      	bpl.n	8001bc4 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b50:	4ac1      	ldr	r2, [pc, #772]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001b52:	6891      	ldr	r1, [r2, #8]
 8001b54:	2338      	movs	r3, #56	@ 0x38
 8001b56:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b58:	68d1      	ldr	r1, [r2, #12]
 8001b5a:	2203      	movs	r2, #3
 8001b5c:	400a      	ands	r2, r1

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b5e:	2b10      	cmp	r3, #16
 8001b60:	d026      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x70>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001b62:	2b08      	cmp	r3, #8
 8001b64:	d026      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x74>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b66:	6863      	ldr	r3, [r4, #4]
 8001b68:	2280      	movs	r2, #128	@ 0x80
 8001b6a:	0252      	lsls	r2, r2, #9
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d07f      	beq.n	8001c70 <HAL_RCC_OscConfig+0x130>
 8001b70:	22a0      	movs	r2, #160	@ 0xa0
 8001b72:	02d2      	lsls	r2, r2, #11
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d100      	bne.n	8001b7a <HAL_RCC_OscConfig+0x3a>
 8001b78:	e081      	b.n	8001c7e <HAL_RCC_OscConfig+0x13e>
 8001b7a:	4bb7      	ldr	r3, [pc, #732]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	49b7      	ldr	r1, [pc, #732]	@ (8001e5c <HAL_RCC_OscConfig+0x31c>)
 8001b80:	400a      	ands	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	49b6      	ldr	r1, [pc, #728]	@ (8001e60 <HAL_RCC_OscConfig+0x320>)
 8001b88:	400a      	ands	r2, r1
 8001b8a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b8c:	6863      	ldr	r3, [r4, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d100      	bne.n	8001b94 <HAL_RCC_OscConfig+0x54>
 8001b92:	e080      	b.n	8001c96 <HAL_RCC_OscConfig+0x156>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b94:	f7ff fd08 	bl	80015a8 <HAL_GetTick>
 8001b98:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b9a:	4baf      	ldr	r3, [pc, #700]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	039b      	lsls	r3, r3, #14
 8001ba0:	d410      	bmi.n	8001bc4 <HAL_RCC_OscConfig+0x84>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba2:	f7ff fd01 	bl	80015a8 <HAL_GetTick>
 8001ba6:	1b40      	subs	r0, r0, r5
 8001ba8:	2864      	cmp	r0, #100	@ 0x64
 8001baa:	d9f6      	bls.n	8001b9a <HAL_RCC_OscConfig+0x5a>
          {
            return HAL_TIMEOUT;
 8001bac:	2003      	movs	r0, #3
 8001bae:	e1ff      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001bb0:	2a03      	cmp	r2, #3
 8001bb2:	d1d6      	bne.n	8001b62 <HAL_RCC_OscConfig+0x22>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb4:	4ba8      	ldr	r3, [pc, #672]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	039b      	lsls	r3, r3, #14
 8001bba:	d503      	bpl.n	8001bc4 <HAL_RCC_OscConfig+0x84>
 8001bbc:	6863      	ldr	r3, [r4, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d100      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x84>
 8001bc2:	e1f7      	b.n	8001fb4 <HAL_RCC_OscConfig+0x474>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bc4:	6823      	ldr	r3, [r4, #0]
 8001bc6:	079b      	lsls	r3, r3, #30
 8001bc8:	d531      	bpl.n	8001c2e <HAL_RCC_OscConfig+0xee>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bca:	4aa3      	ldr	r2, [pc, #652]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001bcc:	6891      	ldr	r1, [r2, #8]
 8001bce:	2338      	movs	r3, #56	@ 0x38
 8001bd0:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bd2:	68d1      	ldr	r1, [r2, #12]
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001bd8:	2b10      	cmp	r3, #16
 8001bda:	d06a      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x172>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d16b      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x178>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be0:	4a9d      	ldr	r2, [pc, #628]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	0552      	lsls	r2, r2, #21
 8001be6:	d503      	bpl.n	8001bf0 <HAL_RCC_OscConfig+0xb0>
 8001be8:	68e2      	ldr	r2, [r4, #12]
 8001bea:	2a00      	cmp	r2, #0
 8001bec:	d100      	bne.n	8001bf0 <HAL_RCC_OscConfig+0xb0>
 8001bee:	e1e3      	b.n	8001fb8 <HAL_RCC_OscConfig+0x478>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf0:	4899      	ldr	r0, [pc, #612]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001bf2:	6842      	ldr	r2, [r0, #4]
 8001bf4:	499b      	ldr	r1, [pc, #620]	@ (8001e64 <HAL_RCC_OscConfig+0x324>)
 8001bf6:	400a      	ands	r2, r1
 8001bf8:	6961      	ldr	r1, [r4, #20]
 8001bfa:	0209      	lsls	r1, r1, #8
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	6042      	str	r2, [r0, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d10d      	bne.n	8001c20 <HAL_RCC_OscConfig+0xe0>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c04:	6803      	ldr	r3, [r0, #0]
 8001c06:	4998      	ldr	r1, [pc, #608]	@ (8001e68 <HAL_RCC_OscConfig+0x328>)
 8001c08:	400b      	ands	r3, r1
 8001c0a:	6921      	ldr	r1, [r4, #16]
 8001c0c:	430b      	orrs	r3, r1
 8001c0e:	6003      	str	r3, [r0, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001c10:	6803      	ldr	r3, [r0, #0]
 8001c12:	0adb      	lsrs	r3, r3, #11
 8001c14:	2207      	movs	r2, #7
 8001c16:	401a      	ands	r2, r3
 8001c18:	4b94      	ldr	r3, [pc, #592]	@ (8001e6c <HAL_RCC_OscConfig+0x32c>)
 8001c1a:	40d3      	lsrs	r3, r2
 8001c1c:	4a94      	ldr	r2, [pc, #592]	@ (8001e70 <HAL_RCC_OscConfig+0x330>)
 8001c1e:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c20:	4b94      	ldr	r3, [pc, #592]	@ (8001e74 <HAL_RCC_OscConfig+0x334>)
 8001c22:	6818      	ldr	r0, [r3, #0]
 8001c24:	f7ff fc74 	bl	8001510 <HAL_InitTick>
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d000      	beq.n	8001c2e <HAL_RCC_OscConfig+0xee>
 8001c2c:	e1c6      	b.n	8001fbc <HAL_RCC_OscConfig+0x47c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c2e:	6823      	ldr	r3, [r4, #0]
 8001c30:	071b      	lsls	r3, r3, #28
 8001c32:	d400      	bmi.n	8001c36 <HAL_RCC_OscConfig+0xf6>
 8001c34:	e081      	b.n	8001d3a <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001c36:	4b88      	ldr	r3, [pc, #544]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	2338      	movs	r3, #56	@ 0x38
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	2b18      	cmp	r3, #24
 8001c40:	d073      	beq.n	8001d2a <HAL_RCC_OscConfig+0x1ea>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c42:	69a3      	ldr	r3, [r4, #24]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d100      	bne.n	8001c4a <HAL_RCC_OscConfig+0x10a>
 8001c48:	e0b4      	b.n	8001db4 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001c4a:	4a83      	ldr	r2, [pc, #524]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001c4c:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8001c4e:	2101      	movs	r1, #1
 8001c50:	430b      	orrs	r3, r1
 8001c52:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c54:	f7ff fca8 	bl	80015a8 <HAL_GetTick>
 8001c58:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c5a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c5e:	079b      	lsls	r3, r3, #30
 8001c60:	d46b      	bmi.n	8001d3a <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c62:	f7ff fca1 	bl	80015a8 <HAL_GetTick>
 8001c66:	1b40      	subs	r0, r0, r5
 8001c68:	2802      	cmp	r0, #2
 8001c6a:	d9f6      	bls.n	8001c5a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001c6c:	2003      	movs	r0, #3
 8001c6e:	e19f      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c70:	4a79      	ldr	r2, [pc, #484]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001c72:	6811      	ldr	r1, [r2, #0]
 8001c74:	2380      	movs	r3, #128	@ 0x80
 8001c76:	025b      	lsls	r3, r3, #9
 8001c78:	430b      	orrs	r3, r1
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	e786      	b.n	8001b8c <HAL_RCC_OscConfig+0x4c>
 8001c7e:	4b76      	ldr	r3, [pc, #472]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001c80:	6819      	ldr	r1, [r3, #0]
 8001c82:	2280      	movs	r2, #128	@ 0x80
 8001c84:	02d2      	lsls	r2, r2, #11
 8001c86:	430a      	orrs	r2, r1
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	6819      	ldr	r1, [r3, #0]
 8001c8c:	2280      	movs	r2, #128	@ 0x80
 8001c8e:	0252      	lsls	r2, r2, #9
 8001c90:	430a      	orrs	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	e77a      	b.n	8001b8c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001c96:	f7ff fc87 	bl	80015a8 <HAL_GetTick>
 8001c9a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c9c:	4b6e      	ldr	r3, [pc, #440]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	039b      	lsls	r3, r3, #14
 8001ca2:	d58f      	bpl.n	8001bc4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ca4:	f7ff fc80 	bl	80015a8 <HAL_GetTick>
 8001ca8:	1b40      	subs	r0, r0, r5
 8001caa:	2864      	cmp	r0, #100	@ 0x64
 8001cac:	d9f6      	bls.n	8001c9c <HAL_RCC_OscConfig+0x15c>
            return HAL_TIMEOUT;
 8001cae:	2003      	movs	r0, #3
 8001cb0:	e17e      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001cb2:	2a02      	cmp	r2, #2
 8001cb4:	d192      	bne.n	8001bdc <HAL_RCC_OscConfig+0x9c>
 8001cb6:	e793      	b.n	8001be0 <HAL_RCC_OscConfig+0xa0>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb8:	68e3      	ldr	r3, [r4, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d022      	beq.n	8001d04 <HAL_RCC_OscConfig+0x1c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cbe:	4a66      	ldr	r2, [pc, #408]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001cc0:	6813      	ldr	r3, [r2, #0]
 8001cc2:	4969      	ldr	r1, [pc, #420]	@ (8001e68 <HAL_RCC_OscConfig+0x328>)
 8001cc4:	400b      	ands	r3, r1
 8001cc6:	6921      	ldr	r1, [r4, #16]
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 8001ccc:	6811      	ldr	r1, [r2, #0]
 8001cce:	2380      	movs	r3, #128	@ 0x80
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	430b      	orrs	r3, r1
 8001cd4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001cd6:	f7ff fc67 	bl	80015a8 <HAL_GetTick>
 8001cda:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cdc:	4b5e      	ldr	r3, [pc, #376]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	055b      	lsls	r3, r3, #21
 8001ce2:	d406      	bmi.n	8001cf2 <HAL_RCC_OscConfig+0x1b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff fc60 	bl	80015a8 <HAL_GetTick>
 8001ce8:	1b40      	subs	r0, r0, r5
 8001cea:	2802      	cmp	r0, #2
 8001cec:	d9f6      	bls.n	8001cdc <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
 8001cee:	2003      	movs	r0, #3
 8001cf0:	e15e      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf2:	4959      	ldr	r1, [pc, #356]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001cf4:	684b      	ldr	r3, [r1, #4]
 8001cf6:	4a5b      	ldr	r2, [pc, #364]	@ (8001e64 <HAL_RCC_OscConfig+0x324>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	6962      	ldr	r2, [r4, #20]
 8001cfc:	0212      	lsls	r2, r2, #8
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]
 8001d02:	e794      	b.n	8001c2e <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 8001d04:	4a54      	ldr	r2, [pc, #336]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d06:	6813      	ldr	r3, [r2, #0]
 8001d08:	495b      	ldr	r1, [pc, #364]	@ (8001e78 <HAL_RCC_OscConfig+0x338>)
 8001d0a:	400b      	ands	r3, r1
 8001d0c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d0e:	f7ff fc4b 	bl	80015a8 <HAL_GetTick>
 8001d12:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d14:	4b50      	ldr	r3, [pc, #320]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	055b      	lsls	r3, r3, #21
 8001d1a:	d588      	bpl.n	8001c2e <HAL_RCC_OscConfig+0xee>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d1c:	f7ff fc44 	bl	80015a8 <HAL_GetTick>
 8001d20:	1b40      	subs	r0, r0, r5
 8001d22:	2802      	cmp	r0, #2
 8001d24:	d9f6      	bls.n	8001d14 <HAL_RCC_OscConfig+0x1d4>
            return HAL_TIMEOUT;
 8001d26:	2003      	movs	r0, #3
 8001d28:	e142      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001d2a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2e:	079b      	lsls	r3, r3, #30
 8001d30:	d503      	bpl.n	8001d3a <HAL_RCC_OscConfig+0x1fa>
 8001d32:	69a3      	ldr	r3, [r4, #24]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d100      	bne.n	8001d3a <HAL_RCC_OscConfig+0x1fa>
 8001d38:	e142      	b.n	8001fc0 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d3a:	6823      	ldr	r3, [r4, #0]
 8001d3c:	075b      	lsls	r3, r3, #29
 8001d3e:	d400      	bmi.n	8001d42 <HAL_RCC_OscConfig+0x202>
 8001d40:	e0a2      	b.n	8001e88 <HAL_RCC_OscConfig+0x348>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001d42:	4b45      	ldr	r3, [pc, #276]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	2338      	movs	r3, #56	@ 0x38
 8001d48:	4013      	ands	r3, r2
 8001d4a:	2b20      	cmp	r3, #32
 8001d4c:	d045      	beq.n	8001dda <HAL_RCC_OscConfig+0x29a>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d4e:	4b42      	ldr	r3, [pc, #264]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	d44a      	bmi.n	8001dec <HAL_RCC_OscConfig+0x2ac>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b40      	ldr	r3, [pc, #256]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d5a:	2180      	movs	r1, #128	@ 0x80
 8001d5c:	0549      	lsls	r1, r1, #21
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d64:	400b      	ands	r3, r1
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8001d6a:	2501      	movs	r5, #1
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d6c:	4b43      	ldr	r3, [pc, #268]	@ (8001e7c <HAL_RCC_OscConfig+0x33c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	05db      	lsls	r3, r3, #23
 8001d72:	d53d      	bpl.n	8001df0 <HAL_RCC_OscConfig+0x2b0>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d74:	68a3      	ldr	r3, [r4, #8]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d04e      	beq.n	8001e18 <HAL_RCC_OscConfig+0x2d8>
 8001d7a:	2b05      	cmp	r3, #5
 8001d7c:	d052      	beq.n	8001e24 <HAL_RCC_OscConfig+0x2e4>
 8001d7e:	4b36      	ldr	r3, [pc, #216]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d82:	2101      	movs	r1, #1
 8001d84:	438a      	bics	r2, r1
 8001d86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d88:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d8a:	3103      	adds	r1, #3
 8001d8c:	438a      	bics	r2, r1
 8001d8e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d90:	68a3      	ldr	r3, [r4, #8]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d050      	beq.n	8001e38 <HAL_RCC_OscConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d96:	f7ff fc07 	bl	80015a8 <HAL_GetTick>
 8001d9a:	0006      	movs	r6, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da0:	079b      	lsls	r3, r3, #30
 8001da2:	d46f      	bmi.n	8001e84 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da4:	f7ff fc00 	bl	80015a8 <HAL_GetTick>
 8001da8:	1b80      	subs	r0, r0, r6
 8001daa:	4b35      	ldr	r3, [pc, #212]	@ (8001e80 <HAL_RCC_OscConfig+0x340>)
 8001dac:	4298      	cmp	r0, r3
 8001dae:	d9f5      	bls.n	8001d9c <HAL_RCC_OscConfig+0x25c>
          {
            return HAL_TIMEOUT;
 8001db0:	2003      	movs	r0, #3
 8001db2:	e0fd      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_LSI_DISABLE();
 8001db4:	4a28      	ldr	r2, [pc, #160]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001db6:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8001db8:	2101      	movs	r1, #1
 8001dba:	438b      	bics	r3, r1
 8001dbc:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001dbe:	f7ff fbf3 	bl	80015a8 <HAL_GetTick>
 8001dc2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dc4:	4b24      	ldr	r3, [pc, #144]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc8:	079b      	lsls	r3, r3, #30
 8001dca:	d5b6      	bpl.n	8001d3a <HAL_RCC_OscConfig+0x1fa>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dcc:	f7ff fbec 	bl	80015a8 <HAL_GetTick>
 8001dd0:	1b40      	subs	r0, r0, r5
 8001dd2:	2802      	cmp	r0, #2
 8001dd4:	d9f6      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x284>
            return HAL_TIMEOUT;
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	e0ea      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001dda:	4b1f      	ldr	r3, [pc, #124]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dde:	079b      	lsls	r3, r3, #30
 8001de0:	d552      	bpl.n	8001e88 <HAL_RCC_OscConfig+0x348>
 8001de2:	68a3      	ldr	r3, [r4, #8]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d14f      	bne.n	8001e88 <HAL_RCC_OscConfig+0x348>
        return HAL_ERROR;
 8001de8:	2001      	movs	r0, #1
 8001dea:	e0e1      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
    FlagStatus       pwrclkchanged = RESET;
 8001dec:	2500      	movs	r5, #0
 8001dee:	e7bd      	b.n	8001d6c <HAL_RCC_OscConfig+0x22c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001df0:	4a22      	ldr	r2, [pc, #136]	@ (8001e7c <HAL_RCC_OscConfig+0x33c>)
 8001df2:	6811      	ldr	r1, [r2, #0]
 8001df4:	2380      	movs	r3, #128	@ 0x80
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fbd4 	bl	80015a8 <HAL_GetTick>
 8001e00:	0006      	movs	r6, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e02:	4b1e      	ldr	r3, [pc, #120]	@ (8001e7c <HAL_RCC_OscConfig+0x33c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	05db      	lsls	r3, r3, #23
 8001e08:	d4b4      	bmi.n	8001d74 <HAL_RCC_OscConfig+0x234>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e0a:	f7ff fbcd 	bl	80015a8 <HAL_GetTick>
 8001e0e:	1b80      	subs	r0, r0, r6
 8001e10:	2802      	cmp	r0, #2
 8001e12:	d9f6      	bls.n	8001e02 <HAL_RCC_OscConfig+0x2c2>
            return HAL_TIMEOUT;
 8001e14:	2003      	movs	r0, #3
 8001e16:	e0cb      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e18:	4a0f      	ldr	r2, [pc, #60]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001e1a:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	430b      	orrs	r3, r1
 8001e20:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001e22:	e7b5      	b.n	8001d90 <HAL_RCC_OscConfig+0x250>
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001e26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e28:	2104      	movs	r1, #4
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e30:	3903      	subs	r1, #3
 8001e32:	430a      	orrs	r2, r1
 8001e34:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e36:	e7ab      	b.n	8001d90 <HAL_RCC_OscConfig+0x250>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e38:	f7ff fbb6 	bl	80015a8 <HAL_GetTick>
 8001e3c:	0006      	movs	r6, r0

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e3e:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <HAL_RCC_OscConfig+0x318>)
 8001e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e42:	079b      	lsls	r3, r3, #30
 8001e44:	d51e      	bpl.n	8001e84 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e46:	f7ff fbaf 	bl	80015a8 <HAL_GetTick>
 8001e4a:	1b80      	subs	r0, r0, r6
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <HAL_RCC_OscConfig+0x340>)
 8001e4e:	4298      	cmp	r0, r3
 8001e50:	d9f5      	bls.n	8001e3e <HAL_RCC_OscConfig+0x2fe>
          {
            return HAL_TIMEOUT;
 8001e52:	2003      	movs	r0, #3
 8001e54:	e0ac      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001e56:	46c0      	nop			@ (mov r8, r8)
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	fffeffff 	.word	0xfffeffff
 8001e60:	fffbffff 	.word	0xfffbffff
 8001e64:	ffff80ff 	.word	0xffff80ff
 8001e68:	ffffc7ff 	.word	0xffffc7ff
 8001e6c:	00f42400 	.word	0x00f42400
 8001e70:	2000001c 	.word	0x2000001c
 8001e74:	20000024 	.word	0x20000024
 8001e78:	fffffeff 	.word	0xfffffeff
 8001e7c:	40007000 	.word	0x40007000
 8001e80:	00001388 	.word	0x00001388
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001e84:	2d01      	cmp	r5, #1
 8001e86:	d01e      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x386>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e88:	69e3      	ldr	r3, [r4, #28]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d100      	bne.n	8001e90 <HAL_RCC_OscConfig+0x350>
 8001e8e:	e099      	b.n	8001fc4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e90:	4a54      	ldr	r2, [pc, #336]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001e92:	6891      	ldr	r1, [r2, #8]
 8001e94:	2238      	movs	r2, #56	@ 0x38
 8001e96:	400a      	ands	r2, r1
 8001e98:	2a10      	cmp	r2, #16
 8001e9a:	d060      	beq.n	8001f5e <HAL_RCC_OscConfig+0x41e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d018      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x392>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea0:	4a50      	ldr	r2, [pc, #320]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001ea2:	6813      	ldr	r3, [r2, #0]
 8001ea4:	4950      	ldr	r1, [pc, #320]	@ (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001ea6:	400b      	ands	r3, r1
 8001ea8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eaa:	f7ff fb7d 	bl	80015a8 <HAL_GetTick>
 8001eae:	0004      	movs	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb0:	4b4c      	ldr	r3, [pc, #304]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	019b      	lsls	r3, r3, #6
 8001eb6:	d54b      	bpl.n	8001f50 <HAL_RCC_OscConfig+0x410>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb8:	f7ff fb76 	bl	80015a8 <HAL_GetTick>
 8001ebc:	1b00      	subs	r0, r0, r4
 8001ebe:	2802      	cmp	r0, #2
 8001ec0:	d9f6      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ec2:	2003      	movs	r0, #3
 8001ec4:	e074      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001ec6:	4a47      	ldr	r2, [pc, #284]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001ec8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8001eca:	4948      	ldr	r1, [pc, #288]	@ (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001ecc:	400b      	ands	r3, r1
 8001ece:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001ed0:	e7da      	b.n	8001e88 <HAL_RCC_OscConfig+0x348>
        __HAL_RCC_PLL_DISABLE();
 8001ed2:	4a44      	ldr	r2, [pc, #272]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001ed4:	6813      	ldr	r3, [r2, #0]
 8001ed6:	4944      	ldr	r1, [pc, #272]	@ (8001fe8 <HAL_RCC_OscConfig+0x4a8>)
 8001ed8:	400b      	ands	r3, r1
 8001eda:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001edc:	f7ff fb64 	bl	80015a8 <HAL_GetTick>
 8001ee0:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ee2:	4b40      	ldr	r3, [pc, #256]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	019b      	lsls	r3, r3, #6
 8001ee8:	d506      	bpl.n	8001ef8 <HAL_RCC_OscConfig+0x3b8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eea:	f7ff fb5d 	bl	80015a8 <HAL_GetTick>
 8001eee:	1b40      	subs	r0, r0, r5
 8001ef0:	2802      	cmp	r0, #2
 8001ef2:	d9f6      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x3a2>
            return HAL_TIMEOUT;
 8001ef4:	2003      	movs	r0, #3
 8001ef6:	e05b      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ef8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001efa:	68d3      	ldr	r3, [r2, #12]
 8001efc:	493c      	ldr	r1, [pc, #240]	@ (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001efe:	4019      	ands	r1, r3
 8001f00:	6a23      	ldr	r3, [r4, #32]
 8001f02:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001f04:	4303      	orrs	r3, r0
 8001f06:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001f08:	0200      	lsls	r0, r0, #8
 8001f0a:	4303      	orrs	r3, r0
 8001f0c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8001f0e:	4303      	orrs	r3, r0
 8001f10:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001f12:	4303      	orrs	r3, r0
 8001f14:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001f16:	4303      	orrs	r3, r0
 8001f18:	430b      	orrs	r3, r1
 8001f1a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8001f1c:	6811      	ldr	r1, [r2, #0]
 8001f1e:	2380      	movs	r3, #128	@ 0x80
 8001f20:	045b      	lsls	r3, r3, #17
 8001f22:	430b      	orrs	r3, r1
 8001f24:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001f26:	68d1      	ldr	r1, [r2, #12]
 8001f28:	2380      	movs	r3, #128	@ 0x80
 8001f2a:	055b      	lsls	r3, r3, #21
 8001f2c:	430b      	orrs	r3, r1
 8001f2e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8001f30:	f7ff fb3a 	bl	80015a8 <HAL_GetTick>
 8001f34:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f36:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	019b      	lsls	r3, r3, #6
 8001f3c:	d406      	bmi.n	8001f4c <HAL_RCC_OscConfig+0x40c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3e:	f7ff fb33 	bl	80015a8 <HAL_GetTick>
 8001f42:	1b00      	subs	r0, r0, r4
 8001f44:	2802      	cmp	r0, #2
 8001f46:	d9f6      	bls.n	8001f36 <HAL_RCC_OscConfig+0x3f6>
            return HAL_TIMEOUT;
 8001f48:	2003      	movs	r0, #3
 8001f4a:	e031      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	e02f      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001f50:	4a24      	ldr	r2, [pc, #144]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001f52:	68d3      	ldr	r3, [r2, #12]
 8001f54:	4927      	ldr	r1, [pc, #156]	@ (8001ff4 <HAL_RCC_OscConfig+0x4b4>)
 8001f56:	400b      	ands	r3, r1
 8001f58:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	e028      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d032      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x488>
        temp_pllckcfg = RCC->PLLCFGR;
 8001f62:	4b20      	ldr	r3, [pc, #128]	@ (8001fe4 <HAL_RCC_OscConfig+0x4a4>)
 8001f64:	68da      	ldr	r2, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f66:	2303      	movs	r3, #3
 8001f68:	4013      	ands	r3, r2
 8001f6a:	6a21      	ldr	r1, [r4, #32]
 8001f6c:	428b      	cmp	r3, r1
 8001f6e:	d12d      	bne.n	8001fcc <HAL_RCC_OscConfig+0x48c>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f70:	2370      	movs	r3, #112	@ 0x70
 8001f72:	4013      	ands	r3, r2
 8001f74:	6a61      	ldr	r1, [r4, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f76:	428b      	cmp	r3, r1
 8001f78:	d12a      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f7a:	21fe      	movs	r1, #254	@ 0xfe
 8001f7c:	01c9      	lsls	r1, r1, #7
 8001f7e:	4011      	ands	r1, r2
 8001f80:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f82:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f84:	4299      	cmp	r1, r3
 8001f86:	d125      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x494>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f88:	23f8      	movs	r3, #248	@ 0xf8
 8001f8a:	039b      	lsls	r3, r3, #14
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f90:	428b      	cmp	r3, r1
 8001f92:	d121      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x498>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f94:	23e0      	movs	r3, #224	@ 0xe0
 8001f96:	051b      	lsls	r3, r3, #20
 8001f98:	4013      	ands	r3, r2
 8001f9a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f9c:	428b      	cmp	r3, r1
 8001f9e:	d11d      	bne.n	8001fdc <HAL_RCC_OscConfig+0x49c>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001fa0:	0f52      	lsrs	r2, r2, #29
 8001fa2:	0752      	lsls	r2, r2, #29
 8001fa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d11a      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
  return HAL_OK;
 8001faa:	2000      	movs	r0, #0
 8001fac:	e000      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
    return HAL_ERROR;
 8001fae:	2001      	movs	r0, #1
}
 8001fb0:	b002      	add	sp, #8
 8001fb2:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001fb4:	2001      	movs	r0, #1
 8001fb6:	e7fb      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 8001fb8:	2001      	movs	r0, #1
 8001fba:	e7f9      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	e7f7      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	e7f5      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	e7f3      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 8001fc8:	2001      	movs	r0, #1
 8001fca:	e7f1      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
 8001fcc:	2001      	movs	r0, #1
 8001fce:	e7ef      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	e7ed      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001fd4:	2001      	movs	r0, #1
 8001fd6:	e7eb      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001fd8:	2001      	movs	r0, #1
 8001fda:	e7e9      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001fdc:	2001      	movs	r0, #1
 8001fde:	e7e7      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001fe0:	2001      	movs	r0, #1
 8001fe2:	e7e5      	b.n	8001fb0 <HAL_RCC_OscConfig+0x470>
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	feffffff 	.word	0xfeffffff
 8001fec:	efffffff 	.word	0xefffffff
 8001ff0:	11c1808c 	.word	0x11c1808c
 8001ff4:	eefefffc 	.word	0xeefefffc

08001ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff8:	b510      	push	{r4, lr}
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2238      	movs	r2, #56	@ 0x38
 8002000:	421a      	tst	r2, r3
 8002002:	d107      	bne.n	8002014 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002004:	4b27      	ldr	r3, [pc, #156]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	0ad2      	lsrs	r2, r2, #11
 800200a:	2307      	movs	r3, #7
 800200c:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800200e:	4826      	ldr	r0, [pc, #152]	@ (80020a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002010:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8002012:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002014:	4b23      	ldr	r3, [pc, #140]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	2338      	movs	r3, #56	@ 0x38
 800201a:	4013      	ands	r3, r2
 800201c:	2b08      	cmp	r3, #8
 800201e:	d03b      	beq.n	8002098 <HAL_RCC_GetSysClockFreq+0xa0>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002020:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	2338      	movs	r3, #56	@ 0x38
 8002026:	4013      	ands	r3, r2
 8002028:	2b10      	cmp	r3, #16
 800202a:	d00d      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0x50>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800202c:	4b1d      	ldr	r3, [pc, #116]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	2338      	movs	r3, #56	@ 0x38
 8002032:	4013      	ands	r3, r2
 8002034:	2b20      	cmp	r3, #32
 8002036:	d031      	beq.n	800209c <HAL_RCC_GetSysClockFreq+0xa4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002038:	4b1a      	ldr	r3, [pc, #104]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	2338      	movs	r3, #56	@ 0x38
 800203e:	4013      	ands	r3, r2
 8002040:	2b18      	cmp	r3, #24
 8002042:	d026      	beq.n	8002092 <HAL_RCC_GetSysClockFreq+0x9a>
    sysclockfreq = 0U;
 8002044:	2000      	movs	r0, #0
  return sysclockfreq;
 8002046:	e7e4      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x1a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002048:	4a16      	ldr	r2, [pc, #88]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 800204a:	68d1      	ldr	r1, [r2, #12]
 800204c:	3b0d      	subs	r3, #13
 800204e:	400b      	ands	r3, r1
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002050:	68d2      	ldr	r2, [r2, #12]
 8002052:	0912      	lsrs	r2, r2, #4
 8002054:	2107      	movs	r1, #7
 8002056:	4011      	ands	r1, r2
 8002058:	3101      	adds	r1, #1
    switch (pllsource)
 800205a:	2b03      	cmp	r3, #3
 800205c:	d00f      	beq.n	800207e <HAL_RCC_GetSysClockFreq+0x86>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800205e:	4812      	ldr	r0, [pc, #72]	@ (80020a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002060:	f7fe f852 	bl	8000108 <__udivsi3>
 8002064:	4b0f      	ldr	r3, [pc, #60]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002066:	68da      	ldr	r2, [r3, #12]
 8002068:	0a12      	lsrs	r2, r2, #8
 800206a:	237f      	movs	r3, #127	@ 0x7f
 800206c:	4013      	ands	r3, r2
 800206e:	4358      	muls	r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002070:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002072:	68d9      	ldr	r1, [r3, #12]
 8002074:	0f49      	lsrs	r1, r1, #29
 8002076:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8002078:	f7fe f846 	bl	8000108 <__udivsi3>
 800207c:	e7c9      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x1a>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800207e:	480b      	ldr	r0, [pc, #44]	@ (80020ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002080:	f7fe f842 	bl	8000108 <__udivsi3>
 8002084:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	0a12      	lsrs	r2, r2, #8
 800208a:	237f      	movs	r3, #127	@ 0x7f
 800208c:	4013      	ands	r3, r2
 800208e:	4358      	muls	r0, r3
        break;
 8002090:	e7ee      	b.n	8002070 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = LSI_VALUE;
 8002092:	20fa      	movs	r0, #250	@ 0xfa
 8002094:	01c0      	lsls	r0, r0, #7
 8002096:	e7bc      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = HSE_VALUE;
 8002098:	4804      	ldr	r0, [pc, #16]	@ (80020ac <HAL_RCC_GetSysClockFreq+0xb4>)
 800209a:	e7ba      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = LSE_VALUE;
 800209c:	2080      	movs	r0, #128	@ 0x80
 800209e:	0200      	lsls	r0, r0, #8
 80020a0:	e7b7      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x1a>
 80020a2:	46c0      	nop			@ (mov r8, r8)
 80020a4:	40021000 	.word	0x40021000
 80020a8:	00f42400 	.word	0x00f42400
 80020ac:	007a1200 	.word	0x007a1200

080020b0 <HAL_RCC_ClockConfig>:
{
 80020b0:	b570      	push	{r4, r5, r6, lr}
 80020b2:	0004      	movs	r4, r0
 80020b4:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80020b6:	2800      	cmp	r0, #0
 80020b8:	d100      	bne.n	80020bc <HAL_RCC_ClockConfig+0xc>
 80020ba:	e0aa      	b.n	8002212 <HAL_RCC_ClockConfig+0x162>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020bc:	4b57      	ldr	r3, [pc, #348]	@ (800221c <HAL_RCC_ClockConfig+0x16c>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	2307      	movs	r3, #7
 80020c2:	4013      	ands	r3, r2
 80020c4:	428b      	cmp	r3, r1
 80020c6:	d321      	bcc.n	800210c <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c8:	6823      	ldr	r3, [r4, #0]
 80020ca:	079a      	lsls	r2, r3, #30
 80020cc:	d50e      	bpl.n	80020ec <HAL_RCC_ClockConfig+0x3c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ce:	075b      	lsls	r3, r3, #29
 80020d0:	d505      	bpl.n	80020de <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020d2:	4a53      	ldr	r2, [pc, #332]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 80020d4:	6891      	ldr	r1, [r2, #8]
 80020d6:	23e0      	movs	r3, #224	@ 0xe0
 80020d8:	01db      	lsls	r3, r3, #7
 80020da:	430b      	orrs	r3, r1
 80020dc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020de:	4a50      	ldr	r2, [pc, #320]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 80020e0:	6893      	ldr	r3, [r2, #8]
 80020e2:	4950      	ldr	r1, [pc, #320]	@ (8002224 <HAL_RCC_ClockConfig+0x174>)
 80020e4:	400b      	ands	r3, r1
 80020e6:	68a1      	ldr	r1, [r4, #8]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	07db      	lsls	r3, r3, #31
 80020f0:	d554      	bpl.n	800219c <HAL_RCC_ClockConfig+0xec>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f2:	6863      	ldr	r3, [r4, #4]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d020      	beq.n	800213a <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d03b      	beq.n	8002174 <HAL_RCC_ClockConfig+0xc4>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d13f      	bne.n	8002180 <HAL_RCC_ClockConfig+0xd0>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002100:	4a47      	ldr	r2, [pc, #284]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 8002102:	6812      	ldr	r2, [r2, #0]
 8002104:	0552      	lsls	r2, r2, #21
 8002106:	d41c      	bmi.n	8002142 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8002108:	2001      	movs	r0, #1
 800210a:	e06a      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210c:	4a43      	ldr	r2, [pc, #268]	@ (800221c <HAL_RCC_ClockConfig+0x16c>)
 800210e:	6813      	ldr	r3, [r2, #0]
 8002110:	2107      	movs	r1, #7
 8002112:	438b      	bics	r3, r1
 8002114:	432b      	orrs	r3, r5
 8002116:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002118:	f7ff fa46 	bl	80015a8 <HAL_GetTick>
 800211c:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800211e:	4b3f      	ldr	r3, [pc, #252]	@ (800221c <HAL_RCC_ClockConfig+0x16c>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	2307      	movs	r3, #7
 8002124:	4013      	ands	r3, r2
 8002126:	42ab      	cmp	r3, r5
 8002128:	d0ce      	beq.n	80020c8 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800212a:	f7ff fa3d 	bl	80015a8 <HAL_GetTick>
 800212e:	1b80      	subs	r0, r0, r6
 8002130:	4a3d      	ldr	r2, [pc, #244]	@ (8002228 <HAL_RCC_ClockConfig+0x178>)
 8002132:	4290      	cmp	r0, r2
 8002134:	d9f3      	bls.n	800211e <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8002136:	2003      	movs	r0, #3
 8002138:	e053      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800213a:	4a39      	ldr	r2, [pc, #228]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 800213c:	6812      	ldr	r2, [r2, #0]
 800213e:	0392      	lsls	r2, r2, #14
 8002140:	d569      	bpl.n	8002216 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002142:	4937      	ldr	r1, [pc, #220]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 8002144:	688a      	ldr	r2, [r1, #8]
 8002146:	2007      	movs	r0, #7
 8002148:	4382      	bics	r2, r0
 800214a:	4313      	orrs	r3, r2
 800214c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800214e:	f7ff fa2b 	bl	80015a8 <HAL_GetTick>
 8002152:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002154:	4b32      	ldr	r3, [pc, #200]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	2238      	movs	r2, #56	@ 0x38
 800215a:	401a      	ands	r2, r3
 800215c:	6863      	ldr	r3, [r4, #4]
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	429a      	cmp	r2, r3
 8002162:	d01b      	beq.n	800219c <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002164:	f7ff fa20 	bl	80015a8 <HAL_GetTick>
 8002168:	1b80      	subs	r0, r0, r6
 800216a:	4b2f      	ldr	r3, [pc, #188]	@ (8002228 <HAL_RCC_ClockConfig+0x178>)
 800216c:	4298      	cmp	r0, r3
 800216e:	d9f1      	bls.n	8002154 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8002170:	2003      	movs	r0, #3
 8002172:	e036      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002174:	4a2a      	ldr	r2, [pc, #168]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 8002176:	6812      	ldr	r2, [r2, #0]
 8002178:	0192      	lsls	r2, r2, #6
 800217a:	d4e2      	bmi.n	8002142 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800217c:	2001      	movs	r0, #1
 800217e:	e030      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002180:	2b03      	cmp	r3, #3
 8002182:	d005      	beq.n	8002190 <HAL_RCC_ClockConfig+0xe0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002184:	4a26      	ldr	r2, [pc, #152]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 8002186:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002188:	0792      	lsls	r2, r2, #30
 800218a:	d4da      	bmi.n	8002142 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800218c:	2001      	movs	r0, #1
 800218e:	e028      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002190:	4a23      	ldr	r2, [pc, #140]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 8002192:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8002194:	0792      	lsls	r2, r2, #30
 8002196:	d4d4      	bmi.n	8002142 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8002198:	2001      	movs	r0, #1
 800219a:	e022      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800219c:	4b1f      	ldr	r3, [pc, #124]	@ (800221c <HAL_RCC_ClockConfig+0x16c>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2307      	movs	r3, #7
 80021a2:	4013      	ands	r3, r2
 80021a4:	42ab      	cmp	r3, r5
 80021a6:	d81d      	bhi.n	80021e4 <HAL_RCC_ClockConfig+0x134>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021a8:	6823      	ldr	r3, [r4, #0]
 80021aa:	075b      	lsls	r3, r3, #29
 80021ac:	d506      	bpl.n	80021bc <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 80021b0:	6893      	ldr	r3, [r2, #8]
 80021b2:	491e      	ldr	r1, [pc, #120]	@ (800222c <HAL_RCC_ClockConfig+0x17c>)
 80021b4:	400b      	ands	r3, r1
 80021b6:	68e1      	ldr	r1, [r4, #12]
 80021b8:	430b      	orrs	r3, r1
 80021ba:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80021bc:	f7ff ff1c 	bl	8001ff8 <HAL_RCC_GetSysClockFreq>
 80021c0:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <HAL_RCC_ClockConfig+0x170>)
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	0a12      	lsrs	r2, r2, #8
 80021c6:	230f      	movs	r3, #15
 80021c8:	4013      	ands	r3, r2
 80021ca:	4a19      	ldr	r2, [pc, #100]	@ (8002230 <HAL_RCC_ClockConfig+0x180>)
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	589a      	ldr	r2, [r3, r2]
 80021d0:	231f      	movs	r3, #31
 80021d2:	4013      	ands	r3, r2
 80021d4:	40d8      	lsrs	r0, r3
 80021d6:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <HAL_RCC_ClockConfig+0x184>)
 80021d8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80021da:	4b17      	ldr	r3, [pc, #92]	@ (8002238 <HAL_RCC_ClockConfig+0x188>)
 80021dc:	6818      	ldr	r0, [r3, #0]
 80021de:	f7ff f997 	bl	8001510 <HAL_InitTick>
}
 80021e2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021e4:	4a0d      	ldr	r2, [pc, #52]	@ (800221c <HAL_RCC_ClockConfig+0x16c>)
 80021e6:	6813      	ldr	r3, [r2, #0]
 80021e8:	2107      	movs	r1, #7
 80021ea:	438b      	bics	r3, r1
 80021ec:	432b      	orrs	r3, r5
 80021ee:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80021f0:	f7ff f9da 	bl	80015a8 <HAL_GetTick>
 80021f4:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_ClockConfig+0x16c>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	2307      	movs	r3, #7
 80021fc:	4013      	ands	r3, r2
 80021fe:	42ab      	cmp	r3, r5
 8002200:	d0d2      	beq.n	80021a8 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002202:	f7ff f9d1 	bl	80015a8 <HAL_GetTick>
 8002206:	1b80      	subs	r0, r0, r6
 8002208:	4b07      	ldr	r3, [pc, #28]	@ (8002228 <HAL_RCC_ClockConfig+0x178>)
 800220a:	4298      	cmp	r0, r3
 800220c:	d9f3      	bls.n	80021f6 <HAL_RCC_ClockConfig+0x146>
        return HAL_TIMEOUT;
 800220e:	2003      	movs	r0, #3
 8002210:	e7e7      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
    return HAL_ERROR;
 8002212:	2001      	movs	r0, #1
 8002214:	e7e5      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
        return HAL_ERROR;
 8002216:	2001      	movs	r0, #1
 8002218:	e7e3      	b.n	80021e2 <HAL_RCC_ClockConfig+0x132>
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	40022000 	.word	0x40022000
 8002220:	40021000 	.word	0x40021000
 8002224:	fffff0ff 	.word	0xfffff0ff
 8002228:	00001388 	.word	0x00001388
 800222c:	ffff8fff 	.word	0xffff8fff
 8002230:	08006510 	.word	0x08006510
 8002234:	2000001c 	.word	0x2000001c
 8002238:	20000024 	.word	0x20000024

0800223c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800223c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800223e:	b083      	sub	sp, #12
 8002240:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002242:	6803      	ldr	r3, [r0, #0]
 8002244:	039b      	lsls	r3, r3, #14
 8002246:	d562      	bpl.n	800230e <HAL_RCCEx_PeriphCLKConfig+0xd2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002248:	4b6d      	ldr	r3, [pc, #436]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800224a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	d41e      	bmi.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x52>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002250:	4b6b      	ldr	r3, [pc, #428]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002252:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002254:	2180      	movs	r1, #128	@ 0x80
 8002256:	0549      	lsls	r1, r1, #21
 8002258:	430a      	orrs	r2, r1
 800225a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800225c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800225e:	400b      	ands	r3, r1
 8002260:	9301      	str	r3, [sp, #4]
 8002262:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002264:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002266:	4a67      	ldr	r2, [pc, #412]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002268:	6811      	ldr	r1, [r2, #0]
 800226a:	2380      	movs	r3, #128	@ 0x80
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	430b      	orrs	r3, r1
 8002270:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002272:	f7ff f999 	bl	80015a8 <HAL_GetTick>
 8002276:	0005      	movs	r5, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002278:	4b62      	ldr	r3, [pc, #392]	@ (8002404 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	05db      	lsls	r3, r3, #23
 800227e:	d408      	bmi.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002280:	f7ff f992 	bl	80015a8 <HAL_GetTick>
 8002284:	1b40      	subs	r0, r0, r5
 8002286:	2802      	cmp	r0, #2
 8002288:	d9f6      	bls.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      {
        ret = HAL_TIMEOUT;
 800228a:	2503      	movs	r5, #3
 800228c:	e002      	b.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x58>
    FlagStatus       pwrclkchanged = RESET;
 800228e:	2600      	movs	r6, #0
 8002290:	e7e9      	b.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002292:	2500      	movs	r5, #0
        break;
      }
    }

    if (ret == HAL_OK)
 8002294:	2d00      	cmp	r5, #0
 8002296:	d123      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002298:	4b59      	ldr	r3, [pc, #356]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800229a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800229c:	22c0      	movs	r2, #192	@ 0xc0
 800229e:	0092      	lsls	r2, r2, #2
 80022a0:	000b      	movs	r3, r1
 80022a2:	4013      	ands	r3, r2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022a4:	4211      	tst	r1, r2
 80022a6:	d010      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80022a8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d00d      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ae:	4a54      	ldr	r2, [pc, #336]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022b0:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80022b2:	4955      	ldr	r1, [pc, #340]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80022b4:	400b      	ands	r3, r1
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022b6:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 80022b8:	2180      	movs	r1, #128	@ 0x80
 80022ba:	0249      	lsls	r1, r1, #9
 80022bc:	4301      	orrs	r1, r0
 80022be:	65d1      	str	r1, [r2, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022c0:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 80022c2:	4852      	ldr	r0, [pc, #328]	@ (800240c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022c4:	4001      	ands	r1, r0
 80022c6:	65d1      	str	r1, [r2, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022c8:	65d3      	str	r3, [r2, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022ca:	07db      	lsls	r3, r3, #31
 80022cc:	d410      	bmi.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
            break;
          }
        }
      }

      if (ret == HAL_OK)
 80022ce:	2d00      	cmp	r5, #0
 80022d0:	d106      	bne.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022d2:	4a4b      	ldr	r2, [pc, #300]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022d4:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80022d6:	494c      	ldr	r1, [pc, #304]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80022d8:	400b      	ands	r3, r1
 80022da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80022dc:	430b      	orrs	r3, r1
 80022de:	65d3      	str	r3, [r2, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022e0:	2e01      	cmp	r6, #1
 80022e2:	d115      	bne.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e4:	4a46      	ldr	r2, [pc, #280]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022e6:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80022e8:	4949      	ldr	r1, [pc, #292]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80022ea:	400b      	ands	r3, r1
 80022ec:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80022ee:	e00f      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0xd4>
        tickstart = HAL_GetTick();
 80022f0:	f7ff f95a 	bl	80015a8 <HAL_GetTick>
 80022f4:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022f6:	4b42      	ldr	r3, [pc, #264]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80022f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022fa:	079b      	lsls	r3, r3, #30
 80022fc:	d4e7      	bmi.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x92>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022fe:	f7ff f953 	bl	80015a8 <HAL_GetTick>
 8002302:	1bc0      	subs	r0, r0, r7
 8002304:	4b43      	ldr	r3, [pc, #268]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002306:	4298      	cmp	r0, r3
 8002308:	d9f5      	bls.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
            ret = HAL_TIMEOUT;
 800230a:	2503      	movs	r5, #3
 800230c:	e7df      	b.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x92>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800230e:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002310:	6823      	ldr	r3, [r4, #0]
 8002312:	07db      	lsls	r3, r3, #31
 8002314:	d506      	bpl.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002316:	4a3a      	ldr	r2, [pc, #232]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002318:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800231a:	2103      	movs	r1, #3
 800231c:	438b      	bics	r3, r1
 800231e:	6861      	ldr	r1, [r4, #4]
 8002320:	430b      	orrs	r3, r1
 8002322:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	06db      	lsls	r3, r3, #27
 8002328:	d506      	bpl.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800232a:	4a35      	ldr	r2, [pc, #212]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800232c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800232e:	493a      	ldr	r1, [pc, #232]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002330:	400b      	ands	r3, r1
 8002332:	68a1      	ldr	r1, [r4, #8]
 8002334:	430b      	orrs	r3, r1
 8002336:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002338:	6823      	ldr	r3, [r4, #0]
 800233a:	059b      	lsls	r3, r3, #22
 800233c:	d506      	bpl.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800233e:	4a30      	ldr	r2, [pc, #192]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002340:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002342:	4936      	ldr	r1, [pc, #216]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002344:	400b      	ands	r3, r1
 8002346:	6961      	ldr	r1, [r4, #20]
 8002348:	430b      	orrs	r3, r1
 800234a:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800234c:	6823      	ldr	r3, [r4, #0]
 800234e:	055b      	lsls	r3, r3, #21
 8002350:	d506      	bpl.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002352:	4a2b      	ldr	r2, [pc, #172]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002354:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8002356:	4932      	ldr	r1, [pc, #200]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002358:	400b      	ands	r3, r1
 800235a:	69a1      	ldr	r1, [r4, #24]
 800235c:	430b      	orrs	r3, r1
 800235e:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002360:	6823      	ldr	r3, [r4, #0]
 8002362:	069b      	lsls	r3, r3, #26
 8002364:	d506      	bpl.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002366:	4a26      	ldr	r2, [pc, #152]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002368:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800236a:	492e      	ldr	r1, [pc, #184]	@ (8002424 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800236c:	400b      	ands	r3, r1
 800236e:	68e1      	ldr	r1, [r4, #12]
 8002370:	430b      	orrs	r3, r1
 8002372:	6553      	str	r3, [r2, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002374:	6823      	ldr	r3, [r4, #0]
 8002376:	045b      	lsls	r3, r3, #17
 8002378:	d50b      	bpl.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800237a:	4a21      	ldr	r2, [pc, #132]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800237c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	089b      	lsrs	r3, r3, #2
 8002382:	69e1      	ldr	r1, [r4, #28]
 8002384:	430b      	orrs	r3, r1
 8002386:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002388:	69e2      	ldr	r2, [r4, #28]
 800238a:	2380      	movs	r3, #128	@ 0x80
 800238c:	05db      	lsls	r3, r3, #23
 800238e:	429a      	cmp	r2, r3
 8002390:	d020      	beq.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002392:	6823      	ldr	r3, [r4, #0]
 8002394:	029b      	lsls	r3, r3, #10
 8002396:	d50b      	bpl.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002398:	4a19      	ldr	r2, [pc, #100]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800239a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800239c:	4922      	ldr	r1, [pc, #136]	@ (8002428 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800239e:	400b      	ands	r3, r1
 80023a0:	6a21      	ldr	r1, [r4, #32]
 80023a2:	430b      	orrs	r3, r1
 80023a4:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80023a6:	6a22      	ldr	r2, [r4, #32]
 80023a8:	2380      	movs	r3, #128	@ 0x80
 80023aa:	03db      	lsls	r3, r3, #15
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d018      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	051b      	lsls	r3, r3, #20
 80023b4:	d50b      	bpl.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80023b6:	4a12      	ldr	r2, [pc, #72]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80023b8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80023ba:	491c      	ldr	r1, [pc, #112]	@ (800242c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80023bc:	400b      	ands	r3, r1
 80023be:	6921      	ldr	r1, [r4, #16]
 80023c0:	430b      	orrs	r3, r1
 80023c2:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80023c4:	6922      	ldr	r2, [r4, #16]
 80023c6:	2380      	movs	r3, #128	@ 0x80
 80023c8:	01db      	lsls	r3, r3, #7
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d010      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80023ce:	0028      	movs	r0, r5
 80023d0:	b003      	add	sp, #12
 80023d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80023d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80023d6:	68d1      	ldr	r1, [r2, #12]
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	025b      	lsls	r3, r3, #9
 80023dc:	430b      	orrs	r3, r1
 80023de:	60d3      	str	r3, [r2, #12]
 80023e0:	e7d7      	b.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80023e2:	4a07      	ldr	r2, [pc, #28]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80023e4:	68d1      	ldr	r1, [r2, #12]
 80023e6:	2380      	movs	r3, #128	@ 0x80
 80023e8:	045b      	lsls	r3, r3, #17
 80023ea:	430b      	orrs	r3, r1
 80023ec:	60d3      	str	r3, [r2, #12]
 80023ee:	e7df      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80023f0:	4a03      	ldr	r2, [pc, #12]	@ (8002400 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80023f2:	68d1      	ldr	r1, [r2, #12]
 80023f4:	2380      	movs	r3, #128	@ 0x80
 80023f6:	025b      	lsls	r3, r3, #9
 80023f8:	430b      	orrs	r3, r1
 80023fa:	60d3      	str	r3, [r2, #12]
 80023fc:	e7e7      	b.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x192>
 80023fe:	46c0      	nop			@ (mov r8, r8)
 8002400:	40021000 	.word	0x40021000
 8002404:	40007000 	.word	0x40007000
 8002408:	fffffcff 	.word	0xfffffcff
 800240c:	fffeffff 	.word	0xfffeffff
 8002410:	efffffff 	.word	0xefffffff
 8002414:	00001388 	.word	0x00001388
 8002418:	fffff3ff 	.word	0xfffff3ff
 800241c:	fff3ffff 	.word	0xfff3ffff
 8002420:	ffcfffff 	.word	0xffcfffff
 8002424:	ffffcfff 	.word	0xffffcfff
 8002428:	ffbfffff 	.word	0xffbfffff
 800242c:	ffff3fff 	.word	0xffff3fff

08002430 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002430:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8002432:	2200      	movs	r2, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002434:	e016      	b.n	8002464 <LL_GPIO_Init+0x34>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002436:	690b      	ldr	r3, [r1, #16]
 8002438:	469c      	mov	ip, r3
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800243a:	68c4      	ldr	r4, [r0, #12]
 800243c:	002b      	movs	r3, r5
 800243e:	436b      	muls	r3, r5
 8002440:	005e      	lsls	r6, r3, #1
 8002442:	18f6      	adds	r6, r6, r3
 8002444:	43f7      	mvns	r7, r6
 8002446:	43b4      	bics	r4, r6
 8002448:	4666      	mov	r6, ip
 800244a:	435e      	muls	r6, r3
 800244c:	4334      	orrs	r4, r6
 800244e:	60c4      	str	r4, [r0, #12]

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002450:	684c      	ldr	r4, [r1, #4]
 8002452:	2c02      	cmp	r4, #2
 8002454:	d025      	beq.n	80024a2 <LL_GPIO_Init+0x72>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002456:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002458:	6804      	ldr	r4, [r0, #0]
 800245a:	403c      	ands	r4, r7
 800245c:	436b      	muls	r3, r5
 800245e:	4323      	orrs	r3, r4
 8002460:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 8002462:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002464:	680c      	ldr	r4, [r1, #0]
 8002466:	0023      	movs	r3, r4
 8002468:	40d3      	lsrs	r3, r2
 800246a:	d03a      	beq.n	80024e2 <LL_GPIO_Init+0xb2>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800246c:	2301      	movs	r3, #1
 800246e:	4093      	lsls	r3, r2
 8002470:	0025      	movs	r5, r4
 8002472:	401d      	ands	r5, r3
    if (currentpin != 0x00u)
 8002474:	421c      	tst	r4, r3
 8002476:	d0f4      	beq.n	8002462 <LL_GPIO_Init+0x32>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002478:	684b      	ldr	r3, [r1, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	2b01      	cmp	r3, #1
 800247e:	d8da      	bhi.n	8002436 <LL_GPIO_Init+0x6>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002480:	688f      	ldr	r7, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8002482:	6883      	ldr	r3, [r0, #8]
 8002484:	002c      	movs	r4, r5
 8002486:	436c      	muls	r4, r5
 8002488:	0066      	lsls	r6, r4, #1
 800248a:	1936      	adds	r6, r6, r4
 800248c:	43b3      	bics	r3, r6
 800248e:	437c      	muls	r4, r7
 8002490:	4323      	orrs	r3, r4
 8002492:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002494:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002496:	6843      	ldr	r3, [r0, #4]
 8002498:	43ab      	bics	r3, r5
 800249a:	436c      	muls	r4, r5
 800249c:	4323      	orrs	r3, r4
 800249e:	6043      	str	r3, [r0, #4]
}
 80024a0:	e7c9      	b.n	8002436 <LL_GPIO_Init+0x6>
        if (currentpin < LL_GPIO_PIN_8)
 80024a2:	2dff      	cmp	r5, #255	@ 0xff
 80024a4:	d80d      	bhi.n	80024c2 <LL_GPIO_Init+0x92>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80024a6:	694c      	ldr	r4, [r1, #20]
 80024a8:	46a4      	mov	ip, r4
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80024aa:	6a06      	ldr	r6, [r0, #32]
 80024ac:	001c      	movs	r4, r3
 80024ae:	436c      	muls	r4, r5
 80024b0:	436c      	muls	r4, r5
 80024b2:	0125      	lsls	r5, r4, #4
 80024b4:	1b2d      	subs	r5, r5, r4
 80024b6:	43ae      	bics	r6, r5
 80024b8:	4665      	mov	r5, ip
 80024ba:	436c      	muls	r4, r5
 80024bc:	4334      	orrs	r4, r6
 80024be:	6204      	str	r4, [r0, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 80024c0:	e7c9      	b.n	8002456 <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80024c2:	694c      	ldr	r4, [r1, #20]
 80024c4:	46a4      	mov	ip, r4
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 80024c6:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 80024c8:	0a2d      	lsrs	r5, r5, #8
 80024ca:	002c      	movs	r4, r5
 80024cc:	436c      	muls	r4, r5
 80024ce:	436c      	muls	r4, r5
 80024d0:	436c      	muls	r4, r5
 80024d2:	0125      	lsls	r5, r4, #4
 80024d4:	1b2d      	subs	r5, r5, r4
 80024d6:	43ae      	bics	r6, r5
 80024d8:	4665      	mov	r5, ip
 80024da:	436c      	muls	r4, r5
 80024dc:	4334      	orrs	r4, r6
 80024de:	6244      	str	r4, [r0, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 80024e0:	e7b9      	b.n	8002456 <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 80024e2:	2000      	movs	r0, #0
 80024e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080024e8 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <RCC_GetHCLKClockFreq+0x18>)
 80024ea:	689a      	ldr	r2, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80024ec:	0a12      	lsrs	r2, r2, #8
 80024ee:	230f      	movs	r3, #15
 80024f0:	4013      	ands	r3, r2
 80024f2:	4a04      	ldr	r2, [pc, #16]	@ (8002504 <RCC_GetHCLKClockFreq+0x1c>)
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	589a      	ldr	r2, [r3, r2]
 80024f8:	231f      	movs	r3, #31
 80024fa:	4013      	ands	r3, r2
 80024fc:	40d8      	lsrs	r0, r3
}
 80024fe:	4770      	bx	lr
 8002500:	40021000 	.word	0x40021000
 8002504:	08006510 	.word	0x08006510

08002508 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <RCC_GetPCLK1ClockFreq+0x18>)
 800250a:	689a      	ldr	r2, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800250c:	0b12      	lsrs	r2, r2, #12
 800250e:	2307      	movs	r3, #7
 8002510:	4013      	ands	r3, r2
 8002512:	4a04      	ldr	r2, [pc, #16]	@ (8002524 <RCC_GetPCLK1ClockFreq+0x1c>)
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	589a      	ldr	r2, [r3, r2]
 8002518:	231f      	movs	r3, #31
 800251a:	4013      	ands	r3, r2
 800251c:	40d8      	lsrs	r0, r3
}
 800251e:	4770      	bx	lr
 8002520:	40021000 	.word	0x40021000
 8002524:	080064f0 	.word	0x080064f0

08002528 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002528:	b510      	push	{r4, lr}
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800252a:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	2303      	movs	r3, #3
 8002530:	4013      	ands	r3, r2
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8002532:	2b03      	cmp	r3, #3
 8002534:	d013      	beq.n	800255e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002536:	4a0c      	ldr	r2, [pc, #48]	@ (8002568 <RCC_PLL_GetFreqDomain_SYS+0x40>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002538:	4c0a      	ldr	r4, [pc, #40]	@ (8002564 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800253a:	68e3      	ldr	r3, [r4, #12]
 800253c:	0a1b      	lsrs	r3, r3, #8
 800253e:	207f      	movs	r0, #127	@ 0x7f
 8002540:	4018      	ands	r0, r3

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002542:	4350      	muls	r0, r2
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002544:	68e3      	ldr	r3, [r4, #12]
 8002546:	091b      	lsrs	r3, r3, #4
 8002548:	2107      	movs	r1, #7
 800254a:	4019      	ands	r1, r3
 800254c:	3101      	adds	r1, #1
 800254e:	f7fd fddb 	bl	8000108 <__udivsi3>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002552:	68e1      	ldr	r1, [r4, #12]
 8002554:	0f49      	lsrs	r1, r1, #29
 8002556:	3101      	adds	r1, #1
 8002558:	f7fd fdd6 	bl	8000108 <__udivsi3>
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800255c:	bd10      	pop	{r4, pc}
      pllinputfreq = HSE_VALUE;
 800255e:	4a03      	ldr	r2, [pc, #12]	@ (800256c <RCC_PLL_GetFreqDomain_SYS+0x44>)
 8002560:	e7ea      	b.n	8002538 <RCC_PLL_GetFreqDomain_SYS+0x10>
 8002562:	46c0      	nop			@ (mov r8, r8)
 8002564:	40021000 	.word	0x40021000
 8002568:	00f42400 	.word	0x00f42400
 800256c:	007a1200 	.word	0x007a1200

08002570 <RCC_GetSystemClockFreq>:
{
 8002570:	b510      	push	{r4, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002572:	4b0a      	ldr	r3, [pc, #40]	@ (800259c <RCC_GetSystemClockFreq+0x2c>)
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	2338      	movs	r3, #56	@ 0x38
 8002578:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 800257a:	2b08      	cmp	r3, #8
 800257c:	d00c      	beq.n	8002598 <RCC_GetSystemClockFreq+0x28>
 800257e:	2b10      	cmp	r3, #16
 8002580:	d102      	bne.n	8002588 <RCC_GetSystemClockFreq+0x18>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002582:	f7ff ffd1 	bl	8002528 <RCC_PLL_GetFreqDomain_SYS>
}
 8002586:	bd10      	pop	{r4, pc}
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002588:	4b04      	ldr	r3, [pc, #16]	@ (800259c <RCC_GetSystemClockFreq+0x2c>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	0ad2      	lsrs	r2, r2, #11
 800258e:	2307      	movs	r3, #7
 8002590:	4013      	ands	r3, r2
      frequency = (HSI_VALUE / hsidiv);
 8002592:	4803      	ldr	r0, [pc, #12]	@ (80025a0 <RCC_GetSystemClockFreq+0x30>)
 8002594:	40d8      	lsrs	r0, r3
      break;
 8002596:	e7f6      	b.n	8002586 <RCC_GetSystemClockFreq+0x16>
  switch (LL_RCC_GetSysClkSource())
 8002598:	4802      	ldr	r0, [pc, #8]	@ (80025a4 <RCC_GetSystemClockFreq+0x34>)
  return frequency;
 800259a:	e7f4      	b.n	8002586 <RCC_GetSystemClockFreq+0x16>
 800259c:	40021000 	.word	0x40021000
 80025a0:	00f42400 	.word	0x00f42400
 80025a4:	007a1200 	.word	0x007a1200

080025a8 <LL_RCC_GetSystemClocksFreq>:
{
 80025a8:	b510      	push	{r4, lr}
 80025aa:	0004      	movs	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80025ac:	f7ff ffe0 	bl	8002570 <RCC_GetSystemClockFreq>
 80025b0:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80025b2:	f7ff ff99 	bl	80024e8 <RCC_GetHCLKClockFreq>
 80025b6:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80025b8:	f7ff ffa6 	bl	8002508 <RCC_GetPCLK1ClockFreq>
 80025bc:	60a0      	str	r0, [r4, #8]
}
 80025be:	bd10      	pop	{r4, pc}

080025c0 <LL_RCC_GetUSARTClockFreq>:
{
 80025c0:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80025c2:	2803      	cmp	r0, #3
 80025c4:	d001      	beq.n	80025ca <LL_RCC_GetUSARTClockFreq+0xa>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80025c6:	2000      	movs	r0, #0
}
 80025c8:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80025ca:	4b16      	ldr	r3, [pc, #88]	@ (8002624 <LL_RCC_GetUSARTClockFreq+0x64>)
 80025cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ce:	4003      	ands	r3, r0
 80025d0:	0400      	lsls	r0, r0, #16
 80025d2:	4303      	orrs	r3, r0
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80025d4:	4a14      	ldr	r2, [pc, #80]	@ (8002628 <LL_RCC_GetUSARTClockFreq+0x68>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00f      	beq.n	80025fa <LL_RCC_GetUSARTClockFreq+0x3a>
 80025da:	4a14      	ldr	r2, [pc, #80]	@ (800262c <LL_RCC_GetUSARTClockFreq+0x6c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d016      	beq.n	800260e <LL_RCC_GetUSARTClockFreq+0x4e>
 80025e0:	4a13      	ldr	r2, [pc, #76]	@ (8002630 <LL_RCC_GetUSARTClockFreq+0x70>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d006      	beq.n	80025f4 <LL_RCC_GetUSARTClockFreq+0x34>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80025e6:	f7ff ffc3 	bl	8002570 <RCC_GetSystemClockFreq>
 80025ea:	f7ff ff7d 	bl	80024e8 <RCC_GetHCLKClockFreq>
 80025ee:	f7ff ff8b 	bl	8002508 <RCC_GetPCLK1ClockFreq>
        break;
 80025f2:	e7e9      	b.n	80025c8 <LL_RCC_GetUSARTClockFreq+0x8>
        usart_frequency = RCC_GetSystemClockFreq();
 80025f4:	f7ff ffbc 	bl	8002570 <RCC_GetSystemClockFreq>
        break;
 80025f8:	e7e6      	b.n	80025c8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80025fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <LL_RCC_GetUSARTClockFreq+0x64>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	2380      	movs	r3, #128	@ 0x80
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	0010      	movs	r0, r2
 8002604:	4018      	ands	r0, r3
 8002606:	421a      	tst	r2, r3
 8002608:	d0de      	beq.n	80025c8 <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = HSI_VALUE;
 800260a:	480a      	ldr	r0, [pc, #40]	@ (8002634 <LL_RCC_GetUSARTClockFreq+0x74>)
 800260c:	e7dc      	b.n	80025c8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800260e:	4b05      	ldr	r3, [pc, #20]	@ (8002624 <LL_RCC_GetUSARTClockFreq+0x64>)
 8002610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002612:	2202      	movs	r2, #2
 8002614:	0010      	movs	r0, r2
 8002616:	4018      	ands	r0, r3
 8002618:	421a      	tst	r2, r3
 800261a:	d0d5      	beq.n	80025c8 <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = LSE_VALUE;
 800261c:	2080      	movs	r0, #128	@ 0x80
 800261e:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8002620:	e7d2      	b.n	80025c8 <LL_RCC_GetUSARTClockFreq+0x8>
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	40021000 	.word	0x40021000
 8002628:	00030002 	.word	0x00030002
 800262c:	00030003 	.word	0x00030003
 8002630:	00030001 	.word	0x00030001
 8002634:	00f42400 	.word	0x00f42400

08002638 <LL_TIM_Init>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002638:	6803      	ldr	r3, [r0, #0]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800263a:	4a1d      	ldr	r2, [pc, #116]	@ (80026b0 <LL_TIM_Init+0x78>)
 800263c:	4290      	cmp	r0, r2
 800263e:	d006      	beq.n	800264e <LL_TIM_Init+0x16>
 8002640:	2280      	movs	r2, #128	@ 0x80
 8002642:	05d2      	lsls	r2, r2, #23
 8002644:	4290      	cmp	r0, r2
 8002646:	d002      	beq.n	800264e <LL_TIM_Init+0x16>
 8002648:	4a1a      	ldr	r2, [pc, #104]	@ (80026b4 <LL_TIM_Init+0x7c>)
 800264a:	4290      	cmp	r0, r2
 800264c:	d103      	bne.n	8002656 <LL_TIM_Init+0x1e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800264e:	2270      	movs	r2, #112	@ 0x70
 8002650:	4393      	bics	r3, r2
 8002652:	684a      	ldr	r2, [r1, #4]
 8002654:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002656:	4a16      	ldr	r2, [pc, #88]	@ (80026b0 <LL_TIM_Init+0x78>)
 8002658:	4290      	cmp	r0, r2
 800265a:	d00f      	beq.n	800267c <LL_TIM_Init+0x44>
 800265c:	2280      	movs	r2, #128	@ 0x80
 800265e:	05d2      	lsls	r2, r2, #23
 8002660:	4290      	cmp	r0, r2
 8002662:	d00b      	beq.n	800267c <LL_TIM_Init+0x44>
 8002664:	4a13      	ldr	r2, [pc, #76]	@ (80026b4 <LL_TIM_Init+0x7c>)
 8002666:	4290      	cmp	r0, r2
 8002668:	d008      	beq.n	800267c <LL_TIM_Init+0x44>
 800266a:	4a13      	ldr	r2, [pc, #76]	@ (80026b8 <LL_TIM_Init+0x80>)
 800266c:	4290      	cmp	r0, r2
 800266e:	d005      	beq.n	800267c <LL_TIM_Init+0x44>
 8002670:	4a12      	ldr	r2, [pc, #72]	@ (80026bc <LL_TIM_Init+0x84>)
 8002672:	4290      	cmp	r0, r2
 8002674:	d002      	beq.n	800267c <LL_TIM_Init+0x44>
 8002676:	4a12      	ldr	r2, [pc, #72]	@ (80026c0 <LL_TIM_Init+0x88>)
 8002678:	4290      	cmp	r0, r2
 800267a:	d103      	bne.n	8002684 <LL_TIM_Init+0x4c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800267c:	4a11      	ldr	r2, [pc, #68]	@ (80026c4 <LL_TIM_Init+0x8c>)
 800267e:	401a      	ands	r2, r3
 8002680:	68cb      	ldr	r3, [r1, #12]
 8002682:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002684:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002686:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002688:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800268a:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800268c:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800268e:	4b08      	ldr	r3, [pc, #32]	@ (80026b0 <LL_TIM_Init+0x78>)
 8002690:	4298      	cmp	r0, r3
 8002692:	d005      	beq.n	80026a0 <LL_TIM_Init+0x68>
 8002694:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <LL_TIM_Init+0x84>)
 8002696:	4298      	cmp	r0, r3
 8002698:	d002      	beq.n	80026a0 <LL_TIM_Init+0x68>
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <LL_TIM_Init+0x88>)
 800269c:	4298      	cmp	r0, r3
 800269e:	d101      	bne.n	80026a4 <LL_TIM_Init+0x6c>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80026a0:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80026a2:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80026a4:	6943      	ldr	r3, [r0, #20]
 80026a6:	2201      	movs	r2, #1
 80026a8:	4313      	orrs	r3, r2
 80026aa:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 80026ac:	2000      	movs	r0, #0
 80026ae:	4770      	bx	lr
 80026b0:	40012c00 	.word	0x40012c00
 80026b4:	40000400 	.word	0x40000400
 80026b8:	40002000 	.word	0x40002000
 80026bc:	40014400 	.word	0x40014400
 80026c0:	40014800 	.word	0x40014800
 80026c4:	fffffcff 	.word	0xfffffcff

080026c8 <LL_USART_SetBaudRate>:
{
 80026c8:	b510      	push	{r4, lr}
 80026ca:	0004      	movs	r4, r0
 80026cc:	0008      	movs	r0, r1
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80026ce:	2a0b      	cmp	r2, #11
 80026d0:	d816      	bhi.n	8002700 <LL_USART_SetBaudRate+0x38>
  else if (BaudRate == 0U)
 80026d2:	9902      	ldr	r1, [sp, #8]
 80026d4:	2900      	cmp	r1, #0
 80026d6:	d013      	beq.n	8002700 <LL_USART_SetBaudRate+0x38>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80026d8:	2180      	movs	r1, #128	@ 0x80
 80026da:	0209      	lsls	r1, r1, #8
 80026dc:	428b      	cmp	r3, r1
 80026de:	d010      	beq.n	8002702 <LL_USART_SetBaudRate+0x3a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80026e0:	23ff      	movs	r3, #255	@ 0xff
 80026e2:	4013      	ands	r3, r2
 80026e4:	4a12      	ldr	r2, [pc, #72]	@ (8002730 <LL_USART_SetBaudRate+0x68>)
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	5899      	ldr	r1, [r3, r2]
 80026ea:	f7fd fd0d 	bl	8000108 <__udivsi3>
 80026ee:	9b02      	ldr	r3, [sp, #8]
 80026f0:	085b      	lsrs	r3, r3, #1
 80026f2:	18c0      	adds	r0, r0, r3
 80026f4:	9902      	ldr	r1, [sp, #8]
 80026f6:	f7fd fd07 	bl	8000108 <__udivsi3>
 80026fa:	0400      	lsls	r0, r0, #16
 80026fc:	0c00      	lsrs	r0, r0, #16
 80026fe:	60e0      	str	r0, [r4, #12]
}
 8002700:	bd10      	pop	{r4, pc}
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002702:	23ff      	movs	r3, #255	@ 0xff
 8002704:	4013      	ands	r3, r2
 8002706:	4a0a      	ldr	r2, [pc, #40]	@ (8002730 <LL_USART_SetBaudRate+0x68>)
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	5899      	ldr	r1, [r3, r2]
 800270c:	f7fd fcfc 	bl	8000108 <__udivsi3>
 8002710:	0040      	lsls	r0, r0, #1
 8002712:	9b02      	ldr	r3, [sp, #8]
 8002714:	085b      	lsrs	r3, r3, #1
 8002716:	18c0      	adds	r0, r0, r3
 8002718:	9902      	ldr	r1, [sp, #8]
 800271a:	f7fd fcf5 	bl	8000108 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 800271e:	4a05      	ldr	r2, [pc, #20]	@ (8002734 <LL_USART_SetBaudRate+0x6c>)
 8002720:	4002      	ands	r2, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002722:	0400      	lsls	r0, r0, #16
 8002724:	0c40      	lsrs	r0, r0, #17
 8002726:	2307      	movs	r3, #7
 8002728:	4003      	ands	r3, r0
 800272a:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 800272c:	60e3      	str	r3, [r4, #12]
 800272e:	e7e7      	b.n	8002700 <LL_USART_SetBaudRate+0x38>
 8002730:	08006550 	.word	0x08006550
 8002734:	0000fff0 	.word	0x0000fff0

08002738 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002738:	b530      	push	{r4, r5, lr}
 800273a:	b087      	sub	sp, #28
 800273c:	0004      	movs	r4, r0
 800273e:	000d      	movs	r5, r1
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002740:	6803      	ldr	r3, [r0, #0]
 8002742:	07db      	lsls	r3, r3, #31
 8002744:	d442      	bmi.n	80027cc <LL_USART_Init+0x94>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002746:	6803      	ldr	r3, [r0, #0]
 8002748:	4a21      	ldr	r2, [pc, #132]	@ (80027d0 <LL_USART_Init+0x98>)
 800274a:	401a      	ands	r2, r3
 800274c:	688b      	ldr	r3, [r1, #8]
 800274e:	6909      	ldr	r1, [r1, #16]
 8002750:	430b      	orrs	r3, r1
 8002752:	6969      	ldr	r1, [r5, #20]
 8002754:	430b      	orrs	r3, r1
 8002756:	69e9      	ldr	r1, [r5, #28]
 8002758:	430b      	orrs	r3, r1
 800275a:	4313      	orrs	r3, r2
 800275c:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800275e:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002760:	6842      	ldr	r2, [r0, #4]
 8002762:	491c      	ldr	r1, [pc, #112]	@ (80027d4 <LL_USART_Init+0x9c>)
 8002764:	400a      	ands	r2, r1
 8002766:	4313      	orrs	r3, r2
 8002768:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800276a:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800276c:	6882      	ldr	r2, [r0, #8]
 800276e:	491a      	ldr	r1, [pc, #104]	@ (80027d8 <LL_USART_Init+0xa0>)
 8002770:	400a      	ands	r2, r1
 8002772:	4313      	orrs	r3, r2
 8002774:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002776:	4b19      	ldr	r3, [pc, #100]	@ (80027dc <LL_USART_Init+0xa4>)
 8002778:	4298      	cmp	r0, r3
 800277a:	d00d      	beq.n	8002798 <LL_USART_Init+0x60>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 800277c:	4b18      	ldr	r3, [pc, #96]	@ (80027e0 <LL_USART_Init+0xa8>)
 800277e:	4298      	cmp	r0, r3
 8002780:	d015      	beq.n	80027ae <LL_USART_Init+0x76>
  ErrorStatus status = ERROR;
 8002782:	2001      	movs	r0, #1

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8002784:	682b      	ldr	r3, [r5, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8002786:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002788:	210f      	movs	r1, #15
 800278a:	438a      	bics	r2, r1
 800278c:	041b      	lsls	r3, r3, #16
 800278e:	0c1b      	lsrs	r3, r3, #16
 8002790:	4313      	orrs	r3, r2
 8002792:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8002794:	b007      	add	sp, #28
 8002796:	bd30      	pop	{r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002798:	2003      	movs	r0, #3
 800279a:	f7ff ff11 	bl	80025c0 <LL_RCC_GetUSARTClockFreq>
 800279e:	0001      	movs	r1, r0
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80027a0:	2900      	cmp	r1, #0
 80027a2:	d011      	beq.n	80027c8 <LL_USART_Init+0x90>
        && (USART_InitStruct->BaudRate != 0U))
 80027a4:	6868      	ldr	r0, [r5, #4]
 80027a6:	2800      	cmp	r0, #0
 80027a8:	d106      	bne.n	80027b8 <LL_USART_Init+0x80>
  ErrorStatus status = ERROR;
 80027aa:	2001      	movs	r0, #1
 80027ac:	e7ea      	b.n	8002784 <LL_USART_Init+0x4c>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80027ae:	a803      	add	r0, sp, #12
 80027b0:	f7ff fefa 	bl	80025a8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80027b4:	9905      	ldr	r1, [sp, #20]
 80027b6:	e7f3      	b.n	80027a0 <LL_USART_Init+0x68>
                           USART_InitStruct->PrescalerValue,
 80027b8:	682a      	ldr	r2, [r5, #0]
                           USART_InitStruct->OverSampling,
 80027ba:	69eb      	ldr	r3, [r5, #28]
      LL_USART_SetBaudRate(USARTx,
 80027bc:	9000      	str	r0, [sp, #0]
 80027be:	0020      	movs	r0, r4
 80027c0:	f7ff ff82 	bl	80026c8 <LL_USART_SetBaudRate>
      status = SUCCESS;
 80027c4:	2000      	movs	r0, #0
 80027c6:	e7dd      	b.n	8002784 <LL_USART_Init+0x4c>
  ErrorStatus status = ERROR;
 80027c8:	2001      	movs	r0, #1
 80027ca:	e7db      	b.n	8002784 <LL_USART_Init+0x4c>
 80027cc:	2001      	movs	r0, #1
 80027ce:	e7e1      	b.n	8002794 <LL_USART_Init+0x5c>
 80027d0:	efff69f3 	.word	0xefff69f3
 80027d4:	ffffcfff 	.word	0xffffcfff
 80027d8:	fffffcff 	.word	0xfffffcff
 80027dc:	40013800 	.word	0x40013800
 80027e0:	40004400 	.word	0x40004400

080027e4 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 80027e4:	b530      	push	{r4, r5, lr}
 80027e6:	b085      	sub	sp, #20
	VL53L1_Error Status = VL53L1_ERROR_NONE;

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 80027e8:	ab03      	add	r3, sp, #12
 80027ea:	4c1a      	ldr	r4, [pc, #104]	@ (8002854 <ComputeDevicePresetMode+0x70>)
 80027ec:	8825      	ldrh	r5, [r4, #0]
 80027ee:	801d      	strh	r5, [r3, #0]
 80027f0:	78a4      	ldrb	r4, [r4, #2]
 80027f2:	709c      	strb	r4, [r3, #2]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 80027f4:	ab02      	add	r3, sp, #8
 80027f6:	4c18      	ldr	r4, [pc, #96]	@ (8002858 <ComputeDevicePresetMode+0x74>)
 80027f8:	8825      	ldrh	r5, [r4, #0]
 80027fa:	801d      	strh	r5, [r3, #0]
 80027fc:	78a4      	ldrb	r4, [r4, #2]
 80027fe:	709c      	strb	r4, [r3, #2]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8002800:	ab01      	add	r3, sp, #4
 8002802:	4c16      	ldr	r4, [pc, #88]	@ (800285c <ComputeDevicePresetMode+0x78>)
 8002804:	8825      	ldrh	r5, [r4, #0]
 8002806:	801d      	strh	r5, [r3, #0]
 8002808:	78a4      	ldrb	r4, [r4, #2]
 800280a:	709c      	strb	r4, [r3, #2]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800280c:	2301      	movs	r3, #1
 800280e:	7013      	strb	r3, [r2, #0]

	switch (DistanceMode) {
 8002810:	2901      	cmp	r1, #1
 8002812:	d00b      	beq.n	800282c <ComputeDevicePresetMode+0x48>
 8002814:	2902      	cmp	r1, #2
 8002816:	d10b      	bne.n	8002830 <ComputeDevicePresetMode+0x4c>
		break;
	default:
		DistIdx = 2;
	}

	switch (PresetMode) {
 8002818:	2804      	cmp	r0, #4
 800281a:	d00b      	beq.n	8002834 <ComputeDevicePresetMode+0x50>
 800281c:	2808      	cmp	r0, #8
 800281e:	d013      	beq.n	8002848 <ComputeDevicePresetMode+0x64>
 8002820:	2803      	cmp	r0, #3
 8002822:	d00c      	beq.n	800283e <ComputeDevicePresetMode+0x5a>
 8002824:	2008      	movs	r0, #8
 8002826:	4240      	negs	r0, r0
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
	}

	return Status;
}
 8002828:	b005      	add	sp, #20
 800282a:	bd30      	pop	{r4, r5, pc}
	switch (DistanceMode) {
 800282c:	2300      	movs	r3, #0
 800282e:	e7f3      	b.n	8002818 <ComputeDevicePresetMode+0x34>
		DistIdx = 2;
 8002830:	2302      	movs	r3, #2
 8002832:	e7f1      	b.n	8002818 <ComputeDevicePresetMode+0x34>
		*pDevicePresetMode = LightModes[DistIdx];
 8002834:	a903      	add	r1, sp, #12
 8002836:	5ccb      	ldrb	r3, [r1, r3]
 8002838:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800283a:	2000      	movs	r0, #0
		break;
 800283c:	e7f4      	b.n	8002828 <ComputeDevicePresetMode+0x44>
		*pDevicePresetMode = TimedModes[DistIdx];
 800283e:	a902      	add	r1, sp, #8
 8002840:	5ccb      	ldrb	r3, [r1, r3]
 8002842:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002844:	2000      	movs	r0, #0
		break;
 8002846:	e7ef      	b.n	8002828 <ComputeDevicePresetMode+0x44>
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 8002848:	a901      	add	r1, sp, #4
 800284a:	5ccb      	ldrb	r3, [r1, r3]
 800284c:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800284e:	2000      	movs	r0, #0
		break;
 8002850:	e7ea      	b.n	8002828 <ComputeDevicePresetMode+0x44>
 8002852:	46c0      	nop			@ (mov r8, r8)
 8002854:	08006580 	.word	0x08006580
 8002858:	08006584 	.word	0x08006584
 800285c:	08006588 	.word	0x08006588

08002860 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 8002860:	b510      	push	{r4, lr}
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 8002862:	2800      	cmp	r0, #0
 8002864:	d028      	beq.n	80028b8 <ComputeRQL+0x58>
		returnvalue = 0;
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 8002866:	2907      	cmp	r1, #7
 8002868:	d027      	beq.n	80028ba <ComputeRQL+0x5a>
		returnvalue = 50;
	else {
		if (presults_data->median_range_mm < SRL)
 800286a:	213c      	movs	r1, #60	@ 0x3c
 800286c:	5e53      	ldrsh	r3, [r2, r1]
 800286e:	2196      	movs	r1, #150	@ 0x96
 8002870:	0049      	lsls	r1, r1, #1
 8002872:	428b      	cmp	r3, r1
 8002874:	db06      	blt.n	8002884 <ComputeRQL+0x24>
			RAS = SRAS * 65536;
		else
			RAS = LRAP * presults_data->median_range_mm;
 8002876:	4913      	ldr	r1, [pc, #76]	@ (80028c4 <ComputeRQL+0x64>)
 8002878:	4359      	muls	r1, r3

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800287a:	2900      	cmp	r1, #0
 800287c:	d104      	bne.n	8002888 <ComputeRQL+0x28>
			if (partial <= GI)
				SRQL = GI - partial;
			else
				SRQL = 50 * 65536;
		} else
			SRQL = 100 * 65536;
 800287e:	23c8      	movs	r3, #200	@ 0xc8
 8002880:	03db      	lsls	r3, r3, #15
 8002882:	e010      	b.n	80028a6 <ComputeRQL+0x46>
			RAS = SRAS * 65536;
 8002884:	21f0      	movs	r1, #240	@ 0xf0
 8002886:	0349      	lsls	r1, r1, #13
			partial = (GGm * presults_data->sigma_mm);
 8002888:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 800288a:	4b0f      	ldr	r3, [pc, #60]	@ (80028c8 <ComputeRQL+0x68>)
 800288c:	4353      	muls	r3, r2
			partial = partial + (RAS >> 1);
 800288e:	0848      	lsrs	r0, r1, #1
 8002890:	18c0      	adds	r0, r0, r3
			partial = partial / RAS;
 8002892:	f7fd fc39 	bl	8000108 <__udivsi3>
			partial = partial * 65536;
 8002896:	0400      	lsls	r0, r0, #16
			if (partial <= GI)
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <ComputeRQL+0x6c>)
 800289a:	4298      	cmp	r0, r3
 800289c:	d801      	bhi.n	80028a2 <ComputeRQL+0x42>
				SRQL = GI - partial;
 800289e:	1a1b      	subs	r3, r3, r0
 80028a0:	e001      	b.n	80028a6 <ComputeRQL+0x46>
				SRQL = 50 * 65536;
 80028a2:	23c8      	movs	r3, #200	@ 0xc8
 80028a4:	039b      	lsls	r3, r3, #14

		finalvalue = (uint8_t)(SRQL >> 16);
 80028a6:	0c1b      	lsrs	r3, r3, #16
 80028a8:	b2db      	uxtb	r3, r3
		returnvalue = MAX(50, MIN(100, finalvalue));
 80028aa:	2b32      	cmp	r3, #50	@ 0x32
 80028ac:	d907      	bls.n	80028be <ComputeRQL+0x5e>
 80028ae:	1c18      	adds	r0, r3, #0
 80028b0:	2b64      	cmp	r3, #100	@ 0x64
 80028b2:	d900      	bls.n	80028b6 <ComputeRQL+0x56>
 80028b4:	2064      	movs	r0, #100	@ 0x64
 80028b6:	b2c0      	uxtb	r0, r0
	}

	return returnvalue;
}
 80028b8:	bd10      	pop	{r4, pc}
		returnvalue = 50;
 80028ba:	2032      	movs	r0, #50	@ 0x32
 80028bc:	e7fc      	b.n	80028b8 <ComputeRQL+0x58>
		returnvalue = MAX(50, MIN(100, finalvalue));
 80028be:	2032      	movs	r0, #50	@ 0x32
 80028c0:	e7fa      	b.n	80028b8 <ComputeRQL+0x58>
 80028c2:	46c0      	nop			@ (mov r8, r8)
 80028c4:	0000199a 	.word	0x0000199a
 80028c8:	0030cccd 	.word	0x0030cccd
 80028cc:	0075b333 	.word	0x0075b333

080028d0 <ConvertStatusLite>:

static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 80028d0:	1f03      	subs	r3, r0, #4
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	2a0f      	cmp	r2, #15
 80028d6:	d811      	bhi.n	80028fc <ConvertStatusLite+0x2c>
 80028d8:	0093      	lsls	r3, r2, #2
 80028da:	4a0a      	ldr	r2, [pc, #40]	@ (8002904 <ConvertStatusLite+0x34>)
 80028dc:	58d3      	ldr	r3, [r2, r3]
 80028de:	469f      	mov	pc, r3
 80028e0:	200a      	movs	r0, #10
 80028e2:	e000      	b.n	80028e6 <ConvertStatusLite+0x16>
		break;
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
		break;
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 80028e4:	2004      	movs	r0, #4
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
	}

	return RangeStatus;
}
 80028e6:	4770      	bx	lr
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 80028e8:	2002      	movs	r0, #2
		break;
 80028ea:	e7fc      	b.n	80028e6 <ConvertStatusLite+0x16>
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 80028ec:	2001      	movs	r0, #1
		break;
 80028ee:	e7fa      	b.n	80028e6 <ConvertStatusLite+0x16>
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 80028f0:	2009      	movs	r0, #9
		break;
 80028f2:	e7f8      	b.n	80028e6 <ConvertStatusLite+0x16>
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 80028f4:	2003      	movs	r0, #3
		break;
 80028f6:	e7f6      	b.n	80028e6 <ConvertStatusLite+0x16>
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 80028f8:	2000      	movs	r0, #0
		break;
 80028fa:	e7f4      	b.n	80028e6 <ConvertStatusLite+0x16>
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 80028fc:	20ff      	movs	r0, #255	@ 0xff
 80028fe:	e7f2      	b.n	80028e6 <ConvertStatusLite+0x16>
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 8002900:	2006      	movs	r0, #6
 8002902:	e7f0      	b.n	80028e6 <ConvertStatusLite+0x16>
 8002904:	0800658c 	.word	0x0800658c

08002908 <SetPresetMode>:
{
 8002908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800290a:	b089      	sub	sp, #36	@ 0x24
 800290c:	0006      	movs	r6, r0
 800290e:	000d      	movs	r5, r1
 8002910:	0011      	movs	r1, r2
 8002912:	001c      	movs	r4, r3
	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8002914:	2d03      	cmp	r5, #3
 8002916:	d013      	beq.n	8002940 <SetPresetMode+0x38>
 8002918:	2d08      	cmp	r5, #8
 800291a:	d00f      	beq.n	800293c <SetPresetMode+0x34>
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800291c:	2720      	movs	r7, #32
	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800291e:	221f      	movs	r2, #31
 8002920:	446a      	add	r2, sp
 8002922:	0028      	movs	r0, r5
 8002924:	f7ff ff5e 	bl	80027e4 <ComputeDevicePresetMode>
	if (Status == VL53L1_ERROR_NONE)
 8002928:	2800      	cmp	r0, #0
 800292a:	d00b      	beq.n	8002944 <SetPresetMode+0x3c>
	if (Status == VL53L1_ERROR_NONE)
 800292c:	2800      	cmp	r0, #0
 800292e:	d103      	bne.n	8002938 <SetPresetMode+0x30>
		VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8002930:	70b7      	strb	r7, [r6, #2]
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 8002932:	23df      	movs	r3, #223	@ 0xdf
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	54f5      	strb	r5, [r6, r3]
}
 8002938:	b009      	add	sp, #36	@ 0x24
 800293a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800293c:	2740      	movs	r7, #64	@ 0x40
 800293e:	e7ee      	b.n	800291e <SetPresetMode+0x16>
 8002940:	2740      	movs	r7, #64	@ 0x40
 8002942:	e7ec      	b.n	800291e <SetPresetMode+0x16>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 8002944:	231f      	movs	r3, #31
 8002946:	446b      	add	r3, sp
 8002948:	7819      	ldrb	r1, [r3, #0]
 800294a:	ab04      	add	r3, sp, #16
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	ab05      	add	r3, sp, #20
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	ab06      	add	r3, sp, #24
 8002954:	aa07      	add	r2, sp, #28
 8002956:	0030      	movs	r0, r6
 8002958:	f000 fd62 	bl	8003420 <VL53L1_get_preset_mode_timing_cfg>
	if (Status == VL53L1_ERROR_NONE)
 800295c:	2800      	cmp	r0, #0
 800295e:	d1eb      	bne.n	8002938 <SetPresetMode+0x30>
		Status = VL53L1_set_preset_mode(
 8002960:	9b06      	ldr	r3, [sp, #24]
 8002962:	aa07      	add	r2, sp, #28
 8002964:	8812      	ldrh	r2, [r2, #0]
 8002966:	211f      	movs	r1, #31
 8002968:	4469      	add	r1, sp
 800296a:	7809      	ldrb	r1, [r1, #0]
 800296c:	9402      	str	r4, [sp, #8]
 800296e:	9804      	ldr	r0, [sp, #16]
 8002970:	9001      	str	r0, [sp, #4]
 8002972:	9805      	ldr	r0, [sp, #20]
 8002974:	9000      	str	r0, [sp, #0]
 8002976:	0030      	movs	r0, r6
 8002978:	f000 fd8e 	bl	8003498 <VL53L1_set_preset_mode>
 800297c:	e7d6      	b.n	800292c <SetPresetMode+0x24>

0800297e <SetLimitValue>:
{
 800297e:	b510      	push	{r4, lr}
	switch (LimitCheckId) {
 8002980:	2900      	cmp	r1, #0
 8002982:	d004      	beq.n	800298e <SetLimitValue+0x10>
 8002984:	2901      	cmp	r1, #1
 8002986:	d008      	beq.n	800299a <SetLimitValue+0x1c>
 8002988:	2004      	movs	r0, #4
 800298a:	4240      	negs	r0, r0
}
 800298c:	bd10      	pop	{r4, pc}
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 800298e:	0b92      	lsrs	r2, r2, #14
 8002990:	b291      	uxth	r1, r2
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 8002992:	f000 fe75 	bl	8003680 <VL53L1_set_lite_sigma_threshold>
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002996:	2000      	movs	r0, #0
		break;
 8002998:	e7f8      	b.n	800298c <SetLimitValue+0xe>
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 800299a:	0a52      	lsrs	r2, r2, #9
 800299c:	b291      	uxth	r1, r2
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 800299e:	f000 fe7a 	bl	8003696 <VL53L1_set_lite_min_count_rate>
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80029a2:	2000      	movs	r0, #0
		break;
 80029a4:	e7f2      	b.n	800298c <SetLimitValue+0xe>
	...

080029a8 <ChangePresetMode>:
{
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	0004      	movs	r4, r0
	Status = VL53L1_get_user_zone(Dev, &user_zone);
 80029ae:	a903      	add	r1, sp, #12
 80029b0:	f000 fca4 	bl	80032fc <VL53L1_get_user_zone>
	PresetMode = VL53L1DevDataGet(Dev,
 80029b4:	23df      	movs	r3, #223	@ 0xdf
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	5ce6      	ldrb	r6, [r4, r3]
	NewDistanceMode = VL53L1DevDataGet(Dev,
 80029ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002a34 <ChangePresetMode+0x8c>)
 80029bc:	5ce5      	ldrb	r5, [r4, r3]
	if (Status == VL53L1_ERROR_NONE)
 80029be:	2800      	cmp	r0, #0
 80029c0:	d003      	beq.n	80029ca <ChangePresetMode+0x22>
	if (Status == VL53L1_ERROR_NONE)
 80029c2:	2800      	cmp	r0, #0
 80029c4:	d00d      	beq.n	80029e2 <ChangePresetMode+0x3a>
}
 80029c6:	b004      	add	sp, #16
 80029c8:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 80029ca:	ab02      	add	r3, sp, #8
 80029cc:	aa01      	add	r2, sp, #4
 80029ce:	4669      	mov	r1, sp
 80029d0:	0020      	movs	r0, r4
 80029d2:	f000 fc21 	bl	8003218 <VL53L1_get_timeouts_us>
	if (Status == VL53L1_ERROR_NONE)
 80029d6:	2800      	cmp	r0, #0
 80029d8:	d1f5      	bne.n	80029c6 <ChangePresetMode+0x1e>
		Status = VL53L1_stop_range(Dev);
 80029da:	0020      	movs	r0, r4
 80029dc:	f000 fffc 	bl	80039d8 <VL53L1_stop_range>
 80029e0:	e7ef      	b.n	80029c2 <ChangePresetMode+0x1a>
		Status = VL53L1_WaitUs(Dev, 500);
 80029e2:	21fa      	movs	r1, #250	@ 0xfa
 80029e4:	0049      	lsls	r1, r1, #1
 80029e6:	0020      	movs	r0, r4
 80029e8:	f002 ff37 	bl	800585a <VL53L1_WaitUs>
	if (Status == VL53L1_ERROR_NONE) {
 80029ec:	2800      	cmp	r0, #0
 80029ee:	d1ea      	bne.n	80029c6 <ChangePresetMode+0x1e>
		inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 80029f0:	6963      	ldr	r3, [r4, #20]
		Status = SetPresetMode(Dev,
 80029f2:	002a      	movs	r2, r5
 80029f4:	0031      	movs	r1, r6
 80029f6:	0020      	movs	r0, r4
 80029f8:	f7ff ff86 	bl	8002908 <SetPresetMode>
	if (Status == VL53L1_ERROR_NONE) {
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d1e2      	bne.n	80029c6 <ChangePresetMode+0x1e>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8002a00:	9b02      	ldr	r3, [sp, #8]
 8002a02:	9a01      	ldr	r2, [sp, #4]
 8002a04:	9900      	ldr	r1, [sp, #0]
 8002a06:	0020      	movs	r0, r4
 8002a08:	f000 fbea 	bl	80031e0 <VL53L1_set_timeouts_us>
		if (Status == VL53L1_ERROR_NONE)
 8002a0c:	2800      	cmp	r0, #0
 8002a0e:	d1da      	bne.n	80029c6 <ChangePresetMode+0x1e>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8002a10:	9b02      	ldr	r3, [sp, #8]
 8002a12:	6123      	str	r3, [r4, #16]
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8002a14:	a903      	add	r1, sp, #12
 8002a16:	0020      	movs	r0, r4
 8002a18:	f000 fc5d 	bl	80032d6 <VL53L1_set_user_zone>
	if (Status == VL53L1_ERROR_NONE) {
 8002a1c:	2800      	cmp	r0, #0
 8002a1e:	d1d2      	bne.n	80029c6 <ChangePresetMode+0x1e>
		DeviceMeasurementMode = VL53L1DevDataGet(Dev,
 8002a20:	78a1      	ldrb	r1, [r4, #2]
		Status = VL53L1_init_and_start_range(
 8002a22:	2206      	movs	r2, #6
 8002a24:	0020      	movs	r0, r4
 8002a26:	f000 fea9 	bl	800377c <VL53L1_init_and_start_range>
	if (Status == VL53L1_ERROR_NONE)
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d1cb      	bne.n	80029c6 <ChangePresetMode+0x1e>
		VL53L1DevDataSet(Dev,
 8002a2e:	4b02      	ldr	r3, [pc, #8]	@ (8002a38 <ChangePresetMode+0x90>)
 8002a30:	54e5      	strb	r5, [r4, r3]
 8002a32:	e7c8      	b.n	80029c6 <ChangePresetMode+0x1e>
 8002a34:	0000037f 	.word	0x0000037f
 8002a38:	0000037e 	.word	0x0000037e

08002a3c <VL53L1_WaitDeviceBooted>:
{
 8002a3c:	b510      	push	{r4, lr}
	Status = VL53L1_poll_for_boot_completion(Dev,
 8002a3e:	21fa      	movs	r1, #250	@ 0xfa
 8002a40:	0049      	lsls	r1, r1, #1
 8002a42:	f002 fce6 	bl	8005412 <VL53L1_poll_for_boot_completion>
}
 8002a46:	bd10      	pop	{r4, pc}

08002a48 <VL53L1_SetDistanceMode>:
{
 8002a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a4a:	46c6      	mov	lr, r8
 8002a4c:	b500      	push	{lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	0004      	movs	r4, r0
 8002a52:	000d      	movs	r5, r1
	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8002a54:	23df      	movs	r3, #223	@ 0xdf
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	5cc6      	ldrb	r6, [r0, r3]
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 8002a5a:	1e4b      	subs	r3, r1, #1
 8002a5c:	b2db      	uxtb	r3, r3
	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d836      	bhi.n	8002ad0 <VL53L1_SetDistanceMode+0x88>
		if ((DistanceMode == VL53L1_DISTANCEMODE_SHORT) ||
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d90e      	bls.n	8002a84 <VL53L1_SetDistanceMode+0x3c>
			InternalDistanceMode = VL53L1_DISTANCEMODE_LONG;
 8002a66:	2703      	movs	r7, #3
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 8002a68:	4669      	mov	r1, sp
 8002a6a:	0020      	movs	r0, r4
 8002a6c:	f000 fc46 	bl	80032fc <VL53L1_get_user_zone>
	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 8002a70:	6963      	ldr	r3, [r4, #20]
 8002a72:	4698      	mov	r8, r3
	if (Status == VL53L1_ERROR_NONE)
 8002a74:	2800      	cmp	r0, #0
 8002a76:	d007      	beq.n	8002a88 <VL53L1_SetDistanceMode+0x40>
	if (Status == VL53L1_ERROR_NONE) {
 8002a78:	2800      	cmp	r0, #0
 8002a7a:	d014      	beq.n	8002aa6 <VL53L1_SetDistanceMode+0x5e>
}
 8002a7c:	b004      	add	sp, #16
 8002a7e:	bc80      	pop	{r7}
 8002a80:	46b8      	mov	r8, r7
 8002a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
			InternalDistanceMode = DistanceMode;
 8002a84:	000f      	movs	r7, r1
 8002a86:	e7ef      	b.n	8002a68 <VL53L1_SetDistanceMode+0x20>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8002a88:	ab03      	add	r3, sp, #12
 8002a8a:	aa02      	add	r2, sp, #8
 8002a8c:	a901      	add	r1, sp, #4
 8002a8e:	0020      	movs	r0, r4
 8002a90:	f000 fbc2 	bl	8003218 <VL53L1_get_timeouts_us>
	if (Status == VL53L1_ERROR_NONE)
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d1f1      	bne.n	8002a7c <VL53L1_SetDistanceMode+0x34>
		Status = SetPresetMode(Dev,
 8002a98:	4643      	mov	r3, r8
 8002a9a:	003a      	movs	r2, r7
 8002a9c:	0031      	movs	r1, r6
 8002a9e:	0020      	movs	r0, r4
 8002aa0:	f7ff ff32 	bl	8002908 <SetPresetMode>
 8002aa4:	e7e8      	b.n	8002a78 <VL53L1_SetDistanceMode+0x30>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad8 <VL53L1_SetDistanceMode+0x90>)
 8002aa8:	54e7      	strb	r7, [r4, r3]
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8002aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <VL53L1_SetDistanceMode+0x94>)
 8002aac:	54e7      	strb	r7, [r4, r3]
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <VL53L1_SetDistanceMode+0x98>)
 8002ab0:	54e5      	strb	r5, [r4, r3]
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8002ab2:	9b03      	ldr	r3, [sp, #12]
 8002ab4:	9a02      	ldr	r2, [sp, #8]
 8002ab6:	9901      	ldr	r1, [sp, #4]
 8002ab8:	0020      	movs	r0, r4
 8002aba:	f000 fb91 	bl	80031e0 <VL53L1_set_timeouts_us>
		if (Status == VL53L1_ERROR_NONE)
 8002abe:	2800      	cmp	r0, #0
 8002ac0:	d1dc      	bne.n	8002a7c <VL53L1_SetDistanceMode+0x34>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8002ac2:	9b03      	ldr	r3, [sp, #12]
 8002ac4:	6123      	str	r3, [r4, #16]
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8002ac6:	4669      	mov	r1, sp
 8002ac8:	0020      	movs	r0, r4
 8002aca:	f000 fc04 	bl	80032d6 <VL53L1_set_user_zone>
 8002ace:	e7d5      	b.n	8002a7c <VL53L1_SetDistanceMode+0x34>
		return VL53L1_ERROR_INVALID_PARAMS;
 8002ad0:	2004      	movs	r0, #4
 8002ad2:	4240      	negs	r0, r0
 8002ad4:	e7d2      	b.n	8002a7c <VL53L1_SetDistanceMode+0x34>
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	0000037e 	.word	0x0000037e
 8002adc:	0000037f 	.word	0x0000037f
 8002ae0:	0000037d 	.word	0x0000037d

08002ae4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:
{
 8002ae4:	b570      	push	{r4, r5, r6, lr}
 8002ae6:	0005      	movs	r5, r0
 8002ae8:	000c      	movs	r4, r1
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8002aea:	0188      	lsls	r0, r1, #6
 8002aec:	21fa      	movs	r1, #250	@ 0xfa
 8002aee:	0089      	lsls	r1, r1, #2
 8002af0:	f7fd fb0a 	bl	8000108 <__udivsi3>
 8002af4:	1901      	adds	r1, r0, r4
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8002af6:	0028      	movs	r0, r5
 8002af8:	f000 fb51 	bl	800319e <VL53L1_set_inter_measurement_period_ms>
}
 8002afc:	bd70      	pop	{r4, r5, r6, pc}

08002afe <VL53L1_GetInterMeasurementPeriodMilliSeconds>:
{
 8002afe:	b570      	push	{r4, r5, r6, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	000e      	movs	r6, r1
	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 8002b04:	a901      	add	r1, sp, #4
 8002b06:	f000 fb59 	bl	80031bc <VL53L1_get_inter_measurement_period_ms>
 8002b0a:	0005      	movs	r5, r0
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 8002b0c:	9c01      	ldr	r4, [sp, #4]
 8002b0e:	01a0      	lsls	r0, r4, #6
 8002b10:	21fa      	movs	r1, #250	@ 0xfa
 8002b12:	0089      	lsls	r1, r1, #2
 8002b14:	f7fd faf8 	bl	8000108 <__udivsi3>
 8002b18:	1a24      	subs	r4, r4, r0
 8002b1a:	9401      	str	r4, [sp, #4]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8002b1c:	6034      	str	r4, [r6, #0]
}
 8002b1e:	0028      	movs	r0, r5
 8002b20:	b002      	add	sp, #8
 8002b22:	bd70      	pop	{r4, r5, r6, pc}

08002b24 <VL53L1_SetLimitCheckEnable>:
{
 8002b24:	b570      	push	{r4, r5, r6, lr}
 8002b26:	0004      	movs	r4, r0
 8002b28:	000d      	movs	r5, r1
 8002b2a:	0016      	movs	r6, r2
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8002b2c:	2901      	cmp	r1, #1
 8002b2e:	d817      	bhi.n	8002b60 <VL53L1_SetLimitCheckEnable+0x3c>
		if (LimitCheckEnable == 0)
 8002b30:	2a00      	cmp	r2, #0
 8002b32:	d005      	beq.n	8002b40 <VL53L1_SetLimitCheckEnable+0x1c>
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8002b34:	000b      	movs	r3, r1
 8002b36:	33e0      	adds	r3, #224	@ 0xe0
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	18c3      	adds	r3, r0, r3
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	e000      	b.n	8002b42 <VL53L1_SetLimitCheckEnable+0x1e>
			TempFix1616 = 0;
 8002b40:	2200      	movs	r2, #0
		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8002b42:	0029      	movs	r1, r5
 8002b44:	0020      	movs	r0, r4
 8002b46:	f7ff ff1a 	bl	800297e <SetLimitValue>
	if (Status == VL53L1_ERROR_NONE)
 8002b4a:	2800      	cmp	r0, #0
 8002b4c:	d107      	bne.n	8002b5e <VL53L1_SetLimitCheckEnable+0x3a>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002b4e:	1e73      	subs	r3, r6, #1
 8002b50:	419e      	sbcs	r6, r3
 8002b52:	1964      	adds	r4, r4, r5
 8002b54:	23e1      	movs	r3, #225	@ 0xe1
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	469c      	mov	ip, r3
 8002b5a:	4464      	add	r4, ip
 8002b5c:	7026      	strb	r6, [r4, #0]
}
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8002b60:	2004      	movs	r0, #4
 8002b62:	4240      	negs	r0, r0
 8002b64:	e7fb      	b.n	8002b5e <VL53L1_SetLimitCheckEnable+0x3a>

08002b66 <VL53L1_GetLimitCheckEnable>:
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8002b66:	2901      	cmp	r1, #1
 8002b68:	d808      	bhi.n	8002b7c <VL53L1_GetLimitCheckEnable+0x16>
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002b6a:	1840      	adds	r0, r0, r1
 8002b6c:	23e1      	movs	r3, #225	@ 0xe1
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	469c      	mov	ip, r3
 8002b72:	4460      	add	r0, ip
 8002b74:	7803      	ldrb	r3, [r0, #0]
		*pLimitCheckEnable = Temp8;
 8002b76:	7013      	strb	r3, [r2, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002b78:	2000      	movs	r0, #0
}
 8002b7a:	4770      	bx	lr
		*pLimitCheckEnable = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	7013      	strb	r3, [r2, #0]
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8002b80:	2004      	movs	r0, #4
 8002b82:	4240      	negs	r0, r0
 8002b84:	e7f9      	b.n	8002b7a <VL53L1_GetLimitCheckEnable+0x14>

08002b86 <VL53L1_SetLimitCheckValue>:
{
 8002b86:	b570      	push	{r4, r5, r6, lr}
 8002b88:	0005      	movs	r5, r0
 8002b8a:	000c      	movs	r4, r1
 8002b8c:	0016      	movs	r6, r2
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8002b8e:	2901      	cmp	r1, #1
 8002b90:	d817      	bhi.n	8002bc2 <VL53L1_SetLimitCheckValue+0x3c>
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002b92:	1843      	adds	r3, r0, r1
 8002b94:	22e1      	movs	r2, #225	@ 0xe1
 8002b96:	0092      	lsls	r2, r2, #2
 8002b98:	4694      	mov	ip, r2
 8002b9a:	4463      	add	r3, ip
 8002b9c:	781b      	ldrb	r3, [r3, #0]
		if (LimitChecksEnable == 0) {
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d105      	bne.n	8002bae <VL53L1_SetLimitCheckValue+0x28>
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8002ba2:	34e0      	adds	r4, #224	@ 0xe0
 8002ba4:	00a4      	lsls	r4, r4, #2
 8002ba6:	1904      	adds	r4, r0, r4
 8002ba8:	60a6      	str	r6, [r4, #8]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8002baa:	2000      	movs	r0, #0
}
 8002bac:	bd70      	pop	{r4, r5, r6, pc}
			Status = SetLimitValue(Dev, LimitCheckId,
 8002bae:	0032      	movs	r2, r6
 8002bb0:	f7ff fee5 	bl	800297e <SetLimitValue>
			if (Status == VL53L1_ERROR_NONE) {
 8002bb4:	2800      	cmp	r0, #0
 8002bb6:	d1f9      	bne.n	8002bac <VL53L1_SetLimitCheckValue+0x26>
				VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002bb8:	34e0      	adds	r4, #224	@ 0xe0
 8002bba:	00a4      	lsls	r4, r4, #2
 8002bbc:	192d      	adds	r5, r5, r4
 8002bbe:	60ae      	str	r6, [r5, #8]
 8002bc0:	e7f4      	b.n	8002bac <VL53L1_SetLimitCheckValue+0x26>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8002bc2:	2004      	movs	r0, #4
 8002bc4:	4240      	negs	r0, r0
 8002bc6:	e7f1      	b.n	8002bac <VL53L1_SetLimitCheckValue+0x26>

08002bc8 <VL53L1_DataInit>:
{
 8002bc8:	b570      	push	{r4, r5, r6, lr}
 8002bca:	0006      	movs	r6, r0
		Status = VL53L1_data_init(Dev, 1);
 8002bcc:	2101      	movs	r1, #1
 8002bce:	f000 fd73 	bl	80036b8 <VL53L1_data_init>
 8002bd2:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE) {
 8002bd4:	d106      	bne.n	8002be4 <VL53L1_DataInit+0x1c>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8002bd6:	23de      	movs	r3, #222	@ 0xde
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	2201      	movs	r2, #1
 8002bdc:	54f2      	strb	r2, [r6, r3]
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8002bde:	3304      	adds	r3, #4
 8002be0:	3207      	adds	r2, #7
 8002be2:	54f2      	strb	r2, [r6, r3]
{
 8002be4:	2500      	movs	r5, #0
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002be6:	2d01      	cmp	r5, #1
 8002be8:	d80b      	bhi.n	8002c02 <VL53L1_DataInit+0x3a>
		if (Status == VL53L1_ERROR_NONE)
 8002bea:	2c00      	cmp	r4, #0
 8002bec:	d109      	bne.n	8002c02 <VL53L1_DataInit+0x3a>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8002bee:	2201      	movs	r2, #1
 8002bf0:	0029      	movs	r1, r5
 8002bf2:	0030      	movs	r0, r6
 8002bf4:	f7ff ff96 	bl	8002b24 <VL53L1_SetLimitCheckEnable>
 8002bf8:	4304      	orrs	r4, r0
 8002bfa:	b264      	sxtb	r4, r4
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002bfc:	3501      	adds	r5, #1
 8002bfe:	b2ed      	uxtb	r5, r5
 8002c00:	e7f1      	b.n	8002be6 <VL53L1_DataInit+0x1e>
	if (Status == VL53L1_ERROR_NONE) {
 8002c02:	2c00      	cmp	r4, #0
 8002c04:	d001      	beq.n	8002c0a <VL53L1_DataInit+0x42>
}
 8002c06:	0020      	movs	r0, r4
 8002c08:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_SetLimitCheckValue(Dev,
 8002c0a:	2290      	movs	r2, #144	@ 0x90
 8002c0c:	0352      	lsls	r2, r2, #13
 8002c0e:	2100      	movs	r1, #0
 8002c10:	0030      	movs	r0, r6
 8002c12:	f7ff ffb8 	bl	8002b86 <VL53L1_SetLimitCheckValue>
 8002c16:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE) {
 8002c18:	d1f5      	bne.n	8002c06 <VL53L1_DataInit+0x3e>
		Status = VL53L1_SetLimitCheckValue(Dev,
 8002c1a:	2280      	movs	r2, #128	@ 0x80
 8002c1c:	01d2      	lsls	r2, r2, #7
 8002c1e:	2101      	movs	r1, #1
 8002c20:	0030      	movs	r0, r6
 8002c22:	f7ff ffb0 	bl	8002b86 <VL53L1_SetLimitCheckValue>
 8002c26:	0004      	movs	r4, r0
 8002c28:	e7ed      	b.n	8002c06 <VL53L1_DataInit+0x3e>

08002c2a <VL53L1_GetLimitCheckValue>:
{
 8002c2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	0005      	movs	r5, r0
 8002c30:	000c      	movs	r4, r1
 8002c32:	0016      	movs	r6, r2
	switch (LimitCheckId) {
 8002c34:	2900      	cmp	r1, #0
 8002c36:	d005      	beq.n	8002c44 <VL53L1_GetLimitCheckValue+0x1a>
 8002c38:	2901      	cmp	r1, #1
 8002c3a:	d01b      	beq.n	8002c74 <VL53L1_GetLimitCheckValue+0x4a>
 8002c3c:	2004      	movs	r0, #4
 8002c3e:	4240      	negs	r0, r0
}
 8002c40:	b003      	add	sp, #12
 8002c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 8002c44:	af01      	add	r7, sp, #4
 8002c46:	0039      	movs	r1, r7
 8002c48:	f000 fd14 	bl	8003674 <VL53L1_get_lite_sigma_threshold>
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 8002c4c:	883b      	ldrh	r3, [r7, #0]
 8002c4e:	039b      	lsls	r3, r3, #14
	if (Status == VL53L1_ERROR_NONE) {
 8002c50:	2800      	cmp	r0, #0
 8002c52:	d1f5      	bne.n	8002c40 <VL53L1_GetLimitCheckValue+0x16>
		if (TempFix1616 == 0) {
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d115      	bne.n	8002c84 <VL53L1_GetLimitCheckValue+0x5a>
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 8002c58:	0023      	movs	r3, r4
 8002c5a:	33e0      	adds	r3, #224	@ 0xe0
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	18eb      	adds	r3, r5, r3
 8002c60:	689b      	ldr	r3, [r3, #8]
			*pLimitCheckValue = TempFix1616;
 8002c62:	6033      	str	r3, [r6, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002c64:	192c      	adds	r4, r5, r4
 8002c66:	23e1      	movs	r3, #225	@ 0xe1
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	469c      	mov	ip, r3
 8002c6c:	4464      	add	r4, ip
 8002c6e:	2300      	movs	r3, #0
 8002c70:	7023      	strb	r3, [r4, #0]
 8002c72:	e7e5      	b.n	8002c40 <VL53L1_GetLimitCheckValue+0x16>
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8002c74:	466b      	mov	r3, sp
 8002c76:	1d9f      	adds	r7, r3, #6
 8002c78:	0039      	movs	r1, r7
 8002c7a:	f000 fd06 	bl	800368a <VL53L1_get_lite_min_count_rate>
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8002c7e:	883b      	ldrh	r3, [r7, #0]
 8002c80:	025b      	lsls	r3, r3, #9
		break;
 8002c82:	e7e5      	b.n	8002c50 <VL53L1_GetLimitCheckValue+0x26>
			*pLimitCheckValue = TempFix1616;
 8002c84:	6033      	str	r3, [r6, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002c86:	0022      	movs	r2, r4
 8002c88:	32e0      	adds	r2, #224	@ 0xe0
 8002c8a:	0092      	lsls	r2, r2, #2
 8002c8c:	18aa      	adds	r2, r5, r2
 8002c8e:	6093      	str	r3, [r2, #8]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002c90:	192d      	adds	r5, r5, r4
 8002c92:	23e1      	movs	r3, #225	@ 0xe1
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	469c      	mov	ip, r3
 8002c98:	4465      	add	r5, ip
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	702b      	strb	r3, [r5, #0]
 8002c9e:	e7cf      	b.n	8002c40 <VL53L1_GetLimitCheckValue+0x16>

08002ca0 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 8002ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca2:	46c6      	mov	lr, r8
 8002ca4:	b500      	push	{lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	0006      	movs	r6, r0
 8002caa:	0008      	movs	r0, r1
 8002cac:	0017      	movs	r7, r2
 8002cae:	001d      	movs	r5, r3
 8002cb0:	9c08      	ldr	r4, [sp, #32]
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	6023      	str	r3, [r4, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8002cb6:	233e      	movs	r3, #62	@ 0x3e
 8002cb8:	5ceb      	ldrb	r3, [r5, r3]
 8002cba:	221f      	movs	r2, #31
 8002cbc:	401a      	ands	r2, r3
 8002cbe:	4690      	mov	r8, r2

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 8002cc0:	002a      	movs	r2, r5
 8002cc2:	4641      	mov	r1, r8
 8002cc4:	f7ff fdcc 	bl	8002860 <ComputeRQL>
 8002cc8:	7160      	strb	r0, [r4, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8002cca:	8dab      	ldrh	r3, [r5, #44]	@ 0x2c
 8002ccc:	025b      	lsls	r3, r3, #9
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 8002cce:	60a3      	str	r3, [r4, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8002cd0:	8e2b      	ldrh	r3, [r5, #48]	@ 0x30
 8002cd2:	025b      	lsls	r3, r3, #9
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 8002cd4:	60e3      	str	r3, [r4, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 8002cd6:	8a2b      	ldrh	r3, [r5, #16]
	pRangeData->EffectiveSpadRtnCount =
 8002cd8:	8223      	strh	r3, [r4, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8002cda:	8f2b      	ldrh	r3, [r5, #56]	@ 0x38
 8002cdc:	025b      	lsls	r3, r3, #9
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8002cde:	6163      	str	r3, [r4, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8002ce0:	223c      	movs	r2, #60	@ 0x3c
 8002ce2:	5eab      	ldrsh	r3, [r5, r2]
 8002ce4:	8323      	strh	r3, [r4, #24]

	pRangeData->RangeFractionalPart = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	76a3      	strb	r3, [r4, #26]

	/* Treat device error status first */
	switch (device_status) {
 8002cea:	2f0d      	cmp	r7, #13
 8002cec:	d04b      	beq.n	8002d86 <SetSimpleData+0xe6>
 8002cee:	d904      	bls.n	8002cfa <SetSimpleData+0x5a>
 8002cf0:	2f11      	cmp	r7, #17
 8002cf2:	d006      	beq.n	8002d02 <SetSimpleData+0x62>
		break;
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
		break;
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	76e3      	strb	r3, [r4, #27]
 8002cf8:	e005      	b.n	8002d06 <SetSimpleData+0x66>
	switch (device_status) {
 8002cfa:	3f01      	subs	r7, #1
 8002cfc:	b2ff      	uxtb	r7, r7
 8002cfe:	2f02      	cmp	r7, #2
 8002d00:	d8f8      	bhi.n	8002cf4 <SetSimpleData+0x54>
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8002d02:	2305      	movs	r3, #5
 8002d04:	76e3      	strb	r3, [r4, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 8002d06:	7ee3      	ldrb	r3, [r4, #27]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d103      	bne.n	8002d14 <SetSimpleData+0x74>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 8002d0c:	4640      	mov	r0, r8
 8002d0e:	f7ff fddf 	bl	80028d0 <ConvertStatusLite>
			pRangeData->RangeStatus =
 8002d12:	76e0      	strb	r0, [r4, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8002d14:	8f2b      	ldrh	r3, [r5, #56]	@ 0x38
 8002d16:	025b      	lsls	r3, r3, #9
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002d18:	22e4      	movs	r2, #228	@ 0xe4
 8002d1a:	0092      	lsls	r2, r2, #2
 8002d1c:	50b3      	str	r3, [r6, r2]
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8002d1e:	8dab      	ldrh	r3, [r5, #44]	@ 0x2c
 8002d20:	025b      	lsls	r3, r3, #9
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8002d22:	3204      	adds	r2, #4
 8002d24:	50b3      	str	r3, [r6, r2]
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 8002d26:	466a      	mov	r2, sp
 8002d28:	2100      	movs	r1, #0
 8002d2a:	0030      	movs	r0, r6
 8002d2c:	f7ff ff7d 	bl	8002c2a <VL53L1_GetLimitCheckValue>

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;

	VL53L1_GetLimitCheckEnable(Dev,
 8002d30:	466b      	mov	r3, sp
 8002d32:	1ddd      	adds	r5, r3, #7
 8002d34:	002a      	movs	r2, r5
 8002d36:	2100      	movs	r1, #0
 8002d38:	0030      	movs	r0, r6
 8002d3a:	f7ff ff14 	bl	8002b66 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 8002d3e:	782b      	ldrb	r3, [r5, #0]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d023      	beq.n	8002d8c <SetSimpleData+0xec>
 8002d44:	2200      	movs	r2, #0
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8002d46:	4b1d      	ldr	r3, [pc, #116]	@ (8002dbc <SetSimpleData+0x11c>)
 8002d48:	54f2      	strb	r2, [r6, r3]
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 8002d4a:	466a      	mov	r2, sp
 8002d4c:	2101      	movs	r1, #1
 8002d4e:	0030      	movs	r0, r6
 8002d50:	f7ff ff6b 	bl	8002c2a <VL53L1_GetLimitCheckValue>

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;

	VL53L1_GetLimitCheckEnable(Dev,
 8002d54:	466b      	mov	r3, sp
 8002d56:	1ddd      	adds	r5, r3, #7
 8002d58:	002a      	movs	r2, r5
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	0030      	movs	r0, r6
 8002d5e:	f7ff ff02 	bl	8002b66 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8002d62:	782b      	ldrb	r3, [r5, #0]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d018      	beq.n	8002d9a <SetSimpleData+0xfa>
 8002d68:	2200      	movs	r2, #0
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8002d6a:	4b15      	ldr	r3, [pc, #84]	@ (8002dc0 <SetSimpleData+0x120>)
 8002d6c:	54f2      	strb	r2, [r6, r3]
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 8002d6e:	2318      	movs	r3, #24
 8002d70:	5ee2      	ldrsh	r2, [r4, r3]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 8002d72:	7ee3      	ldrb	r3, [r4, #27]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <SetSimpleData+0xdc>
 8002d78:	2a00      	cmp	r2, #0
 8002d7a:	db15      	blt.n	8002da8 <SetSimpleData+0x108>
		else
			pRangeData->RangeMilliMeter = 0;
	}

	return Status;
}
 8002d7c:	2000      	movs	r0, #0
 8002d7e:	b002      	add	sp, #8
 8002d80:	bc80      	pop	{r7}
 8002d82:	46b8      	mov	r8, r7
 8002d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 8002d86:	230d      	movs	r3, #13
 8002d88:	76e3      	strb	r3, [r4, #27]
		break;
 8002d8a:	e7bc      	b.n	8002d06 <SetSimpleData+0x66>
	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 8002d8c:	4643      	mov	r3, r8
 8002d8e:	2b06      	cmp	r3, #6
 8002d90:	d001      	beq.n	8002d96 <SetSimpleData+0xf6>
 8002d92:	2200      	movs	r2, #0
 8002d94:	e7d7      	b.n	8002d46 <SetSimpleData+0xa6>
 8002d96:	2201      	movs	r2, #1
 8002d98:	e7d5      	b.n	8002d46 <SetSimpleData+0xa6>
	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8002d9a:	4643      	mov	r3, r8
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d001      	beq.n	8002da4 <SetSimpleData+0x104>
 8002da0:	2200      	movs	r2, #0
 8002da2:	e7e2      	b.n	8002d6a <SetSimpleData+0xca>
 8002da4:	2201      	movs	r2, #1
 8002da6:	e7e0      	b.n	8002d6a <SetSimpleData+0xca>
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 8002da8:	4b06      	ldr	r3, [pc, #24]	@ (8002dc4 <SetSimpleData+0x124>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	da02      	bge.n	8002db6 <SetSimpleData+0x116>
			pRangeData->RangeStatus =
 8002db0:	230e      	movs	r3, #14
 8002db2:	76e3      	strb	r3, [r4, #27]
 8002db4:	e7e2      	b.n	8002d7c <SetSimpleData+0xdc>
			pRangeData->RangeMilliMeter = 0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	8323      	strh	r3, [r4, #24]
 8002dba:	e7df      	b.n	8002d7c <SetSimpleData+0xdc>
 8002dbc:	00000386 	.word	0x00000386
 8002dc0:	00000387 	.word	0x00000387
 8002dc4:	20000028 	.word	0x20000028

08002dc8 <VL53L1_GetSequenceStepEnable>:
{
 8002dc8:	b510      	push	{r4, lr}
	Status = VL53L1_get_sequence_config_bit(Dev,
 8002dca:	f000 fa6a 	bl	80032a2 <VL53L1_get_sequence_config_bit>
}
 8002dce:	bd10      	pop	{r4, pc}

08002dd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:
{
 8002dd0:	b570      	push	{r4, r5, r6, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	0005      	movs	r5, r0
 8002dd6:	000e      	movs	r6, r1
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8002dd8:	4b46      	ldr	r3, [pc, #280]	@ (8002ef4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x124>)
 8002dda:	4299      	cmp	r1, r3
 8002ddc:	d900      	bls.n	8002de0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x10>
 8002dde:	e07f      	b.n	8002ee0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x110>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8002de0:	2217      	movs	r2, #23
 8002de2:	446a      	add	r2, sp
 8002de4:	2105      	movs	r1, #5
 8002de6:	f7ff ffef 	bl	8002dc8 <VL53L1_GetSequenceStepEnable>
 8002dea:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE) {
 8002dec:	d002      	beq.n	8002df4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x24>
}
 8002dee:	0020      	movs	r0, r4
 8002df0:	b006      	add	sp, #24
 8002df2:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8002df4:	2216      	movs	r2, #22
 8002df6:	446a      	add	r2, sp
 8002df8:	2106      	movs	r1, #6
 8002dfa:	0028      	movs	r0, r5
 8002dfc:	f7ff ffe4 	bl	8002dc8 <VL53L1_GetSequenceStepEnable>
 8002e00:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE)
 8002e02:	d1f4      	bne.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
		Status = VL53L1_get_timeouts_us(Dev,
 8002e04:	ab04      	add	r3, sp, #16
 8002e06:	aa03      	add	r2, sp, #12
 8002e08:	a902      	add	r1, sp, #8
 8002e0a:	0028      	movs	r0, r5
 8002e0c:	f000 fa04 	bl	8003218 <VL53L1_get_timeouts_us>
 8002e10:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE) {
 8002e12:	d1ec      	bne.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8002e14:	23df      	movs	r3, #223	@ 0xdf
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	5ceb      	ldrb	r3, [r5, r3]
		switch (PresetMode) {
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d020      	beq.n	8002e60 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x90>
 8002e1e:	2b08      	cmp	r3, #8
 8002e20:	d043      	beq.n	8002eaa <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xda>
 8002e22:	2b03      	cmp	r3, #3
 8002e24:	d02f      	beq.n	8002e86 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xb6>
 8002e26:	4b34      	ldr	r3, [pc, #208]	@ (8002ef8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>)
 8002e28:	2101      	movs	r1, #1
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	3c08      	subs	r4, #8
		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8002e2e:	42b0      	cmp	r0, r6
 8002e30:	d259      	bcs.n	8002ee6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x116>
					- TimingGuard);
 8002e32:	1a30      	subs	r0, r6, r0
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8002e34:	9004      	str	r0, [sp, #16]
		if (Status == VL53L1_ERROR_NONE) {
 8002e36:	2c00      	cmp	r4, #0
 8002e38:	d1d9      	bne.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8002e3a:	4298      	cmp	r0, r3
 8002e3c:	d856      	bhi.n	8002eec <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x11c>
				TimingBudget /= divisor;
 8002e3e:	f7fd f963 	bl	8000108 <__udivsi3>
 8002e42:	0003      	movs	r3, r0
 8002e44:	9004      	str	r0, [sp, #16]
				Status = VL53L1_set_timeouts_us(
 8002e46:	9a03      	ldr	r2, [sp, #12]
 8002e48:	9902      	ldr	r1, [sp, #8]
 8002e4a:	0028      	movs	r0, r5
 8002e4c:	f000 f9c8 	bl	80031e0 <VL53L1_set_timeouts_us>
 8002e50:	1e04      	subs	r4, r0, #0
			if (Status == VL53L1_ERROR_NONE)
 8002e52:	d1cc      	bne.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
				VL53L1DevDataSet(Dev,
 8002e54:	9b04      	ldr	r3, [sp, #16]
 8002e56:	612b      	str	r3, [r5, #16]
		VL53L1DevDataSet(Dev,
 8002e58:	23e0      	movs	r3, #224	@ 0xe0
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	50ee      	str	r6, [r5, r3]
 8002e5e:	e7c6      	b.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8002e60:	2317      	movs	r3, #23
 8002e62:	446b      	add	r3, sp
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d032      	beq.n	8002ed0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x100>
 8002e6a:	2316      	movs	r3, #22
 8002e6c:	446b      	add	r3, sp
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d004      	beq.n	8002e7e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xae>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8002e74:	4b20      	ldr	r3, [pc, #128]	@ (8002ef8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>)
		divisor = 1;
 8002e76:	2101      	movs	r1, #1
				TimingGuard = 1000;
 8002e78:	20fa      	movs	r0, #250	@ 0xfa
 8002e7a:	0080      	lsls	r0, r0, #2
 8002e7c:	e7d7      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8002e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ef8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>)
		divisor = 1;
 8002e80:	2101      	movs	r1, #1
				TimingGuard = 5000;
 8002e82:	481e      	ldr	r0, [pc, #120]	@ (8002efc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>)
 8002e84:	e7d3      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8002e86:	2317      	movs	r3, #23
 8002e88:	446b      	add	r3, sp
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d023      	beq.n	8002ed8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x108>
 8002e90:	2316      	movs	r3, #22
 8002e92:	446b      	add	r3, sp
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d003      	beq.n	8002ea2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd2>
			FDAMaxTimingBudgetUs *= 2;
 8002e9a:	4b19      	ldr	r3, [pc, #100]	@ (8002f00 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x130>)
			divisor = 2;
 8002e9c:	2102      	movs	r1, #2
				TimingGuard = 21600;
 8002e9e:	4819      	ldr	r0, [pc, #100]	@ (8002f04 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x134>)
 8002ea0:	e7c5      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
			FDAMaxTimingBudgetUs *= 2;
 8002ea2:	4b17      	ldr	r3, [pc, #92]	@ (8002f00 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x130>)
			divisor = 2;
 8002ea4:	2102      	movs	r1, #2
				TimingGuard = 26600;
 8002ea6:	4818      	ldr	r0, [pc, #96]	@ (8002f08 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>)
 8002ea8:	e7c1      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
			VL53L1_get_tuning_parm(Dev,
 8002eaa:	aa01      	add	r2, sp, #4
 8002eac:	4917      	ldr	r1, [pc, #92]	@ (8002f0c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13c>)
 8002eae:	0028      	movs	r0, r5
 8002eb0:	f000 feda 	bl	8003c68 <VL53L1_get_tuning_parm>
			if (vhv_loops > 0) {
 8002eb4:	9b01      	ldr	r3, [sp, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	dd08      	ble.n	8002ecc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
				vhv += vhv_loops *
 8002eba:	20f5      	movs	r0, #245	@ 0xf5
 8002ebc:	4358      	muls	r0, r3
 8002ebe:	30f5      	adds	r0, #245	@ 0xf5
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8002ec0:	4b13      	ldr	r3, [pc, #76]	@ (8002f10 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>)
 8002ec2:	469c      	mov	ip, r3
 8002ec4:	4460      	add	r0, ip
			FDAMaxTimingBudgetUs *= 2;
 8002ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f00 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x130>)
			divisor = 2;
 8002ec8:	2102      	movs	r1, #2
		break;
 8002eca:	e7b0      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8002ecc:	20f5      	movs	r0, #245	@ 0xf5
 8002ece:	e7f7      	b.n	8002ec0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8002ed0:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x128>)
		divisor = 1;
 8002ed2:	2101      	movs	r1, #1
				TimingGuard = 5000;
 8002ed4:	4809      	ldr	r0, [pc, #36]	@ (8002efc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>)
 8002ed6:	e7aa      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
			FDAMaxTimingBudgetUs *= 2;
 8002ed8:	4b09      	ldr	r3, [pc, #36]	@ (8002f00 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x130>)
			divisor = 2;
 8002eda:	2102      	movs	r1, #2
				TimingGuard = 26600;
 8002edc:	480a      	ldr	r0, [pc, #40]	@ (8002f08 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x138>)
 8002ede:	e7a6      	b.n	8002e2e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5e>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8002ee0:	2404      	movs	r4, #4
 8002ee2:	4264      	negs	r4, r4
 8002ee4:	e783      	b.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8002ee6:	2404      	movs	r4, #4
 8002ee8:	4264      	negs	r4, r4
 8002eea:	e780      	b.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8002eec:	2404      	movs	r4, #4
 8002eee:	4264      	negs	r4, r4
 8002ef0:	e77d      	b.n	8002dee <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1e>
 8002ef2:	46c0      	nop			@ (mov r8, r8)
 8002ef4:	00989680 	.word	0x00989680
 8002ef8:	00086470 	.word	0x00086470
 8002efc:	00001388 	.word	0x00001388
 8002f00:	0010c8e0 	.word	0x0010c8e0
 8002f04:	00005460 	.word	0x00005460
 8002f08:	000067e8 	.word	0x000067e8
 8002f0c:	00008036 	.word	0x00008036
 8002f10:	00000ddc 	.word	0x00000ddc

08002f14 <VL53L1_SetPresetMode>:
{
 8002f14:	b570      	push	{r4, r5, r6, lr}
 8002f16:	0004      	movs	r4, r0
 8002f18:	000d      	movs	r5, r1
	Status = SetPresetMode(Dev,
 8002f1a:	23fa      	movs	r3, #250	@ 0xfa
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	2203      	movs	r2, #3
 8002f20:	f7ff fcf2 	bl	8002908 <SetPresetMode>
	if (Status == VL53L1_ERROR_NONE) {
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d110      	bne.n	8002f4a <VL53L1_SetPresetMode+0x36>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8002f28:	2303      	movs	r3, #3
 8002f2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002f64 <VL53L1_SetPresetMode+0x50>)
 8002f2c:	54a3      	strb	r3, [r4, r2]
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8002f2e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f68 <VL53L1_SetPresetMode+0x54>)
 8002f30:	54a3      	strb	r3, [r4, r2]
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8002f32:	1eeb      	subs	r3, r5, #3
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d901      	bls.n	8002f3e <VL53L1_SetPresetMode+0x2a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8002f3a:	2d08      	cmp	r5, #8
 8002f3c:	d106      	bne.n	8002f4c <VL53L1_SetPresetMode+0x38>
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8002f3e:	490b      	ldr	r1, [pc, #44]	@ (8002f6c <VL53L1_SetPresetMode+0x58>)
 8002f40:	0020      	movs	r0, r4
 8002f42:	f7ff ff45 	bl	8002dd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
	if (Status == VL53L1_ERROR_NONE) {
 8002f46:	2800      	cmp	r0, #0
 8002f48:	d005      	beq.n	8002f56 <VL53L1_SetPresetMode+0x42>
}
 8002f4a:	bd70      	pop	{r4, r5, r6, pc}
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8002f4c:	4908      	ldr	r1, [pc, #32]	@ (8002f70 <VL53L1_SetPresetMode+0x5c>)
 8002f4e:	0020      	movs	r0, r4
 8002f50:	f7ff ff3e 	bl	8002dd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8002f54:	e7f7      	b.n	8002f46 <VL53L1_SetPresetMode+0x32>
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8002f56:	21fa      	movs	r1, #250	@ 0xfa
 8002f58:	0089      	lsls	r1, r1, #2
 8002f5a:	0020      	movs	r0, r4
 8002f5c:	f7ff fdc2 	bl	8002ae4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8002f60:	e7f3      	b.n	8002f4a <VL53L1_SetPresetMode+0x36>
 8002f62:	46c0      	nop			@ (mov r8, r8)
 8002f64:	0000037e 	.word	0x0000037e
 8002f68:	0000037f 	.word	0x0000037f
 8002f6c:	0000a028 	.word	0x0000a028
 8002f70:	00008235 	.word	0x00008235

08002f74 <VL53L1_StaticInit>:
{
 8002f74:	b510      	push	{r4, lr}
	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8002f76:	2303      	movs	r3, #3
 8002f78:	22de      	movs	r2, #222	@ 0xde
 8002f7a:	0092      	lsls	r2, r2, #2
 8002f7c:	5483      	strb	r3, [r0, r2]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8002f7e:	2220      	movs	r2, #32
 8002f80:	7082      	strb	r2, [r0, #2]
	VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8002f82:	4a05      	ldr	r2, [pc, #20]	@ (8002f98 <VL53L1_StaticInit+0x24>)
 8002f84:	5483      	strb	r3, [r0, r2]
	VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8002f86:	4a05      	ldr	r2, [pc, #20]	@ (8002f9c <VL53L1_StaticInit+0x28>)
 8002f88:	5483      	strb	r3, [r0, r2]
	VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8002f8a:	4a05      	ldr	r2, [pc, #20]	@ (8002fa0 <VL53L1_StaticInit+0x2c>)
 8002f8c:	5483      	strb	r3, [r0, r2]
	Status = VL53L1_SetPresetMode(Dev,
 8002f8e:	2108      	movs	r1, #8
 8002f90:	f7ff ffc0 	bl	8002f14 <VL53L1_SetPresetMode>
}
 8002f94:	bd10      	pop	{r4, pc}
 8002f96:	46c0      	nop			@ (mov r8, r8)
 8002f98:	0000037f 	.word	0x0000037f
 8002f9c:	0000037e 	.word	0x0000037e
 8002fa0:	0000037d 	.word	0x0000037d

08002fa4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:
{
 8002fa4:	b570      	push	{r4, r5, r6, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	0005      	movs	r5, r0
 8002faa:	000e      	movs	r6, r1
	uint8_t Mm1Enabled = 0;
 8002fac:	2217      	movs	r2, #23
 8002fae:	446a      	add	r2, sp
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	7013      	strb	r3, [r2, #0]
	uint8_t Mm2Enabled = 0;
 8002fb4:	2116      	movs	r1, #22
 8002fb6:	4469      	add	r1, sp
 8002fb8:	700b      	strb	r3, [r1, #0]
	uint32_t  MmTimeoutUs = 0;
 8002fba:	9304      	str	r3, [sp, #16]
	uint32_t  RangeTimeoutUs = 0;
 8002fbc:	9303      	str	r3, [sp, #12]
	uint32_t PhaseCalTimeoutUs = 0;
 8002fbe:	9302      	str	r3, [sp, #8]
	*pMeasurementTimingBudgetMicroSeconds = 0;
 8002fc0:	6033      	str	r3, [r6, #0]
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8002fc2:	2105      	movs	r1, #5
 8002fc4:	f7ff ff00 	bl	8002dc8 <VL53L1_GetSequenceStepEnable>
 8002fc8:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE)
 8002fca:	d00c      	beq.n	8002fe6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x42>
	if (Status == VL53L1_ERROR_NONE) {
 8002fcc:	2c00      	cmp	r4, #0
 8002fce:	d157      	bne.n	8003080 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xdc>
		PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8002fd0:	23df      	movs	r3, #223	@ 0xdf
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	5ceb      	ldrb	r3, [r5, r3]
		switch (PresetMode) {
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d015      	beq.n	8003006 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x62>
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	d03e      	beq.n	800305c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 8002fde:	2b03      	cmp	r3, #3
 8002fe0:	d026      	beq.n	8003030 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x8c>
 8002fe2:	3c08      	subs	r4, #8
 8002fe4:	e04c      	b.n	8003080 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xdc>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8002fe6:	2216      	movs	r2, #22
 8002fe8:	446a      	add	r2, sp
 8002fea:	2106      	movs	r1, #6
 8002fec:	0028      	movs	r0, r5
 8002fee:	f7ff feeb 	bl	8002dc8 <VL53L1_GetSequenceStepEnable>
 8002ff2:	1e04      	subs	r4, r0, #0
	if (Status == VL53L1_ERROR_NONE)
 8002ff4:	d144      	bne.n	8003080 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xdc>
		Status = VL53L1_get_timeouts_us(Dev,
 8002ff6:	ab03      	add	r3, sp, #12
 8002ff8:	aa04      	add	r2, sp, #16
 8002ffa:	a902      	add	r1, sp, #8
 8002ffc:	0028      	movs	r0, r5
 8002ffe:	f000 f90b 	bl	8003218 <VL53L1_get_timeouts_us>
 8003002:	0004      	movs	r4, r0
 8003004:	e7e2      	b.n	8002fcc <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x28>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8003006:	2317      	movs	r3, #23
 8003008:	446b      	add	r3, sp
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d00a      	beq.n	8003026 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x82>
 8003010:	2316      	movs	r3, #22
 8003012:	446b      	add	r3, sp
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d005      	beq.n	8003026 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x82>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 800301a:	9b03      	ldr	r3, [sp, #12]
 800301c:	22fa      	movs	r2, #250	@ 0xfa
 800301e:	0092      	lsls	r2, r2, #2
 8003020:	4694      	mov	ip, r2
 8003022:	4463      	add	r3, ip
 8003024:	e02b      	b.n	800307e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8003026:	9b03      	ldr	r3, [sp, #12]
 8003028:	4a18      	ldr	r2, [pc, #96]	@ (800308c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>)
 800302a:	4694      	mov	ip, r2
 800302c:	4463      	add	r3, ip
 800302e:	e026      	b.n	800307e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8003030:	2317      	movs	r3, #23
 8003032:	446b      	add	r3, sp
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d00a      	beq.n	8003050 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xac>
 800303a:	2316      	movs	r3, #22
 800303c:	446b      	add	r3, sp
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d005      	beq.n	8003050 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xac>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8003044:	9b03      	ldr	r3, [sp, #12]
 8003046:	4a12      	ldr	r2, [pc, #72]	@ (8003090 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xec>)
 8003048:	4694      	mov	ip, r2
 800304a:	4463      	add	r3, ip
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	e016      	b.n	800307e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8003050:	9b03      	ldr	r3, [sp, #12]
 8003052:	4a10      	ldr	r2, [pc, #64]	@ (8003094 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf0>)
 8003054:	4694      	mov	ip, r2
 8003056:	4463      	add	r3, ip
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	e010      	b.n	800307e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
			VL53L1_get_tuning_parm(Dev,
 800305c:	aa01      	add	r2, sp, #4
 800305e:	490e      	ldr	r1, [pc, #56]	@ (8003098 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf4>)
 8003060:	0028      	movs	r0, r5
 8003062:	f000 fe01 	bl	8003c68 <VL53L1_get_tuning_parm>
			if (vhv_loops > 0) {
 8003066:	9b01      	ldr	r3, [sp, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	dd0c      	ble.n	8003086 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe2>
				vhv += vhv_loops *
 800306c:	22f5      	movs	r2, #245	@ 0xf5
 800306e:	435a      	muls	r2, r3
 8003070:	32f5      	adds	r2, #245	@ 0xf5
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8003072:	4b0a      	ldr	r3, [pc, #40]	@ (800309c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf8>)
 8003074:	469c      	mov	ip, r3
 8003076:	4462      	add	r2, ip
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8003078:	9b03      	ldr	r3, [sp, #12]
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	189b      	adds	r3, r3, r2
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800307e:	6033      	str	r3, [r6, #0]
}
 8003080:	0020      	movs	r0, r4
 8003082:	b006      	add	sp, #24
 8003084:	bd70      	pop	{r4, r5, r6, pc}
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8003086:	22f5      	movs	r2, #245	@ 0xf5
 8003088:	e7f3      	b.n	8003072 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 800308a:	46c0      	nop			@ (mov r8, r8)
 800308c:	00001388 	.word	0x00001388
 8003090:	00002a30 	.word	0x00002a30
 8003094:	000033f4 	.word	0x000033f4
 8003098:	00008036 	.word	0x00008036
 800309c:	00000ddc 	.word	0x00000ddc

080030a0 <VL53L1_StartMeasurement>:
{
 80030a0:	b530      	push	{r4, r5, lr}
 80030a2:	b083      	sub	sp, #12
 80030a4:	0004      	movs	r4, r0
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 80030a6:	23de      	movs	r3, #222	@ 0xde
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	5cc3      	ldrb	r3, [r0, r3]
	switch (CurrPalState) {
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d01a      	beq.n	80030e6 <VL53L1_StartMeasurement+0x46>
 80030b0:	d907      	bls.n	80030c2 <VL53L1_StartMeasurement+0x22>
 80030b2:	2b05      	cmp	r3, #5
 80030b4:	d80d      	bhi.n	80030d2 <VL53L1_StartMeasurement+0x32>
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d208      	bcs.n	80030cc <VL53L1_StartMeasurement+0x2c>
 80030ba:	2003      	movs	r0, #3
 80030bc:	4240      	negs	r0, r0
}
 80030be:	b003      	add	sp, #12
 80030c0:	bd30      	pop	{r4, r5, pc}
	switch (CurrPalState) {
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d933      	bls.n	800312e <VL53L1_StartMeasurement+0x8e>
 80030c6:	2003      	movs	r0, #3
 80030c8:	4240      	negs	r0, r0
 80030ca:	e7f8      	b.n	80030be <VL53L1_StartMeasurement+0x1e>
		Status = VL53L1_ERROR_INVALID_COMMAND;
 80030cc:	200e      	movs	r0, #14
 80030ce:	4240      	negs	r0, r0
 80030d0:	e7f5      	b.n	80030be <VL53L1_StartMeasurement+0x1e>
	switch (CurrPalState) {
 80030d2:	3b62      	subs	r3, #98	@ 0x62
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d802      	bhi.n	80030e0 <VL53L1_StartMeasurement+0x40>
		Status = VL53L1_ERROR_INVALID_COMMAND;
 80030da:	200e      	movs	r0, #14
 80030dc:	4240      	negs	r0, r0
 80030de:	e7ee      	b.n	80030be <VL53L1_StartMeasurement+0x1e>
	switch (CurrPalState) {
 80030e0:	2003      	movs	r0, #3
 80030e2:	4240      	negs	r0, r0
 80030e4:	e7eb      	b.n	80030be <VL53L1_StartMeasurement+0x1e>
	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 80030e6:	7885      	ldrb	r5, [r0, #2]
	if ((Status == VL53L1_ERROR_NONE) &&
 80030e8:	2d40      	cmp	r5, #64	@ 0x40
 80030ea:	d00b      	beq.n	8003104 <VL53L1_StartMeasurement+0x64>
		Status = VL53L1_init_and_start_range(
 80030ec:	2206      	movs	r2, #6
 80030ee:	0029      	movs	r1, r5
 80030f0:	0020      	movs	r0, r4
 80030f2:	f000 fb43 	bl	800377c <VL53L1_init_and_start_range>
	if (Status == VL53L1_ERROR_NONE)
 80030f6:	2800      	cmp	r0, #0
 80030f8:	d1e1      	bne.n	80030be <VL53L1_StartMeasurement+0x1e>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 80030fa:	23de      	movs	r3, #222	@ 0xde
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	2204      	movs	r2, #4
 8003100:	54e2      	strb	r2, [r4, r3]
 8003102:	e7dc      	b.n	80030be <VL53L1_StartMeasurement+0x1e>
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8003104:	a901      	add	r1, sp, #4
 8003106:	f7ff ff4d 	bl	8002fa4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
		MTBus /= 1000;
 800310a:	9801      	ldr	r0, [sp, #4]
 800310c:	21fa      	movs	r1, #250	@ 0xfa
 800310e:	0089      	lsls	r1, r1, #2
 8003110:	f7fc fffa 	bl	8000108 <__udivsi3>
 8003114:	9001      	str	r0, [sp, #4]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 8003116:	4669      	mov	r1, sp
 8003118:	0020      	movs	r0, r4
 800311a:	f7ff fcf0 	bl	8002afe <VL53L1_GetInterMeasurementPeriodMilliSeconds>
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 800311e:	9b01      	ldr	r3, [sp, #4]
 8003120:	3304      	adds	r3, #4
 8003122:	9a00      	ldr	r2, [sp, #0]
 8003124:	4293      	cmp	r3, r2
 8003126:	d9e1      	bls.n	80030ec <VL53L1_StartMeasurement+0x4c>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8003128:	2004      	movs	r0, #4
 800312a:	4240      	negs	r0, r0
 800312c:	e7c7      	b.n	80030be <VL53L1_StartMeasurement+0x1e>
		Status = VL53L1_ERROR_INVALID_COMMAND;
 800312e:	200e      	movs	r0, #14
 8003130:	4240      	negs	r0, r0
 8003132:	e7c4      	b.n	80030be <VL53L1_StartMeasurement+0x1e>

08003134 <VL53L1_ClearInterruptAndStartMeasurement>:
{
 8003134:	b510      	push	{r4, lr}
	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8003136:	7881      	ldrb	r1, [r0, #2]
	InternalDistanceMode = VL53L1DevDataGet(Dev,
 8003138:	4b05      	ldr	r3, [pc, #20]	@ (8003150 <VL53L1_ClearInterruptAndStartMeasurement+0x1c>)
 800313a:	5cc2      	ldrb	r2, [r0, r3]
	NewDistanceMode = VL53L1DevDataGet(Dev,
 800313c:	4b05      	ldr	r3, [pc, #20]	@ (8003154 <VL53L1_ClearInterruptAndStartMeasurement+0x20>)
 800313e:	5cc3      	ldrb	r3, [r0, r3]
	if (NewDistanceMode != InternalDistanceMode)
 8003140:	429a      	cmp	r2, r3
 8003142:	d002      	beq.n	800314a <VL53L1_ClearInterruptAndStartMeasurement+0x16>
		Status = ChangePresetMode(Dev);
 8003144:	f7ff fc30 	bl	80029a8 <ChangePresetMode>
}
 8003148:	bd10      	pop	{r4, pc}
		Status = VL53L1_clear_interrupt_and_enable_next_range(
 800314a:	f000 fc9f 	bl	8003a8c <VL53L1_clear_interrupt_and_enable_next_range>
 800314e:	e7fb      	b.n	8003148 <VL53L1_ClearInterruptAndStartMeasurement+0x14>
 8003150:	0000037e 	.word	0x0000037e
 8003154:	0000037f 	.word	0x0000037f

08003158 <VL53L1_WaitMeasurementDataReady>:
{
 8003158:	b510      	push	{r4, lr}
	Status = VL53L1_poll_for_range_completion(Dev,
 800315a:	21fa      	movs	r1, #250	@ 0xfa
 800315c:	00c9      	lsls	r1, r1, #3
 800315e:	f002 f974 	bl	800544a <VL53L1_poll_for_range_completion>
}
 8003162:	bd10      	pop	{r4, pc}

08003164 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 8003164:	b530      	push	{r4, r5, lr}
 8003166:	b0a5      	sub	sp, #148	@ 0x94
 8003168:	0005      	movs	r5, r0
 800316a:	000c      	movs	r4, r1

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 800316c:	221c      	movs	r2, #28
 800316e:	21ff      	movs	r1, #255	@ 0xff
 8003170:	0020      	movs	r0, r4
 8003172:	f002 ff7d 	bl	8006070 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 8003176:	aa03      	add	r2, sp, #12
 8003178:	2102      	movs	r1, #2
 800317a:	0028      	movs	r0, r5
 800317c:	f000 fd1e 	bl	8003bbc <VL53L1_get_device_results>
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 8003180:	2800      	cmp	r0, #0
 8003182:	d001      	beq.n	8003188 <VL53L1_GetRangingMeasurementData+0x24>
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8003184:	b025      	add	sp, #148	@ 0x94
 8003186:	bd30      	pop	{r4, r5, pc}
		pRangingMeasurementData->StreamCount = presults->stream_count;
 8003188:	ab03      	add	r3, sp, #12
 800318a:	789a      	ldrb	r2, [r3, #2]
 800318c:	7122      	strb	r2, [r4, #4]
		Status = SetSimpleData(Dev, 1,
 800318e:	78da      	ldrb	r2, [r3, #3]
 8003190:	9400      	str	r4, [sp, #0]
 8003192:	ab04      	add	r3, sp, #16
 8003194:	2101      	movs	r1, #1
 8003196:	0028      	movs	r0, r5
 8003198:	f7ff fd82 	bl	8002ca0 <SetSimpleData>
 800319c:	e7f2      	b.n	8003184 <VL53L1_GetRangingMeasurementData+0x20>

0800319e <VL53L1_set_inter_measurement_period_ms>:
	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800319e:	23ad      	movs	r3, #173	@ 0xad
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	5ac3      	ldrh	r3, [r0, r3]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d006      	beq.n	80031b6 <VL53L1_set_inter_measurement_period_ms+0x18>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;

	if (status == VL53L1_ERROR_NONE) {
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 80031a8:	6141      	str	r1, [r0, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
 80031aa:	4359      	muls	r1, r3
		pdev->tim_cfg.system__intermeasurement_period = \
 80031ac:	23d6      	movs	r3, #214	@ 0xd6
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	50c1      	str	r1, [r0, r3]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80031b2:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80031b4:	4770      	bx	lr
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80031b6:	200f      	movs	r0, #15
 80031b8:	4240      	negs	r0, r0
 80031ba:	e7fb      	b.n	80031b4 <VL53L1_set_inter_measurement_period_ms+0x16>

080031bc <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 80031bc:	b510      	push	{r4, lr}
 80031be:	000c      	movs	r4, r1
	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 80031c0:	23ad      	movs	r3, #173	@ 0xad
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	5ac1      	ldrh	r1, [r0, r3]
 80031c6:	2900      	cmp	r1, #0
 80031c8:	d007      	beq.n	80031da <VL53L1_get_inter_measurement_period_ms+0x1e>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;

	if (status == VL53L1_ERROR_NONE)
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 80031ca:	3b09      	subs	r3, #9
 80031cc:	3bff      	subs	r3, #255	@ 0xff
 80031ce:	58c0      	ldr	r0, [r0, r3]
 80031d0:	f7fc ff9a 	bl	8000108 <__udivsi3>
		*pinter_measurement_period_ms = \
 80031d4:	6020      	str	r0, [r4, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80031d6:	2000      	movs	r0, #0


	LOG_FUNCTION_END(status);

	return status;
}
 80031d8:	bd10      	pop	{r4, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80031da:	200f      	movs	r0, #15
 80031dc:	4240      	negs	r0, r0
 80031de:	e7fb      	b.n	80031d8 <VL53L1_get_inter_measurement_period_ms+0x1c>

080031e0 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 80031e0:	b530      	push	{r4, r5, lr}
 80031e2:	b083      	sub	sp, #12
 80031e4:	0004      	movs	r4, r0
 80031e6:	0008      	movs	r0, r1
 80031e8:	0011      	movs	r1, r2
 80031ea:	001a      	movs	r2, r3
	VL53L1_LLDriverData_t *pdev =
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 80031ec:	23af      	movs	r3, #175	@ 0xaf
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	5ae3      	ldrh	r3, [r4, r3]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <VL53L1_set_timeouts_us+0x32>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;

	if (status == VL53L1_ERROR_NONE) {

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 80031f6:	60a0      	str	r0, [r4, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 80031f8:	60e1      	str	r1, [r4, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 80031fa:	6122      	str	r2, [r4, #16]

		status =
			VL53L1_calc_timeout_register_values(
 80031fc:	0025      	movs	r5, r4
 80031fe:	359d      	adds	r5, #157	@ 0x9d
 8003200:	35ff      	adds	r5, #255	@ 0xff
 8003202:	9501      	str	r5, [sp, #4]
 8003204:	3485      	adds	r4, #133	@ 0x85
 8003206:	34ff      	adds	r4, #255	@ 0xff
 8003208:	9400      	str	r4, [sp, #0]
 800320a:	f001 fb21 	bl	8004850 <VL53L1_calc_timeout_register_values>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800320e:	b003      	add	sp, #12
 8003210:	bd30      	pop	{r4, r5, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8003212:	200f      	movs	r0, #15
 8003214:	4240      	negs	r0, r0
 8003216:	e7fa      	b.n	800320e <VL53L1_set_timeouts_us+0x2e>

08003218 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8003218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321a:	46ce      	mov	lr, r9
 800321c:	4647      	mov	r7, r8
 800321e:	b580      	push	{r7, lr}
 8003220:	0004      	movs	r4, r0
 8003222:	4689      	mov	r9, r1
 8003224:	4690      	mov	r8, r2
 8003226:	001f      	movs	r7, r3
	uint32_t  macro_period_us = 0;
	uint16_t  timeout_encoded = 0;

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8003228:	23af      	movs	r3, #175	@ 0xaf
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	5ac0      	ldrh	r0, [r0, r3]
 800322e:	2800      	cmp	r0, #0
 8003230:	d034      	beq.n	800329c <VL53L1_get_timeouts_us+0x84>

	if (status == VL53L1_ERROR_NONE) {

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 8003232:	3344      	adds	r3, #68	@ 0x44
 8003234:	5ce1      	ldrb	r1, [r4, r3]
 8003236:	f001 fa8d 	bl	8004754 <VL53L1_calc_macro_period_us>
 800323a:	0006      	movs	r6, r0

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800323c:	238c      	movs	r3, #140	@ 0x8c
 800323e:	33ff      	adds	r3, #255	@ 0xff
 8003240:	5ce0      	ldrb	r0, [r4, r3]
			VL53L1_calc_timeout_us(
 8003242:	0031      	movs	r1, r6
 8003244:	f001 facd 	bl	80047e2 <VL53L1_calc_timeout_us>
		*pphasecal_config_timeout_us =
 8003248:	464b      	mov	r3, r9
 800324a:	6018      	str	r0, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800324c:	23ce      	movs	r3, #206	@ 0xce
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	5ce0      	ldrb	r0, [r4, r3]
		timeout_encoded = (timeout_encoded << 8) +
 8003252:	0200      	lsls	r0, r0, #8
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8003254:	239e      	movs	r3, #158	@ 0x9e
 8003256:	33ff      	adds	r3, #255	@ 0xff
 8003258:	5ce3      	ldrb	r3, [r4, r3]
		timeout_encoded = (timeout_encoded << 8) +
 800325a:	18c0      	adds	r0, r0, r3
 800325c:	b280      	uxth	r0, r0

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800325e:	0031      	movs	r1, r6
 8003260:	f001 faee 	bl	8004840 <VL53L1_calc_decoded_timeout_us>
		*pmm_config_timeout_us =
 8003264:	4643      	mov	r3, r8
 8003266:	6018      	str	r0, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 8003268:	23d0      	movs	r3, #208	@ 0xd0
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	5ce5      	ldrb	r5, [r4, r3]
		timeout_encoded = (timeout_encoded << 8) +
 800326e:	022d      	lsls	r5, r5, #8
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8003270:	23a2      	movs	r3, #162	@ 0xa2
 8003272:	33ff      	adds	r3, #255	@ 0xff
 8003274:	5ce3      	ldrb	r3, [r4, r3]
		timeout_encoded = (timeout_encoded << 8) +
 8003276:	18ed      	adds	r5, r5, r3
 8003278:	b2a8      	uxth	r0, r5

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800327a:	0031      	movs	r1, r6
 800327c:	f001 fae0 	bl	8004840 <VL53L1_calc_decoded_timeout_us>
		*prange_config_timeout_us =
 8003280:	6038      	str	r0, [r7, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8003282:	464b      	mov	r3, r9
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	60a3      	str	r3, [r4, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 8003288:	4643      	mov	r3, r8
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	60e3      	str	r3, [r4, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	6123      	str	r3, [r4, #16]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003292:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8003294:	bcc0      	pop	{r6, r7}
 8003296:	46b9      	mov	r9, r7
 8003298:	46b0      	mov	r8, r6
 800329a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800329c:	200f      	movs	r0, #15
 800329e:	4240      	negs	r0, r0
 80032a0:	e7f8      	b.n	8003294 <VL53L1_get_timeouts_us+0x7c>

080032a2 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 80032a2:	b510      	push	{r4, lr}
	VL53L1_LLDriverData_t *pdev =
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 80032a4:	2907      	cmp	r1, #7
 80032a6:	d811      	bhi.n	80032cc <VL53L1_get_sequence_config_bit+0x2a>

		if (bit_id > 0) {
 80032a8:	2900      	cmp	r1, #0
 80032aa:	d003      	beq.n	80032b4 <VL53L1_get_sequence_config_bit+0x12>
			bit_mask  = 0x01 << bit_id;
 80032ac:	2301      	movs	r3, #1
 80032ae:	408b      	lsls	r3, r1
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	e000      	b.n	80032b6 <VL53L1_get_sequence_config_bit+0x14>
	uint8_t  bit_mask        = 0x01;
 80032b4:	2301      	movs	r3, #1
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 80032b6:	24c6      	movs	r4, #198	@ 0xc6
 80032b8:	34ff      	adds	r4, #255	@ 0xff
 80032ba:	5d00      	ldrb	r0, [r0, r4]
		*pvalue =
 80032bc:	4003      	ands	r3, r0
 80032be:	7013      	strb	r3, [r2, #0]

		if (bit_id > 0) {
 80032c0:	2900      	cmp	r1, #0
 80032c2:	d006      	beq.n	80032d2 <VL53L1_get_sequence_config_bit+0x30>
			*pvalue  = *pvalue >> bit_id;
 80032c4:	410b      	asrs	r3, r1
 80032c6:	7013      	strb	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80032c8:	2000      	movs	r0, #0
 80032ca:	e003      	b.n	80032d4 <VL53L1_get_sequence_config_bit+0x32>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 80032cc:	2004      	movs	r0, #4
 80032ce:	4240      	negs	r0, r0
 80032d0:	e000      	b.n	80032d4 <VL53L1_get_sequence_config_bit+0x32>
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80032d2:	2000      	movs	r0, #0
	}

	return status;
}
 80032d4:	bd10      	pop	{r4, pc}

080032d6 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 80032d6:	b570      	push	{r4, r5, r6, lr}
 80032d8:	0004      	movs	r4, r0
 80032da:	000d      	movs	r5, r1
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 80032dc:	0002      	movs	r2, r0
 80032de:	32c4      	adds	r2, #196	@ 0xc4
 80032e0:	32ff      	adds	r2, #255	@ 0xff
 80032e2:	7809      	ldrb	r1, [r1, #0]
 80032e4:	7868      	ldrb	r0, [r5, #1]
 80032e6:	f001 faf4 	bl	80048d2 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 80032ea:	0022      	movs	r2, r4
 80032ec:	32c5      	adds	r2, #197	@ 0xc5
 80032ee:	32ff      	adds	r2, #255	@ 0xff
 80032f0:	78e9      	ldrb	r1, [r5, #3]
 80032f2:	78a8      	ldrb	r0, [r5, #2]
 80032f4:	f001 fb03 	bl	80048fe <VL53L1_encode_zone_size>
	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
}
 80032f8:	2000      	movs	r0, #0
 80032fa:	bd70      	pop	{r4, r5, r6, pc}

080032fc <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 80032fc:	b570      	push	{r4, r5, r6, lr}
 80032fe:	0005      	movs	r5, r0
 8003300:	000c      	movs	r4, r1
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 8003302:	3101      	adds	r1, #1
 8003304:	23c4      	movs	r3, #196	@ 0xc4
 8003306:	33ff      	adds	r3, #255	@ 0xff
 8003308:	5cc0      	ldrb	r0, [r0, r3]
 800330a:	0022      	movs	r2, r4
 800330c:	f001 fbd0 	bl	8004ab0 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 8003310:	1ce2      	adds	r2, r4, #3
 8003312:	1ca1      	adds	r1, r4, #2
 8003314:	23e2      	movs	r3, #226	@ 0xe2
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	5ce8      	ldrb	r0, [r5, r3]
 800331a:	f001 faea 	bl	80048f2 <VL53L1_decode_zone_size>
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
}
 800331e:	2000      	movs	r0, #0
 8003320:	bd70      	pop	{r4, r5, r6, pc}
	...

08003324 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 8003324:	b530      	push	{r4, r5, lr}
 8003326:	b083      	sub	sp, #12
 8003328:	0005      	movs	r5, r0
 800332a:	000c      	movs	r4, r1
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  x       = 0;
 800332c:	2300      	movs	r3, #0
 800332e:	466a      	mov	r2, sp
 8003330:	71d3      	strb	r3, [r2, #7]
	uint8_t  y       = 0;
 8003332:	7193      	strb	r3, [r2, #6]
	uint8_t  xy_size = 0;

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 8003334:	4b0b      	ldr	r3, [pc, #44]	@ (8003364 <VL53L1_get_mode_mitigation_roi+0x40>)
 8003336:	5cc0      	ldrb	r0, [r0, r3]
 8003338:	466b      	mov	r3, sp
 800333a:	3207      	adds	r2, #7
 800333c:	1d99      	adds	r1, r3, #6
 800333e:	f001 fbb7 	bl	8004ab0 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8003342:	466b      	mov	r3, sp
 8003344:	79db      	ldrb	r3, [r3, #7]
 8003346:	7023      	strb	r3, [r4, #0]
	pmm_roi->y_centre = y;
 8003348:	466b      	mov	r3, sp
 800334a:	799b      	ldrb	r3, [r3, #6]
 800334c:	7063      	strb	r3, [r4, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800334e:	4b06      	ldr	r3, [pc, #24]	@ (8003368 <VL53L1_get_mode_mitigation_roi+0x44>)
 8003350:	5cea      	ldrb	r2, [r5, r3]

	pmm_roi->height = xy_size >> 4;
 8003352:	0913      	lsrs	r3, r2, #4
 8003354:	70e3      	strb	r3, [r4, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8003356:	230f      	movs	r3, #15
 8003358:	4013      	ands	r3, r2
 800335a:	70a3      	strb	r3, [r4, #2]

	LOG_FUNCTION_END(status);

	return status;
}
 800335c:	2000      	movs	r0, #0
 800335e:	b003      	add	sp, #12
 8003360:	bd30      	pop	{r4, r5, pc}
 8003362:	46c0      	nop			@ (mov r8, r8)
 8003364:	0000022a 	.word	0x0000022a
 8003368:	0000022b 	.word	0x0000022b

0800336c <VL53L1_read_p2p_data>:
{
 800336c:	b570      	push	{r4, r5, r6, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	0004      	movs	r4, r0
		status = VL53L1_get_static_nvm_managed(
 8003372:	0001      	movs	r1, r0
 8003374:	3159      	adds	r1, #89	@ 0x59
 8003376:	31ff      	adds	r1, #255	@ 0xff
 8003378:	f001 fc03 	bl	8004b82 <VL53L1_get_static_nvm_managed>
 800337c:	1e05      	subs	r5, r0, #0
	if (status == VL53L1_ERROR_NONE)
 800337e:	d026      	beq.n	80033ce <VL53L1_read_p2p_data+0x62>
	if (status == VL53L1_ERROR_NONE)
 8003380:	2d00      	cmp	r5, #0
 8003382:	d03a      	beq.n	80033fa <VL53L1_read_p2p_data+0x8e>
	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8003384:	23af      	movs	r3, #175	@ 0xaf
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	5ae2      	ldrh	r2, [r4, r3]
 800338a:	2380      	movs	r3, #128	@ 0x80
 800338c:	015b      	lsls	r3, r3, #5
 800338e:	429a      	cmp	r2, r3
 8003390:	d203      	bcs.n	800339a <VL53L1_read_p2p_data+0x2e>
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8003392:	23af      	movs	r3, #175	@ 0xaf
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4a21      	ldr	r2, [pc, #132]	@ (800341c <VL53L1_read_p2p_data+0xb0>)
 8003398:	52e2      	strh	r2, [r4, r3]
	if (status == VL53L1_ERROR_NONE)
 800339a:	2d00      	cmp	r5, #0
 800339c:	d036      	beq.n	800340c <VL53L1_read_p2p_data+0xa0>
	if (pdev->optical_centre.x_centre == 0 &&
 800339e:	466b      	mov	r3, sp
 80033a0:	1d9e      	adds	r6, r3, #6
 80033a2:	2202      	movs	r2, #2
 80033a4:	0021      	movs	r1, r4
 80033a6:	31a2      	adds	r1, #162	@ 0xa2
 80033a8:	0030      	movs	r0, r6
 80033aa:	f002 fef6 	bl	800619a <memcpy>
 80033ae:	8833      	ldrh	r3, [r6, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d109      	bne.n	80033c8 <VL53L1_read_p2p_data+0x5c>
				pdev->mm_roi.x_centre << 4;
 80033b4:	339e      	adds	r3, #158	@ 0x9e
 80033b6:	5ce3      	ldrb	r3, [r4, r3]
 80033b8:	011b      	lsls	r3, r3, #4
		pdev->optical_centre.x_centre =
 80033ba:	22a2      	movs	r2, #162	@ 0xa2
 80033bc:	54a3      	strb	r3, [r4, r2]
				pdev->mm_roi.y_centre << 4;
 80033be:	239f      	movs	r3, #159	@ 0x9f
 80033c0:	5ce3      	ldrb	r3, [r4, r3]
 80033c2:	011b      	lsls	r3, r3, #4
		pdev->optical_centre.y_centre =
 80033c4:	3201      	adds	r2, #1
 80033c6:	54a3      	strb	r3, [r4, r2]
}
 80033c8:	0028      	movs	r0, r5
 80033ca:	b002      	add	sp, #8
 80033cc:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L1_get_customer_nvm_managed(
 80033ce:	0021      	movs	r1, r4
 80033d0:	3142      	adds	r1, #66	@ 0x42
 80033d2:	0020      	movs	r0, r4
 80033d4:	f001 fc87 	bl	8004ce6 <VL53L1_get_customer_nvm_managed>
 80033d8:	1e05      	subs	r5, r0, #0
	if (status == VL53L1_ERROR_NONE) {
 80033da:	d1d3      	bne.n	8003384 <VL53L1_read_p2p_data+0x18>
		status = VL53L1_get_nvm_copy_data(
 80033dc:	0026      	movs	r6, r4
 80033de:	36fb      	adds	r6, #251	@ 0xfb
 80033e0:	36ff      	adds	r6, #255	@ 0xff
 80033e2:	0031      	movs	r1, r6
 80033e4:	0020      	movs	r0, r4
 80033e6:	f002 f801 	bl	80053ec <VL53L1_get_nvm_copy_data>
 80033ea:	1e05      	subs	r5, r0, #0
		if (status == VL53L1_ERROR_NONE)
 80033ec:	d1ca      	bne.n	8003384 <VL53L1_read_p2p_data+0x18>
			VL53L1_copy_rtn_good_spads_to_buffer(
 80033ee:	0021      	movs	r1, r4
 80033f0:	31f0      	adds	r1, #240	@ 0xf0
 80033f2:	0030      	movs	r0, r6
 80033f4:	f001 f8f5 	bl	80045e2 <VL53L1_copy_rtn_good_spads_to_buffer>
 80033f8:	e7c2      	b.n	8003380 <VL53L1_read_p2p_data+0x14>
			VL53L1_RdWord(
 80033fa:	23ad      	movs	r3, #173	@ 0xad
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	18e2      	adds	r2, r4, r3
 8003400:	21de      	movs	r1, #222	@ 0xde
 8003402:	0020      	movs	r0, r4
 8003404:	f002 fa10 	bl	8005828 <VL53L1_RdWord>
 8003408:	0005      	movs	r5, r0
 800340a:	e7bb      	b.n	8003384 <VL53L1_read_p2p_data+0x18>
			VL53L1_get_mode_mitigation_roi(
 800340c:	0021      	movs	r1, r4
 800340e:	319e      	adds	r1, #158	@ 0x9e
 8003410:	0020      	movs	r0, r4
 8003412:	f7ff ff87 	bl	8003324 <VL53L1_get_mode_mitigation_roi>
 8003416:	0005      	movs	r5, r0
 8003418:	e7c1      	b.n	800339e <VL53L1_read_p2p_data+0x32>
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	ffffbccc 	.word	0xffffbccc

08003420 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 8003420:	b510      	push	{r4, lr}
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 8003422:	2926      	cmp	r1, #38	@ 0x26
 8003424:	d833      	bhi.n	800348e <VL53L1_get_preset_mode_timing_cfg+0x6e>
 8003426:	0089      	lsls	r1, r1, #2
 8003428:	4c1a      	ldr	r4, [pc, #104]	@ (8003494 <VL53L1_get_preset_mode_timing_cfg+0x74>)
 800342a:	5861      	ldr	r1, [r4, r1]
 800342c:	468f      	mov	pc, r1
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 800342e:	21ca      	movs	r1, #202	@ 0xca
 8003430:	5a41      	ldrh	r1, [r0, r1]
		*pdss_config__target_total_rate_mcps =
 8003432:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8003434:	22d0      	movs	r2, #208	@ 0xd0
 8003436:	5882      	ldr	r2, [r0, r2]
		*pphasecal_config_timeout_us =
 8003438:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800343a:	23d8      	movs	r3, #216	@ 0xd8
 800343c:	58c3      	ldr	r3, [r0, r3]
		*pmm_config_timeout_us =
 800343e:	9a02      	ldr	r2, [sp, #8]
 8003440:	6013      	str	r3, [r2, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 8003442:	23e4      	movs	r3, #228	@ 0xe4
 8003444:	58c3      	ldr	r3, [r0, r3]
		*prange_config_timeout_us =
 8003446:	9a03      	ldr	r2, [sp, #12]
 8003448:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800344a:	2000      	movs	r0, #0
	break;
 800344c:	e021      	b.n	8003492 <VL53L1_get_preset_mode_timing_cfg+0x72>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800344e:	21cc      	movs	r1, #204	@ 0xcc
 8003450:	5a41      	ldrh	r1, [r0, r1]
		*pdss_config__target_total_rate_mcps =
 8003452:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8003454:	22d4      	movs	r2, #212	@ 0xd4
 8003456:	5882      	ldr	r2, [r0, r2]
		*pphasecal_config_timeout_us =
 8003458:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 800345a:	23dc      	movs	r3, #220	@ 0xdc
 800345c:	58c3      	ldr	r3, [r0, r3]
		*pmm_config_timeout_us =
 800345e:	9a02      	ldr	r2, [sp, #8]
 8003460:	6013      	str	r3, [r2, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 8003462:	23e8      	movs	r3, #232	@ 0xe8
 8003464:	58c3      	ldr	r3, [r0, r3]
		*prange_config_timeout_us =
 8003466:	9a03      	ldr	r2, [sp, #12]
 8003468:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800346a:	2000      	movs	r0, #0
	break;
 800346c:	e011      	b.n	8003492 <VL53L1_get_preset_mode_timing_cfg+0x72>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800346e:	21cc      	movs	r1, #204	@ 0xcc
 8003470:	5a41      	ldrh	r1, [r0, r1]
		*pdss_config__target_total_rate_mcps =
 8003472:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8003474:	22d4      	movs	r2, #212	@ 0xd4
 8003476:	5882      	ldr	r2, [r0, r2]
		*pphasecal_config_timeout_us =
 8003478:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800347a:	23e0      	movs	r3, #224	@ 0xe0
 800347c:	58c3      	ldr	r3, [r0, r3]
		*pmm_config_timeout_us =
 800347e:	9a02      	ldr	r2, [sp, #8]
 8003480:	6013      	str	r3, [r2, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 8003482:	23ec      	movs	r3, #236	@ 0xec
 8003484:	58c3      	ldr	r3, [r0, r3]
		*prange_config_timeout_us =
 8003486:	9a03      	ldr	r2, [sp, #12]
 8003488:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800348a:	2000      	movs	r0, #0
	break;
 800348c:	e001      	b.n	8003492 <VL53L1_get_preset_mode_timing_cfg+0x72>
	switch (device_preset_mode) {
 800348e:	2004      	movs	r0, #4
 8003490:	4240      	negs	r0, r0
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8003492:	bd10      	pop	{r4, pc}
 8003494:	080065cc 	.word	0x080065cc

08003498 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8003498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800349a:	46de      	mov	lr, fp
 800349c:	4657      	mov	r7, sl
 800349e:	464e      	mov	r6, r9
 80034a0:	4645      	mov	r5, r8
 80034a2:	b5e0      	push	{r5, r6, r7, lr}
 80034a4:	b089      	sub	sp, #36	@ 0x24
 80034a6:	0004      	movs	r4, r0
 80034a8:	000d      	movs	r5, r1
 80034aa:	9205      	str	r2, [sp, #20]
 80034ac:	9307      	str	r3, [sp, #28]

	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev =
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 80034ae:	0006      	movs	r6, r0
 80034b0:	3665      	adds	r6, #101	@ 0x65
 80034b2:	36ff      	adds	r6, #255	@ 0xff
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80034b4:	0007      	movs	r7, r0
 80034b6:	3785      	adds	r7, #133	@ 0x85
 80034b8:	37ff      	adds	r7, #255	@ 0xff
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80034ba:	23ce      	movs	r3, #206	@ 0xce
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	4698      	mov	r8, r3
 80034c0:	4480      	add	r8, r0
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80034c2:	3318      	adds	r3, #24
 80034c4:	4699      	mov	r9, r3
 80034c6:	4481      	add	r9, r0
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80034c8:	3314      	adds	r3, #20
 80034ca:	469a      	mov	sl, r3
 80034cc:	4482      	add	sl, r0
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 80034ce:	3b25      	subs	r3, #37	@ 0x25
 80034d0:	3bff      	subs	r3, #255	@ 0xff
 80034d2:	469b      	mov	fp, r3
 80034d4:	4483      	add	fp, r0
	VL53L1_low_power_auto_data_t  *plpadata      =
 80034d6:	23b9      	movs	r3, #185	@ 0xb9
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	469c      	mov	ip, r3
 80034dc:	4484      	add	ip, r0
 80034de:	4663      	mov	r3, ip
 80034e0:	9306      	str	r3, [sp, #24]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 80034e2:	7041      	strb	r1, [r0, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 80034e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80034e6:	60c3      	str	r3, [r0, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 80034e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80034ea:	6103      	str	r3, [r0, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 80034ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80034ee:	6143      	str	r3, [r0, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 80034f0:	2103      	movs	r1, #3
 80034f2:	f000 ff96 	bl	8004422 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 80034f6:	2d26      	cmp	r5, #38	@ 0x26
 80034f8:	d900      	bls.n	80034fc <VL53L1_set_preset_mode+0x64>
 80034fa:	e0a0      	b.n	800363e <VL53L1_set_preset_mode+0x1a6>
 80034fc:	00ad      	lsls	r5, r5, #2
 80034fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003670 <VL53L1_set_preset_mode+0x1d8>)
 8003500:	595b      	ldr	r3, [r3, r5]
 8003502:	469f      	mov	pc, r3

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 8003504:	465b      	mov	r3, fp
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	4653      	mov	r3, sl
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	464b      	mov	r3, r9
 800350e:	4642      	mov	r2, r8
 8003510:	0039      	movs	r1, r7
 8003512:	0030      	movs	r0, r6
 8003514:	f000 fda4 	bl	8004060 <VL53L1_preset_mode_standard_ranging>

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 8003518:	2800      	cmp	r0, #0
 800351a:	d000      	beq.n	800351e <VL53L1_set_preset_mode+0x86>
 800351c:	e093      	b.n	8003646 <VL53L1_set_preset_mode+0x1ae>

		pstatic->dss_config__target_total_rate_mcps =
 800351e:	23b2      	movs	r3, #178	@ 0xb2
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	9a05      	ldr	r2, [sp, #20]
 8003524:	52e2      	strh	r2, [r4, r3]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 8003526:	8322      	strh	r2, [r4, #24]
 8003528:	e08b      	b.n	8003642 <VL53L1_set_preset_mode+0x1aa>
		status = VL53L1_preset_mode_standard_ranging_short_range(
 800352a:	465b      	mov	r3, fp
 800352c:	9301      	str	r3, [sp, #4]
 800352e:	4653      	mov	r3, sl
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	464b      	mov	r3, r9
 8003534:	4642      	mov	r2, r8
 8003536:	0039      	movs	r1, r7
 8003538:	0030      	movs	r0, r6
 800353a:	f000 fe2d 	bl	8004198 <VL53L1_preset_mode_standard_ranging_short_range>
		break;
 800353e:	e7eb      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_standard_ranging_long_range(
 8003540:	465b      	mov	r3, fp
 8003542:	9301      	str	r3, [sp, #4]
 8003544:	4653      	mov	r3, sl
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	464b      	mov	r3, r9
 800354a:	4642      	mov	r2, r8
 800354c:	0039      	movs	r1, r7
 800354e:	0030      	movs	r0, r6
 8003550:	f000 fe43 	bl	80041da <VL53L1_preset_mode_standard_ranging_long_range>
		break;
 8003554:	e7e0      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 8003556:	465b      	mov	r3, fp
 8003558:	9301      	str	r3, [sp, #4]
 800355a:	4653      	mov	r3, sl
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	464b      	mov	r3, r9
 8003560:	4642      	mov	r2, r8
 8003562:	0039      	movs	r1, r7
 8003564:	0030      	movs	r0, r6
 8003566:	f000 fe59 	bl	800421c <VL53L1_preset_mode_standard_ranging_mm1_cal>
		break;
 800356a:	e7d5      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 800356c:	465b      	mov	r3, fp
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	4653      	mov	r3, sl
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	464b      	mov	r3, r9
 8003576:	4642      	mov	r2, r8
 8003578:	0039      	movs	r1, r7
 800357a:	0030      	movs	r0, r6
 800357c:	f000 fe61 	bl	8004242 <VL53L1_preset_mode_standard_ranging_mm2_cal>
		break;
 8003580:	e7ca      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_timed_ranging(
 8003582:	465b      	mov	r3, fp
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	4653      	mov	r3, sl
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	464b      	mov	r3, r9
 800358c:	4642      	mov	r2, r8
 800358e:	0039      	movs	r1, r7
 8003590:	0030      	movs	r0, r6
 8003592:	f000 fe69 	bl	8004268 <VL53L1_preset_mode_timed_ranging>
		break;
 8003596:	e7bf      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8003598:	465b      	mov	r3, fp
 800359a:	9301      	str	r3, [sp, #4]
 800359c:	4653      	mov	r3, sl
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	464b      	mov	r3, r9
 80035a2:	4642      	mov	r2, r8
 80035a4:	0039      	movs	r1, r7
 80035a6:	0030      	movs	r0, r6
 80035a8:	f000 fe7f 	bl	80042aa <VL53L1_preset_mode_timed_ranging_short_range>
		break;
 80035ac:	e7b4      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_timed_ranging_long_range(
 80035ae:	465b      	mov	r3, fp
 80035b0:	9301      	str	r3, [sp, #4]
 80035b2:	4653      	mov	r3, sl
 80035b4:	9300      	str	r3, [sp, #0]
 80035b6:	464b      	mov	r3, r9
 80035b8:	4642      	mov	r2, r8
 80035ba:	0039      	movs	r1, r7
 80035bc:	0030      	movs	r0, r6
 80035be:	f000 fe96 	bl	80042ee <VL53L1_preset_mode_timed_ranging_long_range>
		break;
 80035c2:	e7a9      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_olt(
 80035c4:	465b      	mov	r3, fp
 80035c6:	9301      	str	r3, [sp, #4]
 80035c8:	4653      	mov	r3, sl
 80035ca:	9300      	str	r3, [sp, #0]
 80035cc:	464b      	mov	r3, r9
 80035ce:	4642      	mov	r2, r8
 80035d0:	0039      	movs	r1, r7
 80035d2:	0030      	movs	r0, r6
 80035d4:	f000 ff09 	bl	80043ea <VL53L1_preset_mode_olt>
		break;
 80035d8:	e79e      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_singleshot_ranging(
 80035da:	465b      	mov	r3, fp
 80035dc:	9301      	str	r3, [sp, #4]
 80035de:	4653      	mov	r3, sl
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	464b      	mov	r3, r9
 80035e4:	4642      	mov	r2, r8
 80035e6:	0039      	movs	r1, r7
 80035e8:	0030      	movs	r0, r6
 80035ea:	f000 fee0 	bl	80043ae <VL53L1_preset_mode_singleshot_ranging>
		break;
 80035ee:	e793      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 80035f0:	9b06      	ldr	r3, [sp, #24]
 80035f2:	9302      	str	r3, [sp, #8]
 80035f4:	465b      	mov	r3, fp
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	4653      	mov	r3, sl
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	464b      	mov	r3, r9
 80035fe:	4642      	mov	r2, r8
 8003600:	0039      	movs	r1, r7
 8003602:	0030      	movs	r0, r6
 8003604:	f000 fea9 	bl	800435a <VL53L1_preset_mode_low_power_auto_short_ranging>
		break;
 8003608:	e786      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800360a:	9b06      	ldr	r3, [sp, #24]
 800360c:	9302      	str	r3, [sp, #8]
 800360e:	465b      	mov	r3, fp
 8003610:	9301      	str	r3, [sp, #4]
 8003612:	4653      	mov	r3, sl
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	464b      	mov	r3, r9
 8003618:	4642      	mov	r2, r8
 800361a:	0039      	movs	r1, r7
 800361c:	0030      	movs	r0, r6
 800361e:	f000 fe87 	bl	8004330 <VL53L1_preset_mode_low_power_auto_ranging>
		break;
 8003622:	e779      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 8003624:	9b06      	ldr	r3, [sp, #24]
 8003626:	9302      	str	r3, [sp, #8]
 8003628:	465b      	mov	r3, fp
 800362a:	9301      	str	r3, [sp, #4]
 800362c:	4653      	mov	r3, sl
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	464b      	mov	r3, r9
 8003632:	4642      	mov	r2, r8
 8003634:	0039      	movs	r1, r7
 8003636:	0030      	movs	r0, r6
 8003638:	f000 fea4 	bl	8004384 <VL53L1_preset_mode_low_power_auto_long_ranging>
		break;
 800363c:	e76c      	b.n	8003518 <VL53L1_set_preset_mode+0x80>
	switch (device_preset_mode) {
 800363e:	2004      	movs	r0, #4
 8003640:	4240      	negs	r0, r0
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 8003642:	2800      	cmp	r0, #0
 8003644:	d006      	beq.n	8003654 <VL53L1_set_preset_mode+0x1bc>
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
}
 8003646:	b009      	add	sp, #36	@ 0x24
 8003648:	bcf0      	pop	{r4, r5, r6, r7}
 800364a:	46bb      	mov	fp, r7
 800364c:	46b2      	mov	sl, r6
 800364e:	46a9      	mov	r9, r5
 8003650:	46a0      	mov	r8, r4
 8003652:	bdf0      	pop	{r4, r5, r6, r7, pc}
			VL53L1_set_timeouts_us(
 8003654:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8003656:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003658:	9907      	ldr	r1, [sp, #28]
 800365a:	0020      	movs	r0, r4
 800365c:	f7ff fdc0 	bl	80031e0 <VL53L1_set_timeouts_us>
	if (status == VL53L1_ERROR_NONE)
 8003660:	2800      	cmp	r0, #0
 8003662:	d1f0      	bne.n	8003646 <VL53L1_set_preset_mode+0x1ae>
			VL53L1_set_inter_measurement_period_ms(
 8003664:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8003666:	0020      	movs	r0, r4
 8003668:	f7ff fd99 	bl	800319e <VL53L1_set_inter_measurement_period_ms>
 800366c:	e7eb      	b.n	8003646 <VL53L1_set_preset_mode+0x1ae>
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	08006668 	.word	0x08006668

08003674 <VL53L1_get_lite_sigma_threshold>:
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 8003674:	23d3      	movs	r3, #211	@ 0xd3
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	5ac3      	ldrh	r3, [r0, r3]
	*plite_sigma =
 800367a:	800b      	strh	r3, [r1, #0]

	LOG_FUNCTION_END(status);

	return status;

}
 800367c:	2000      	movs	r0, #0
 800367e:	4770      	bx	lr

08003680 <VL53L1_set_lite_sigma_threshold>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 8003680:	23d3      	movs	r3, #211	@ 0xd3
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	52c1      	strh	r1, [r0, r3]

	LOG_FUNCTION_END(status);

	return status;

}
 8003686:	2000      	movs	r0, #0
 8003688:	4770      	bx	lr

0800368a <VL53L1_get_lite_min_count_rate>:
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800368a:	23d4      	movs	r3, #212	@ 0xd4
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	5ac3      	ldrh	r3, [r0, r3]
	*plite_mincountrate =
 8003690:	800b      	strh	r3, [r1, #0]

	LOG_FUNCTION_END(status);

	return status;

}
 8003692:	2000      	movs	r0, #0
 8003694:	4770      	bx	lr

08003696 <VL53L1_set_lite_min_count_rate>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 8003696:	23d4      	movs	r3, #212	@ 0xd4
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	52c1      	strh	r1, [r0, r3]

	LOG_FUNCTION_END(status);

	return status;

}
 800369c:	2000      	movs	r0, #0
 800369e:	4770      	bx	lr

080036a0 <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 80036a0:	b510      	push	{r4, lr}
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80036a2:	22b0      	movs	r2, #176	@ 0xb0
 80036a4:	0052      	lsls	r2, r2, #1
 80036a6:	5c84      	ldrb	r4, [r0, r2]
 80036a8:	2303      	movs	r3, #3
 80036aa:	4023      	ands	r3, r4
 80036ac:	0089      	lsls	r1, r1, #2
 80036ae:	185b      	adds	r3, r3, r1
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 80036b0:	5483      	strb	r3, [r0, r2]

	LOG_FUNCTION_END(status);

	return status;

}
 80036b2:	2000      	movs	r0, #0
 80036b4:	bd10      	pop	{r4, pc}
	...

080036b8 <VL53L1_data_init>:
{
 80036b8:	b530      	push	{r4, r5, lr}
 80036ba:	b085      	sub	sp, #20
 80036bc:	0004      	movs	r4, r0
 80036be:	000d      	movs	r5, r1
	VL53L1_init_ll_driver_state(
 80036c0:	2162      	movs	r1, #98	@ 0x62
 80036c2:	f000 feae 	bl	8004422 <VL53L1_init_ll_driver_state>
	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 80036c6:	2300      	movs	r3, #0
 80036c8:	7023      	strb	r3, [r4, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 80036ca:	2201      	movs	r2, #1
 80036cc:	7062      	strb	r2, [r4, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 80036ce:	70a3      	strb	r3, [r4, #2]
	pdev->offset_calibration_mode =
 80036d0:	70e2      	strb	r2, [r4, #3]
	pdev->offset_correction_mode  =
 80036d2:	7122      	strb	r2, [r4, #4]
	pdev->phasecal_config_timeout_us  =  1000;
 80036d4:	22fa      	movs	r2, #250	@ 0xfa
 80036d6:	0092      	lsls	r2, r2, #2
 80036d8:	60a2      	str	r2, [r4, #8]
	pdev->mm_config_timeout_us        =  2000;
 80036da:	22fa      	movs	r2, #250	@ 0xfa
 80036dc:	00d2      	lsls	r2, r2, #3
 80036de:	60e2      	str	r2, [r4, #12]
	pdev->range_config_timeout_us     = 13000;
 80036e0:	4a24      	ldr	r2, [pc, #144]	@ (8003774 <VL53L1_data_init+0xbc>)
 80036e2:	6122      	str	r2, [r4, #16]
	pdev->inter_measurement_period_ms =   100;
 80036e4:	2264      	movs	r2, #100	@ 0x64
 80036e6:	6162      	str	r2, [r4, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 80036e8:	22a0      	movs	r2, #160	@ 0xa0
 80036ea:	0112      	lsls	r2, r2, #4
 80036ec:	8322      	strh	r2, [r4, #24]
	pdev->debug_mode                  =  0x00;
 80036ee:	2221      	movs	r2, #33	@ 0x21
 80036f0:	54a3      	strb	r3, [r4, r2]
	pdev->gain_cal.standard_ranging_gain_factor =
 80036f2:	339c      	adds	r3, #156	@ 0x9c
 80036f4:	4a20      	ldr	r2, [pc, #128]	@ (8003778 <VL53L1_data_init+0xc0>)
 80036f6:	52e2      	strh	r2, [r4, r3]
	VL53L1_init_version(Dev);
 80036f8:	0020      	movs	r0, r4
 80036fa:	f000 fe85 	bl	8004408 <VL53L1_init_version>
	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80036fe:	2d00      	cmp	r5, #0
 8003700:	d125      	bne.n	800374e <VL53L1_data_init+0x96>
		VL53L1_init_refspadchar_config_struct(
 8003702:	0020      	movs	r0, r4
 8003704:	3011      	adds	r0, #17
 8003706:	30ff      	adds	r0, #255	@ 0xff
 8003708:	f000 fbf6 	bl	8003ef8 <VL53L1_init_refspadchar_config_struct>
		VL53L1_init_ssc_config_struct(
 800370c:	0020      	movs	r0, r4
 800370e:	3021      	adds	r0, #33	@ 0x21
 8003710:	30ff      	adds	r0, #255	@ 0xff
 8003712:	f000 fc03 	bl	8003f1c <VL53L1_init_ssc_config_struct>
		VL53L1_init_xtalk_config_struct(
 8003716:	0021      	movs	r1, r4
 8003718:	312d      	adds	r1, #45	@ 0x2d
 800371a:	31ff      	adds	r1, #255	@ 0xff
 800371c:	0020      	movs	r0, r4
 800371e:	3042      	adds	r0, #66	@ 0x42
 8003720:	f000 fc0c 	bl	8003f3c <VL53L1_init_xtalk_config_struct>
		VL53L1_init_offset_cal_config_struct(
 8003724:	0020      	movs	r0, r4
 8003726:	3045      	adds	r0, #69	@ 0x45
 8003728:	30ff      	adds	r0, #255	@ 0xff
 800372a:	f000 fc33 	bl	8003f94 <VL53L1_init_offset_cal_config_struct>
		VL53L1_init_tuning_parm_storage_struct(
 800372e:	0020      	movs	r0, r4
 8003730:	30a4      	adds	r0, #164	@ 0xa4
 8003732:	f000 fc43 	bl	8003fbc <VL53L1_init_tuning_parm_storage_struct>
	status = VL53L1_set_vhv_loopbound(Dev,
 8003736:	2120      	movs	r1, #32
 8003738:	0020      	movs	r0, r4
 800373a:	f7ff ffb1 	bl	80036a0 <VL53L1_set_vhv_loopbound>
 800373e:	1e05      	subs	r5, r0, #0
	if (status == VL53L1_ERROR_NONE)
 8003740:	d009      	beq.n	8003756 <VL53L1_data_init+0x9e>
	VL53L1_low_power_auto_data_init(
 8003742:	0020      	movs	r0, r4
 8003744:	f001 f8e0 	bl	8004908 <VL53L1_low_power_auto_data_init>
}
 8003748:	0028      	movs	r0, r5
 800374a:	b005      	add	sp, #20
 800374c:	bd30      	pop	{r4, r5, pc}
			status = VL53L1_read_p2p_data(Dev);
 800374e:	0020      	movs	r0, r4
 8003750:	f7ff fe0c 	bl	800336c <VL53L1_read_p2p_data>
 8003754:	e7d5      	b.n	8003702 <VL53L1_data_init+0x4a>
		status = VL53L1_set_preset_mode(
 8003756:	68a3      	ldr	r3, [r4, #8]
 8003758:	8b22      	ldrh	r2, [r4, #24]
 800375a:	7861      	ldrb	r1, [r4, #1]
 800375c:	6960      	ldr	r0, [r4, #20]
 800375e:	9002      	str	r0, [sp, #8]
 8003760:	6920      	ldr	r0, [r4, #16]
 8003762:	9001      	str	r0, [sp, #4]
 8003764:	68e0      	ldr	r0, [r4, #12]
 8003766:	9000      	str	r0, [sp, #0]
 8003768:	0020      	movs	r0, r4
 800376a:	f7ff fe95 	bl	8003498 <VL53L1_set_preset_mode>
 800376e:	0005      	movs	r5, r0
 8003770:	e7e7      	b.n	8003742 <VL53L1_data_init+0x8a>
 8003772:	46c0      	nop			@ (mov r8, r8)
 8003774:	000032c8 	.word	0x000032c8
 8003778:	000007db 	.word	0x000007db

0800377c <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 800377c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800377e:	46de      	mov	lr, fp
 8003780:	4657      	mov	r7, sl
 8003782:	464e      	mov	r6, r9
 8003784:	4645      	mov	r5, r8
 8003786:	b5e0      	push	{r5, r6, r7, lr}
 8003788:	b0c3      	sub	sp, #268	@ 0x10c
 800378a:	0004      	movs	r4, r0
 800378c:	0016      	movs	r6, r2
	VL53L1_Error status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800378e:	3059      	adds	r0, #89	@ 0x59
 8003790:	30ff      	adds	r0, #255	@ 0xff
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 8003792:	2342      	movs	r3, #66	@ 0x42
 8003794:	469b      	mov	fp, r3
 8003796:	44a3      	add	fp, r4
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 8003798:	3323      	adds	r3, #35	@ 0x23
 800379a:	33ff      	adds	r3, #255	@ 0xff
 800379c:	469c      	mov	ip, r3
 800379e:	44a4      	add	ip, r4
 80037a0:	4663      	mov	r3, ip
 80037a2:	9300      	str	r3, [sp, #0]
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 80037a4:	23c2      	movs	r3, #194	@ 0xc2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	469c      	mov	ip, r3
 80037aa:	44a4      	add	ip, r4
 80037ac:	4663      	mov	r3, ip
 80037ae:	9301      	str	r3, [sp, #4]
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 80037b0:	23ce      	movs	r3, #206	@ 0xce
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	469a      	mov	sl, r3
 80037b6:	44a2      	add	sl, r4
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 80037b8:	3318      	adds	r3, #24
 80037ba:	4699      	mov	r9, r3
 80037bc:	44a1      	add	r9, r4
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 80037be:	3314      	adds	r3, #20
 80037c0:	4698      	mov	r8, r3
 80037c2:	44a0      	add	r8, r4
	uint16_t i2c_buffer_size_bytes      = 0;

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 80037c4:	70a1      	strb	r1, [r4, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 80037c6:	4642      	mov	r2, r8
 80037c8:	7915      	ldrb	r5, [r2, #4]
	psystem->system__mode_start =
 80037ca:	3bba      	subs	r3, #186	@ 0xba
 80037cc:	3bff      	subs	r3, #255	@ 0xff
 80037ce:	402b      	ands	r3, r5
 80037d0:	4319      	orrs	r1, r3
 80037d2:	7111      	strb	r1, [r2, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 80037d4:	23a1      	movs	r3, #161	@ 0xa1
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	5ae2      	ldrh	r2, [r4, r3]
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 80037da:	333a      	adds	r3, #58	@ 0x3a
 80037dc:	52e2      	strh	r2, [r4, r3]
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 80037de:	4b79      	ldr	r3, [pc, #484]	@ (80039c4 <VL53L1_init_and_start_range+0x248>)
 80037e0:	5ce3      	ldrb	r3, [r4, r3]
 80037e2:	2bff      	cmp	r3, #255	@ 0xff
 80037e4:	d016      	beq.n	8003814 <VL53L1_init_and_start_range+0x98>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80037e6:	23b9      	movs	r3, #185	@ 0xb9
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	58e3      	ldr	r3, [r4, r3]
 80037ec:	4a76      	ldr	r2, [pc, #472]	@ (80039c8 <VL53L1_init_and_start_range+0x24c>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	2280      	movs	r2, #128	@ 0x80
 80037f2:	0052      	lsls	r2, r2, #1
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d011      	beq.n	800381c <VL53L1_init_and_start_range+0xa0>
			device_config_level =
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80037f8:	23b9      	movs	r3, #185	@ 0xb9
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	58e3      	ldr	r3, [r4, r3]
 80037fe:	4a72      	ldr	r2, [pc, #456]	@ (80039c8 <VL53L1_init_and_start_range+0x24c>)
 8003800:	4013      	ands	r3, r2
 8003802:	4a72      	ldr	r2, [pc, #456]	@ (80039cc <VL53L1_init_and_start_range+0x250>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d023      	beq.n	8003850 <VL53L1_init_and_start_range+0xd4>

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 8003808:	2e06      	cmp	r6, #6
 800380a:	d838      	bhi.n	800387e <VL53L1_init_and_start_range+0x102>
 800380c:	00b3      	lsls	r3, r6, #2
 800380e:	4a70      	ldr	r2, [pc, #448]	@ (80039d0 <VL53L1_init_and_start_range+0x254>)
 8003810:	58d3      	ldr	r3, [r2, r3]
 8003812:	469f      	mov	pc, r3
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 8003814:	4b6b      	ldr	r3, [pc, #428]	@ (80039c4 <VL53L1_init_and_start_range+0x248>)
 8003816:	2200      	movs	r2, #0
 8003818:	54e2      	strb	r2, [r4, r3]
 800381a:	e7e4      	b.n	80037e6 <VL53L1_init_and_start_range+0x6a>
			pdev->gen_cfg.system__interrupt_config_gpio;
 800381c:	23c3      	movs	r3, #195	@ 0xc3
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	5ce1      	ldrb	r1, [r4, r3]
		pdev->low_power_auto_data.saved_interrupt_config =
 8003822:	4a6c      	ldr	r2, [pc, #432]	@ (80039d4 <VL53L1_init_and_start_range+0x258>)
 8003824:	54a1      	strb	r1, [r4, r2]
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 8003826:	2220      	movs	r2, #32
 8003828:	54e2      	strb	r2, [r4, r3]
		if ((pdev->dyn_cfg.system__sequence_config & (
 800382a:	23c6      	movs	r3, #198	@ 0xc6
 800382c:	33ff      	adds	r3, #255	@ 0xff
 800382e:	5ce3      	ldrb	r3, [r4, r3]
 8003830:	3240      	adds	r2, #64	@ 0x40
 8003832:	421a      	tst	r2, r3
 8003834:	d108      	bne.n	8003848 <VL53L1_init_and_start_range+0xcc>
				pdev->customer.mm_config__outer_offset_mm * 4;
 8003836:	2358      	movs	r3, #88	@ 0x58
 8003838:	5ae3      	ldrh	r3, [r4, r3]
 800383a:	009b      	lsls	r3, r3, #2
			pdev->customer.algo__part_to_part_range_offset_mm =
 800383c:	3a0c      	subs	r2, #12
 800383e:	52a3      	strh	r3, [r4, r2]
		if (device_config_level <
 8003840:	2e04      	cmp	r6, #4
 8003842:	d8d9      	bhi.n	80037f8 <VL53L1_init_and_start_range+0x7c>
			device_config_level =
 8003844:	2605      	movs	r6, #5
 8003846:	e7d7      	b.n	80037f8 <VL53L1_init_and_start_range+0x7c>
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 8003848:	2354      	movs	r3, #84	@ 0x54
 800384a:	2200      	movs	r2, #0
 800384c:	52e2      	strh	r2, [r4, r3]
 800384e:	e7f7      	b.n	8003840 <VL53L1_init_and_start_range+0xc4>
			pdev->low_power_auto_data.saved_interrupt_config;
 8003850:	4b60      	ldr	r3, [pc, #384]	@ (80039d4 <VL53L1_init_and_start_range+0x258>)
 8003852:	5ce2      	ldrb	r2, [r4, r3]
		pdev->gen_cfg.system__interrupt_config_gpio =
 8003854:	3b62      	subs	r3, #98	@ 0x62
 8003856:	3bff      	subs	r3, #255	@ 0xff
 8003858:	54e2      	strb	r2, [r4, r3]
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800385a:	2606      	movs	r6, #6
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800385c:	2701      	movs	r7, #1
		break;
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800385e:	2588      	movs	r5, #136	@ 0x88
 8003860:	1bed      	subs	r5, r5, r7
 8003862:	b2ad      	uxth	r5, r5
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8003864:	2300      	movs	r3, #0
	pbuffer = &buffer[0];
 8003866:	aa02      	add	r2, sp, #8
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8003868:	e012      	b.n	8003890 <VL53L1_init_and_start_range+0x114>
	switch (device_config_level) {
 800386a:	2701      	movs	r7, #1
 800386c:	e7f7      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800386e:	2724      	movs	r7, #36	@ 0x24
		break;
 8003870:	e7f5      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 8003872:	2744      	movs	r7, #68	@ 0x44
		break;
 8003874:	e7f3      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 8003876:	275a      	movs	r7, #90	@ 0x5a
		break;
 8003878:	e7f1      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800387a:	2771      	movs	r7, #113	@ 0x71
		break;
 800387c:	e7ef      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800387e:	2783      	movs	r7, #131	@ 0x83
		break;
 8003880:	e7ed      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 8003882:	270d      	movs	r7, #13
 8003884:	e7eb      	b.n	800385e <VL53L1_init_and_start_range+0xe2>
		*pbuffer++ = 0;
 8003886:	2100      	movs	r1, #0
 8003888:	7011      	strb	r1, [r2, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800388a:	3301      	adds	r3, #1
 800388c:	b29b      	uxth	r3, r3
		*pbuffer++ = 0;
 800388e:	3201      	adds	r2, #1
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8003890:	42ab      	cmp	r3, r5
 8003892:	d3f8      	bcc.n	8003886 <VL53L1_init_and_start_range+0x10a>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 8003894:	2e05      	cmp	r6, #5
 8003896:	d83c      	bhi.n	8003912 <VL53L1_init_and_start_range+0x196>
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8003898:	2000      	movs	r0, #0
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800389a:	2e04      	cmp	r6, #4
 800389c:	d901      	bls.n	80038a2 <VL53L1_init_and_start_range+0x126>
 800389e:	2800      	cmp	r0, #0
 80038a0:	d042      	beq.n	8003928 <VL53L1_init_and_start_range+0x1ac>
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 80038a2:	2e03      	cmp	r6, #3
 80038a4:	d901      	bls.n	80038aa <VL53L1_init_and_start_range+0x12e>
 80038a6:	2800      	cmp	r0, #0
 80038a8:	d04a      	beq.n	8003940 <VL53L1_init_and_start_range+0x1c4>
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 80038aa:	2e02      	cmp	r6, #2
 80038ac:	d901      	bls.n	80038b2 <VL53L1_init_and_start_range+0x136>
 80038ae:	2800      	cmp	r0, #0
 80038b0:	d052      	beq.n	8003958 <VL53L1_init_and_start_range+0x1dc>
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 80038b2:	2e01      	cmp	r6, #1
 80038b4:	d901      	bls.n	80038ba <VL53L1_init_and_start_range+0x13e>
 80038b6:	2800      	cmp	r0, #0
 80038b8:	d05a      	beq.n	8003970 <VL53L1_init_and_start_range+0x1f4>
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 80038ba:	2e00      	cmp	r6, #0
 80038bc:	d020      	beq.n	8003900 <VL53L1_init_and_start_range+0x184>
 80038be:	2800      	cmp	r0, #0
 80038c0:	d120      	bne.n	8003904 <VL53L1_init_and_start_range+0x188>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 80038c2:	2371      	movs	r3, #113	@ 0x71
 80038c4:	1bdb      	subs	r3, r3, r7
 80038c6:	b29b      	uxth	r3, r3
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 80038c8:	0022      	movs	r2, r4
 80038ca:	32c9      	adds	r2, #201	@ 0xc9
 80038cc:	32ff      	adds	r2, #255	@ 0xff
 80038ce:	7912      	ldrb	r2, [r2, #4]
 80038d0:	0692      	lsls	r2, r2, #26
 80038d2:	d50d      	bpl.n	80038f0 <VL53L1_init_and_start_range+0x174>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 80038d4:	0022      	movs	r2, r4
 80038d6:	322c      	adds	r2, #44	@ 0x2c
 80038d8:	7890      	ldrb	r0, [r2, #2]
 80038da:	2201      	movs	r2, #1
 80038dc:	4302      	orrs	r2, r0
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	21da      	movs	r1, #218	@ 0xda
 80038e2:	0049      	lsls	r1, r1, #1
 80038e4:	5462      	strb	r2, [r4, r1]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 80038e6:	0021      	movs	r1, r4
 80038e8:	31b5      	adds	r1, #181	@ 0xb5
 80038ea:	31ff      	adds	r1, #255	@ 0xff
 80038ec:	730a      	strb	r2, [r1, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 80038ee:	7488      	strb	r0, [r1, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
 80038f0:	aa02      	add	r2, sp, #8
 80038f2:	4694      	mov	ip, r2
 80038f4:	4463      	add	r3, ip
 80038f6:	001a      	movs	r2, r3
 80038f8:	2112      	movs	r1, #18
 80038fa:	4648      	mov	r0, r9
 80038fc:	f001 faec 	bl	8004ed8 <VL53L1_i2c_encode_dynamic_config>
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (status == VL53L1_ERROR_NONE) {
 8003900:	2800      	cmp	r0, #0
 8003902:	d041      	beq.n	8003988 <VL53L1_init_and_start_range+0x20c>
		status = VL53L1_update_ll_driver_cfg_state(Dev);

	LOG_FUNCTION_END(status);

	return status;
}
 8003904:	b043      	add	sp, #268	@ 0x10c
 8003906:	bcf0      	pop	{r4, r5, r6, r7}
 8003908:	46bb      	mov	fp, r7
 800390a:	46b2      	mov	sl, r6
 800390c:	46a9      	mov	r9, r5
 800390e:	46a0      	mov	r8, r4
 8003910:	bdf0      	pop	{r4, r5, r6, r7, pc}
		i2c_buffer_offset_bytes = \
 8003912:	2301      	movs	r3, #1
 8003914:	1bdb      	subs	r3, r3, r7
 8003916:	b29b      	uxth	r3, r3
			VL53L1_i2c_encode_static_nvm_managed(
 8003918:	aa02      	add	r2, sp, #8
 800391a:	4694      	mov	ip, r2
 800391c:	4463      	add	r3, ip
 800391e:	001a      	movs	r2, r3
 8003920:	210b      	movs	r1, #11
 8003922:	f001 f8d8 	bl	8004ad6 <VL53L1_i2c_encode_static_nvm_managed>
 8003926:	e7b8      	b.n	800389a <VL53L1_init_and_start_range+0x11e>
		i2c_buffer_offset_bytes = \
 8003928:	230d      	movs	r3, #13
 800392a:	1bdb      	subs	r3, r3, r7
 800392c:	b29b      	uxth	r3, r3
			VL53L1_i2c_encode_customer_nvm_managed(
 800392e:	aa02      	add	r2, sp, #8
 8003930:	4694      	mov	ip, r2
 8003932:	4463      	add	r3, ip
 8003934:	001a      	movs	r2, r3
 8003936:	2117      	movs	r1, #23
 8003938:	4658      	mov	r0, fp
 800393a:	f001 f934 	bl	8004ba6 <VL53L1_i2c_encode_customer_nvm_managed>
 800393e:	e7b0      	b.n	80038a2 <VL53L1_init_and_start_range+0x126>
		i2c_buffer_offset_bytes = \
 8003940:	2324      	movs	r3, #36	@ 0x24
 8003942:	1bdb      	subs	r3, r3, r7
 8003944:	b29b      	uxth	r3, r3
			VL53L1_i2c_encode_static_config(
 8003946:	aa02      	add	r2, sp, #8
 8003948:	4694      	mov	ip, r2
 800394a:	4463      	add	r3, ip
 800394c:	001a      	movs	r2, r3
 800394e:	2120      	movs	r1, #32
 8003950:	9800      	ldr	r0, [sp, #0]
 8003952:	f001 f9da 	bl	8004d0a <VL53L1_i2c_encode_static_config>
 8003956:	e7a8      	b.n	80038aa <VL53L1_init_and_start_range+0x12e>
		i2c_buffer_offset_bytes =
 8003958:	2344      	movs	r3, #68	@ 0x44
 800395a:	1bdb      	subs	r3, r3, r7
 800395c:	b29b      	uxth	r3, r3
			VL53L1_i2c_encode_general_config(
 800395e:	aa02      	add	r2, sp, #8
 8003960:	4694      	mov	ip, r2
 8003962:	4463      	add	r3, ip
 8003964:	001a      	movs	r2, r3
 8003966:	2116      	movs	r1, #22
 8003968:	9801      	ldr	r0, [sp, #4]
 800396a:	f001 fa31 	bl	8004dd0 <VL53L1_i2c_encode_general_config>
 800396e:	e7a0      	b.n	80038b2 <VL53L1_init_and_start_range+0x136>
		i2c_buffer_offset_bytes = \
 8003970:	235a      	movs	r3, #90	@ 0x5a
 8003972:	1bdb      	subs	r3, r3, r7
 8003974:	b29b      	uxth	r3, r3
			VL53L1_i2c_encode_timing_config(
 8003976:	aa02      	add	r2, sp, #8
 8003978:	4694      	mov	ip, r2
 800397a:	4463      	add	r3, ip
 800397c:	001a      	movs	r2, r3
 800397e:	2117      	movs	r1, #23
 8003980:	4650      	mov	r0, sl
 8003982:	f001 fa69 	bl	8004e58 <VL53L1_i2c_encode_timing_config>
 8003986:	e798      	b.n	80038ba <VL53L1_init_and_start_range+0x13e>
		i2c_buffer_offset_bytes = \
 8003988:	2383      	movs	r3, #131	@ 0x83
 800398a:	1bdb      	subs	r3, r3, r7
 800398c:	b29b      	uxth	r3, r3
			VL53L1_i2c_encode_system_control(
 800398e:	aa02      	add	r2, sp, #8
 8003990:	4694      	mov	ip, r2
 8003992:	4463      	add	r3, ip
 8003994:	001a      	movs	r2, r3
 8003996:	2105      	movs	r1, #5
 8003998:	4640      	mov	r0, r8
 800399a:	f001 fadb 	bl	8004f54 <VL53L1_i2c_encode_system_control>
	if (status == VL53L1_ERROR_NONE) {
 800399e:	2800      	cmp	r0, #0
 80039a0:	d1b0      	bne.n	8003904 <VL53L1_init_and_start_range+0x188>
			VL53L1_WriteMulti(
 80039a2:	002b      	movs	r3, r5
 80039a4:	aa02      	add	r2, sp, #8
 80039a6:	0039      	movs	r1, r7
 80039a8:	0020      	movs	r0, r4
 80039aa:	f001 ff0e 	bl	80057ca <VL53L1_WriteMulti>
	if (status == VL53L1_ERROR_NONE)
 80039ae:	2800      	cmp	r0, #0
 80039b0:	d1a8      	bne.n	8003904 <VL53L1_init_and_start_range+0x188>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 80039b2:	0020      	movs	r0, r4
 80039b4:	f000 fd42 	bl	800443c <VL53L1_update_ll_driver_rd_state>
	if (status == VL53L1_ERROR_NONE)
 80039b8:	2800      	cmp	r0, #0
 80039ba:	d1a3      	bne.n	8003904 <VL53L1_init_and_start_range+0x188>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 80039bc:	0020      	movs	r0, r4
 80039be:	f000 fdca 	bl	8004556 <VL53L1_update_ll_driver_cfg_state>
 80039c2:	e79f      	b.n	8003904 <VL53L1_init_and_start_range+0x188>
 80039c4:	000002e6 	.word	0x000002e6
 80039c8:	00ffff00 	.word	0x00ffff00
 80039cc:	00010100 	.word	0x00010100
 80039d0:	08006704 	.word	0x08006704
 80039d4:	000002e7 	.word	0x000002e7

080039d8 <VL53L1_stop_range>:


VL53L1_Error VL53L1_stop_range(
	VL53L1_DEV     Dev)
{
 80039d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039da:	0004      	movs	r4, r0
			VL53L1DevStructGetLLDriverHandle(Dev);

	/* Merge ABORT mode with mode_start */

	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 80039dc:	25e6      	movs	r5, #230	@ 0xe6
 80039de:	006d      	lsls	r5, r5, #1
 80039e0:	5d42      	ldrb	r2, [r0, r5]
	pdev->sys_ctrl.system__mode_start =
 80039e2:	260f      	movs	r6, #15
 80039e4:	4032      	ands	r2, r6
 80039e6:	2380      	movs	r3, #128	@ 0x80
 80039e8:	425b      	negs	r3, r3
 80039ea:	4313      	orrs	r3, r2
 80039ec:	5543      	strb	r3, [r0, r5]
			 VL53L1_DEVICEMEASUREMENTMODE_ABORT;

	status = VL53L1_set_system_control(
 80039ee:	0001      	movs	r1, r0
 80039f0:	31c9      	adds	r1, #201	@ 0xc9
 80039f2:	31ff      	adds	r1, #255	@ 0xff
 80039f4:	f001 fac5 	bl	8004f82 <VL53L1_set_system_control>
 80039f8:	0007      	movs	r7, r0
				Dev,
				&pdev->sys_ctrl);

	/* Abort bit is auto clear so clear register group structure to match */
	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK);
 80039fa:	5d63      	ldrb	r3, [r4, r5]
 80039fc:	401e      	ands	r6, r3
	pdev->sys_ctrl.system__mode_start =
 80039fe:	5566      	strb	r6, [r4, r5]

	/* reset zone dynamic info */
	VL53L1_init_ll_driver_state(
 8003a00:	2103      	movs	r1, #3
 8003a02:	0020      	movs	r0, r4
 8003a04:	f000 fd0d 	bl	8004422 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* reset low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1)
 8003a08:	4b04      	ldr	r3, [pc, #16]	@ (8003a1c <VL53L1_stop_range+0x44>)
 8003a0a:	5ce3      	ldrb	r3, [r4, r3]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d001      	beq.n	8003a14 <VL53L1_stop_range+0x3c>
		VL53L1_low_power_auto_data_stop_range(Dev);

	return status;
}
 8003a10:	0038      	movs	r0, r7
 8003a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		VL53L1_low_power_auto_data_stop_range(Dev);
 8003a14:	0020      	movs	r0, r4
 8003a16:	f000 ff99 	bl	800494c <VL53L1_low_power_auto_data_stop_range>
 8003a1a:	e7f9      	b.n	8003a10 <VL53L1_stop_range+0x38>
 8003a1c:	000002e5 	.word	0x000002e5

08003a20 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 8003a20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a22:	b0c1      	sub	sp, #260	@ 0x104
 8003a24:	000c      	movs	r4, r1
	VL53L1_Error status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 8003a26:	0005      	movs	r5, r0
 8003a28:	35cf      	adds	r5, #207	@ 0xcf
 8003a2a:	35ff      	adds	r5, #255	@ 0xff
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 8003a2c:	23a2      	movs	r3, #162	@ 0xa2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	18c6      	adds	r6, r0, r3
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 8003a32:	3324      	adds	r3, #36	@ 0x24
 8003a34:	18c7      	adds	r7, r0, r3

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 8003a36:	2901      	cmp	r1, #1
 8003a38:	d017      	beq.n	8003a6a <VL53L1_get_measurement_results+0x4a>
 8003a3a:	2902      	cmp	r1, #2
 8003a3c:	d117      	bne.n	8003a6e <VL53L1_get_measurement_results+0x4e>
 8003a3e:	2386      	movs	r3, #134	@ 0x86

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status =
			VL53L1_ReadMulti(
 8003a40:	466a      	mov	r2, sp
 8003a42:	2188      	movs	r1, #136	@ 0x88
 8003a44:	f001 fed2 	bl	80057ec <VL53L1_ReadMulti>
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 8003a48:	2c01      	cmp	r4, #1
 8003a4a:	d901      	bls.n	8003a50 <VL53L1_get_measurement_results+0x30>
 8003a4c:	2800      	cmp	r0, #0
 8003a4e:	d010      	beq.n	8003a72 <VL53L1_get_measurement_results+0x52>
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 8003a50:	2c00      	cmp	r4, #0
 8003a52:	d006      	beq.n	8003a62 <VL53L1_get_measurement_results+0x42>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	d106      	bne.n	8003a66 <VL53L1_get_measurement_results+0x46>

		i2c_buffer_offset_bytes =
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
 8003a58:	0032      	movs	r2, r6
 8003a5a:	a90b      	add	r1, sp, #44	@ 0x2c
 8003a5c:	3021      	adds	r0, #33	@ 0x21
 8003a5e:	f001 fb30 	bl	80050c2 <VL53L1_i2c_decode_core_results>
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 8003a62:	2800      	cmp	r0, #0
 8003a64:	d00c      	beq.n	8003a80 <VL53L1_get_measurement_results+0x60>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8003a66:	b041      	add	sp, #260	@ 0x104
 8003a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
		i2c_buffer_size_bytes =
 8003a6a:	234d      	movs	r3, #77	@ 0x4d
 8003a6c:	e7e8      	b.n	8003a40 <VL53L1_get_measurement_results+0x20>
		i2c_buffer_size_bytes =
 8003a6e:	232c      	movs	r3, #44	@ 0x2c
 8003a70:	e7e6      	b.n	8003a40 <VL53L1_get_measurement_results+0x20>
			VL53L1_i2c_decode_debug_results(
 8003a72:	003a      	movs	r2, r7
 8003a74:	214e      	movs	r1, #78	@ 0x4e
 8003a76:	4469      	add	r1, sp
 8003a78:	3038      	adds	r0, #56	@ 0x38
 8003a7a:	f001 fb5c 	bl	8005136 <VL53L1_i2c_decode_debug_results>
 8003a7e:	e7e7      	b.n	8003a50 <VL53L1_get_measurement_results+0x30>
			VL53L1_i2c_decode_system_results(
 8003a80:	002a      	movs	r2, r5
 8003a82:	4669      	mov	r1, sp
 8003a84:	302c      	adds	r0, #44	@ 0x2c
 8003a86:	f001 fa8f 	bl	8004fa8 <VL53L1_i2c_decode_system_results>
 8003a8a:	e7ec      	b.n	8003a66 <VL53L1_get_measurement_results+0x46>

08003a8c <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 8003a8c:	b510      	push	{r4, lr}
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_init_and_start_range(
 8003a8e:	2203      	movs	r2, #3
 8003a90:	f7ff fe74 	bl	800377c <VL53L1_init_and_start_range>
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
}
 8003a94:	bd10      	pop	{r4, pc}
	...

08003a98 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 8003a98:	b5f0      	push	{r4, r5, r6, r7, lr}

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 8003a9a:	78cc      	ldrb	r4, [r1, #3]
 8003a9c:	709c      	strb	r4, [r3, #2]

	pdata = &(presults->data[0]);
 8003a9e:	1d1c      	adds	r4, r3, #4

	for (i = 0 ; i < 2 ; i++) {
 8003aa0:	2500      	movs	r5, #0
 8003aa2:	e00b      	b.n	8003abc <VL53L1_copy_sys_and_core_results_to_range_results+0x24>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 8003aa4:	784f      	ldrb	r7, [r1, #1]
 8003aa6:	261f      	movs	r6, #31
 8003aa8:	403e      	ands	r6, r7
			pdata->range_status =
 8003aaa:	273e      	movs	r7, #62	@ 0x3e
 8003aac:	55e6      	strb	r6, [r4, r7]
		}

		switch (i) {
 8003aae:	2d00      	cmp	r5, #0
 8003ab0:	d015      	beq.n	8003ade <VL53L1_copy_sys_and_core_results_to_range_results+0x46>
 8003ab2:	2d01      	cmp	r5, #1
 8003ab4:	d045      	beq.n	8003b42 <VL53L1_copy_sys_and_core_results_to_range_results+0xaa>
				pcore->result_core__ambient_window_events_sd1;

			break;
		}

		pdata++;
 8003ab6:	3440      	adds	r4, #64	@ 0x40
	for (i = 0 ; i < 2 ; i++) {
 8003ab8:	3501      	adds	r5, #1
 8003aba:	b2ed      	uxtb	r5, r5
 8003abc:	2d01      	cmp	r5, #1
 8003abe:	d868      	bhi.n	8003b92 <VL53L1_copy_sys_and_core_results_to_range_results+0xfa>
		pdata->range_id     = i;
 8003ac0:	7025      	strb	r5, [r4, #0]
		pdata->time_stamp   = 0;
 8003ac2:	2600      	movs	r6, #0
 8003ac4:	6066      	str	r6, [r4, #4]
		if ((psys->result__stream_count == 0) &&
 8003ac6:	78ce      	ldrb	r6, [r1, #3]
 8003ac8:	2e00      	cmp	r6, #0
 8003aca:	d1eb      	bne.n	8003aa4 <VL53L1_copy_sys_and_core_results_to_range_results+0xc>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 8003acc:	784f      	ldrb	r7, [r1, #1]
		if ((psys->result__stream_count == 0) &&
 8003ace:	361f      	adds	r6, #31
 8003ad0:	403e      	ands	r6, r7
 8003ad2:	2e09      	cmp	r6, #9
 8003ad4:	d1e6      	bne.n	8003aa4 <VL53L1_copy_sys_and_core_results_to_range_results+0xc>
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 8003ad6:	3635      	adds	r6, #53	@ 0x35
 8003ad8:	2713      	movs	r7, #19
 8003ada:	55a7      	strb	r7, [r4, r6]
 8003adc:	e7e7      	b.n	8003aae <VL53L1_copy_sys_and_core_results_to_range_results+0x16>
			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 8003ade:	788e      	ldrb	r6, [r1, #2]
 8003ae0:	2e07      	cmp	r6, #7
 8003ae2:	d028      	beq.n	8003b36 <VL53L1_copy_sys_and_core_results_to_range_results+0x9e>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 8003ae4:	2e08      	cmp	r6, #8
 8003ae6:	d029      	beq.n	8003b3c <VL53L1_copy_sys_and_core_results_to_range_results+0xa4>
					psys->result__dss_actual_effective_spads_sd0;
 8003ae8:	888e      	ldrh	r6, [r1, #4]
				pdata->actual_effective_spads =
 8003aea:	8226      	strh	r6, [r4, #16]
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 8003aec:	8a0e      	ldrh	r6, [r1, #16]
			pdata->peak_signal_count_rate_mcps =
 8003aee:	85a6      	strh	r6, [r4, #44]	@ 0x2c
				psys->result__avg_signal_count_rate_mcps_sd0;
 8003af0:	8ace      	ldrh	r6, [r1, #22]
			pdata->avg_signal_count_rate_mcps =
 8003af2:	85e6      	strh	r6, [r4, #46]	@ 0x2e
				psys->result__ambient_count_rate_mcps_sd0;
 8003af4:	890e      	ldrh	r6, [r1, #8]
			pdata->ambient_count_rate_mcps =
 8003af6:	8626      	strh	r6, [r4, #48]	@ 0x30
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 8003af8:	894e      	ldrh	r6, [r1, #10]
 8003afa:	0176      	lsls	r6, r6, #5
			if (tmpu32 > 0xFFFF) {
 8003afc:	2780      	movs	r7, #128	@ 0x80
 8003afe:	027f      	lsls	r7, r7, #9
 8003b00:	42be      	cmp	r6, r7
 8003b02:	d300      	bcc.n	8003b06 <VL53L1_copy_sys_and_core_results_to_range_results+0x6e>
				tmpu32 = 0xFFFF;
 8003b04:	4e2b      	ldr	r6, [pc, #172]	@ (8003bb4 <VL53L1_copy_sys_and_core_results_to_range_results+0x11c>)
			pdata->sigma_mm = (uint16_t)tmpu32;
 8003b06:	8726      	strh	r6, [r4, #56]	@ 0x38
				psys->result__phase_sd0;
 8003b08:	898e      	ldrh	r6, [r1, #12]
			pdata->median_phase =
 8003b0a:	8766      	strh	r6, [r4, #58]	@ 0x3a
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 8003b0c:	89cf      	ldrh	r7, [r1, #14]
			range_mm *= gain_factor;
 8003b0e:	4347      	muls	r7, r0
			range_mm += 0x0400;
 8003b10:	2680      	movs	r6, #128	@ 0x80
 8003b12:	00f6      	lsls	r6, r6, #3
 8003b14:	46b4      	mov	ip, r6
 8003b16:	4467      	add	r7, ip
			range_mm /= 0x0800;
 8003b18:	17fe      	asrs	r6, r7, #31
 8003b1a:	0576      	lsls	r6, r6, #21
 8003b1c:	0d76      	lsrs	r6, r6, #21
 8003b1e:	19f6      	adds	r6, r6, r7
 8003b20:	12f6      	asrs	r6, r6, #11
			pdata->median_range_mm = (int16_t)range_mm;
 8003b22:	87a6      	strh	r6, [r4, #60]	@ 0x3c
				pcore->result_core__ranging_total_events_sd0;
 8003b24:	6856      	ldr	r6, [r2, #4]
			pdata->ranging_total_events =
 8003b26:	6266      	str	r6, [r4, #36]	@ 0x24
				pcore->result_core__signal_total_events_sd0;
 8003b28:	6896      	ldr	r6, [r2, #8]
			pdata->signal_total_events =
 8003b2a:	62a6      	str	r6, [r4, #40]	@ 0x28
				pcore->result_core__total_periods_elapsed_sd0;
 8003b2c:	68d6      	ldr	r6, [r2, #12]
			pdata->total_periods_elapsed =
 8003b2e:	6166      	str	r6, [r4, #20]
				pcore->result_core__ambient_window_events_sd0;
 8003b30:	6816      	ldr	r6, [r2, #0]
			pdata->ambient_window_events =
 8003b32:	6226      	str	r6, [r4, #32]
			break;
 8003b34:	e7bf      	b.n	8003ab6 <VL53L1_copy_sys_and_core_results_to_range_results+0x1e>
					psys->result__mm_inner_actual_effective_spads_sd0;
 8003b36:	8a4e      	ldrh	r6, [r1, #18]
				pdata->actual_effective_spads =
 8003b38:	8226      	strh	r6, [r4, #16]
 8003b3a:	e7d7      	b.n	8003aec <VL53L1_copy_sys_and_core_results_to_range_results+0x54>
						psys->result__mm_outer_actual_effective_spads_sd0;
 8003b3c:	8a8e      	ldrh	r6, [r1, #20]
				pdata->actual_effective_spads =
 8003b3e:	8226      	strh	r6, [r4, #16]
 8003b40:	e7d4      	b.n	8003aec <VL53L1_copy_sys_and_core_results_to_range_results+0x54>
				psys->result__dss_actual_effective_spads_sd1;
 8003b42:	8b0e      	ldrh	r6, [r1, #24]
			pdata->actual_effective_spads =
 8003b44:	8226      	strh	r6, [r4, #16]
				psys->result__peak_signal_count_rate_mcps_sd1;
 8003b46:	8b4e      	ldrh	r6, [r1, #26]
			pdata->peak_signal_count_rate_mcps =
 8003b48:	85a6      	strh	r6, [r4, #44]	@ 0x2c
			pdata->avg_signal_count_rate_mcps =
 8003b4a:	2601      	movs	r6, #1
 8003b4c:	4276      	negs	r6, r6
 8003b4e:	85e6      	strh	r6, [r4, #46]	@ 0x2e
				psys->result__ambient_count_rate_mcps_sd1;
 8003b50:	8b8e      	ldrh	r6, [r1, #28]
			pdata->ambient_count_rate_mcps =
 8003b52:	8626      	strh	r6, [r4, #48]	@ 0x30
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 8003b54:	8bce      	ldrh	r6, [r1, #30]
 8003b56:	0176      	lsls	r6, r6, #5
			if (tmpu32 > 0xFFFF) {
 8003b58:	2780      	movs	r7, #128	@ 0x80
 8003b5a:	027f      	lsls	r7, r7, #9
 8003b5c:	42be      	cmp	r6, r7
 8003b5e:	d300      	bcc.n	8003b62 <VL53L1_copy_sys_and_core_results_to_range_results+0xca>
				tmpu32 = 0xFFFF;
 8003b60:	4e14      	ldr	r6, [pc, #80]	@ (8003bb4 <VL53L1_copy_sys_and_core_results_to_range_results+0x11c>)
			pdata->sigma_mm = (uint16_t)tmpu32;
 8003b62:	8726      	strh	r6, [r4, #56]	@ 0x38
				psys->result__phase_sd1;
 8003b64:	8c0e      	ldrh	r6, [r1, #32]
			pdata->median_phase =
 8003b66:	8766      	strh	r6, [r4, #58]	@ 0x3a
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 8003b68:	8c4f      	ldrh	r7, [r1, #34]	@ 0x22
			range_mm *= gain_factor;
 8003b6a:	4347      	muls	r7, r0
			range_mm += 0x0400;
 8003b6c:	2680      	movs	r6, #128	@ 0x80
 8003b6e:	00f6      	lsls	r6, r6, #3
 8003b70:	46b4      	mov	ip, r6
 8003b72:	4467      	add	r7, ip
			range_mm /= 0x0800;
 8003b74:	17fe      	asrs	r6, r7, #31
 8003b76:	0576      	lsls	r6, r6, #21
 8003b78:	0d76      	lsrs	r6, r6, #21
 8003b7a:	19f6      	adds	r6, r6, r7
 8003b7c:	12f6      	asrs	r6, r6, #11
			pdata->median_range_mm = (int16_t)range_mm;
 8003b7e:	87a6      	strh	r6, [r4, #60]	@ 0x3c
				pcore->result_core__ranging_total_events_sd1;
 8003b80:	6956      	ldr	r6, [r2, #20]
			pdata->ranging_total_events =
 8003b82:	6266      	str	r6, [r4, #36]	@ 0x24
				pcore->result_core__signal_total_events_sd1;
 8003b84:	6996      	ldr	r6, [r2, #24]
			pdata->signal_total_events =
 8003b86:	62a6      	str	r6, [r4, #40]	@ 0x28
				pcore->result_core__total_periods_elapsed_sd1;
 8003b88:	69d6      	ldr	r6, [r2, #28]
			pdata->total_periods_elapsed  =
 8003b8a:	6166      	str	r6, [r4, #20]
				pcore->result_core__ambient_window_events_sd1;
 8003b8c:	6916      	ldr	r6, [r2, #16]
			pdata->ambient_window_events =
 8003b8e:	6226      	str	r6, [r4, #32]
			break;
 8003b90:	e791      	b.n	8003ab6 <VL53L1_copy_sys_and_core_results_to_range_results+0x1e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 8003b92:	2200      	movs	r2, #0
 8003b94:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 8003b96:	7849      	ldrb	r1, [r1, #1]
 8003b98:	321f      	adds	r2, #31
 8003b9a:	400a      	ands	r2, r1
 8003b9c:	2a11      	cmp	r2, #17
 8003b9e:	d803      	bhi.n	8003ba8 <VL53L1_copy_sys_and_core_results_to_range_results+0x110>
 8003ba0:	4905      	ldr	r1, [pc, #20]	@ (8003bb8 <VL53L1_copy_sys_and_core_results_to_range_results+0x120>)
 8003ba2:	40d1      	lsrs	r1, r2
 8003ba4:	07c9      	lsls	r1, r1, #31
 8003ba6:	d400      	bmi.n	8003baa <VL53L1_copy_sys_and_core_results_to_range_results+0x112>
	break;

	}

	LOG_FUNCTION_END(0);
}
 8003ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		presults->device_status = (psys->result__range_status &
 8003baa:	70da      	strb	r2, [r3, #3]
		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 8003bac:	2242      	movs	r2, #66	@ 0x42
 8003bae:	2100      	movs	r1, #0
 8003bb0:	5499      	strb	r1, [r3, r2]
}
 8003bb2:	e7f9      	b.n	8003ba8 <VL53L1_copy_sys_and_core_results_to_range_results+0x110>
 8003bb4:	0000ffff 	.word	0x0000ffff
 8003bb8:	0002200e 	.word	0x0002200e

08003bbc <VL53L1_get_device_results>:
{
 8003bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bbe:	0004      	movs	r4, r0
 8003bc0:	0016      	movs	r6, r2
	VL53L1_range_results_t   *presults = &(pres->range_results);
 8003bc2:	23bd      	movs	r3, #189	@ 0xbd
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	18c7      	adds	r7, r0, r3
		status = VL53L1_get_measurement_results(
 8003bc8:	f7ff ff2a 	bl	8003a20 <VL53L1_get_measurement_results>
 8003bcc:	1e05      	subs	r5, r0, #0
	if (status == VL53L1_ERROR_NONE)
 8003bce:	d017      	beq.n	8003c00 <VL53L1_get_device_results+0x44>
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 8003bd0:	4b23      	ldr	r3, [pc, #140]	@ (8003c60 <VL53L1_get_device_results+0xa4>)
 8003bd2:	5ce3      	ldrb	r3, [r4, r3]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d01f      	beq.n	8003c18 <VL53L1_get_device_results+0x5c>
	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 8003bd8:	232c      	movs	r3, #44	@ 0x2c
 8003bda:	5ce2      	ldrb	r2, [r4, r3]
 8003bdc:	23bd      	movs	r3, #189	@ 0xbd
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	54e2      	strb	r2, [r4, r3]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8003be2:	2330      	movs	r3, #48	@ 0x30
 8003be4:	5ce2      	ldrb	r2, [r4, r3]
 8003be6:	23bd      	movs	r3, #189	@ 0xbd
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	18e3      	adds	r3, r4, r3
 8003bec:	705a      	strb	r2, [r3, #1]
	memcpy(
 8003bee:	2284      	movs	r2, #132	@ 0x84
 8003bf0:	0039      	movs	r1, r7
 8003bf2:	0030      	movs	r0, r6
 8003bf4:	f002 fad1 	bl	800619a <memcpy>
	if (status == VL53L1_ERROR_NONE)
 8003bf8:	2d00      	cmp	r5, #0
 8003bfa:	d02c      	beq.n	8003c56 <VL53L1_get_device_results+0x9a>
}
 8003bfc:	0028      	movs	r0, r5
 8003bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 8003c00:	239c      	movs	r3, #156	@ 0x9c
 8003c02:	5ae0      	ldrh	r0, [r4, r3]
		VL53L1_copy_sys_and_core_results_to_range_results(
 8003c04:	33ed      	adds	r3, #237	@ 0xed
 8003c06:	33ff      	adds	r3, #255	@ 0xff
 8003c08:	18e2      	adds	r2, r4, r3
 8003c0a:	003b      	movs	r3, r7
 8003c0c:	0021      	movs	r1, r4
 8003c0e:	31cf      	adds	r1, #207	@ 0xcf
 8003c10:	31ff      	adds	r1, #255	@ 0xff
 8003c12:	f7ff ff41 	bl	8003a98 <VL53L1_copy_sys_and_core_results_to_range_results>
 8003c16:	e7db      	b.n	8003bd0 <VL53L1_get_device_results+0x14>
		if ((status == VL53L1_ERROR_NONE) &&
 8003c18:	2d00      	cmp	r5, #0
 8003c1a:	d105      	bne.n	8003c28 <VL53L1_get_device_results+0x6c>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 8003c1c:	4b11      	ldr	r3, [pc, #68]	@ (8003c64 <VL53L1_get_device_results+0xa8>)
 8003c1e:	5ce3      	ldrb	r3, [r4, r3]
		if ((status == VL53L1_ERROR_NONE) &&
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00c      	beq.n	8003c3e <VL53L1_get_device_results+0x82>
		} else if ((status == VL53L1_ERROR_NONE) &&
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d012      	beq.n	8003c4e <VL53L1_get_device_results+0x92>
		if ((pdev->low_power_auto_data.low_power_auto_range_count != 0xFF) &&
 8003c28:	4b0e      	ldr	r3, [pc, #56]	@ (8003c64 <VL53L1_get_device_results+0xa8>)
 8003c2a:	5ce3      	ldrb	r3, [r4, r3]
 8003c2c:	2bff      	cmp	r3, #255	@ 0xff
 8003c2e:	d0d3      	beq.n	8003bd8 <VL53L1_get_device_results+0x1c>
 8003c30:	2d00      	cmp	r5, #0
 8003c32:	d1d1      	bne.n	8003bd8 <VL53L1_get_device_results+0x1c>
			status = VL53L1_low_power_auto_update_DSS(
 8003c34:	0020      	movs	r0, r4
 8003c36:	f000 fee9 	bl	8004a0c <VL53L1_low_power_auto_update_DSS>
 8003c3a:	0005      	movs	r5, r0
 8003c3c:	e7cc      	b.n	8003bd8 <VL53L1_get_device_results+0x1c>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 8003c3e:	0020      	movs	r0, r4
 8003c40:	f000 feb8 	bl	80049b4 <VL53L1_low_power_auto_setup_manual_calibration>
 8003c44:	0005      	movs	r5, r0
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 8003c46:	4b07      	ldr	r3, [pc, #28]	@ (8003c64 <VL53L1_get_device_results+0xa8>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	54e2      	strb	r2, [r4, r3]
 8003c4c:	e7ec      	b.n	8003c28 <VL53L1_get_device_results+0x6c>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 8003c4e:	4b05      	ldr	r3, [pc, #20]	@ (8003c64 <VL53L1_get_device_results+0xa8>)
 8003c50:	2202      	movs	r2, #2
 8003c52:	54e2      	strb	r2, [r4, r3]
 8003c54:	e7e8      	b.n	8003c28 <VL53L1_get_device_results+0x6c>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 8003c56:	0020      	movs	r0, r4
 8003c58:	f000 fc4b 	bl	80044f2 <VL53L1_check_ll_driver_rd_state>
 8003c5c:	0005      	movs	r5, r0
 8003c5e:	e7cd      	b.n	8003bfc <VL53L1_get_device_results+0x40>
 8003c60:	000002e5 	.word	0x000002e5
 8003c64:	000002e6 	.word	0x000002e6

08003c68 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 8003c68:	b500      	push	{lr}

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 8003c6a:	4ba0      	ldr	r3, [pc, #640]	@ (8003eec <VL53L1_get_tuning_parm+0x284>)
 8003c6c:	469c      	mov	ip, r3
 8003c6e:	4461      	add	r1, ip
 8003c70:	b28b      	uxth	r3, r1
 8003c72:	2b38      	cmp	r3, #56	@ 0x38
 8003c74:	d900      	bls.n	8003c78 <VL53L1_get_tuning_parm+0x10>
 8003c76:	e134      	b.n	8003ee2 <VL53L1_get_tuning_parm+0x27a>
 8003c78:	0099      	lsls	r1, r3, #2
 8003c7a:	4b9d      	ldr	r3, [pc, #628]	@ (8003ef0 <VL53L1_get_tuning_parm+0x288>)
 8003c7c:	585b      	ldr	r3, [r3, r1]
 8003c7e:	469f      	mov	pc, r3

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8003c80:	23a4      	movs	r3, #164	@ 0xa4
 8003c82:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003c84:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003c86:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8003c88:	bd00      	pop	{pc}
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8003c8a:	23a6      	movs	r3, #166	@ 0xa6
 8003c8c:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003c8e:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003c90:	2000      	movs	r0, #0
	break;
 8003c92:	e7f9      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8003c94:	23a8      	movs	r3, #168	@ 0xa8
 8003c96:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003c98:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003c9a:	2000      	movs	r0, #0
	break;
 8003c9c:	e7f4      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8003c9e:	23b0      	movs	r3, #176	@ 0xb0
 8003ca0:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003ca2:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ca4:	2000      	movs	r0, #0
	break;
 8003ca6:	e7ef      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 8003ca8:	23b1      	movs	r3, #177	@ 0xb1
 8003caa:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003cac:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cae:	2000      	movs	r0, #0
	break;
 8003cb0:	e7ea      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8003cb2:	23b2      	movs	r3, #178	@ 0xb2
 8003cb4:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003cb6:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cb8:	2000      	movs	r0, #0
	break;
 8003cba:	e7e5      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8003cbc:	239c      	movs	r3, #156	@ 0x9c
 8003cbe:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003cc0:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cc2:	2000      	movs	r0, #0
	break;
 8003cc4:	e7e0      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 8003cc6:	23b4      	movs	r3, #180	@ 0xb4
 8003cc8:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003cca:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ccc:	2000      	movs	r0, #0
	break;
 8003cce:	e7db      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8003cd0:	23b6      	movs	r3, #182	@ 0xb6
 8003cd2:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003cd4:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cd6:	2000      	movs	r0, #0
	break;
 8003cd8:	e7d6      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 8003cda:	23b8      	movs	r3, #184	@ 0xb8
 8003cdc:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003cde:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ce0:	2000      	movs	r0, #0
	break;
 8003ce2:	e7d1      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8003ce4:	23ba      	movs	r3, #186	@ 0xba
 8003ce6:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003ce8:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cea:	2000      	movs	r0, #0
	break;
 8003cec:	e7cc      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8003cee:	23bc      	movs	r3, #188	@ 0xbc
 8003cf0:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003cf2:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cf4:	2000      	movs	r0, #0
	break;
 8003cf6:	e7c7      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 8003cf8:	23be      	movs	r3, #190	@ 0xbe
 8003cfa:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003cfc:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003cfe:	2000      	movs	r0, #0
	break;
 8003d00:	e7c2      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8003d02:	23c0      	movs	r3, #192	@ 0xc0
 8003d04:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003d06:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d08:	2000      	movs	r0, #0
	break;
 8003d0a:	e7bd      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8003d0c:	23c2      	movs	r3, #194	@ 0xc2
 8003d0e:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d10:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d12:	2000      	movs	r0, #0
	break;
 8003d14:	e7b8      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 8003d16:	23c3      	movs	r3, #195	@ 0xc3
 8003d18:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d1a:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d1c:	2000      	movs	r0, #0
	break;
 8003d1e:	e7b3      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8003d20:	23c4      	movs	r3, #196	@ 0xc4
 8003d22:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d24:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d26:	2000      	movs	r0, #0
	break;
 8003d28:	e7ae      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 8003d2a:	23a0      	movs	r3, #160	@ 0xa0
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d30:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d32:	2000      	movs	r0, #0
	break;
 8003d34:	e7a8      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8003d36:	23c5      	movs	r3, #197	@ 0xc5
 8003d38:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d3a:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d3c:	2000      	movs	r0, #0
	break;
 8003d3e:	e7a3      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8003d40:	23c7      	movs	r3, #199	@ 0xc7
 8003d42:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d44:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d46:	2000      	movs	r0, #0
	break;
 8003d48:	e79e      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 8003d4a:	23c8      	movs	r3, #200	@ 0xc8
 8003d4c:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d4e:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d50:	2000      	movs	r0, #0
	break;
 8003d52:	e799      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8003d54:	239f      	movs	r3, #159	@ 0x9f
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	5ec3      	ldrsh	r3, [r0, r3]
		*ptuning_parm_value =
 8003d5a:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d5c:	2000      	movs	r0, #0
	break;
 8003d5e:	e793      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8003d60:	23aa      	movs	r3, #170	@ 0xaa
 8003d62:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d64:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d66:	2000      	movs	r0, #0
	break;
 8003d68:	e78e      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 8003d6a:	23ab      	movs	r3, #171	@ 0xab
 8003d6c:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d6e:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d70:	2000      	movs	r0, #0
	break;
 8003d72:	e789      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 8003d74:	23ac      	movs	r3, #172	@ 0xac
 8003d76:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d78:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d7a:	2000      	movs	r0, #0
	break;
 8003d7c:	e784      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 8003d7e:	23ad      	movs	r3, #173	@ 0xad
 8003d80:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d82:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d84:	2000      	movs	r0, #0
	break;
 8003d86:	e77f      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 8003d88:	23ae      	movs	r3, #174	@ 0xae
 8003d8a:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d8c:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d8e:	2000      	movs	r0, #0
	break;
 8003d90:	e77a      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 8003d92:	23af      	movs	r3, #175	@ 0xaf
 8003d94:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003d96:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003d98:	2000      	movs	r0, #0
	break;
 8003d9a:	e775      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 8003d9c:	23c6      	movs	r3, #198	@ 0xc6
 8003d9e:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003da0:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003da2:	2000      	movs	r0, #0
	break;
 8003da4:	e770      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 8003da6:	23b0      	movs	r3, #176	@ 0xb0
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003dac:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003dae:	2000      	movs	r0, #0
	break;
 8003db0:	e76a      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->refspadchar.device_test_mode;
 8003db2:	2388      	movs	r3, #136	@ 0x88
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003db8:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003dba:	2000      	movs	r0, #0
	break;
 8003dbc:	e764      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->refspadchar.vcsel_period;
 8003dbe:	2312      	movs	r3, #18
 8003dc0:	33ff      	adds	r3, #255	@ 0xff
 8003dc2:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003dc4:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003dc6:	2000      	movs	r0, #0
	break;
 8003dc8:	e75e      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->refspadchar.timeout_us;
 8003dca:	238a      	movs	r3, #138	@ 0x8a
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003dd0:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003dd2:	2000      	movs	r0, #0
	break;
 8003dd4:	e758      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 8003dd6:	238c      	movs	r3, #140	@ 0x8c
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003ddc:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003dde:	2000      	movs	r0, #0
	break;
 8003de0:	e752      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 8003de2:	238d      	movs	r3, #141	@ 0x8d
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003de8:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003dea:	2000      	movs	r0, #0
	break;
 8003dec:	e74c      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 8003dee:	238e      	movs	r3, #142	@ 0x8e
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003df4:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003df6:	2000      	movs	r0, #0
	break;
 8003df8:	e746      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 8003dfa:	23a2      	movs	r3, #162	@ 0xa2
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003e00:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e02:	2000      	movs	r0, #0
	break;
 8003e04:	e740      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 8003e06:	23a4      	movs	r3, #164	@ 0xa4
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003e0c:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e0e:	2000      	movs	r0, #0
	break;
 8003e10:	e73a      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 8003e12:	23a8      	movs	r3, #168	@ 0xa8
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003e18:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e1a:	2000      	movs	r0, #0
	break;
 8003e1c:	e734      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 8003e1e:	23a6      	movs	r3, #166	@ 0xa6
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003e24:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e26:	2000      	movs	r0, #0
	break;
 8003e28:	e72e      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8003e2a:	23aa      	movs	r3, #170	@ 0xaa
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003e30:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e32:	2000      	movs	r0, #0
	break;
 8003e34:	e728      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 8003e36:	2356      	movs	r3, #86	@ 0x56
 8003e38:	33ff      	adds	r3, #255	@ 0xff
 8003e3a:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003e3c:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e3e:	2000      	movs	r0, #0
	break;
 8003e40:	e722      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8003e42:	23ab      	movs	r3, #171	@ 0xab
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003e48:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e4a:	2000      	movs	r0, #0
	break;
 8003e4c:	e71c      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->ssc_cfg.vcsel_period;
 8003e4e:	2322      	movs	r3, #34	@ 0x22
 8003e50:	33ff      	adds	r3, #255	@ 0xff
 8003e52:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003e54:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e56:	2000      	movs	r0, #0
	break;
 8003e58:	e716      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->ssc_cfg.vcsel_start;
 8003e5a:	2391      	movs	r3, #145	@ 0x91
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003e60:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e62:	2000      	movs	r0, #0
	break;
 8003e64:	e710      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8003e66:	2394      	movs	r3, #148	@ 0x94
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003e6c:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e6e:	2000      	movs	r0, #0
	break;
 8003e70:	e70a      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8003e72:	23ca      	movs	r3, #202	@ 0xca
 8003e74:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003e76:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e78:	2000      	movs	r0, #0
	break;
 8003e7a:	e705      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 8003e7c:	23cc      	movs	r3, #204	@ 0xcc
 8003e7e:	5ac3      	ldrh	r3, [r0, r3]
		*ptuning_parm_value =
 8003e80:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e82:	2000      	movs	r0, #0
	break;
 8003e84:	e700      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 8003e86:	23d0      	movs	r3, #208	@ 0xd0
 8003e88:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003e8a:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e8c:	2000      	movs	r0, #0
	break;
 8003e8e:	e6fb      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8003e90:	23d4      	movs	r3, #212	@ 0xd4
 8003e92:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003e94:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003e96:	2000      	movs	r0, #0
	break;
 8003e98:	e6f6      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 8003e9a:	23d8      	movs	r3, #216	@ 0xd8
 8003e9c:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003e9e:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ea0:	2000      	movs	r0, #0
	break;
 8003ea2:	e6f1      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 8003ea4:	23dc      	movs	r3, #220	@ 0xdc
 8003ea6:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003ea8:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003eaa:	2000      	movs	r0, #0
	break;
 8003eac:	e6ec      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 8003eae:	23e4      	movs	r3, #228	@ 0xe4
 8003eb0:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003eb2:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003eb4:	2000      	movs	r0, #0
	break;
 8003eb6:	e6e7      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 8003eb8:	23e8      	movs	r3, #232	@ 0xe8
 8003eba:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003ebc:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ebe:	2000      	movs	r0, #0
	break;
 8003ec0:	e6e2      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8003ec2:	23b9      	movs	r3, #185	@ 0xb9
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	5cc3      	ldrb	r3, [r0, r3]
		*ptuning_parm_value =
 8003ec8:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003eca:	2000      	movs	r0, #0
	break;
 8003ecc:	e6dc      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 8003ece:	23e0      	movs	r3, #224	@ 0xe0
 8003ed0:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003ed2:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ed4:	2000      	movs	r0, #0
	break;
 8003ed6:	e6d7      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 8003ed8:	23ec      	movs	r3, #236	@ 0xec
 8003eda:	58c3      	ldr	r3, [r0, r3]
		*ptuning_parm_value =
 8003edc:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8003ede:	2000      	movs	r0, #0
	break;
 8003ee0:	e6d2      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
		*ptuning_parm_value = 0x7FFFFFFF;
 8003ee2:	4b04      	ldr	r3, [pc, #16]	@ (8003ef4 <VL53L1_get_tuning_parm+0x28c>)
 8003ee4:	6013      	str	r3, [r2, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 8003ee6:	2004      	movs	r0, #4
 8003ee8:	4240      	negs	r0, r0
	break;
 8003eea:	e6cd      	b.n	8003c88 <VL53L1_get_tuning_parm+0x20>
 8003eec:	ffff8000 	.word	0xffff8000
 8003ef0:	08006720 	.word	0x08006720
 8003ef4:	7fffffff 	.word	0x7fffffff

08003ef8 <VL53L1_init_refspadchar_config_struct>:
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 8003ef8:	2308      	movs	r3, #8
 8003efa:	7003      	strb	r3, [r0, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 8003efc:	3303      	adds	r3, #3
 8003efe:	7043      	strb	r3, [r0, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 8003f00:	23fa      	movs	r3, #250	@ 0xfa
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	6043      	str	r3, [r0, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8003f06:	23a0      	movs	r3, #160	@ 0xa0
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	8103      	strh	r3, [r0, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 8003f0c:	23a0      	movs	r3, #160	@ 0xa0
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	8143      	strh	r3, [r0, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8003f12:	23a0      	movs	r3, #160	@ 0xa0
 8003f14:	015b      	lsls	r3, r3, #5
 8003f16:	8183      	strh	r3, [r0, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 8003f18:	2000      	movs	r0, #0
 8003f1a:	4770      	bx	lr

08003f1c <VL53L1_init_ssc_config_struct>:
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	7003      	strb	r3, [r0, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 8003f20:	3312      	adds	r3, #18
 8003f22:	7043      	strb	r3, [r0, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 8003f24:	3b03      	subs	r3, #3
 8003f26:	7083      	strb	r3, [r0, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 8003f28:	3b0d      	subs	r3, #13
 8003f2a:	70c3      	strb	r3, [r0, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 8003f2c:	4b02      	ldr	r3, [pc, #8]	@ (8003f38 <VL53L1_init_ssc_config_struct+0x1c>)
 8003f2e:	6043      	str	r3, [r0, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 8003f30:	230c      	movs	r3, #12
 8003f32:	8103      	strh	r3, [r0, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 8003f34:	2000      	movs	r0, #0
 8003f36:	4770      	bx	lr
 8003f38:	00008ca0 	.word	0x00008ca0

08003f3c <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 8003f3c:	b570      	push	{r4, r5, r6, lr}
 8003f3e:	000c      	movs	r4, r1
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8003f40:	8945      	ldrh	r5, [r0, #10]
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 8003f42:	600d      	str	r5, [r1, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8003f44:	230c      	movs	r3, #12
 8003f46:	5ec1      	ldrsh	r1, [r0, r3]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 8003f48:	80a1      	strh	r1, [r4, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8003f4a:	230e      	movs	r3, #14
 8003f4c:	5ec2      	ldrsh	r2, [r0, r3]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 8003f4e:	80e2      	strh	r2, [r4, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 8003f50:	8943      	ldrh	r3, [r0, #10]
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 8003f52:	60a3      	str	r3, [r4, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 8003f54:	260c      	movs	r6, #12
 8003f56:	5f83      	ldrsh	r3, [r0, r6]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 8003f58:	81a3      	strh	r3, [r4, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 8003f5a:	230e      	movs	r3, #14
 8003f5c:	5ec3      	ldrsh	r3, [r0, r3]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 8003f5e:	81e3      	strh	r3, [r4, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 8003f60:	2300      	movs	r3, #0
 8003f62:	8263      	strh	r3, [r4, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 8003f64:	3340      	adds	r3, #64	@ 0x40
 8003f66:	7523      	strb	r3, [r4, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 8003f68:	2d00      	cmp	r5, #0
 8003f6a:	d104      	bne.n	8003f76 <VL53L1_init_xtalk_config_struct+0x3a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 8003f6c:	6863      	ldr	r3, [r4, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <VL53L1_init_xtalk_config_struct+0x3a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 8003f72:	7423      	strb	r3, [r4, #16]
 8003f74:	e001      	b.n	8003f7a <VL53L1_init_xtalk_config_struct+0x3e>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 8003f76:	2301      	movs	r3, #1
 8003f78:	7423      	strb	r3, [r4, #16]


	if ((status == VL53L1_ERROR_NONE) &&
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 8003f7a:	7c23      	ldrb	r3, [r4, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d003      	beq.n	8003f88 <VL53L1_init_xtalk_config_struct+0x4c>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 8003f80:	2300      	movs	r3, #0
 8003f82:	82e3      	strh	r3, [r4, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8003f84:	2000      	movs	r0, #0
 8003f86:	bd70      	pop	{r4, r5, r6, pc}
			VL53L1_calc_range_ignore_threshold(
 8003f88:	333f      	adds	r3, #63	@ 0x3f
 8003f8a:	0028      	movs	r0, r5
 8003f8c:	f000 fbf2 	bl	8004774 <VL53L1_calc_range_ignore_threshold>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 8003f90:	82e0      	strh	r0, [r4, #22]
 8003f92:	e7f7      	b.n	8003f84 <VL53L1_init_xtalk_config_struct+0x48>

08003f94 <VL53L1_init_offset_cal_config_struct>:

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 8003f94:	23a0      	movs	r3, #160	@ 0xa0
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	8003      	strh	r3, [r0, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 8003f9a:	23fa      	movs	r3, #250	@ 0xfa
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	6043      	str	r3, [r0, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 8003fa0:	4b05      	ldr	r3, [pc, #20]	@ (8003fb8 <VL53L1_init_offset_cal_config_struct+0x24>)
 8003fa2:	6083      	str	r3, [r0, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 8003fa4:	60c3      	str	r3, [r0, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 8003fa6:	2308      	movs	r3, #8
 8003fa8:	7403      	strb	r3, [r0, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8003faa:	3320      	adds	r3, #32
 8003fac:	7443      	strb	r3, [r0, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8003fae:	3b1f      	subs	r3, #31
 8003fb0:	7483      	strb	r3, [r0, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 8003fb2:	2000      	movs	r0, #0
 8003fb4:	4770      	bx	lr
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	000032c8 	.word	0x000032c8

08003fbc <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 8003fbc:	b510      	push	{r4, lr}
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 8003fbe:	4b22      	ldr	r3, [pc, #136]	@ (8004048 <VL53L1_init_tuning_parm_storage_struct+0x8c>)
 8003fc0:	8003      	strh	r3, [r0, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 8003fc2:	4b22      	ldr	r3, [pc, #136]	@ (800404c <VL53L1_init_tuning_parm_storage_struct+0x90>)
 8003fc4:	8043      	strh	r3, [r0, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 8003fc6:	4b22      	ldr	r3, [pc, #136]	@ (8004050 <VL53L1_init_tuning_parm_storage_struct+0x94>)
 8003fc8:	8083      	strh	r3, [r0, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 8003fca:	210e      	movs	r1, #14
 8003fcc:	7181      	strb	r1, [r0, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 8003fce:	220a      	movs	r2, #10
 8003fd0:	71c2      	strb	r2, [r0, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 8003fd2:	2306      	movs	r3, #6
 8003fd4:	7203      	strb	r3, [r0, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 8003fd6:	7241      	strb	r1, [r0, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 8003fd8:	7282      	strb	r2, [r0, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 8003fda:	72c3      	strb	r3, [r0, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 8003fdc:	3a08      	subs	r2, #8
 8003fde:	7302      	strb	r2, [r0, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 8003fe0:	3113      	adds	r1, #19
 8003fe2:	7341      	strb	r1, [r0, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	81c3      	strh	r3, [r0, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 8003fe8:	7403      	strb	r3, [r0, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 8003fea:	23b4      	movs	r3, #180	@ 0xb4
 8003fec:	005b      	lsls	r3, r3, #1
 8003fee:	8243      	strh	r3, [r0, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 8003ff0:	8283      	strh	r3, [r0, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 8003ff2:	82c3      	strh	r3, [r0, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8003ff4:	3ba8      	subs	r3, #168	@ 0xa8
 8003ff6:	8303      	strh	r3, [r0, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 8003ff8:	8343      	strh	r3, [r0, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 8003ffa:	8383      	strh	r3, [r0, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 8003ffc:	3bb8      	subs	r3, #184	@ 0xb8
 8003ffe:	7783      	strb	r3, [r0, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8004000:	3308      	adds	r3, #8
 8004002:	77c3      	strb	r3, [r0, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 8004004:	3b0f      	subs	r3, #15
 8004006:	2420      	movs	r4, #32
 8004008:	5503      	strb	r3, [r0, r4]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800400a:	5442      	strb	r2, [r0, r1]
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800400c:	3101      	adds	r1, #1
 800400e:	5443      	strb	r3, [r0, r1]
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 8004010:	3101      	adds	r1, #1
 8004012:	5442      	strb	r2, [r0, r1]
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 8004014:	2100      	movs	r1, #0
 8004016:	3222      	adds	r2, #34	@ 0x22
 8004018:	5481      	strb	r1, [r0, r2]
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800401a:	22a0      	movs	r2, #160	@ 0xa0
 800401c:	0112      	lsls	r2, r2, #4
 800401e:	84c2      	strh	r2, [r0, #38]	@ 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 8004020:	8502      	strh	r2, [r0, #40]	@ 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 8004022:	4a0c      	ldr	r2, [pc, #48]	@ (8004054 <VL53L1_init_tuning_parm_storage_struct+0x98>)
 8004024:	62c2      	str	r2, [r0, #44]	@ 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 8004026:	22fa      	movs	r2, #250	@ 0xfa
 8004028:	0092      	lsls	r2, r2, #2
 800402a:	6302      	str	r2, [r0, #48]	@ 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800402c:	22fa      	movs	r2, #250	@ 0xfa
 800402e:	00d2      	lsls	r2, r2, #3
 8004030:	6342      	str	r2, [r0, #52]	@ 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8004032:	6382      	str	r2, [r0, #56]	@ 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 8004034:	4a08      	ldr	r2, [pc, #32]	@ (8004058 <VL53L1_init_tuning_parm_storage_struct+0x9c>)
 8004036:	6402      	str	r2, [r0, #64]	@ 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8004038:	4a08      	ldr	r2, [pc, #32]	@ (800405c <VL53L1_init_tuning_parm_storage_struct+0xa0>)
 800403a:	6442      	str	r2, [r0, #68]	@ 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800403c:	63c3      	str	r3, [r0, #60]	@ 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800403e:	23fa      	movs	r3, #250	@ 0xfa
 8004040:	015b      	lsls	r3, r3, #5
 8004042:	6483      	str	r3, [r0, #72]	@ 0x48


	LOG_FUNCTION_END(status);

	return status;
}
 8004044:	2000      	movs	r0, #0
 8004046:	bd10      	pop	{r4, pc}
 8004048:	ffff8003 	.word	0xffff8003
 800404c:	ffff8001 	.word	0xffff8001
 8004050:	ffff8041 	.word	0xffff8041
 8004054:	00008030 	.word	0x00008030
 8004058:	0000f618 	.word	0x0000f618
 800405c:	000032c8 	.word	0x000032c8

08004060 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8004060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004062:	46de      	mov	lr, fp
 8004064:	4657      	mov	r7, sl
 8004066:	464e      	mov	r6, r9
 8004068:	4645      	mov	r5, r8
 800406a:	b5e0      	push	{r5, r6, r7, lr}
 800406c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800406e:	24a0      	movs	r4, #160	@ 0xa0
 8004070:	0124      	lsls	r4, r4, #4
 8004072:	8004      	strh	r4, [r0, #0]
	pstatic->debug__ctrl                                      = 0x00;
 8004074:	2400      	movs	r4, #0
 8004076:	2600      	movs	r6, #0
 8004078:	46b0      	mov	r8, r6
 800407a:	7084      	strb	r4, [r0, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800407c:	70c4      	strb	r4, [r0, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800407e:	7104      	strb	r4, [r0, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 8004080:	7144      	strb	r4, [r0, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 8004082:	7184      	strb	r4, [r0, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 8004084:	71c4      	strb	r4, [r0, #7]
	pstatic->host_if__status                                  = 0x00;
 8004086:	7204      	strb	r4, [r0, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 8004088:	7244      	strb	r4, [r0, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800408a:	7284      	strb	r4, [r0, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800408c:	72c4      	strb	r4, [r0, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800408e:	2611      	movs	r6, #17
 8004090:	7306      	strb	r6, [r0, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 8004092:	3e0f      	subs	r6, #15
 8004094:	46b1      	mov	r9, r6
 8004096:	7346      	strb	r6, [r0, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 8004098:	7384      	strb	r4, [r0, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800409a:	73c6      	strb	r6, [r0, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800409c:	3606      	adds	r6, #6
 800409e:	7406      	strb	r6, [r0, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 80040a0:	7444      	strb	r4, [r0, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 80040a2:	7fae      	ldrb	r6, [r5, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 80040a4:	7486      	strb	r6, [r0, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 80040a6:	7fee      	ldrb	r6, [r5, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 80040a8:	74c6      	strb	r6, [r0, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 80040aa:	2720      	movs	r7, #32
 80040ac:	46ba      	mov	sl, r7
 80040ae:	5dee      	ldrb	r6, [r5, r7]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 80040b0:	7506      	strb	r6, [r0, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 80040b2:	2601      	movs	r6, #1
 80040b4:	7546      	strb	r6, [r0, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 80040b6:	7584      	strb	r4, [r0, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 80040b8:	75c4      	strb	r4, [r0, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 80040ba:	8304      	strh	r4, [r0, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 80040bc:	37df      	adds	r7, #223	@ 0xdf
 80040be:	46bc      	mov	ip, r7
 80040c0:	7687      	strb	r7, [r0, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 80040c2:	7c2f      	ldrb	r7, [r5, #16]
	pstatic->algo__range_min_clip                             =
 80040c4:	76c7      	strb	r7, [r0, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 80040c6:	7b2f      	ldrb	r7, [r5, #12]
	pstatic->algo__consistency_check__tolerance               =
 80040c8:	7707      	strb	r7, [r0, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 80040ca:	2700      	movs	r7, #0
 80040cc:	7747      	strb	r7, [r0, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 80040ce:	4647      	mov	r7, r8
 80040d0:	7787      	strb	r7, [r0, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 80040d2:	77c7      	strb	r7, [r0, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 80040d4:	700f      	strb	r7, [r1, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 80040d6:	704f      	strb	r7, [r1, #1]
	pgeneral->system__interrupt_config_gpio =
 80040d8:	4657      	mov	r7, sl
 80040da:	708f      	strb	r7, [r1, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 80040dc:	3f15      	subs	r7, #21
 80040de:	70cf      	strb	r7, [r1, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 80040e0:	89ef      	ldrh	r7, [r5, #14]
	pgeneral->cal_config__repeat_rate                         =
 80040e2:	808f      	strh	r7, [r1, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 80040e4:	464f      	mov	r7, r9
 80040e6:	718f      	strb	r7, [r1, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 80040e8:	370b      	adds	r7, #11
 80040ea:	71cf      	strb	r7, [r1, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 80040ec:	7b6f      	ldrb	r7, [r5, #13]
	pgeneral->phasecal_config__target                         =
 80040ee:	720f      	strb	r7, [r1, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 80040f0:	4647      	mov	r7, r8
 80040f2:	724f      	strb	r7, [r1, #9]
	pgeneral->dss_config__roi_mode_control =
 80040f4:	728e      	strb	r6, [r1, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 80040f6:	818c      	strh	r4, [r1, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 80040f8:	81cc      	strh	r4, [r1, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 80040fa:	4f26      	ldr	r7, [pc, #152]	@ (8004194 <VL53L1_preset_mode_standard_ranging+0x134>)
 80040fc:	820f      	strh	r7, [r1, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 80040fe:	2000      	movs	r0, #0
 8004100:	7488      	strb	r0, [r1, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 8004102:	2738      	movs	r7, #56	@ 0x38
 8004104:	74cf      	strb	r7, [r1, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 8004106:	4667      	mov	r7, ip
 8004108:	750f      	strb	r7, [r1, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800410a:	754e      	strb	r6, [r1, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800410c:	7010      	strb	r0, [r2, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800410e:	211a      	movs	r1, #26
 8004110:	7051      	strb	r1, [r2, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 8004112:	7090      	strb	r0, [r2, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 8004114:	4651      	mov	r1, sl
 8004116:	70d1      	strb	r1, [r2, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8004118:	7116      	strb	r6, [r2, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800411a:	31ac      	adds	r1, #172	@ 0xac
 800411c:	7151      	strb	r1, [r2, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800411e:	39c1      	subs	r1, #193	@ 0xc1
 8004120:	7191      	strb	r1, [r2, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 8004122:	71d6      	strb	r6, [r2, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 8004124:	31ea      	adds	r1, #234	@ 0xea
 8004126:	7211      	strb	r1, [r2, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 8004128:	39ec      	subs	r1, #236	@ 0xec
 800412a:	7251      	strb	r1, [r2, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800412c:	8aaf      	ldrh	r7, [r5, #20]
	ptiming->range_config__sigma_thresh                       =
 800412e:	8157      	strh	r7, [r2, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 8004130:	8b6f      	ldrh	r7, [r5, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 8004132:	8197      	strh	r7, [r2, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 8004134:	3008      	adds	r0, #8
 8004136:	7390      	strb	r0, [r2, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 8004138:	3070      	adds	r0, #112	@ 0x70
 800413a:	73d0      	strb	r0, [r2, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800413c:	6114      	str	r4, [r2, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800413e:	2000      	movs	r0, #0
 8004140:	7510      	strb	r0, [r2, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 8004142:	701e      	strb	r6, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 8004144:	805c      	strh	r4, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 8004146:	809c      	strh	r4, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 8004148:	7198      	strb	r0, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800414a:	2221      	movs	r2, #33	@ 0x21
 800414c:	5cac      	ldrb	r4, [r5, r2]
	pdynamic->system__seed_config =
 800414e:	71dc      	strb	r4, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 8004150:	240b      	movs	r4, #11
 8004152:	721c      	strb	r4, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 8004154:	7259      	strb	r1, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 8004156:	79e9      	ldrb	r1, [r5, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 8004158:	7299      	strb	r1, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800415a:	7aa9      	ldrb	r1, [r5, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800415c:	72d9      	strb	r1, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800415e:	731e      	strb	r6, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 8004160:	2124      	movs	r1, #36	@ 0x24
 8004162:	5c69      	ldrb	r1, [r5, r1]
	pdynamic->sd_config__first_order_select =
 8004164:	7359      	strb	r1, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 8004166:	2123      	movs	r1, #35	@ 0x23
 8004168:	5c69      	ldrb	r1, [r5, r1]
	pdynamic->sd_config__quantifier         =
 800416a:	7399      	strb	r1, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800416c:	21c7      	movs	r1, #199	@ 0xc7
 800416e:	73d9      	strb	r1, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 8004170:	4661      	mov	r1, ip
 8004172:	7419      	strb	r1, [r3, #16]


	pdynamic->system__sequence_config                          = \
 8004174:	3924      	subs	r1, #36	@ 0x24
 8004176:	7459      	strb	r1, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 8004178:	4649      	mov	r1, r9
 800417a:	7499      	strb	r1, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800417c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800417e:	7058      	strb	r0, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 8004180:	709e      	strb	r6, [r3, #2]
	psystem->system__interrupt_clear                           = \
 8004182:	70de      	strb	r6, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 8004184:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
}
 8004186:	bcf0      	pop	{r4, r5, r6, r7}
 8004188:	46bb      	mov	fp, r7
 800418a:	46b2      	mov	sl, r6
 800418c:	46a9      	mov	r9, r5
 800418e:	46a0      	mov	r8, r4
 8004190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004192:	46c0      	nop			@ (mov r8, r8)
 8004194:	ffff8c00 	.word	0xffff8c00

08004198 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8004198:	b570      	push	{r4, r5, r6, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	0014      	movs	r4, r2
 800419e:	001d      	movs	r5, r3
 80041a0:	9e07      	ldr	r6, [sp, #28]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80041a2:	9601      	str	r6, [sp, #4]
 80041a4:	9b06      	ldr	r3, [sp, #24]
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	002b      	movs	r3, r5
 80041aa:	f7ff ff59 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80041ae:	2800      	cmp	r0, #0
 80041b0:	d111      	bne.n	80041d6 <VL53L1_preset_mode_standard_ranging_short_range+0x3e>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 80041b2:	2207      	movs	r2, #7
 80041b4:	71a2      	strb	r2, [r4, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 80041b6:	2305      	movs	r3, #5
 80041b8:	7263      	strb	r3, [r4, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 80041ba:	8af1      	ldrh	r1, [r6, #22]
		ptiming->range_config__sigma_thresh                  =
 80041bc:	8161      	strh	r1, [r4, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 80041be:	8bb1      	ldrh	r1, [r6, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 80041c0:	81a1      	strh	r1, [r4, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 80041c2:	2108      	movs	r1, #8
 80041c4:	73a1      	strb	r1, [r4, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 80041c6:	3130      	adds	r1, #48	@ 0x30
 80041c8:	73e1      	strb	r1, [r4, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 80041ca:	722a      	strb	r2, [r5, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 80041cc:	726b      	strb	r3, [r5, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 80041ce:	7a33      	ldrb	r3, [r6, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 80041d0:	72ab      	strb	r3, [r5, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 80041d2:	7af3      	ldrb	r3, [r6, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 80041d4:	72eb      	strb	r3, [r5, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80041d6:	b002      	add	sp, #8
 80041d8:	bd70      	pop	{r4, r5, r6, pc}

080041da <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80041da:	b570      	push	{r4, r5, r6, lr}
 80041dc:	b082      	sub	sp, #8
 80041de:	0014      	movs	r4, r2
 80041e0:	001d      	movs	r5, r3
 80041e2:	9e07      	ldr	r6, [sp, #28]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 80041e4:	9601      	str	r6, [sp, #4]
 80041e6:	9b06      	ldr	r3, [sp, #24]
 80041e8:	9300      	str	r3, [sp, #0]
 80041ea:	002b      	movs	r3, r5
 80041ec:	f7ff ff38 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80041f0:	2800      	cmp	r0, #0
 80041f2:	d111      	bne.n	8004218 <VL53L1_preset_mode_standard_ranging_long_range+0x3e>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 80041f4:	220f      	movs	r2, #15
 80041f6:	71a2      	strb	r2, [r4, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 80041f8:	230d      	movs	r3, #13
 80041fa:	7263      	strb	r3, [r4, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 80041fc:	8a71      	ldrh	r1, [r6, #18]
		ptiming->range_config__sigma_thresh                  =
 80041fe:	8161      	strh	r1, [r4, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 8004200:	8b31      	ldrh	r1, [r6, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8004202:	81a1      	strh	r1, [r4, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 8004204:	2108      	movs	r1, #8
 8004206:	73a1      	strb	r1, [r4, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 8004208:	31b0      	adds	r1, #176	@ 0xb0
 800420a:	73e1      	strb	r1, [r4, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800420c:	722a      	strb	r2, [r5, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800420e:	726b      	strb	r3, [r5, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 8004210:	79b3      	ldrb	r3, [r6, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 8004212:	72ab      	strb	r3, [r5, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 8004214:	7a73      	ldrb	r3, [r6, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 8004216:	72eb      	strb	r3, [r5, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004218:	b002      	add	sp, #8
 800421a:	bd70      	pop	{r4, r5, r6, pc}

0800421c <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800421c:	b530      	push	{r4, r5, lr}
 800421e:	b083      	sub	sp, #12
 8004220:	000d      	movs	r5, r1
 8004222:	001c      	movs	r4, r3

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8004224:	9b07      	ldr	r3, [sp, #28]
 8004226:	9301      	str	r3, [sp, #4]
 8004228:	9b06      	ldr	r3, [sp, #24]
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	0023      	movs	r3, r4
 800422e:	f7ff ff17 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8004232:	2800      	cmp	r0, #0
 8004234:	d103      	bne.n	800423e <VL53L1_preset_mode_standard_ranging_mm1_cal+0x22>

		pgeneral->dss_config__roi_mode_control =
 8004236:	2302      	movs	r3, #2
 8004238:	72ab      	strb	r3, [r5, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800423a:	3339      	adds	r3, #57	@ 0x39
 800423c:	7463      	strb	r3, [r4, #17]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800423e:	b003      	add	sp, #12
 8004240:	bd30      	pop	{r4, r5, pc}

08004242 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8004242:	b530      	push	{r4, r5, lr}
 8004244:	b083      	sub	sp, #12
 8004246:	000d      	movs	r5, r1
 8004248:	001c      	movs	r4, r3

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800424a:	9b07      	ldr	r3, [sp, #28]
 800424c:	9301      	str	r3, [sp, #4]
 800424e:	9b06      	ldr	r3, [sp, #24]
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	0023      	movs	r3, r4
 8004254:	f7ff ff04 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8004258:	2800      	cmp	r0, #0
 800425a:	d103      	bne.n	8004264 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x22>

		pgeneral->dss_config__roi_mode_control =
 800425c:	2302      	movs	r3, #2
 800425e:	72ab      	strb	r3, [r5, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 8004260:	3359      	adds	r3, #89	@ 0x59
 8004262:	7463      	strb	r3, [r4, #17]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004264:	b003      	add	sp, #12
 8004266:	bd30      	pop	{r4, r5, pc}

08004268 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8004268:	b530      	push	{r4, r5, lr}
 800426a:	b083      	sub	sp, #12
 800426c:	0014      	movs	r4, r2
 800426e:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8004270:	9b07      	ldr	r3, [sp, #28]
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	9b06      	ldr	r3, [sp, #24]
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	002b      	movs	r3, r5
 800427a:	f7ff fef1 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800427e:	2800      	cmp	r0, #0
 8004280:	d111      	bne.n	80042a6 <VL53L1_preset_mode_timed_ranging+0x3e>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8004282:	2200      	movs	r2, #0
 8004284:	74aa      	strb	r2, [r5, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8004286:	7122      	strb	r2, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8004288:	23b1      	movs	r3, #177	@ 0xb1
 800428a:	7163      	strb	r3, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800428c:	71e2      	strb	r2, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800428e:	3323      	adds	r3, #35	@ 0x23
 8004290:	7223      	strb	r3, [r4, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 8004292:	23c0      	movs	r3, #192	@ 0xc0
 8004294:	00db      	lsls	r3, r3, #3
 8004296:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 8004298:	2322      	movs	r3, #34	@ 0x22
 800429a:	9a07      	ldr	r2, [sp, #28]
 800429c:	5cd3      	ldrb	r3, [r2, r3]
		pdynamic->system__seed_config =
 800429e:	71eb      	strb	r3, [r5, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80042a0:	2340      	movs	r3, #64	@ 0x40
 80042a2:	9a06      	ldr	r2, [sp, #24]
 80042a4:	7113      	strb	r3, [r2, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80042a6:	b003      	add	sp, #12
 80042a8:	bd30      	pop	{r4, r5, pc}

080042aa <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80042aa:	b530      	push	{r4, r5, lr}
 80042ac:	b083      	sub	sp, #12
 80042ae:	0014      	movs	r4, r2
 80042b0:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 80042b2:	9b07      	ldr	r3, [sp, #28]
 80042b4:	9301      	str	r3, [sp, #4]
 80042b6:	9b06      	ldr	r3, [sp, #24]
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	002b      	movs	r3, r5
 80042bc:	f7ff ff6c 	bl	8004198 <VL53L1_preset_mode_standard_ranging_short_range>
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d112      	bne.n	80042ea <VL53L1_preset_mode_timed_ranging_short_range+0x40>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 80042c4:	2300      	movs	r3, #0
 80042c6:	74ab      	strb	r3, [r5, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 80042c8:	3301      	adds	r3, #1
 80042ca:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 80042cc:	2284      	movs	r2, #132	@ 0x84
 80042ce:	7162      	strb	r2, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 80042d0:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 80042d2:	33b0      	adds	r3, #176	@ 0xb0
 80042d4:	7223      	strb	r3, [r4, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 80042d6:	23c0      	movs	r3, #192	@ 0xc0
 80042d8:	00db      	lsls	r3, r3, #3
 80042da:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80042dc:	2322      	movs	r3, #34	@ 0x22
 80042de:	9a07      	ldr	r2, [sp, #28]
 80042e0:	5cd3      	ldrb	r3, [r2, r3]
		pdynamic->system__seed_config =
 80042e2:	71eb      	strb	r3, [r5, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 80042e4:	2340      	movs	r3, #64	@ 0x40
 80042e6:	9a06      	ldr	r2, [sp, #24]
 80042e8:	7113      	strb	r3, [r2, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80042ea:	b003      	add	sp, #12
 80042ec:	bd30      	pop	{r4, r5, pc}

080042ee <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80042ee:	b530      	push	{r4, r5, lr}
 80042f0:	b083      	sub	sp, #12
 80042f2:	0014      	movs	r4, r2
 80042f4:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 80042f6:	9b07      	ldr	r3, [sp, #28]
 80042f8:	9301      	str	r3, [sp, #4]
 80042fa:	9b06      	ldr	r3, [sp, #24]
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	002b      	movs	r3, r5
 8004300:	f7ff ff6b 	bl	80041da <VL53L1_preset_mode_standard_ranging_long_range>
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8004304:	2800      	cmp	r0, #0
 8004306:	d111      	bne.n	800432c <VL53L1_preset_mode_timed_ranging_long_range+0x3e>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 8004308:	2200      	movs	r2, #0
 800430a:	74aa      	strb	r2, [r5, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800430c:	7122      	strb	r2, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800430e:	2397      	movs	r3, #151	@ 0x97
 8004310:	7163      	strb	r3, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8004312:	71e2      	strb	r2, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 8004314:	331a      	adds	r3, #26
 8004316:	7223      	strb	r3, [r4, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 8004318:	23c0      	movs	r3, #192	@ 0xc0
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800431e:	2322      	movs	r3, #34	@ 0x22
 8004320:	9a07      	ldr	r2, [sp, #28]
 8004322:	5cd3      	ldrb	r3, [r2, r3]
		pdynamic->system__seed_config =
 8004324:	71eb      	strb	r3, [r5, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8004326:	2340      	movs	r3, #64	@ 0x40
 8004328:	9a06      	ldr	r2, [sp, #24]
 800432a:	7113      	strb	r3, [r2, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800432c:	b003      	add	sp, #12
 800432e:	bd30      	pop	{r4, r5, pc}

08004330 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8004330:	b530      	push	{r4, r5, lr}
 8004332:	b083      	sub	sp, #12
 8004334:	000c      	movs	r4, r1
 8004336:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 8004338:	9b07      	ldr	r3, [sp, #28]
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	9b06      	ldr	r3, [sp, #24]
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	002b      	movs	r3, r5
 8004342:	f7ff ff91 	bl	8004268 <VL53L1_preset_mode_timed_ranging>
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8004346:	2800      	cmp	r0, #0
 8004348:	d001      	beq.n	800434e <VL53L1_preset_mode_low_power_auto_ranging+0x1e>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800434a:	b003      	add	sp, #12
 800434c:	bd30      	pop	{r4, r5, pc}
		status = VL53L1_config_low_power_auto_mode(
 800434e:	9a08      	ldr	r2, [sp, #32]
 8004350:	0029      	movs	r1, r5
 8004352:	0020      	movs	r0, r4
 8004354:	f000 fb20 	bl	8004998 <VL53L1_config_low_power_auto_mode>
 8004358:	e7f7      	b.n	800434a <VL53L1_preset_mode_low_power_auto_ranging+0x1a>

0800435a <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800435a:	b530      	push	{r4, r5, lr}
 800435c:	b083      	sub	sp, #12
 800435e:	000c      	movs	r4, r1
 8004360:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 8004362:	9b07      	ldr	r3, [sp, #28]
 8004364:	9301      	str	r3, [sp, #4]
 8004366:	9b06      	ldr	r3, [sp, #24]
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	002b      	movs	r3, r5
 800436c:	f7ff ff9d 	bl	80042aa <VL53L1_preset_mode_timed_ranging_short_range>
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8004370:	2800      	cmp	r0, #0
 8004372:	d001      	beq.n	8004378 <VL53L1_preset_mode_low_power_auto_short_ranging+0x1e>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004374:	b003      	add	sp, #12
 8004376:	bd30      	pop	{r4, r5, pc}
		status = VL53L1_config_low_power_auto_mode(
 8004378:	9a08      	ldr	r2, [sp, #32]
 800437a:	0029      	movs	r1, r5
 800437c:	0020      	movs	r0, r4
 800437e:	f000 fb0b 	bl	8004998 <VL53L1_config_low_power_auto_mode>
 8004382:	e7f7      	b.n	8004374 <VL53L1_preset_mode_low_power_auto_short_ranging+0x1a>

08004384 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8004384:	b530      	push	{r4, r5, lr}
 8004386:	b083      	sub	sp, #12
 8004388:	000c      	movs	r4, r1
 800438a:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800438c:	9b07      	ldr	r3, [sp, #28]
 800438e:	9301      	str	r3, [sp, #4]
 8004390:	9b06      	ldr	r3, [sp, #24]
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	002b      	movs	r3, r5
 8004396:	f7ff ffaa 	bl	80042ee <VL53L1_preset_mode_timed_ranging_long_range>
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800439a:	2800      	cmp	r0, #0
 800439c:	d001      	beq.n	80043a2 <VL53L1_preset_mode_low_power_auto_long_ranging+0x1e>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 800439e:	b003      	add	sp, #12
 80043a0:	bd30      	pop	{r4, r5, pc}
		status = VL53L1_config_low_power_auto_mode(
 80043a2:	9a08      	ldr	r2, [sp, #32]
 80043a4:	0029      	movs	r1, r5
 80043a6:	0020      	movs	r0, r4
 80043a8:	f000 faf6 	bl	8004998 <VL53L1_config_low_power_auto_mode>
 80043ac:	e7f7      	b.n	800439e <VL53L1_preset_mode_low_power_auto_long_ranging+0x1a>

080043ae <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80043ae:	b530      	push	{r4, r5, lr}
 80043b0:	b083      	sub	sp, #12
 80043b2:	0014      	movs	r4, r2
 80043b4:	001d      	movs	r5, r3

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80043b6:	9b07      	ldr	r3, [sp, #28]
 80043b8:	9301      	str	r3, [sp, #4]
 80043ba:	9b06      	ldr	r3, [sp, #24]
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	002b      	movs	r3, r5
 80043c0:	f7ff fe4e 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80043c4:	2800      	cmp	r0, #0
 80043c6:	d10e      	bne.n	80043e6 <VL53L1_preset_mode_singleshot_ranging+0x38>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 80043c8:	2200      	movs	r2, #0
 80043ca:	74aa      	strb	r2, [r5, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 80043cc:	7122      	strb	r2, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 80043ce:	23b1      	movs	r3, #177	@ 0xb1
 80043d0:	7163      	strb	r3, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 80043d2:	71e2      	strb	r2, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 80043d4:	3323      	adds	r3, #35	@ 0x23
 80043d6:	7223      	strb	r3, [r4, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 80043d8:	3bb2      	subs	r3, #178	@ 0xb2
 80043da:	9a07      	ldr	r2, [sp, #28]
 80043dc:	5cd3      	ldrb	r3, [r2, r3]
		pdynamic->system__seed_config =
 80043de:	71eb      	strb	r3, [r5, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 80043e0:	2310      	movs	r3, #16
 80043e2:	9a06      	ldr	r2, [sp, #24]
 80043e4:	7113      	strb	r3, [r2, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80043e6:	b003      	add	sp, #12
 80043e8:	bd30      	pop	{r4, r5, pc}

080043ea <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 80043ea:	b510      	push	{r4, lr}
 80043ec:	b082      	sub	sp, #8

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 80043ee:	9c05      	ldr	r4, [sp, #20]
 80043f0:	9401      	str	r4, [sp, #4]
 80043f2:	9c04      	ldr	r4, [sp, #16]
 80043f4:	9400      	str	r4, [sp, #0]
 80043f6:	f7ff fe33 	bl	8004060 <VL53L1_preset_mode_standard_ranging>
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 80043fa:	2800      	cmp	r0, #0
 80043fc:	d102      	bne.n	8004404 <VL53L1_preset_mode_olt+0x1a>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 80043fe:	2301      	movs	r3, #1
 8004400:	9a04      	ldr	r2, [sp, #16]
 8004402:	7053      	strb	r3, [r2, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004404:	b002      	add	sp, #8
 8004406:	bd10      	pop	{r4, pc}

08004408 <VL53L1_init_version>:
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 8004408:	2328      	movs	r3, #40	@ 0x28
 800440a:	2201      	movs	r2, #1
 800440c:	54c2      	strb	r2, [r0, r3]
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800440e:	3301      	adds	r3, #1
 8004410:	3201      	adds	r2, #1
 8004412:	54c2      	strb	r2, [r0, r3]
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 8004414:	3301      	adds	r3, #1
 8004416:	3208      	adds	r2, #8
 8004418:	54c2      	strb	r2, [r0, r3]
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800441a:	23e6      	movs	r3, #230	@ 0xe6
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	6243      	str	r3, [r0, #36]	@ 0x24
}
 8004420:	4770      	bx	lr

08004422 <VL53L1_init_ll_driver_state>:
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);

	pstate->cfg_device_state  = device_state;
 8004422:	232c      	movs	r3, #44	@ 0x2c
 8004424:	54c1      	strb	r1, [r0, r3]
	pstate->cfg_stream_count  = 0;
 8004426:	302c      	adds	r0, #44	@ 0x2c
 8004428:	2300      	movs	r3, #0
 800442a:	7043      	strb	r3, [r0, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800442c:	2202      	movs	r2, #2
 800442e:	7082      	strb	r2, [r0, #2]
	pstate->cfg_timing_status = 0;
 8004430:	70c3      	strb	r3, [r0, #3]

	pstate->rd_device_state   = device_state;
 8004432:	7101      	strb	r1, [r0, #4]
	pstate->rd_stream_count   = 0;
 8004434:	7143      	strb	r3, [r0, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8004436:	7182      	strb	r2, [r0, #6]
	pstate->rd_timing_status  = 0;
 8004438:	71c3      	strb	r3, [r0, #7]

}
 800443a:	4770      	bx	lr

0800443c <VL53L1_update_ll_driver_rd_state>:

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800443c:	23e6      	movs	r3, #230	@ 0xe6
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	5cc3      	ldrb	r3, [r0, r3]
 8004442:	2b0f      	cmp	r3, #15
 8004444:	d809      	bhi.n	800445a <VL53L1_update_ll_driver_rd_state+0x1e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8004446:	302c      	adds	r0, #44	@ 0x2c
 8004448:	2303      	movs	r3, #3
 800444a:	7103      	strb	r3, [r0, #4]
		pstate->rd_stream_count  = 0;
 800444c:	2300      	movs	r3, #0
 800444e:	7143      	strb	r3, [r0, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8004450:	2202      	movs	r2, #2
 8004452:	7182      	strb	r2, [r0, #6]
		pstate->rd_timing_status = 0;
 8004454:	71c3      	strb	r3, [r0, #7]
#endif

	LOG_FUNCTION_END(status);

	return status;
}
 8004456:	2000      	movs	r0, #0
 8004458:	4770      	bx	lr
		if (pstate->rd_stream_count == 0xFF) {
 800445a:	0003      	movs	r3, r0
 800445c:	332c      	adds	r3, #44	@ 0x2c
 800445e:	795b      	ldrb	r3, [r3, #5]
 8004460:	2bff      	cmp	r3, #255	@ 0xff
 8004462:	d017      	beq.n	8004494 <VL53L1_update_ll_driver_rd_state+0x58>
			pstate->rd_stream_count++;
 8004464:	3301      	adds	r3, #1
 8004466:	0002      	movs	r2, r0
 8004468:	322c      	adds	r2, #44	@ 0x2c
 800446a:	7153      	strb	r3, [r2, #5]
		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800446c:	0003      	movs	r3, r0
 800446e:	332c      	adds	r3, #44	@ 0x2c
 8004470:	799a      	ldrb	r2, [r3, #6]
 8004472:	2102      	movs	r1, #2
 8004474:	404a      	eors	r2, r1
 8004476:	719a      	strb	r2, [r3, #6]
		switch (pstate->rd_device_state) {
 8004478:	791b      	ldrb	r3, [r3, #4]
 800447a:	2b07      	cmp	r3, #7
 800447c:	d02c      	beq.n	80044d8 <VL53L1_update_ll_driver_rd_state+0x9c>
 800447e:	d80e      	bhi.n	800449e <VL53L1_update_ll_driver_rd_state+0x62>
 8004480:	2b03      	cmp	r3, #3
 8004482:	d016      	beq.n	80044b2 <VL53L1_update_ll_driver_rd_state+0x76>
 8004484:	2b06      	cmp	r3, #6
 8004486:	d12b      	bne.n	80044e0 <VL53L1_update_ll_driver_rd_state+0xa4>
			pstate->rd_stream_count = 0;
 8004488:	302c      	adds	r0, #44	@ 0x2c
 800448a:	2300      	movs	r3, #0
 800448c:	7143      	strb	r3, [r0, #5]
			pstate->rd_device_state =
 800448e:	3308      	adds	r3, #8
 8004490:	7103      	strb	r3, [r0, #4]
		break;
 8004492:	e7e0      	b.n	8004456 <VL53L1_update_ll_driver_rd_state+0x1a>
			pstate->rd_stream_count = 0x80;
 8004494:	0003      	movs	r3, r0
 8004496:	332c      	adds	r3, #44	@ 0x2c
 8004498:	2280      	movs	r2, #128	@ 0x80
 800449a:	715a      	strb	r2, [r3, #5]
 800449c:	e7e6      	b.n	800446c <VL53L1_update_ll_driver_rd_state+0x30>
		switch (pstate->rd_device_state) {
 800449e:	2b08      	cmp	r3, #8
 80044a0:	d11e      	bne.n	80044e0 <VL53L1_update_ll_driver_rd_state+0xa4>
			pstate->rd_timing_status ^= 0x01;
 80044a2:	302c      	adds	r0, #44	@ 0x2c
 80044a4:	79c3      	ldrb	r3, [r0, #7]
 80044a6:	2201      	movs	r2, #1
 80044a8:	4053      	eors	r3, r2
 80044aa:	71c3      	strb	r3, [r0, #7]
			pstate->rd_device_state =
 80044ac:	2308      	movs	r3, #8
 80044ae:	7103      	strb	r3, [r0, #4]
		break;
 80044b0:	e7d1      	b.n	8004456 <VL53L1_update_ll_driver_rd_state+0x1a>
			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 80044b2:	23e3      	movs	r3, #227	@ 0xe3
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	5cc3      	ldrb	r3, [r0, r3]
 80044b8:	079b      	lsls	r3, r3, #30
 80044ba:	d508      	bpl.n	80044ce <VL53L1_update_ll_driver_rd_state+0x92>
				pstate->rd_device_state =
 80044bc:	0003      	movs	r3, r0
 80044be:	332c      	adds	r3, #44	@ 0x2c
 80044c0:	2206      	movs	r2, #6
 80044c2:	711a      	strb	r2, [r3, #4]
			pstate->rd_stream_count  = 0;
 80044c4:	302c      	adds	r0, #44	@ 0x2c
 80044c6:	2300      	movs	r3, #0
 80044c8:	7143      	strb	r3, [r0, #5]
			pstate->rd_timing_status = 0;
 80044ca:	71c3      	strb	r3, [r0, #7]
		break;
 80044cc:	e7c3      	b.n	8004456 <VL53L1_update_ll_driver_rd_state+0x1a>
				pstate->rd_device_state =
 80044ce:	0003      	movs	r3, r0
 80044d0:	332c      	adds	r3, #44	@ 0x2c
 80044d2:	2208      	movs	r2, #8
 80044d4:	711a      	strb	r2, [r3, #4]
 80044d6:	e7f5      	b.n	80044c4 <VL53L1_update_ll_driver_rd_state+0x88>
			pstate->rd_device_state =
 80044d8:	302c      	adds	r0, #44	@ 0x2c
 80044da:	2308      	movs	r3, #8
 80044dc:	7103      	strb	r3, [r0, #4]
		break;
 80044de:	e7ba      	b.n	8004456 <VL53L1_update_ll_driver_rd_state+0x1a>
			pstate->rd_device_state  =
 80044e0:	302c      	adds	r0, #44	@ 0x2c
 80044e2:	2303      	movs	r3, #3
 80044e4:	7103      	strb	r3, [r0, #4]
			pstate->rd_stream_count  = 0;
 80044e6:	2300      	movs	r3, #0
 80044e8:	7143      	strb	r3, [r0, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80044ea:	2202      	movs	r2, #2
 80044ec:	7182      	strb	r2, [r0, #6]
			pstate->rd_timing_status = 0;
 80044ee:	71c3      	strb	r3, [r0, #7]
		break;
 80044f0:	e7b1      	b.n	8004456 <VL53L1_update_ll_driver_rd_state+0x1a>

080044f2 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 80044f2:	b510      	push	{r4, lr}
 80044f4:	0003      	movs	r3, r0
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 80044f6:	0002      	movs	r2, r0
 80044f8:	32cf      	adds	r2, #207	@ 0xcf
 80044fa:	32ff      	adds	r2, #255	@ 0xff
 80044fc:	7851      	ldrb	r1, [r2, #1]
	device_range_status =
 80044fe:	201f      	movs	r0, #31
 8004500:	4008      	ands	r0, r1
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 8004502:	78d4      	ldrb	r4, [r2, #3]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 8004504:	22e7      	movs	r2, #231	@ 0xe7
 8004506:	0052      	lsls	r2, r2, #1
 8004508:	5c9a      	ldrb	r2, [r3, r2]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800450a:	0912      	lsrs	r2, r2, #4
	device_gph_id = (psys_results->result__interrupt_status &
 800450c:	2102      	movs	r1, #2
 800450e:	4011      	ands	r1, r2

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 8004510:	22e6      	movs	r2, #230	@ 0xe6
 8004512:	0052      	lsls	r2, r2, #1
 8004514:	5c9a      	ldrb	r2, [r3, r2]
 8004516:	0692      	lsls	r2, r2, #26
 8004518:	d518      	bpl.n	800454c <VL53L1_check_ll_driver_rd_state+0x5a>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800451a:	001a      	movs	r2, r3
 800451c:	322c      	adds	r2, #44	@ 0x2c
 800451e:	7912      	ldrb	r2, [r2, #4]
 8004520:	2a06      	cmp	r2, #6
 8004522:	d00d      	beq.n	8004540 <VL53L1_check_ll_driver_rd_state+0x4e>
			if (device_range_status !=
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 8004524:	001a      	movs	r2, r3
 8004526:	322c      	adds	r2, #44	@ 0x2c
 8004528:	7952      	ldrb	r2, [r2, #5]
 800452a:	42a2      	cmp	r2, r4
 800452c:	d00c      	beq.n	8004548 <VL53L1_check_ll_driver_rd_state+0x56>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800452e:	2012      	movs	r0, #18
 8004530:	4240      	negs	r0, r0

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 8004532:	332c      	adds	r3, #44	@ 0x2c
 8004534:	799b      	ldrb	r3, [r3, #6]
 8004536:	428b      	cmp	r3, r1
 8004538:	d009      	beq.n	800454e <VL53L1_check_ll_driver_rd_state+0x5c>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800453a:	2013      	movs	r0, #19
 800453c:	4240      	negs	r0, r0
 800453e:	e006      	b.n	800454e <VL53L1_check_ll_driver_rd_state+0x5c>
			if (device_range_status !=
 8004540:	2812      	cmp	r0, #18
 8004542:	d105      	bne.n	8004550 <VL53L1_check_ll_driver_rd_state+0x5e>
	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8004544:	2000      	movs	r0, #0
 8004546:	e002      	b.n	800454e <VL53L1_check_ll_driver_rd_state+0x5c>
 8004548:	2000      	movs	r0, #0
 800454a:	e7f2      	b.n	8004532 <VL53L1_check_ll_driver_rd_state+0x40>
 800454c:	2000      	movs	r0, #0
	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
}
 800454e:	bd10      	pop	{r4, pc}
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 8004550:	2011      	movs	r0, #17
 8004552:	4240      	negs	r0, r0
 8004554:	e7fb      	b.n	800454e <VL53L1_check_ll_driver_rd_state+0x5c>

08004556 <VL53L1_update_ll_driver_cfg_state>:
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 8004556:	23e6      	movs	r3, #230	@ 0xe6
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	5cc3      	ldrb	r3, [r0, r3]
 800455c:	2b0f      	cmp	r3, #15
 800455e:	d80a      	bhi.n	8004576 <VL53L1_update_ll_driver_cfg_state+0x20>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8004560:	232c      	movs	r3, #44	@ 0x2c
 8004562:	2203      	movs	r2, #3
 8004564:	54c2      	strb	r2, [r0, r3]
		pstate->cfg_stream_count  = 0;
 8004566:	302c      	adds	r0, #44	@ 0x2c
 8004568:	2300      	movs	r3, #0
 800456a:	7043      	strb	r3, [r0, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800456c:	3a01      	subs	r2, #1
 800456e:	7082      	strb	r2, [r0, #2]
		pstate->cfg_timing_status = 0;
 8004570:	70c3      	strb	r3, [r0, #3]
#endif

	LOG_FUNCTION_END(status);

	return status;
}
 8004572:	2000      	movs	r0, #0
 8004574:	4770      	bx	lr
		if (pstate->cfg_stream_count == 0xFF) {
 8004576:	0003      	movs	r3, r0
 8004578:	332c      	adds	r3, #44	@ 0x2c
 800457a:	785b      	ldrb	r3, [r3, #1]
 800457c:	2bff      	cmp	r3, #255	@ 0xff
 800457e:	d019      	beq.n	80045b4 <VL53L1_update_ll_driver_cfg_state+0x5e>
			pstate->cfg_stream_count++;
 8004580:	3301      	adds	r3, #1
 8004582:	0002      	movs	r2, r0
 8004584:	322c      	adds	r2, #44	@ 0x2c
 8004586:	7053      	strb	r3, [r2, #1]
		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8004588:	0002      	movs	r2, r0
 800458a:	322c      	adds	r2, #44	@ 0x2c
 800458c:	7893      	ldrb	r3, [r2, #2]
 800458e:	2102      	movs	r1, #2
 8004590:	404b      	eors	r3, r1
 8004592:	7093      	strb	r3, [r2, #2]
		switch (pstate->cfg_device_state) {
 8004594:	232c      	movs	r3, #44	@ 0x2c
 8004596:	5cc3      	ldrb	r3, [r0, r3]
 8004598:	2b03      	cmp	r3, #3
 800459a:	d010      	beq.n	80045be <VL53L1_update_ll_driver_cfg_state+0x68>
 800459c:	2b04      	cmp	r3, #4
 800459e:	d01a      	beq.n	80045d6 <VL53L1_update_ll_driver_cfg_state+0x80>
			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 80045a0:	232c      	movs	r3, #44	@ 0x2c
 80045a2:	2203      	movs	r2, #3
 80045a4:	54c2      	strb	r2, [r0, r3]
			pstate->cfg_stream_count = 0;
 80045a6:	302c      	adds	r0, #44	@ 0x2c
 80045a8:	2300      	movs	r3, #0
 80045aa:	7043      	strb	r3, [r0, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 80045ac:	3a01      	subs	r2, #1
 80045ae:	7082      	strb	r2, [r0, #2]
			pstate->cfg_timing_status = 0;
 80045b0:	70c3      	strb	r3, [r0, #3]
		break;
 80045b2:	e7de      	b.n	8004572 <VL53L1_update_ll_driver_cfg_state+0x1c>
			pstate->cfg_stream_count = 0x80;
 80045b4:	0003      	movs	r3, r0
 80045b6:	332c      	adds	r3, #44	@ 0x2c
 80045b8:	2280      	movs	r2, #128	@ 0x80
 80045ba:	705a      	strb	r2, [r3, #1]
 80045bc:	e7e4      	b.n	8004588 <VL53L1_update_ll_driver_cfg_state+0x32>
			pstate->cfg_timing_status ^= 0x01;
 80045be:	0003      	movs	r3, r0
 80045c0:	332c      	adds	r3, #44	@ 0x2c
 80045c2:	78da      	ldrb	r2, [r3, #3]
 80045c4:	2101      	movs	r1, #1
 80045c6:	404a      	eors	r2, r1
 80045c8:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 80045ca:	2201      	movs	r2, #1
 80045cc:	705a      	strb	r2, [r3, #1]
			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 80045ce:	232c      	movs	r3, #44	@ 0x2c
 80045d0:	3203      	adds	r2, #3
 80045d2:	54c2      	strb	r2, [r0, r3]
		break;
 80045d4:	e7cd      	b.n	8004572 <VL53L1_update_ll_driver_cfg_state+0x1c>
			pstate->cfg_timing_status ^= 0x01;
 80045d6:	302c      	adds	r0, #44	@ 0x2c
 80045d8:	78c3      	ldrb	r3, [r0, #3]
 80045da:	2201      	movs	r2, #1
 80045dc:	4053      	eors	r3, r2
 80045de:	70c3      	strb	r3, [r0, #3]
		break;
 80045e0:	e7c7      	b.n	8004572 <VL53L1_update_ll_driver_cfg_state+0x1c>

080045e2 <VL53L1_copy_rtn_good_spads_to_buffer>:
{
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 80045e2:	7c03      	ldrb	r3, [r0, #16]
 80045e4:	700b      	strb	r3, [r1, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 80045e6:	7c43      	ldrb	r3, [r0, #17]
 80045e8:	704b      	strb	r3, [r1, #1]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 80045ea:	7c83      	ldrb	r3, [r0, #18]
 80045ec:	708b      	strb	r3, [r1, #2]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 80045ee:	7cc3      	ldrb	r3, [r0, #19]
 80045f0:	70cb      	strb	r3, [r1, #3]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 80045f2:	7d03      	ldrb	r3, [r0, #20]
 80045f4:	710b      	strb	r3, [r1, #4]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 80045f6:	7d43      	ldrb	r3, [r0, #21]
 80045f8:	714b      	strb	r3, [r1, #5]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 80045fa:	7d83      	ldrb	r3, [r0, #22]
 80045fc:	718b      	strb	r3, [r1, #6]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 80045fe:	7dc3      	ldrb	r3, [r0, #23]
 8004600:	71cb      	strb	r3, [r1, #7]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8004602:	7e03      	ldrb	r3, [r0, #24]
 8004604:	720b      	strb	r3, [r1, #8]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8004606:	7e43      	ldrb	r3, [r0, #25]
 8004608:	724b      	strb	r3, [r1, #9]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800460a:	7e83      	ldrb	r3, [r0, #26]
 800460c:	728b      	strb	r3, [r1, #10]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800460e:	7ec3      	ldrb	r3, [r0, #27]
 8004610:	72cb      	strb	r3, [r1, #11]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8004612:	7f03      	ldrb	r3, [r0, #28]
 8004614:	730b      	strb	r3, [r1, #12]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8004616:	7f43      	ldrb	r3, [r0, #29]
 8004618:	734b      	strb	r3, [r1, #13]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800461a:	7f83      	ldrb	r3, [r0, #30]
 800461c:	738b      	strb	r3, [r1, #14]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800461e:	7fc3      	ldrb	r3, [r0, #31]
 8004620:	73cb      	strb	r3, [r1, #15]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8004622:	2320      	movs	r3, #32
 8004624:	5cc3      	ldrb	r3, [r0, r3]
 8004626:	740b      	strb	r3, [r1, #16]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 8004628:	2321      	movs	r3, #33	@ 0x21
 800462a:	5cc3      	ldrb	r3, [r0, r3]
 800462c:	744b      	strb	r3, [r1, #17]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800462e:	2322      	movs	r3, #34	@ 0x22
 8004630:	5cc3      	ldrb	r3, [r0, r3]
 8004632:	748b      	strb	r3, [r1, #18]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8004634:	2323      	movs	r3, #35	@ 0x23
 8004636:	5cc3      	ldrb	r3, [r0, r3]
 8004638:	74cb      	strb	r3, [r1, #19]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800463a:	2324      	movs	r3, #36	@ 0x24
 800463c:	5cc3      	ldrb	r3, [r0, r3]
 800463e:	750b      	strb	r3, [r1, #20]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8004640:	2325      	movs	r3, #37	@ 0x25
 8004642:	5cc3      	ldrb	r3, [r0, r3]
 8004644:	754b      	strb	r3, [r1, #21]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 8004646:	2326      	movs	r3, #38	@ 0x26
 8004648:	5cc3      	ldrb	r3, [r0, r3]
 800464a:	758b      	strb	r3, [r1, #22]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800464c:	2327      	movs	r3, #39	@ 0x27
 800464e:	5cc3      	ldrb	r3, [r0, r3]
 8004650:	75cb      	strb	r3, [r1, #23]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8004652:	2328      	movs	r3, #40	@ 0x28
 8004654:	5cc3      	ldrb	r3, [r0, r3]
 8004656:	760b      	strb	r3, [r1, #24]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 8004658:	2329      	movs	r3, #41	@ 0x29
 800465a:	5cc3      	ldrb	r3, [r0, r3]
 800465c:	764b      	strb	r3, [r1, #25]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800465e:	232a      	movs	r3, #42	@ 0x2a
 8004660:	5cc3      	ldrb	r3, [r0, r3]
 8004662:	768b      	strb	r3, [r1, #26]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8004664:	232b      	movs	r3, #43	@ 0x2b
 8004666:	5cc3      	ldrb	r3, [r0, r3]
 8004668:	76cb      	strb	r3, [r1, #27]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800466a:	232c      	movs	r3, #44	@ 0x2c
 800466c:	5cc3      	ldrb	r3, [r0, r3]
 800466e:	770b      	strb	r3, [r1, #28]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8004670:	232d      	movs	r3, #45	@ 0x2d
 8004672:	5cc3      	ldrb	r3, [r0, r3]
 8004674:	774b      	strb	r3, [r1, #29]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 8004676:	232e      	movs	r3, #46	@ 0x2e
 8004678:	5cc3      	ldrb	r3, [r0, r3]
 800467a:	778b      	strb	r3, [r1, #30]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800467c:	232f      	movs	r3, #47	@ 0x2f
 800467e:	5cc3      	ldrb	r3, [r0, r3]
 8004680:	77cb      	strb	r3, [r1, #31]
}
 8004682:	4770      	bx	lr

08004684 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8004684:	b510      	push	{r4, lr}
	uint16_t   i    = 0;
	uint16_t   data = 0;

	data =  ip_value;

	for (i = 0; i < count ; i++) {
 8004686:	2300      	movs	r3, #0
 8004688:	e005      	b.n	8004696 <VL53L1_i2c_encode_uint16_t+0x12>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800468a:	1acc      	subs	r4, r1, r3
 800468c:	3c01      	subs	r4, #1
 800468e:	5510      	strb	r0, [r2, r4]
		data = data >> 8;
 8004690:	0a00      	lsrs	r0, r0, #8
	for (i = 0; i < count ; i++) {
 8004692:	3301      	adds	r3, #1
 8004694:	b29b      	uxth	r3, r3
 8004696:	428b      	cmp	r3, r1
 8004698:	d3f7      	bcc.n	800468a <VL53L1_i2c_encode_uint16_t+0x6>
	}
}
 800469a:	bd10      	pop	{r4, pc}

0800469c <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800469c:	0002      	movs	r2, r0
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800469e:	2000      	movs	r0, #0

	while (count-- > 0) {
 80046a0:	e005      	b.n	80046ae <VL53L1_i2c_decode_uint16_t+0x12>
		value = (value << 8) | (uint16_t)*pbuffer++;
 80046a2:	0200      	lsls	r0, r0, #8
 80046a4:	780a      	ldrb	r2, [r1, #0]
 80046a6:	4310      	orrs	r0, r2
 80046a8:	b280      	uxth	r0, r0
 80046aa:	3101      	adds	r1, #1
	while (count-- > 0) {
 80046ac:	001a      	movs	r2, r3
 80046ae:	1e53      	subs	r3, r2, #1
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	2a00      	cmp	r2, #0
 80046b4:	d1f5      	bne.n	80046a2 <VL53L1_i2c_decode_uint16_t+0x6>
	}

	return value;
}
 80046b6:	4770      	bx	lr

080046b8 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80046b8:	b510      	push	{r4, lr}
	uint16_t   i    = 0;
	int16_t    data = 0;

	data =  ip_value;

	for (i = 0; i < count ; i++) {
 80046ba:	2300      	movs	r3, #0
 80046bc:	e005      	b.n	80046ca <VL53L1_i2c_encode_int16_t+0x12>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 80046be:	1acc      	subs	r4, r1, r3
 80046c0:	3c01      	subs	r4, #1
 80046c2:	5510      	strb	r0, [r2, r4]
		data = data >> 8;
 80046c4:	1200      	asrs	r0, r0, #8
	for (i = 0; i < count ; i++) {
 80046c6:	3301      	adds	r3, #1
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	428b      	cmp	r3, r1
 80046cc:	d3f7      	bcc.n	80046be <VL53L1_i2c_encode_int16_t+0x6>
	}
}
 80046ce:	bd10      	pop	{r4, pc}

080046d0 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80046d0:	0002      	movs	r2, r0
	 */

	int16_t    value = 0x00;

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 80046d2:	2300      	movs	r3, #0
 80046d4:	56cb      	ldrsb	r3, [r1, r3]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	db01      	blt.n	80046de <VL53L1_i2c_decode_int16_t+0xe>
	int16_t    value = 0x00;
 80046da:	2000      	movs	r0, #0
 80046dc:	e008      	b.n	80046f0 <VL53L1_i2c_decode_int16_t+0x20>
		value = 0xFFFF;
 80046de:	2001      	movs	r0, #1
 80046e0:	4240      	negs	r0, r0
 80046e2:	e005      	b.n	80046f0 <VL53L1_i2c_decode_int16_t+0x20>
	}

	while (count-- > 0) {
		value = (value << 8) | (int16_t)*pbuffer++;
 80046e4:	0200      	lsls	r0, r0, #8
 80046e6:	b200      	sxth	r0, r0
 80046e8:	780a      	ldrb	r2, [r1, #0]
 80046ea:	4310      	orrs	r0, r2
 80046ec:	3101      	adds	r1, #1
	while (count-- > 0) {
 80046ee:	001a      	movs	r2, r3
 80046f0:	1e53      	subs	r3, r2, #1
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	2a00      	cmp	r2, #0
 80046f6:	d1f5      	bne.n	80046e4 <VL53L1_i2c_decode_int16_t+0x14>
	}

	return value;
}
 80046f8:	4770      	bx	lr

080046fa <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80046fa:	b510      	push	{r4, lr}
	uint16_t   i    = 0;
	uint32_t   data = 0;

	data =  ip_value;

	for (i = 0; i < count ; i++) {
 80046fc:	2300      	movs	r3, #0
 80046fe:	e005      	b.n	800470c <VL53L1_i2c_encode_uint32_t+0x12>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8004700:	1acc      	subs	r4, r1, r3
 8004702:	3c01      	subs	r4, #1
 8004704:	5510      	strb	r0, [r2, r4]
		data = data >> 8;
 8004706:	0a00      	lsrs	r0, r0, #8
	for (i = 0; i < count ; i++) {
 8004708:	3301      	adds	r3, #1
 800470a:	b29b      	uxth	r3, r3
 800470c:	428b      	cmp	r3, r1
 800470e:	d3f7      	bcc.n	8004700 <VL53L1_i2c_encode_uint32_t+0x6>
	}
}
 8004710:	bd10      	pop	{r4, pc}

08004712 <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8004712:	0002      	movs	r2, r0
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 8004714:	2000      	movs	r0, #0

	while (count-- > 0) {
 8004716:	e004      	b.n	8004722 <VL53L1_i2c_decode_uint32_t+0x10>
		value = (value << 8) | (uint32_t)*pbuffer++;
 8004718:	0200      	lsls	r0, r0, #8
 800471a:	780a      	ldrb	r2, [r1, #0]
 800471c:	4310      	orrs	r0, r2
 800471e:	3101      	adds	r1, #1
	while (count-- > 0) {
 8004720:	001a      	movs	r2, r3
 8004722:	1e53      	subs	r3, r2, #1
 8004724:	b29b      	uxth	r3, r3
 8004726:	2a00      	cmp	r2, #0
 8004728:	d1f6      	bne.n	8004718 <VL53L1_i2c_decode_uint32_t+0x6>
	}

	return value;
}
 800472a:	4770      	bx	lr

0800472c <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800472c:	0002      	movs	r2, r0
	 */

	int32_t    value = 0x00;

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800472e:	2300      	movs	r3, #0
 8004730:	56cb      	ldrsb	r3, [r1, r3]
 8004732:	2b00      	cmp	r3, #0
 8004734:	db01      	blt.n	800473a <VL53L1_i2c_decode_int32_t+0xe>
	int32_t    value = 0x00;
 8004736:	2000      	movs	r0, #0
 8004738:	e007      	b.n	800474a <VL53L1_i2c_decode_int32_t+0x1e>
		value = 0xFFFFFFFF;
 800473a:	2001      	movs	r0, #1
 800473c:	4240      	negs	r0, r0
 800473e:	e004      	b.n	800474a <VL53L1_i2c_decode_int32_t+0x1e>
	}

	while (count-- > 0) {
		value = (value << 8) | (int32_t)*pbuffer++;
 8004740:	0200      	lsls	r0, r0, #8
 8004742:	780a      	ldrb	r2, [r1, #0]
 8004744:	4310      	orrs	r0, r2
 8004746:	3101      	adds	r1, #1
	while (count-- > 0) {
 8004748:	001a      	movs	r2, r3
 800474a:	1e53      	subs	r3, r2, #1
 800474c:	b29b      	uxth	r3, r3
 800474e:	2a00      	cmp	r2, #0
 8004750:	d1f6      	bne.n	8004740 <VL53L1_i2c_decode_int32_t+0x14>
	}

	return value;
}
 8004752:	4770      	bx	lr

08004754 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 8004754:	b570      	push	{r4, r5, r6, lr}
 8004756:	000d      	movs	r5, r1

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 8004758:	f000 f99e 	bl	8004a98 <VL53L1_calc_pll_period_us>
 800475c:	0004      	movs	r4, r0

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800475e:	0028      	movs	r0, r5
 8004760:	f000 f9a1 	bl	8004aa6 <VL53L1_decode_vcsel_period>
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8004764:	00e2      	lsls	r2, r4, #3
 8004766:	1912      	adds	r2, r2, r4
 8004768:	0212      	lsls	r2, r2, #8
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800476a:	0992      	lsrs	r2, r2, #6

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800476c:	4350      	muls	r0, r2
	macro_period_us = macro_period_us >> 6;
 800476e:	0980      	lsrs	r0, r0, #6
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
}
 8004770:	bd70      	pop	{r4, r5, r6, pc}
	...

08004774 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 8004774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004776:	000c      	movs	r4, r1
 8004778:	0015      	movs	r5, r2
 800477a:	001f      	movs	r7, r3

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800477c:	0100      	lsls	r0, r0, #4
 800477e:	21fa      	movs	r1, #250	@ 0xfa
 8004780:	0089      	lsls	r1, r1, #2
 8004782:	f7fb fd4b 	bl	800021c <__divsi3>
 8004786:	0006      	movs	r6, r0

	if (x_gradient < 0) {
 8004788:	2c00      	cmp	r4, #0
 800478a:	db17      	blt.n	80047bc <VL53L1_calc_range_ignore_threshold+0x48>
	int16_t    x_gradient_int           = 0;
 800478c:	2400      	movs	r4, #0
		x_gradient_int = x_gradient * -1;
	}

	if (y_gradient < 0) {
 800478e:	2d00      	cmp	r5, #0
 8004790:	db17      	blt.n	80047c2 <VL53L1_calc_range_ignore_threshold+0x4e>
	int16_t    y_gradient_int           = 0;
 8004792:	2500      	movs	r5, #0

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 8004794:	1964      	adds	r4, r4, r5
 8004796:	0160      	lsls	r0, r4, #5

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 8004798:	21fa      	movs	r1, #250	@ 0xfa
 800479a:	0089      	lsls	r1, r1, #2
 800479c:	f7fb fd3e 	bl	800021c <__divsi3>

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 80047a0:	1833      	adds	r3, r6, r0

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 80047a2:	437b      	muls	r3, r7

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 80047a4:	001a      	movs	r2, r3
 80047a6:	3210      	adds	r2, #16
 80047a8:	17d1      	asrs	r1, r2, #31
 80047aa:	201f      	movs	r0, #31
 80047ac:	4008      	ands	r0, r1
 80047ae:	1880      	adds	r0, r0, r2
 80047b0:	1140      	asrs	r0, r0, #5

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 80047b2:	4a06      	ldr	r2, [pc, #24]	@ (80047cc <VL53L1_calc_range_ignore_threshold+0x58>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	dc07      	bgt.n	80047c8 <VL53L1_calc_range_ignore_threshold+0x54>
		range_ignore_thresh_kcps = 0xFFFF;
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 80047b8:	b280      	uxth	r0, r0
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
}
 80047ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		x_gradient_int = x_gradient * -1;
 80047bc:	4264      	negs	r4, r4
 80047be:	b224      	sxth	r4, r4
 80047c0:	e7e5      	b.n	800478e <VL53L1_calc_range_ignore_threshold+0x1a>
		y_gradient_int = y_gradient * -1;
 80047c2:	426d      	negs	r5, r5
 80047c4:	b22d      	sxth	r5, r5
 80047c6:	e7e5      	b.n	8004794 <VL53L1_calc_range_ignore_threshold+0x20>
		range_ignore_thresh_kcps = 0xFFFF;
 80047c8:	4801      	ldr	r0, [pc, #4]	@ (80047d0 <VL53L1_calc_range_ignore_threshold+0x5c>)
 80047ca:	e7f6      	b.n	80047ba <VL53L1_calc_range_ignore_threshold+0x46>
 80047cc:	001fffef 	.word	0x001fffef
 80047d0:	0000ffff 	.word	0x0000ffff

080047d4 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 80047d4:	b510      	push	{r4, lr}
	uint32_t timeout_mclks   = 0;

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 80047d6:	0300      	lsls	r0, r0, #12
 80047d8:	084b      	lsrs	r3, r1, #1
 80047da:	18c0      	adds	r0, r0, r3
	timeout_mclks   =
 80047dc:	f7fb fc94 	bl	8000108 <__udivsi3>
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
}
 80047e0:	bd10      	pop	{r4, pc}

080047e2 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 80047e2:	b510      	push	{r4, lr}
 80047e4:	000a      	movs	r2, r1
	uint32_t timeout_us     = 0;
	uint64_t tmp            = 0;

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 80047e6:	2300      	movs	r3, #0
 80047e8:	2100      	movs	r1, #0
 80047ea:	f7fb fe03 	bl	80003f4 <__aeabi_lmul>
	tmp += 0x00800;
 80047ee:	2280      	movs	r2, #128	@ 0x80
 80047f0:	0112      	lsls	r2, r2, #4
 80047f2:	2300      	movs	r3, #0
 80047f4:	1880      	adds	r0, r0, r2
 80047f6:	4159      	adcs	r1, r3
	tmp  = tmp >> 12;
 80047f8:	050b      	lsls	r3, r1, #20
 80047fa:	0b00      	lsrs	r0, r0, #12
 80047fc:	4318      	orrs	r0, r3
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
}
 80047fe:	bd10      	pop	{r4, pc}

08004800 <VL53L1_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_mclks > 0) {
 8004800:	2800      	cmp	r0, #0
 8004802:	d00e      	beq.n	8004822 <VL53L1_encode_timeout+0x22>
		ls_byte = timeout_mclks - 1;
 8004804:	1e42      	subs	r2, r0, #1
	uint16_t ms_byte = 0;
 8004806:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8004808:	e002      	b.n	8004810 <VL53L1_encode_timeout+0x10>
			ls_byte = ls_byte >> 1;
 800480a:	0852      	lsrs	r2, r2, #1
			ms_byte++;
 800480c:	3301      	adds	r3, #1
 800480e:	b29b      	uxth	r3, r3
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8004810:	2aff      	cmp	r2, #255	@ 0xff
 8004812:	d8fa      	bhi.n	800480a <VL53L1_encode_timeout+0xa>
		}

		encoded_timeout = (ms_byte << 8)
 8004814:	021b      	lsls	r3, r3, #8
 8004816:	b298      	uxth	r0, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8004818:	23ff      	movs	r3, #255	@ 0xff
 800481a:	4013      	ands	r3, r2
		encoded_timeout = (ms_byte << 8)
 800481c:	18c0      	adds	r0, r0, r3
 800481e:	b280      	uxth	r0, r0
	}

	return encoded_timeout;
}
 8004820:	4770      	bx	lr
	uint16_t encoded_timeout = 0;
 8004822:	2000      	movs	r0, #0
 8004824:	e7fc      	b.n	8004820 <VL53L1_encode_timeout+0x20>

08004826 <VL53L1_calc_encoded_timeout>:
{
 8004826:	b510      	push	{r4, lr}
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 8004828:	f7ff ffd4 	bl	80047d4 <VL53L1_calc_timeout_mclks>
		VL53L1_encode_timeout(timeout_mclks);
 800482c:	f7ff ffe8 	bl	8004800 <VL53L1_encode_timeout>
}
 8004830:	bd10      	pop	{r4, pc}

08004832 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 8004832:	0003      	movs	r3, r0
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8004834:	20ff      	movs	r0, #255	@ 0xff
 8004836:	4018      	ands	r0, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8004838:	0a1b      	lsrs	r3, r3, #8
 800483a:	4098      	lsls	r0, r3
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800483c:	3001      	adds	r0, #1

	return timeout_macro_clks;
}
 800483e:	4770      	bx	lr

08004840 <VL53L1_calc_decoded_timeout_us>:
{
 8004840:	b510      	push	{r4, lr}
 8004842:	000c      	movs	r4, r1
		VL53L1_decode_timeout(timeout_encoded);
 8004844:	f7ff fff5 	bl	8004832 <VL53L1_decode_timeout>
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 8004848:	0021      	movs	r1, r4
 800484a:	f7ff ffca 	bl	80047e2 <VL53L1_calc_timeout_us>
}
 800484e:	bd10      	pop	{r4, pc}

08004850 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 8004850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004852:	46ce      	mov	lr, r9
 8004854:	4647      	mov	r7, r8
 8004856:	b580      	push	{r7, lr}
 8004858:	4681      	mov	r9, r0
 800485a:	4688      	mov	r8, r1
 800485c:	0017      	movs	r7, r2
 800485e:	1e1d      	subs	r5, r3, #0
 8004860:	9c09      	ldr	r4, [sp, #36]	@ 0x24
	uint32_t timeout_mclks      = 0;
	uint16_t timeout_encoded    = 0;

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 8004862:	d033      	beq.n	80048cc <VL53L1_calc_timeout_register_values+0x7c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 8004864:	79a1      	ldrb	r1, [r4, #6]
 8004866:	0018      	movs	r0, r3
 8004868:	f7ff ff74 	bl	8004754 <VL53L1_calc_macro_period_us>
 800486c:	0006      	movs	r6, r0
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800486e:	0001      	movs	r1, r0
 8004870:	4648      	mov	r0, r9
 8004872:	f7ff ffaf 	bl	80047d4 <VL53L1_calc_timeout_mclks>
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 8004876:	28ff      	cmp	r0, #255	@ 0xff
 8004878:	d900      	bls.n	800487c <VL53L1_calc_timeout_register_values+0x2c>
			timeout_mclks = 0xFF;
 800487a:	20ff      	movs	r0, #255	@ 0xff

		pgeneral->phasecal_config__timeout_macrop =
 800487c:	9b08      	ldr	r3, [sp, #32]
 800487e:	71d8      	strb	r0, [r3, #7]
				(uint8_t)timeout_mclks;

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 8004880:	0031      	movs	r1, r6
 8004882:	4640      	mov	r0, r8
 8004884:	f7ff ffcf 	bl	8004826 <VL53L1_calc_encoded_timeout>
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004888:	0a03      	lsrs	r3, r0, #8
		ptiming->mm_config__timeout_macrop_a_hi =
 800488a:	7023      	strb	r3, [r4, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
 800488c:	7060      	strb	r0, [r4, #1]
				(uint8_t) (timeout_encoded & 0x00FF);

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800488e:	0031      	movs	r1, r6
 8004890:	0038      	movs	r0, r7
 8004892:	f7ff ffc8 	bl	8004826 <VL53L1_calc_encoded_timeout>
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8004896:	0a03      	lsrs	r3, r0, #8
		ptiming->range_config__timeout_macrop_a_hi =
 8004898:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo =
 800489a:	7160      	strb	r0, [r4, #5]
				(uint8_t) (timeout_encoded & 0x00FF);

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800489c:	7a61      	ldrb	r1, [r4, #9]
 800489e:	0028      	movs	r0, r5
 80048a0:	f7ff ff58 	bl	8004754 <VL53L1_calc_macro_period_us>
 80048a4:	0005      	movs	r5, r0
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 80048a6:	0001      	movs	r1, r0
 80048a8:	4640      	mov	r0, r8
 80048aa:	f7ff ffbc 	bl	8004826 <VL53L1_calc_encoded_timeout>
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80048ae:	0a03      	lsrs	r3, r0, #8
		ptiming->mm_config__timeout_macrop_b_hi =
 80048b0:	70a3      	strb	r3, [r4, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
 80048b2:	70e0      	strb	r0, [r4, #3]
				(uint8_t) (timeout_encoded & 0x00FF);

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 80048b4:	0029      	movs	r1, r5
 80048b6:	0038      	movs	r0, r7
 80048b8:	f7ff ffb5 	bl	8004826 <VL53L1_calc_encoded_timeout>
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80048bc:	0a03      	lsrs	r3, r0, #8
		ptiming->range_config__timeout_macrop_b_hi =
 80048be:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo =
 80048c0:	7220      	strb	r0, [r4, #8]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 80048c2:	2000      	movs	r0, #0

	LOG_FUNCTION_END(0);

	return status;

}
 80048c4:	bcc0      	pop	{r6, r7}
 80048c6:	46b9      	mov	r9, r7
 80048c8:	46b0      	mov	r8, r6
 80048ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 80048cc:	200f      	movs	r0, #15
 80048ce:	4240      	negs	r0, r0
 80048d0:	e7f8      	b.n	80048c4 <VL53L1_calc_timeout_register_values+0x74>

080048d2 <VL53L1_encode_row_col>:
{
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 80048d2:	2807      	cmp	r0, #7
 80048d4:	d905      	bls.n	80048e2 <VL53L1_encode_row_col+0x10>
		*pspad_number = 128 + (col << 3) + (15-row);
 80048d6:	00c9      	lsls	r1, r1, #3
 80048d8:	b2c9      	uxtb	r1, r1
 80048da:	1a08      	subs	r0, r1, r0
 80048dc:	3871      	subs	r0, #113	@ 0x71
 80048de:	7010      	strb	r0, [r2, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 80048e0:	4770      	bx	lr
		*pspad_number = ((15-col) << 3) + row;
 80048e2:	230f      	movs	r3, #15
 80048e4:	1a5b      	subs	r3, r3, r1
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	1818      	adds	r0, r3, r0
 80048ee:	7010      	strb	r0, [r2, #0]
}
 80048f0:	e7f6      	b.n	80048e0 <VL53L1_encode_row_col+0xe>

080048f2 <VL53L1_decode_zone_size>:
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 80048f2:	0903      	lsrs	r3, r0, #4
 80048f4:	7013      	strb	r3, [r2, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 80048f6:	230f      	movs	r3, #15
 80048f8:	4003      	ands	r3, r0
 80048fa:	700b      	strb	r3, [r1, #0]

}
 80048fc:	4770      	bx	lr

080048fe <VL53L1_encode_zone_size>:
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 80048fe:	0109      	lsls	r1, r1, #4
 8004900:	b2c9      	uxtb	r1, r1
 8004902:	1809      	adds	r1, r1, r0
 8004904:	7011      	strb	r1, [r2, #0]

}
 8004906:	4770      	bx	lr

08004908 <VL53L1_low_power_auto_data_init>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 8004908:	23b9      	movs	r3, #185	@ 0xb9
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	2203      	movs	r2, #3
 800490e:	54c2      	strb	r2, [r0, r3]
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 8004910:	2300      	movs	r3, #0
 8004912:	4a09      	ldr	r2, [pc, #36]	@ (8004938 <VL53L1_low_power_auto_data_init+0x30>)
 8004914:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 8004916:	4a09      	ldr	r2, [pc, #36]	@ (800493c <VL53L1_low_power_auto_data_init+0x34>)
 8004918:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800491a:	4a09      	ldr	r2, [pc, #36]	@ (8004940 <VL53L1_low_power_auto_data_init+0x38>)
 800491c:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800491e:	3201      	adds	r2, #1
 8004920:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 8004922:	4a08      	ldr	r2, [pc, #32]	@ (8004944 <VL53L1_low_power_auto_data_init+0x3c>)
 8004924:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8004926:	4a08      	ldr	r2, [pc, #32]	@ (8004948 <VL53L1_low_power_auto_data_init+0x40>)
 8004928:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800492a:	3202      	adds	r2, #2
 800492c:	5083      	str	r3, [r0, r2]
	pdev->low_power_auto_data.dss__required_spads = 0;
 800492e:	3204      	adds	r2, #4
 8004930:	5283      	strh	r3, [r0, r2]

	LOG_FUNCTION_END(status);

	return status;
}
 8004932:	2000      	movs	r0, #0
 8004934:	4770      	bx	lr
 8004936:	46c0      	nop			@ (mov r8, r8)
 8004938:	000002e5 	.word	0x000002e5
 800493c:	000002e6 	.word	0x000002e6
 8004940:	000002e7 	.word	0x000002e7
 8004944:	000002e9 	.word	0x000002e9
 8004948:	000002ea 	.word	0x000002ea

0800494c <VL53L1_low_power_auto_data_stop_range>:
	LOG_FUNCTION_START("");

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	pdev->low_power_auto_data.low_power_auto_range_count = 0xFF;
 800494c:	4b0f      	ldr	r3, [pc, #60]	@ (800498c <VL53L1_low_power_auto_data_stop_range+0x40>)
 800494e:	22ff      	movs	r2, #255	@ 0xff
 8004950:	54c2      	strb	r2, [r0, r3]

	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8004952:	2300      	movs	r3, #0
 8004954:	4a0e      	ldr	r2, [pc, #56]	@ (8004990 <VL53L1_low_power_auto_data_stop_range+0x44>)
 8004956:	5483      	strb	r3, [r0, r2]
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 8004958:	3202      	adds	r2, #2
 800495a:	5083      	str	r3, [r0, r2]
	pdev->low_power_auto_data.dss__required_spads = 0;
 800495c:	3204      	adds	r2, #4
 800495e:	5283      	strh	r3, [r0, r2]

	/* restore vhv configs */
	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 8004960:	23ba      	movs	r3, #186	@ 0xba
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	5cc3      	ldrb	r3, [r0, r3]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <VL53L1_low_power_auto_data_stop_range+0x24>
		pdev->stat_nvm.vhv_config__init =
 800496a:	2264      	movs	r2, #100	@ 0x64
 800496c:	32ff      	adds	r2, #255	@ 0xff
 800496e:	5483      	strb	r3, [r0, r2]
			pdev->low_power_auto_data.saved_vhv_init;
	if (pdev->low_power_auto_data.saved_vhv_timeout != 0)
 8004970:	4b08      	ldr	r3, [pc, #32]	@ (8004994 <VL53L1_low_power_auto_data_stop_range+0x48>)
 8004972:	5cc3      	ldrb	r3, [r0, r3]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <VL53L1_low_power_auto_data_stop_range+0x32>
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8004978:	22b0      	movs	r2, #176	@ 0xb0
 800497a:	0052      	lsls	r2, r2, #1
 800497c:	5483      	strb	r3, [r0, r2]
			pdev->low_power_auto_data.saved_vhv_timeout;

	/* remove phasecal override */
	pdev->gen_cfg.phasecal_config__override = 0x00;
 800497e:	238e      	movs	r3, #142	@ 0x8e
 8004980:	33ff      	adds	r3, #255	@ 0xff
 8004982:	2200      	movs	r2, #0
 8004984:	54c2      	strb	r2, [r0, r3]

	LOG_FUNCTION_END(status);

	return status;
}
 8004986:	2000      	movs	r0, #0
 8004988:	4770      	bx	lr
 800498a:	46c0      	nop			@ (mov r8, r8)
 800498c:	000002e6 	.word	0x000002e6
 8004990:	000002ea 	.word	0x000002ea
 8004994:	000002e9 	.word	0x000002e9

08004998 <VL53L1_config_low_power_auto_mode>:
	VL53L1_Error  status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 8004998:	2301      	movs	r3, #1
 800499a:	7053      	strb	r3, [r2, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800499c:	2300      	movs	r3, #0
 800499e:	7093      	strb	r3, [r2, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 80049a0:	338b      	adds	r3, #139	@ 0x8b
 80049a2:	744b      	strb	r3, [r1, #17]
			/* VL53L1_SEQUENCE_MM1_EN | \*/
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	/* Set DSS to manual/expected SPADs */
	pgeneral->dss_config__manual_effective_spads_select = 200 << 8;
 80049a4:	4b02      	ldr	r3, [pc, #8]	@ (80049b0 <VL53L1_config_low_power_auto_mode+0x18>)
 80049a6:	8203      	strh	r3, [r0, #16]
	pgeneral->dss_config__roi_mode_control =
 80049a8:	2302      	movs	r3, #2
 80049aa:	7283      	strb	r3, [r0, #10]
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

	LOG_FUNCTION_END(status);

	return status;
}
 80049ac:	2000      	movs	r0, #0
 80049ae:	4770      	bx	lr
 80049b0:	ffffc800 	.word	0xffffc800

080049b4 <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 80049b4:	b530      	push	{r4, r5, lr}

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 80049b6:	2464      	movs	r4, #100	@ 0x64
 80049b8:	34ff      	adds	r4, #255	@ 0xff
 80049ba:	5d05      	ldrb	r5, [r0, r4]
	pdev->low_power_auto_data.saved_vhv_init =
 80049bc:	23ba      	movs	r3, #186	@ 0xba
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	54c5      	strb	r5, [r0, r3]
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 80049c2:	21b0      	movs	r1, #176	@ 0xb0
 80049c4:	0049      	lsls	r1, r1, #1
 80049c6:	5c42      	ldrb	r2, [r0, r1]
	pdev->low_power_auto_data.saved_vhv_timeout =
 80049c8:	4b0d      	ldr	r3, [pc, #52]	@ (8004a00 <VL53L1_low_power_auto_setup_manual_calibration+0x4c>)
 80049ca:	54c2      	strb	r2, [r0, r3]

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 80049cc:	237f      	movs	r3, #127	@ 0x7f
 80049ce:	402b      	ands	r3, r5
 80049d0:	5503      	strb	r3, [r0, r4]
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80049d2:	2303      	movs	r3, #3
 80049d4:	4013      	ands	r3, r2
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 80049d6:	22b9      	movs	r2, #185	@ 0xb9
 80049d8:	0092      	lsls	r2, r2, #2
 80049da:	5c82      	ldrb	r2, [r0, r2]
 80049dc:	0092      	lsls	r2, r2, #2
 80049de:	b2d2      	uxtb	r2, r2
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80049e0:	189b      	adds	r3, r3, r2
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 80049e2:	5443      	strb	r3, [r0, r1]
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 80049e4:	238e      	movs	r3, #142	@ 0x8e
 80049e6:	33ff      	adds	r3, #255	@ 0xff
 80049e8:	2201      	movs	r2, #1
 80049ea:	54c2      	strb	r2, [r0, r3]
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 80049ec:	4b05      	ldr	r3, [pc, #20]	@ (8004a04 <VL53L1_low_power_auto_setup_manual_calibration+0x50>)
 80049ee:	5cc3      	ldrb	r3, [r0, r3]
	pdev->low_power_auto_data.first_run_phasecal_result =
 80049f0:	4a05      	ldr	r2, [pc, #20]	@ (8004a08 <VL53L1_low_power_auto_setup_manual_calibration+0x54>)
 80049f2:	5483      	strb	r3, [r0, r2]
	pdev->gen_cfg.cal_config__vcsel_start =
 80049f4:	2288      	movs	r2, #136	@ 0x88
 80049f6:	32ff      	adds	r2, #255	@ 0xff
 80049f8:	5483      	strb	r3, [r0, r2]
		pdev->low_power_auto_data.first_run_phasecal_result;

	LOG_FUNCTION_END(status);

	return status;
}
 80049fa:	2000      	movs	r0, #0
 80049fc:	bd30      	pop	{r4, r5, pc}
 80049fe:	46c0      	nop			@ (mov r8, r8)
 8004a00:	000002e9 	.word	0x000002e9
 8004a04:	000002ae 	.word	0x000002ae
 8004a08:	000002ea 	.word	0x000002ea

08004a0c <VL53L1_low_power_auto_update_DSS>:

VL53L1_Error VL53L1_low_power_auto_update_DSS(
	VL53L1_DEV        Dev)
{
 8004a0c:	b570      	push	{r4, r5, r6, lr}
 8004a0e:	0004      	movs	r4, r0
	LOG_FUNCTION_START("");

	/* Calc total rate per spad */

	/* 9.7 format */
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 8004a10:	23ef      	movs	r3, #239	@ 0xef
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	5ac0      	ldrh	r0, [r0, r3]
		pdev->sys_results.result__ambient_count_rate_mcps_sd0;
 8004a16:	3b08      	subs	r3, #8
 8004a18:	5ae3      	ldrh	r3, [r4, r3]
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 8004a1a:	18c0      	adds	r0, r0, r3

	/* clip to 16 bits */
	if (utemp32a > 0xFFFF)
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	025b      	lsls	r3, r3, #9
 8004a20:	4298      	cmp	r0, r3
 8004a22:	d300      	bcc.n	8004a26 <VL53L1_low_power_auto_update_DSS+0x1a>
		utemp32a = 0xFFFF;
 8004a24:	481a      	ldr	r0, [pc, #104]	@ (8004a90 <VL53L1_low_power_auto_update_DSS+0x84>)

	/* shift up to take advantage of 32 bits */
	/* 9.23 format */
	utemp32a = utemp32a << 16;
 8004a26:	0405      	lsls	r5, r0, #16

	/* check SPAD count */
	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 8004a28:	23e9      	movs	r3, #233	@ 0xe9
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	5ae6      	ldrh	r6, [r4, r3]
 8004a2e:	2e00      	cmp	r6, #0
 8004a30:	d01f      	beq.n	8004a72 <VL53L1_low_power_auto_update_DSS+0x66>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
	else {
		/* format 17.15 */
		utemp32a = utemp32a /
 8004a32:	0031      	movs	r1, r6
 8004a34:	0028      	movs	r0, r5
 8004a36:	f7fb fb67 	bl	8000108 <__udivsi3>
 8004a3a:	0001      	movs	r1, r0
			pdev->sys_results.result__dss_actual_effective_spads_sd0;
		/* save intermediate result */
		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 8004a3c:	23bb      	movs	r3, #187	@ 0xbb
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	50e0      	str	r0, [r4, r3]
			utemp32a;

		/* get the target rate and shift up by 16
		 * format 9.23 */
		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 8004a42:	3b89      	subs	r3, #137	@ 0x89
 8004a44:	3bff      	subs	r3, #255	@ 0xff
 8004a46:	5ae0      	ldrh	r0, [r4, r3]
 8004a48:	0400      	lsls	r0, r0, #16
			16;

		/* check for divide by zero */
		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps == 0)
 8004a4a:	42ae      	cmp	r6, r5
 8004a4c:	d811      	bhi.n	8004a72 <VL53L1_low_power_auto_update_DSS+0x66>
			status = VL53L1_ERROR_DIVISION_BY_ZERO;
		else {
			/* divide by rate per spad
			 * format 24.8 */
			utemp32a = utemp32a /
 8004a4e:	f7fb fb5b 	bl	8000108 <__udivsi3>
				pdev->low_power_auto_data.dss__total_rate_per_spad_mcps;

			/* clip to 16 bit */
			if (utemp32a > 0xFFFF)
 8004a52:	2380      	movs	r3, #128	@ 0x80
 8004a54:	025b      	lsls	r3, r3, #9
 8004a56:	4298      	cmp	r0, r3
 8004a58:	d300      	bcc.n	8004a5c <VL53L1_low_power_auto_update_DSS+0x50>
				utemp32a = 0xFFFF;
 8004a5a:	480d      	ldr	r0, [pc, #52]	@ (8004a90 <VL53L1_low_power_auto_update_DSS+0x84>)

			/* save result in low power auto data */
			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 8004a5c:	b280      	uxth	r0, r0
			pdev->low_power_auto_data.dss__required_spads =
 8004a5e:	23bc      	movs	r3, #188	@ 0xbc
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	52e0      	strh	r0, [r4, r3]

			/* override DSS config */
			pdev->gen_cfg.dss_config__manual_effective_spads_select =
 8004a64:	3b5d      	subs	r3, #93	@ 0x5d
 8004a66:	3bff      	subs	r3, #255	@ 0xff
 8004a68:	52e0      	strh	r0, [r4, r3]
				pdev->low_power_auto_data.dss__required_spads;
			pdev->gen_cfg.dss_config__roi_mode_control =
 8004a6a:	3b06      	subs	r3, #6
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	54e2      	strb	r2, [r4, r3]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;
		}

	}

	if (status == VL53L1_ERROR_DIVISION_BY_ZERO) {
 8004a70:	e00b      	b.n	8004a8a <VL53L1_low_power_auto_update_DSS+0x7e>
		/* We want to gracefully set a spad target, not just exit with
		* an error */

		/* set target to mid point */
		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 8004a72:	4b08      	ldr	r3, [pc, #32]	@ (8004a94 <VL53L1_low_power_auto_update_DSS+0x88>)
 8004a74:	22bc      	movs	r2, #188	@ 0xbc
 8004a76:	0092      	lsls	r2, r2, #2
 8004a78:	52a3      	strh	r3, [r4, r2]

		/* override DSS config */
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 8004a7a:	3a5d      	subs	r2, #93	@ 0x5d
 8004a7c:	3aff      	subs	r2, #255	@ 0xff
 8004a7e:	52a3      	strh	r3, [r4, r2]
		pdev->low_power_auto_data.dss__required_spads;
		pdev->gen_cfg.dss_config__roi_mode_control =
 8004a80:	23c7      	movs	r3, #199	@ 0xc7
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	3a93      	subs	r2, #147	@ 0x93
 8004a86:	3aff      	subs	r2, #255	@ 0xff
 8004a88:	54e2      	strb	r2, [r4, r3]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004a8a:	2000      	movs	r0, #0
 8004a8c:	bd70      	pop	{r4, r5, r6, pc}
 8004a8e:	46c0      	nop			@ (mov r8, r8)
 8004a90:	0000ffff 	.word	0x0000ffff
 8004a94:	ffff8000 	.word	0xffff8000

08004a98 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 8004a98:	b510      	push	{r4, lr}
 8004a9a:	0001      	movs	r1, r0

	uint32_t  pll_period_us        = 0;

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 8004a9c:	2080      	movs	r0, #128	@ 0x80
 8004a9e:	05c0      	lsls	r0, r0, #23
 8004aa0:	f7fb fbbc 	bl	800021c <__divsi3>
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
}
 8004aa4:	bd10      	pop	{r4, pc}

08004aa6 <VL53L1_decode_vcsel_period>:
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	b2c0      	uxtb	r0, r0
 8004aaa:	0040      	lsls	r0, r0, #1
 8004aac:	b2c0      	uxtb	r0, r0

	return vcsel_period_pclks;
}
 8004aae:	4770      	bx	lr

08004ab0 <VL53L1_decode_row_col>:
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 8004ab0:	b243      	sxtb	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	db07      	blt.n	8004ac6 <VL53L1_decode_row_col+0x16>
		*prow = 8 + ((255-spad_number) & 0x07);
		*pcol = (spad_number-128) >> 3;
	} else {
		*prow = spad_number & 0x07;
 8004ab6:	2307      	movs	r3, #7
 8004ab8:	4003      	ands	r3, r0
 8004aba:	700b      	strb	r3, [r1, #0]
		*pcol = (127-spad_number) >> 3;
 8004abc:	237f      	movs	r3, #127	@ 0x7f
 8004abe:	1a1b      	subs	r3, r3, r0
 8004ac0:	10db      	asrs	r3, r3, #3
 8004ac2:	7013      	strb	r3, [r2, #0]
	}
}
 8004ac4:	4770      	bx	lr
		*prow = 8 + ((255-spad_number) & 0x07);
 8004ac6:	2307      	movs	r3, #7
 8004ac8:	4383      	bics	r3, r0
 8004aca:	3308      	adds	r3, #8
 8004acc:	700b      	strb	r3, [r1, #0]
		*pcol = (spad_number-128) >> 3;
 8004ace:	3880      	subs	r0, #128	@ 0x80
 8004ad0:	10c0      	asrs	r0, r0, #3
 8004ad2:	7010      	strb	r0, [r2, #0]
 8004ad4:	e7f6      	b.n	8004ac4 <VL53L1_decode_row_col+0x14>

08004ad6 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004ad6:	b570      	push	{r4, r5, r6, lr}
 8004ad8:	0005      	movs	r5, r0
 8004ada:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004adc:	290a      	cmp	r1, #10
 8004ade:	d922      	bls.n	8004b26 <VL53L1_i2c_encode_static_nvm_managed+0x50>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 8004ae0:	7802      	ldrb	r2, [r0, #0]
 8004ae2:	237f      	movs	r3, #127	@ 0x7f
 8004ae4:	401a      	ands	r2, r3
	*(pbuffer +   0) =
 8004ae6:	7022      	strb	r2, [r4, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 8004ae8:	7841      	ldrb	r1, [r0, #1]
 8004aea:	220f      	movs	r2, #15
 8004aec:	400a      	ands	r2, r1
	*(pbuffer +   1) =
 8004aee:	7062      	strb	r2, [r4, #1]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 8004af0:	7882      	ldrb	r2, [r0, #2]
 8004af2:	401a      	ands	r2, r3
	*(pbuffer +   2) =
 8004af4:	70a2      	strb	r2, [r4, #2]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 8004af6:	78c1      	ldrb	r1, [r0, #3]
 8004af8:	2203      	movs	r2, #3
 8004afa:	400a      	ands	r2, r1
	*(pbuffer +   3) =
 8004afc:	70e2      	strb	r2, [r4, #3]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 8004afe:	7902      	ldrb	r2, [r0, #4]
 8004b00:	4013      	ands	r3, r2
	*(pbuffer +   4) =
 8004b02:	7123      	strb	r3, [r4, #4]
	VL53L1_i2c_encode_uint16_t(
 8004b04:	1d62      	adds	r2, r4, #5
 8004b06:	88c0      	ldrh	r0, [r0, #6]
 8004b08:	2102      	movs	r1, #2
 8004b0a:	f7ff fdbb 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
		pdata->vhv_config__timeout_macrop_loop_bound;
 8004b0e:	7a2b      	ldrb	r3, [r5, #8]
	*(pbuffer +   7) =
 8004b10:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->vhv_config__count_thresh;
 8004b12:	7a6b      	ldrb	r3, [r5, #9]
	*(pbuffer +   8) =
 8004b14:	7223      	strb	r3, [r4, #8]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 8004b16:	7aaa      	ldrb	r2, [r5, #10]
 8004b18:	233f      	movs	r3, #63	@ 0x3f
 8004b1a:	4013      	ands	r3, r2
	*(pbuffer +   9) =
 8004b1c:	7263      	strb	r3, [r4, #9]
	*(pbuffer +  10) =
		pdata->vhv_config__init;
 8004b1e:	7aeb      	ldrb	r3, [r5, #11]
	*(pbuffer +  10) =
 8004b20:	72a3      	strb	r3, [r4, #10]
	LOG_FUNCTION_END(status);


	return status;
 8004b22:	2000      	movs	r0, #0
}
 8004b24:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004b26:	200a      	movs	r0, #10
 8004b28:	4240      	negs	r0, r0
 8004b2a:	e7fb      	b.n	8004b24 <VL53L1_i2c_encode_static_nvm_managed+0x4e>

08004b2c <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8004b2c:	b570      	push	{r4, r5, r6, lr}
 8004b2e:	000d      	movs	r5, r1
 8004b30:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004b32:	280a      	cmp	r0, #10
 8004b34:	d922      	bls.n	8004b7c <VL53L1_i2c_decode_static_nvm_managed+0x50>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 8004b36:	780a      	ldrb	r2, [r1, #0]
 8004b38:	237f      	movs	r3, #127	@ 0x7f
 8004b3a:	401a      	ands	r2, r3
	pdata->i2c_slave__device_address =
 8004b3c:	7022      	strb	r2, [r4, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 8004b3e:	7849      	ldrb	r1, [r1, #1]
 8004b40:	220f      	movs	r2, #15
 8004b42:	400a      	ands	r2, r1
	pdata->ana_config__vhv_ref_sel_vddpix =
 8004b44:	7062      	strb	r2, [r4, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 8004b46:	78aa      	ldrb	r2, [r5, #2]
 8004b48:	401a      	ands	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 8004b4a:	70a2      	strb	r2, [r4, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 8004b4c:	78e9      	ldrb	r1, [r5, #3]
 8004b4e:	2203      	movs	r2, #3
 8004b50:	400a      	ands	r2, r1
	pdata->ana_config__reg_avdd1v2_sel =
 8004b52:	70e2      	strb	r2, [r4, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 8004b54:	792a      	ldrb	r2, [r5, #4]
 8004b56:	4013      	ands	r3, r2
	pdata->ana_config__fast_osc__trim =
 8004b58:	7123      	strb	r3, [r4, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 8004b5a:	1d69      	adds	r1, r5, #5
 8004b5c:	2002      	movs	r0, #2
 8004b5e:	f7ff fd9d 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->osc_measured__fast_osc__frequency =
 8004b62:	80e0      	strh	r0, [r4, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8004b64:	79eb      	ldrb	r3, [r5, #7]
 8004b66:	7223      	strb	r3, [r4, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 8004b68:	7a2b      	ldrb	r3, [r5, #8]
 8004b6a:	7263      	strb	r3, [r4, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 8004b6c:	7a6a      	ldrb	r2, [r5, #9]
 8004b6e:	233f      	movs	r3, #63	@ 0x3f
 8004b70:	4013      	ands	r3, r2
	pdata->vhv_config__offset =
 8004b72:	72a3      	strb	r3, [r4, #10]
	pdata->vhv_config__init =
 8004b74:	7aab      	ldrb	r3, [r5, #10]
 8004b76:	72e3      	strb	r3, [r4, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 8004b78:	2000      	movs	r0, #0
}
 8004b7a:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004b7c:	200a      	movs	r0, #10
 8004b7e:	4240      	negs	r0, r0
 8004b80:	e7fb      	b.n	8004b7a <VL53L1_i2c_decode_static_nvm_managed+0x4e>

08004b82 <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 8004b82:	b510      	push	{r4, lr}
 8004b84:	b084      	sub	sp, #16
 8004b86:	000c      	movs	r4, r1
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8004b88:	230b      	movs	r3, #11
 8004b8a:	aa01      	add	r2, sp, #4
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	f000 fe2d 	bl	80057ec <VL53L1_ReadMulti>
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8004b92:	2800      	cmp	r0, #0
 8004b94:	d001      	beq.n	8004b9a <VL53L1_get_static_nvm_managed+0x18>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8004b96:	b004      	add	sp, #16
 8004b98:	bd10      	pop	{r4, pc}
		status = VL53L1_i2c_decode_static_nvm_managed(
 8004b9a:	0022      	movs	r2, r4
 8004b9c:	a901      	add	r1, sp, #4
 8004b9e:	300b      	adds	r0, #11
 8004ba0:	f7ff ffc4 	bl	8004b2c <VL53L1_i2c_decode_static_nvm_managed>
 8004ba4:	e7f7      	b.n	8004b96 <VL53L1_get_static_nvm_managed+0x14>

08004ba6 <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004ba6:	b570      	push	{r4, r5, r6, lr}
 8004ba8:	0005      	movs	r5, r0
 8004baa:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004bac:	2916      	cmp	r1, #22
 8004bae:	d94a      	bls.n	8004c46 <VL53L1_i2c_encode_customer_nvm_managed+0xa0>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 8004bb0:	7803      	ldrb	r3, [r0, #0]
	*(pbuffer +   0) =
 8004bb2:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->global_config__spad_enables_ref_1;
 8004bb4:	7843      	ldrb	r3, [r0, #1]
	*(pbuffer +   1) =
 8004bb6:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->global_config__spad_enables_ref_2;
 8004bb8:	7883      	ldrb	r3, [r0, #2]
	*(pbuffer +   2) =
 8004bba:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->global_config__spad_enables_ref_3;
 8004bbc:	78c3      	ldrb	r3, [r0, #3]
	*(pbuffer +   3) =
 8004bbe:	70d3      	strb	r3, [r2, #3]
	*(pbuffer +   4) =
		pdata->global_config__spad_enables_ref_4;
 8004bc0:	7903      	ldrb	r3, [r0, #4]
	*(pbuffer +   4) =
 8004bc2:	7113      	strb	r3, [r2, #4]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 8004bc4:	7942      	ldrb	r2, [r0, #5]
 8004bc6:	230f      	movs	r3, #15
 8004bc8:	4013      	ands	r3, r2
	*(pbuffer +   5) =
 8004bca:	7163      	strb	r3, [r4, #5]
	*(pbuffer +   6) =
		pdata->global_config__ref_en_start_select;
 8004bcc:	7983      	ldrb	r3, [r0, #6]
	*(pbuffer +   6) =
 8004bce:	71a3      	strb	r3, [r4, #6]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 8004bd0:	79c2      	ldrb	r2, [r0, #7]
 8004bd2:	233f      	movs	r3, #63	@ 0x3f
 8004bd4:	4013      	ands	r3, r2
	*(pbuffer +   7) =
 8004bd6:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 8004bd8:	7a02      	ldrb	r2, [r0, #8]
 8004bda:	2303      	movs	r3, #3
 8004bdc:	4013      	ands	r3, r2
	*(pbuffer +   8) =
 8004bde:	7223      	strb	r3, [r4, #8]
	VL53L1_i2c_encode_uint16_t(
 8004be0:	0022      	movs	r2, r4
 8004be2:	3209      	adds	r2, #9
 8004be4:	8940      	ldrh	r0, [r0, #10]
 8004be6:	2102      	movs	r1, #2
 8004be8:	f7ff fd4c 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 8004bec:	0022      	movs	r2, r4
 8004bee:	320b      	adds	r2, #11
 8004bf0:	230c      	movs	r3, #12
 8004bf2:	5ee8      	ldrsh	r0, [r5, r3]
 8004bf4:	2102      	movs	r1, #2
 8004bf6:	f7ff fd5f 	bl	80046b8 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 8004bfa:	0022      	movs	r2, r4
 8004bfc:	320d      	adds	r2, #13
 8004bfe:	230e      	movs	r3, #14
 8004c00:	5ee8      	ldrsh	r0, [r5, r3]
 8004c02:	2102      	movs	r1, #2
 8004c04:	f7ff fd58 	bl	80046b8 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 8004c08:	0022      	movs	r2, r4
 8004c0a:	320f      	adds	r2, #15
 8004c0c:	8a28      	ldrh	r0, [r5, #16]
 8004c0e:	2102      	movs	r1, #2
 8004c10:	f7ff fd38 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 8004c14:	2312      	movs	r3, #18
 8004c16:	5ee8      	ldrsh	r0, [r5, r3]
	VL53L1_i2c_encode_int16_t(
 8004c18:	0022      	movs	r2, r4
 8004c1a:	3211      	adds	r2, #17
 8004c1c:	04c0      	lsls	r0, r0, #19
 8004c1e:	0cc0      	lsrs	r0, r0, #19
 8004c20:	2102      	movs	r1, #2
 8004c22:	f7ff fd49 	bl	80046b8 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 8004c26:	0022      	movs	r2, r4
 8004c28:	3213      	adds	r2, #19
 8004c2a:	2314      	movs	r3, #20
 8004c2c:	5ee8      	ldrsh	r0, [r5, r3]
 8004c2e:	2102      	movs	r1, #2
 8004c30:	f7ff fd42 	bl	80046b8 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 8004c34:	0022      	movs	r2, r4
 8004c36:	3215      	adds	r2, #21
 8004c38:	2316      	movs	r3, #22
 8004c3a:	5ee8      	ldrsh	r0, [r5, r3]
 8004c3c:	2102      	movs	r1, #2
 8004c3e:	f7ff fd3b 	bl	80046b8 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 8004c42:	2000      	movs	r0, #0
}
 8004c44:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004c46:	200a      	movs	r0, #10
 8004c48:	4240      	negs	r0, r0
 8004c4a:	e7fb      	b.n	8004c44 <VL53L1_i2c_encode_customer_nvm_managed+0x9e>

08004c4c <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8004c4c:	b570      	push	{r4, r5, r6, lr}
 8004c4e:	000c      	movs	r4, r1
 8004c50:	0015      	movs	r5, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8004c52:	2816      	cmp	r0, #22
 8004c54:	d944      	bls.n	8004ce0 <VL53L1_i2c_decode_customer_nvm_managed+0x94>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 8004c56:	780b      	ldrb	r3, [r1, #0]
	pdata->global_config__spad_enables_ref_0 =
 8004c58:	7013      	strb	r3, [r2, #0]
	pdata->global_config__spad_enables_ref_1 =
 8004c5a:	784b      	ldrb	r3, [r1, #1]
 8004c5c:	7053      	strb	r3, [r2, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 8004c5e:	788b      	ldrb	r3, [r1, #2]
 8004c60:	7093      	strb	r3, [r2, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 8004c62:	78cb      	ldrb	r3, [r1, #3]
 8004c64:	70d3      	strb	r3, [r2, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 8004c66:	790b      	ldrb	r3, [r1, #4]
 8004c68:	7113      	strb	r3, [r2, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 8004c6a:	794a      	ldrb	r2, [r1, #5]
 8004c6c:	230f      	movs	r3, #15
 8004c6e:	4013      	ands	r3, r2
	pdata->global_config__spad_enables_ref_5 =
 8004c70:	716b      	strb	r3, [r5, #5]
	pdata->global_config__ref_en_start_select =
 8004c72:	798b      	ldrb	r3, [r1, #6]
 8004c74:	71ab      	strb	r3, [r5, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 8004c76:	79ca      	ldrb	r2, [r1, #7]
 8004c78:	233f      	movs	r3, #63	@ 0x3f
 8004c7a:	4013      	ands	r3, r2
	pdata->ref_spad_man__num_requested_ref_spads =
 8004c7c:	71eb      	strb	r3, [r5, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 8004c7e:	7a0a      	ldrb	r2, [r1, #8]
 8004c80:	2303      	movs	r3, #3
 8004c82:	4013      	ands	r3, r2
	pdata->ref_spad_man__ref_location =
 8004c84:	722b      	strb	r3, [r5, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 8004c86:	3109      	adds	r1, #9
 8004c88:	2002      	movs	r0, #2
 8004c8a:	f7ff fd07 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 8004c8e:	8168      	strh	r0, [r5, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8004c90:	0021      	movs	r1, r4
 8004c92:	310b      	adds	r1, #11
 8004c94:	2002      	movs	r0, #2
 8004c96:	f7ff fd1b 	bl	80046d0 <VL53L1_i2c_decode_int16_t>
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8004c9a:	81a8      	strh	r0, [r5, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 8004c9c:	0021      	movs	r1, r4
 8004c9e:	310d      	adds	r1, #13
 8004ca0:	2002      	movs	r0, #2
 8004ca2:	f7ff fd15 	bl	80046d0 <VL53L1_i2c_decode_int16_t>
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 8004ca6:	81e8      	strh	r0, [r5, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 8004ca8:	0021      	movs	r1, r4
 8004caa:	310f      	adds	r1, #15
 8004cac:	2002      	movs	r0, #2
 8004cae:	f7ff fcf5 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->ref_spad_char__total_rate_target_mcps =
 8004cb2:	8228      	strh	r0, [r5, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 8004cb4:	0021      	movs	r1, r4
 8004cb6:	3111      	adds	r1, #17
 8004cb8:	2002      	movs	r0, #2
 8004cba:	f7ff fd09 	bl	80046d0 <VL53L1_i2c_decode_int16_t>
 8004cbe:	04c0      	lsls	r0, r0, #19
 8004cc0:	0cc0      	lsrs	r0, r0, #19
	pdata->algo__part_to_part_range_offset_mm =
 8004cc2:	8268      	strh	r0, [r5, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 8004cc4:	0021      	movs	r1, r4
 8004cc6:	3113      	adds	r1, #19
 8004cc8:	2002      	movs	r0, #2
 8004cca:	f7ff fd01 	bl	80046d0 <VL53L1_i2c_decode_int16_t>
	pdata->mm_config__inner_offset_mm =
 8004cce:	82a8      	strh	r0, [r5, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 8004cd0:	0021      	movs	r1, r4
 8004cd2:	3115      	adds	r1, #21
 8004cd4:	2002      	movs	r0, #2
 8004cd6:	f7ff fcfb 	bl	80046d0 <VL53L1_i2c_decode_int16_t>
	pdata->mm_config__outer_offset_mm =
 8004cda:	82e8      	strh	r0, [r5, #22]

	LOG_FUNCTION_END(status);

	return status;
 8004cdc:	2000      	movs	r0, #0
}
 8004cde:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004ce0:	200a      	movs	r0, #10
 8004ce2:	4240      	negs	r0, r0
 8004ce4:	e7fb      	b.n	8004cde <VL53L1_i2c_decode_customer_nvm_managed+0x92>

08004ce6 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 8004ce6:	b510      	push	{r4, lr}
 8004ce8:	b086      	sub	sp, #24
 8004cea:	000c      	movs	r4, r1
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8004cec:	2317      	movs	r3, #23
 8004cee:	466a      	mov	r2, sp
 8004cf0:	210d      	movs	r1, #13
 8004cf2:	f000 fd7b 	bl	80057ec <VL53L1_ReadMulti>
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8004cf6:	2800      	cmp	r0, #0
 8004cf8:	d001      	beq.n	8004cfe <VL53L1_get_customer_nvm_managed+0x18>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8004cfa:	b006      	add	sp, #24
 8004cfc:	bd10      	pop	{r4, pc}
		status = VL53L1_i2c_decode_customer_nvm_managed(
 8004cfe:	0022      	movs	r2, r4
 8004d00:	4669      	mov	r1, sp
 8004d02:	3017      	adds	r0, #23
 8004d04:	f7ff ffa2 	bl	8004c4c <VL53L1_i2c_decode_customer_nvm_managed>
 8004d08:	e7f7      	b.n	8004cfa <VL53L1_get_customer_nvm_managed+0x14>

08004d0a <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004d0a:	b570      	push	{r4, r5, r6, lr}
 8004d0c:	0005      	movs	r5, r0
 8004d0e:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004d10:	291f      	cmp	r1, #31
 8004d12:	d95a      	bls.n	8004dca <VL53L1_i2c_encode_static_config+0xc0>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	VL53L1_i2c_encode_uint16_t(
 8004d14:	8800      	ldrh	r0, [r0, #0]
 8004d16:	2102      	movs	r1, #2
 8004d18:	f7ff fcb4 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 8004d1c:	78aa      	ldrb	r2, [r5, #2]
 8004d1e:	2301      	movs	r3, #1
 8004d20:	401a      	ands	r2, r3
	*(pbuffer +   2) =
 8004d22:	70a2      	strb	r2, [r4, #2]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 8004d24:	78ea      	ldrb	r2, [r5, #3]
 8004d26:	260f      	movs	r6, #15
 8004d28:	4032      	ands	r2, r6
	*(pbuffer +   3) =
 8004d2a:	70e2      	strb	r2, [r4, #3]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 8004d2c:	792a      	ldrb	r2, [r5, #4]
 8004d2e:	4032      	ands	r2, r6
	*(pbuffer +   4) =
 8004d30:	7122      	strb	r2, [r4, #4]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 8004d32:	7969      	ldrb	r1, [r5, #5]
 8004d34:	221f      	movs	r2, #31
 8004d36:	4011      	ands	r1, r2
	*(pbuffer +   5) =
 8004d38:	7161      	strb	r1, [r4, #5]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 8004d3a:	79a8      	ldrb	r0, [r5, #6]
 8004d3c:	217f      	movs	r1, #127	@ 0x7f
 8004d3e:	4008      	ands	r0, r1
	*(pbuffer +   6) =
 8004d40:	71a0      	strb	r0, [r4, #6]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 8004d42:	79e8      	ldrb	r0, [r5, #7]
 8004d44:	4001      	ands	r1, r0
	*(pbuffer +   7) =
 8004d46:	71e1      	strb	r1, [r4, #7]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 8004d48:	7a29      	ldrb	r1, [r5, #8]
 8004d4a:	4019      	ands	r1, r3
	*(pbuffer +   8) =
 8004d4c:	7221      	strb	r1, [r4, #8]
	*(pbuffer +   9) =
		pdata->pad_i2c_hv__config;
 8004d4e:	7a69      	ldrb	r1, [r5, #9]
	*(pbuffer +   9) =
 8004d50:	7261      	strb	r1, [r4, #9]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8004d52:	7aa9      	ldrb	r1, [r5, #10]
 8004d54:	4019      	ands	r1, r3
	*(pbuffer +  10) =
 8004d56:	72a1      	strb	r1, [r4, #10]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 8004d58:	7ae8      	ldrb	r0, [r5, #11]
 8004d5a:	2103      	movs	r1, #3
 8004d5c:	4008      	ands	r0, r1
	*(pbuffer +  11) =
 8004d5e:	72e0      	strb	r0, [r4, #11]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8004d60:	7b28      	ldrb	r0, [r5, #12]
 8004d62:	4010      	ands	r0, r2
	*(pbuffer +  12) =
 8004d64:	7320      	strb	r0, [r4, #12]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 8004d66:	7b68      	ldrb	r0, [r5, #13]
 8004d68:	4008      	ands	r0, r1
	*(pbuffer +  13) =
 8004d6a:	7360      	strb	r0, [r4, #13]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 8004d6c:	7ba8      	ldrb	r0, [r5, #14]
 8004d6e:	4001      	ands	r1, r0
	*(pbuffer +  14) =
 8004d70:	73a1      	strb	r1, [r4, #14]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 8004d72:	7be8      	ldrb	r0, [r5, #15]
 8004d74:	2107      	movs	r1, #7
 8004d76:	4001      	ands	r1, r0
	*(pbuffer +  15) =
 8004d78:	73e1      	strb	r1, [r4, #15]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8004d7a:	7c29      	ldrb	r1, [r5, #16]
 8004d7c:	400a      	ands	r2, r1
	*(pbuffer +  16) =
 8004d7e:	7422      	strb	r2, [r4, #16]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 8004d80:	7c6a      	ldrb	r2, [r5, #17]
 8004d82:	4013      	ands	r3, r2
	*(pbuffer +  17) =
 8004d84:	7463      	strb	r3, [r4, #17]
	*(pbuffer +  18) =
		pdata->sigma_estimator__effective_pulse_width_ns;
 8004d86:	7cab      	ldrb	r3, [r5, #18]
	*(pbuffer +  18) =
 8004d88:	74a3      	strb	r3, [r4, #18]
	*(pbuffer +  19) =
		pdata->sigma_estimator__effective_ambient_width_ns;
 8004d8a:	7ceb      	ldrb	r3, [r5, #19]
	*(pbuffer +  19) =
 8004d8c:	74e3      	strb	r3, [r4, #19]
	*(pbuffer +  20) =
		pdata->sigma_estimator__sigma_ref_mm;
 8004d8e:	7d2b      	ldrb	r3, [r5, #20]
	*(pbuffer +  20) =
 8004d90:	7523      	strb	r3, [r4, #20]
	*(pbuffer +  21) =
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8004d92:	7d6b      	ldrb	r3, [r5, #21]
	*(pbuffer +  21) =
 8004d94:	7563      	strb	r3, [r4, #21]
	*(pbuffer +  22) =
		pdata->spare_host_config__static_config_spare_0;
 8004d96:	7dab      	ldrb	r3, [r5, #22]
	*(pbuffer +  22) =
 8004d98:	75a3      	strb	r3, [r4, #22]
	*(pbuffer +  23) =
		pdata->spare_host_config__static_config_spare_1;
 8004d9a:	7deb      	ldrb	r3, [r5, #23]
	*(pbuffer +  23) =
 8004d9c:	75e3      	strb	r3, [r4, #23]
	VL53L1_i2c_encode_uint16_t(
 8004d9e:	0022      	movs	r2, r4
 8004da0:	3218      	adds	r2, #24
 8004da2:	8b28      	ldrh	r0, [r5, #24]
 8004da4:	2102      	movs	r1, #2
 8004da6:	f7ff fc6d 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
		pdata->algo__range_ignore_valid_height_mm;
 8004daa:	7eab      	ldrb	r3, [r5, #26]
	*(pbuffer +  26) =
 8004dac:	76a3      	strb	r3, [r4, #26]
	*(pbuffer +  27) =
		pdata->algo__range_min_clip;
 8004dae:	7eeb      	ldrb	r3, [r5, #27]
	*(pbuffer +  27) =
 8004db0:	76e3      	strb	r3, [r4, #27]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 8004db2:	7f2b      	ldrb	r3, [r5, #28]
 8004db4:	4033      	ands	r3, r6
	*(pbuffer +  28) =
 8004db6:	7723      	strb	r3, [r4, #28]
	*(pbuffer +  29) =
		pdata->spare_host_config__static_config_spare_2;
 8004db8:	7f6b      	ldrb	r3, [r5, #29]
	*(pbuffer +  29) =
 8004dba:	7763      	strb	r3, [r4, #29]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 8004dbc:	7fab      	ldrb	r3, [r5, #30]
 8004dbe:	401e      	ands	r6, r3
	*(pbuffer +  30) =
 8004dc0:	77a6      	strb	r6, [r4, #30]
	*(pbuffer +  31) =
		pdata->sd_config__reset_stages_lsb;
 8004dc2:	7feb      	ldrb	r3, [r5, #31]
	*(pbuffer +  31) =
 8004dc4:	77e3      	strb	r3, [r4, #31]
	LOG_FUNCTION_END(status);


	return status;
 8004dc6:	2000      	movs	r0, #0
}
 8004dc8:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004dca:	200a      	movs	r0, #10
 8004dcc:	4240      	negs	r0, r0
 8004dce:	e7fb      	b.n	8004dc8 <VL53L1_i2c_encode_static_config+0xbe>

08004dd0 <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004dd0:	b570      	push	{r4, r5, r6, lr}
 8004dd2:	0005      	movs	r5, r0
 8004dd4:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004dd6:	2915      	cmp	r1, #21
 8004dd8:	d93b      	bls.n	8004e52 <VL53L1_i2c_encode_general_config+0x82>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 8004dda:	7803      	ldrb	r3, [r0, #0]
	*(pbuffer +   0) =
 8004ddc:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->global_config__stream_divider;
 8004dde:	7843      	ldrb	r3, [r0, #1]
	*(pbuffer +   1) =
 8004de0:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->system__interrupt_config_gpio;
 8004de2:	7883      	ldrb	r3, [r0, #2]
	*(pbuffer +   2) =
 8004de4:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 8004de6:	78c3      	ldrb	r3, [r0, #3]
 8004de8:	267f      	movs	r6, #127	@ 0x7f
 8004dea:	4033      	ands	r3, r6
	*(pbuffer +   3) =
 8004dec:	70d3      	strb	r3, [r2, #3]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 8004dee:	8880      	ldrh	r0, [r0, #4]
	VL53L1_i2c_encode_uint16_t(
 8004df0:	3204      	adds	r2, #4
 8004df2:	0500      	lsls	r0, r0, #20
 8004df4:	0d00      	lsrs	r0, r0, #20
 8004df6:	2102      	movs	r1, #2
 8004df8:	f7ff fc44 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 8004dfc:	79ab      	ldrb	r3, [r5, #6]
 8004dfe:	401e      	ands	r6, r3
	*(pbuffer +   6) =
 8004e00:	71a6      	strb	r6, [r4, #6]
	*(pbuffer +   7) =
		pdata->phasecal_config__timeout_macrop;
 8004e02:	79eb      	ldrb	r3, [r5, #7]
	*(pbuffer +   7) =
 8004e04:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->phasecal_config__target;
 8004e06:	7a2b      	ldrb	r3, [r5, #8]
	*(pbuffer +   8) =
 8004e08:	7223      	strb	r3, [r4, #8]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 8004e0a:	7a6a      	ldrb	r2, [r5, #9]
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	4013      	ands	r3, r2
	*(pbuffer +   9) =
 8004e10:	7263      	strb	r3, [r4, #9]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 8004e12:	7aaa      	ldrb	r2, [r5, #10]
 8004e14:	2307      	movs	r3, #7
 8004e16:	4013      	ands	r3, r2
	*(pbuffer +  11) =
 8004e18:	72e3      	strb	r3, [r4, #11]
	VL53L1_i2c_encode_uint16_t(
 8004e1a:	0022      	movs	r2, r4
 8004e1c:	320c      	adds	r2, #12
 8004e1e:	89a8      	ldrh	r0, [r5, #12]
 8004e20:	2102      	movs	r1, #2
 8004e22:	f7ff fc2f 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 8004e26:	0022      	movs	r2, r4
 8004e28:	320e      	adds	r2, #14
 8004e2a:	89e8      	ldrh	r0, [r5, #14]
 8004e2c:	2102      	movs	r1, #2
 8004e2e:	f7ff fc29 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 8004e32:	0022      	movs	r2, r4
 8004e34:	3210      	adds	r2, #16
 8004e36:	8a28      	ldrh	r0, [r5, #16]
 8004e38:	2102      	movs	r1, #2
 8004e3a:	f7ff fc23 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
		pdata->dss_config__manual_block_select;
 8004e3e:	7cab      	ldrb	r3, [r5, #18]
	*(pbuffer +  18) =
 8004e40:	74a3      	strb	r3, [r4, #18]
	*(pbuffer +  19) =
		pdata->dss_config__aperture_attenuation;
 8004e42:	7ceb      	ldrb	r3, [r5, #19]
	*(pbuffer +  19) =
 8004e44:	74e3      	strb	r3, [r4, #19]
	*(pbuffer +  20) =
		pdata->dss_config__max_spads_limit;
 8004e46:	7d2b      	ldrb	r3, [r5, #20]
	*(pbuffer +  20) =
 8004e48:	7523      	strb	r3, [r4, #20]
	*(pbuffer +  21) =
		pdata->dss_config__min_spads_limit;
 8004e4a:	7d6b      	ldrb	r3, [r5, #21]
	*(pbuffer +  21) =
 8004e4c:	7563      	strb	r3, [r4, #21]
	LOG_FUNCTION_END(status);


	return status;
 8004e4e:	2000      	movs	r0, #0
}
 8004e50:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004e52:	200a      	movs	r0, #10
 8004e54:	4240      	negs	r0, r0
 8004e56:	e7fb      	b.n	8004e50 <VL53L1_i2c_encode_general_config+0x80>

08004e58 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004e58:	b570      	push	{r4, r5, r6, lr}
 8004e5a:	0005      	movs	r5, r0
 8004e5c:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004e5e:	2916      	cmp	r1, #22
 8004e60:	d937      	bls.n	8004ed2 <VL53L1_i2c_encode_timing_config+0x7a>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8004e62:	7802      	ldrb	r2, [r0, #0]
 8004e64:	230f      	movs	r3, #15
 8004e66:	401a      	ands	r2, r3
	*(pbuffer +   0) =
 8004e68:	7022      	strb	r2, [r4, #0]
	*(pbuffer +   1) =
		pdata->mm_config__timeout_macrop_a_lo;
 8004e6a:	7842      	ldrb	r2, [r0, #1]
	*(pbuffer +   1) =
 8004e6c:	7062      	strb	r2, [r4, #1]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8004e6e:	7882      	ldrb	r2, [r0, #2]
 8004e70:	401a      	ands	r2, r3
	*(pbuffer +   2) =
 8004e72:	70a2      	strb	r2, [r4, #2]
	*(pbuffer +   3) =
		pdata->mm_config__timeout_macrop_b_lo;
 8004e74:	78c2      	ldrb	r2, [r0, #3]
	*(pbuffer +   3) =
 8004e76:	70e2      	strb	r2, [r4, #3]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8004e78:	7902      	ldrb	r2, [r0, #4]
 8004e7a:	401a      	ands	r2, r3
	*(pbuffer +   4) =
 8004e7c:	7122      	strb	r2, [r4, #4]
	*(pbuffer +   5) =
		pdata->range_config__timeout_macrop_a_lo;
 8004e7e:	7942      	ldrb	r2, [r0, #5]
	*(pbuffer +   5) =
 8004e80:	7162      	strb	r2, [r4, #5]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 8004e82:	7981      	ldrb	r1, [r0, #6]
 8004e84:	223f      	movs	r2, #63	@ 0x3f
 8004e86:	4011      	ands	r1, r2
	*(pbuffer +   6) =
 8004e88:	71a1      	strb	r1, [r4, #6]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8004e8a:	79c1      	ldrb	r1, [r0, #7]
 8004e8c:	400b      	ands	r3, r1
	*(pbuffer +   7) =
 8004e8e:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->range_config__timeout_macrop_b_lo;
 8004e90:	7a03      	ldrb	r3, [r0, #8]
	*(pbuffer +   8) =
 8004e92:	7223      	strb	r3, [r4, #8]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 8004e94:	7a43      	ldrb	r3, [r0, #9]
 8004e96:	401a      	ands	r2, r3
	*(pbuffer +   9) =
 8004e98:	7262      	strb	r2, [r4, #9]
	VL53L1_i2c_encode_uint16_t(
 8004e9a:	0022      	movs	r2, r4
 8004e9c:	320a      	adds	r2, #10
 8004e9e:	8940      	ldrh	r0, [r0, #10]
 8004ea0:	2102      	movs	r1, #2
 8004ea2:	f7ff fbef 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 8004ea6:	0022      	movs	r2, r4
 8004ea8:	320c      	adds	r2, #12
 8004eaa:	89a8      	ldrh	r0, [r5, #12]
 8004eac:	2102      	movs	r1, #2
 8004eae:	f7ff fbe9 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
		pdata->range_config__valid_phase_low;
 8004eb2:	7bab      	ldrb	r3, [r5, #14]
	*(pbuffer +  14) =
 8004eb4:	73a3      	strb	r3, [r4, #14]
	*(pbuffer +  15) =
		pdata->range_config__valid_phase_high;
 8004eb6:	7beb      	ldrb	r3, [r5, #15]
	*(pbuffer +  15) =
 8004eb8:	73e3      	strb	r3, [r4, #15]
	VL53L1_i2c_encode_uint32_t(
 8004eba:	0022      	movs	r2, r4
 8004ebc:	3212      	adds	r2, #18
 8004ebe:	6928      	ldr	r0, [r5, #16]
 8004ec0:	2104      	movs	r1, #4
 8004ec2:	f7ff fc1a 	bl	80046fa <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 8004ec6:	7d2a      	ldrb	r2, [r5, #20]
 8004ec8:	2301      	movs	r3, #1
 8004eca:	4013      	ands	r3, r2
	*(pbuffer +  22) =
 8004ecc:	75a3      	strb	r3, [r4, #22]
	LOG_FUNCTION_END(status);


	return status;
 8004ece:	2000      	movs	r0, #0
}
 8004ed0:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004ed2:	200a      	movs	r0, #10
 8004ed4:	4240      	negs	r0, r0
 8004ed6:	e7fb      	b.n	8004ed0 <VL53L1_i2c_encode_timing_config+0x78>

08004ed8 <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 8004ed8:	b570      	push	{r4, r5, r6, lr}
 8004eda:	0005      	movs	r5, r0
 8004edc:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 8004ede:	2911      	cmp	r1, #17
 8004ee0:	d935      	bls.n	8004f4e <VL53L1_i2c_encode_dynamic_config+0x76>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 8004ee2:	7803      	ldrb	r3, [r0, #0]
 8004ee4:	2603      	movs	r6, #3
 8004ee6:	4033      	ands	r3, r6
	*(pbuffer +   0) =
 8004ee8:	7013      	strb	r3, [r2, #0]
	VL53L1_i2c_encode_uint16_t(
 8004eea:	3201      	adds	r2, #1
 8004eec:	8840      	ldrh	r0, [r0, #2]
 8004eee:	2102      	movs	r1, #2
 8004ef0:	f7ff fbc8 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 8004ef4:	1ce2      	adds	r2, r4, #3
 8004ef6:	88a8      	ldrh	r0, [r5, #4]
 8004ef8:	2102      	movs	r1, #2
 8004efa:	f7ff fbc3 	bl	8004684 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 8004efe:	79aa      	ldrb	r2, [r5, #6]
 8004f00:	2301      	movs	r3, #1
 8004f02:	4013      	ands	r3, r2
	*(pbuffer +   5) =
 8004f04:	7163      	strb	r3, [r4, #5]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 8004f06:	79ea      	ldrb	r2, [r5, #7]
 8004f08:	2307      	movs	r3, #7
 8004f0a:	4013      	ands	r3, r2
	*(pbuffer +   6) =
 8004f0c:	71a3      	strb	r3, [r4, #6]
	*(pbuffer +   7) =
		pdata->sd_config__woi_sd0;
 8004f0e:	7a2b      	ldrb	r3, [r5, #8]
	*(pbuffer +   7) =
 8004f10:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->sd_config__woi_sd1;
 8004f12:	7a6b      	ldrb	r3, [r5, #9]
	*(pbuffer +   8) =
 8004f14:	7223      	strb	r3, [r4, #8]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8004f16:	7aaa      	ldrb	r2, [r5, #10]
 8004f18:	237f      	movs	r3, #127	@ 0x7f
 8004f1a:	401a      	ands	r2, r3
	*(pbuffer +   9) =
 8004f1c:	7262      	strb	r2, [r4, #9]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 8004f1e:	7aea      	ldrb	r2, [r5, #11]
 8004f20:	4013      	ands	r3, r2
	*(pbuffer +  10) =
 8004f22:	72a3      	strb	r3, [r4, #10]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8004f24:	7b2b      	ldrb	r3, [r5, #12]
 8004f26:	4033      	ands	r3, r6
	*(pbuffer +  11) =
 8004f28:	72e3      	strb	r3, [r4, #11]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 8004f2a:	7b6b      	ldrb	r3, [r5, #13]
 8004f2c:	4033      	ands	r3, r6
	*(pbuffer +  12) =
 8004f2e:	7323      	strb	r3, [r4, #12]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 8004f30:	7baa      	ldrb	r2, [r5, #14]
 8004f32:	230f      	movs	r3, #15
 8004f34:	4013      	ands	r3, r2
	*(pbuffer +  13) =
 8004f36:	7363      	strb	r3, [r4, #13]
	*(pbuffer +  14) =
		pdata->roi_config__user_roi_centre_spad;
 8004f38:	7beb      	ldrb	r3, [r5, #15]
	*(pbuffer +  14) =
 8004f3a:	73a3      	strb	r3, [r4, #14]
	*(pbuffer +  15) =
		pdata->roi_config__user_roi_requested_global_xy_size;
 8004f3c:	7c2b      	ldrb	r3, [r5, #16]
	*(pbuffer +  15) =
 8004f3e:	73e3      	strb	r3, [r4, #15]
	*(pbuffer +  16) =
		pdata->system__sequence_config;
 8004f40:	7c6b      	ldrb	r3, [r5, #17]
	*(pbuffer +  16) =
 8004f42:	7423      	strb	r3, [r4, #16]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 8004f44:	7cab      	ldrb	r3, [r5, #18]
 8004f46:	401e      	ands	r6, r3
	*(pbuffer +  17) =
 8004f48:	7466      	strb	r6, [r4, #17]
	LOG_FUNCTION_END(status);


	return status;
 8004f4a:	2000      	movs	r0, #0
}
 8004f4c:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004f4e:	200a      	movs	r0, #10
 8004f50:	4240      	negs	r0, r0
 8004f52:	e7fb      	b.n	8004f4c <VL53L1_i2c_encode_dynamic_config+0x74>

08004f54 <VL53L1_i2c_encode_system_control>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 8004f54:	2904      	cmp	r1, #4
 8004f56:	d911      	bls.n	8004f7c <VL53L1_i2c_encode_system_control+0x28>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 8004f58:	7801      	ldrb	r1, [r0, #0]
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	4019      	ands	r1, r3
	*(pbuffer +   0) =
 8004f5e:	7011      	strb	r1, [r2, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 8004f60:	7841      	ldrb	r1, [r0, #1]
 8004f62:	4019      	ands	r1, r3
	*(pbuffer +   1) =
 8004f64:	7051      	strb	r1, [r2, #1]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 8004f66:	7881      	ldrb	r1, [r0, #2]
 8004f68:	400b      	ands	r3, r1
	*(pbuffer +   2) =
 8004f6a:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 8004f6c:	78c1      	ldrb	r1, [r0, #3]
 8004f6e:	2303      	movs	r3, #3
 8004f70:	400b      	ands	r3, r1
	*(pbuffer +   3) =
 8004f72:	70d3      	strb	r3, [r2, #3]
	*(pbuffer +   4) =
		pdata->system__mode_start;
 8004f74:	7903      	ldrb	r3, [r0, #4]
	*(pbuffer +   4) =
 8004f76:	7113      	strb	r3, [r2, #4]
	LOG_FUNCTION_END(status);


	return status;
 8004f78:	2000      	movs	r0, #0
}
 8004f7a:	4770      	bx	lr
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8004f7c:	200a      	movs	r0, #10
 8004f7e:	4240      	negs	r0, r0
 8004f80:	e7fb      	b.n	8004f7a <VL53L1_i2c_encode_system_control+0x26>

08004f82 <VL53L1_set_system_control>:


VL53L1_Error VL53L1_set_system_control(
	VL53L1_DEV                 Dev,
	VL53L1_system_control_t   *pdata)
{
 8004f82:	b510      	push	{r4, lr}
 8004f84:	b082      	sub	sp, #8
 8004f86:	0004      	movs	r4, r0
 8004f88:	0008      	movs	r0, r1
	uint8_t comms_buffer[VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_i2c_encode_system_control(
 8004f8a:	466a      	mov	r2, sp
 8004f8c:	2105      	movs	r1, #5
 8004f8e:	f7ff ffe1 	bl	8004f54 <VL53L1_i2c_encode_system_control>
			pdata,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
			comms_buffer);

	if (status == VL53L1_ERROR_NONE)
 8004f92:	2800      	cmp	r0, #0
 8004f94:	d001      	beq.n	8004f9a <VL53L1_set_system_control+0x18>
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES);

	LOG_FUNCTION_END(status);

	return status;
}
 8004f96:	b002      	add	sp, #8
 8004f98:	bd10      	pop	{r4, pc}
		status = VL53L1_WriteMulti(
 8004f9a:	2305      	movs	r3, #5
 8004f9c:	466a      	mov	r2, sp
 8004f9e:	2183      	movs	r1, #131	@ 0x83
 8004fa0:	0020      	movs	r0, r4
 8004fa2:	f000 fc12 	bl	80057ca <VL53L1_WriteMulti>
 8004fa6:	e7f6      	b.n	8004f96 <VL53L1_set_system_control+0x14>

08004fa8 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	000d      	movs	r5, r1
 8004fac:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 8004fae:	282b      	cmp	r0, #43	@ 0x2b
 8004fb0:	d800      	bhi.n	8004fb4 <VL53L1_i2c_decode_system_results+0xc>
 8004fb2:	e083      	b.n	80050bc <VL53L1_i2c_decode_system_results+0x114>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 8004fb4:	780a      	ldrb	r2, [r1, #0]
 8004fb6:	233f      	movs	r3, #63	@ 0x3f
 8004fb8:	4013      	ands	r3, r2
	pdata->result__interrupt_status =
 8004fba:	7023      	strb	r3, [r4, #0]
	pdata->result__range_status =
 8004fbc:	784b      	ldrb	r3, [r1, #1]
 8004fbe:	7063      	strb	r3, [r4, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 8004fc0:	788a      	ldrb	r2, [r1, #2]
 8004fc2:	230f      	movs	r3, #15
 8004fc4:	4013      	ands	r3, r2
	pdata->result__report_status =
 8004fc6:	70a3      	strb	r3, [r4, #2]
	pdata->result__stream_count =
 8004fc8:	78cb      	ldrb	r3, [r1, #3]
 8004fca:	70e3      	strb	r3, [r4, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 8004fcc:	3104      	adds	r1, #4
 8004fce:	2002      	movs	r0, #2
 8004fd0:	f7ff fb64 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__dss_actual_effective_spads_sd0 =
 8004fd4:	80a0      	strh	r0, [r4, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 8004fd6:	1da9      	adds	r1, r5, #6
 8004fd8:	2002      	movs	r0, #2
 8004fda:	f7ff fb5f 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 8004fde:	80e0      	strh	r0, [r4, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 8004fe0:	0029      	movs	r1, r5
 8004fe2:	3108      	adds	r1, #8
 8004fe4:	2002      	movs	r0, #2
 8004fe6:	f7ff fb59 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__ambient_count_rate_mcps_sd0 =
 8004fea:	8120      	strh	r0, [r4, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 8004fec:	0029      	movs	r1, r5
 8004fee:	310a      	adds	r1, #10
 8004ff0:	2002      	movs	r0, #2
 8004ff2:	f7ff fb53 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__sigma_sd0 =
 8004ff6:	8160      	strh	r0, [r4, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 8004ff8:	0029      	movs	r1, r5
 8004ffa:	310c      	adds	r1, #12
 8004ffc:	2002      	movs	r0, #2
 8004ffe:	f7ff fb4d 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__phase_sd0 =
 8005002:	81a0      	strh	r0, [r4, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 8005004:	0029      	movs	r1, r5
 8005006:	310e      	adds	r1, #14
 8005008:	2002      	movs	r0, #2
 800500a:	f7ff fb47 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800500e:	81e0      	strh	r0, [r4, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 8005010:	0029      	movs	r1, r5
 8005012:	3110      	adds	r1, #16
 8005014:	2002      	movs	r0, #2
 8005016:	f7ff fb41 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800501a:	8220      	strh	r0, [r4, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800501c:	0029      	movs	r1, r5
 800501e:	3112      	adds	r1, #18
 8005020:	2002      	movs	r0, #2
 8005022:	f7ff fb3b 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 8005026:	8260      	strh	r0, [r4, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 8005028:	0029      	movs	r1, r5
 800502a:	3114      	adds	r1, #20
 800502c:	2002      	movs	r0, #2
 800502e:	f7ff fb35 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 8005032:	82a0      	strh	r0, [r4, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8005034:	0029      	movs	r1, r5
 8005036:	3116      	adds	r1, #22
 8005038:	2002      	movs	r0, #2
 800503a:	f7ff fb2f 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800503e:	82e0      	strh	r0, [r4, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8005040:	0029      	movs	r1, r5
 8005042:	3118      	adds	r1, #24
 8005044:	2002      	movs	r0, #2
 8005046:	f7ff fb29 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__dss_actual_effective_spads_sd1 =
 800504a:	8320      	strh	r0, [r4, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800504c:	0029      	movs	r1, r5
 800504e:	311a      	adds	r1, #26
 8005050:	2002      	movs	r0, #2
 8005052:	f7ff fb23 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 8005056:	8360      	strh	r0, [r4, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 8005058:	0029      	movs	r1, r5
 800505a:	311c      	adds	r1, #28
 800505c:	2002      	movs	r0, #2
 800505e:	f7ff fb1d 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__ambient_count_rate_mcps_sd1 =
 8005062:	83a0      	strh	r0, [r4, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 8005064:	0029      	movs	r1, r5
 8005066:	311e      	adds	r1, #30
 8005068:	2002      	movs	r0, #2
 800506a:	f7ff fb17 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__sigma_sd1 =
 800506e:	83e0      	strh	r0, [r4, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 8005070:	0029      	movs	r1, r5
 8005072:	3120      	adds	r1, #32
 8005074:	2002      	movs	r0, #2
 8005076:	f7ff fb11 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__phase_sd1 =
 800507a:	8420      	strh	r0, [r4, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800507c:	0029      	movs	r1, r5
 800507e:	3122      	adds	r1, #34	@ 0x22
 8005080:	2002      	movs	r0, #2
 8005082:	f7ff fb0b 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 8005086:	8460      	strh	r0, [r4, #34]	@ 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 8005088:	0029      	movs	r1, r5
 800508a:	3124      	adds	r1, #36	@ 0x24
 800508c:	2002      	movs	r0, #2
 800508e:	f7ff fb05 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_0_sd1 =
 8005092:	84a0      	strh	r0, [r4, #36]	@ 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 8005094:	0029      	movs	r1, r5
 8005096:	3126      	adds	r1, #38	@ 0x26
 8005098:	2002      	movs	r0, #2
 800509a:	f7ff faff 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_1_sd1 =
 800509e:	84e0      	strh	r0, [r4, #38]	@ 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 80050a0:	0029      	movs	r1, r5
 80050a2:	3128      	adds	r1, #40	@ 0x28
 80050a4:	2002      	movs	r0, #2
 80050a6:	f7ff faf9 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_2_sd1 =
 80050aa:	8520      	strh	r0, [r4, #40]	@ 0x28
	pdata->result__spare_3_sd1 =
 80050ac:	232a      	movs	r3, #42	@ 0x2a
 80050ae:	5cea      	ldrb	r2, [r5, r3]
 80050b0:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 80050b2:	3301      	adds	r3, #1
 80050b4:	5cea      	ldrb	r2, [r5, r3]
 80050b6:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 80050b8:	2000      	movs	r0, #0
}
 80050ba:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80050bc:	200a      	movs	r0, #10
 80050be:	4240      	negs	r0, r0
 80050c0:	e7fb      	b.n	80050ba <VL53L1_i2c_decode_system_results+0x112>

080050c2 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 80050c2:	b570      	push	{r4, r5, r6, lr}
 80050c4:	000d      	movs	r5, r1
 80050c6:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 80050c8:	2820      	cmp	r0, #32
 80050ca:	d931      	bls.n	8005130 <VL53L1_i2c_decode_core_results+0x6e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 80050cc:	2004      	movs	r0, #4
 80050ce:	f7ff fb20 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ambient_window_events_sd0 =
 80050d2:	6020      	str	r0, [r4, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 80050d4:	1d29      	adds	r1, r5, #4
 80050d6:	2004      	movs	r0, #4
 80050d8:	f7ff fb1b 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ranging_total_events_sd0 =
 80050dc:	6060      	str	r0, [r4, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 80050de:	0029      	movs	r1, r5
 80050e0:	3108      	adds	r1, #8
 80050e2:	2004      	movs	r0, #4
 80050e4:	f7ff fb22 	bl	800472c <VL53L1_i2c_decode_int32_t>
	pdata->result_core__signal_total_events_sd0 =
 80050e8:	60a0      	str	r0, [r4, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 80050ea:	0029      	movs	r1, r5
 80050ec:	310c      	adds	r1, #12
 80050ee:	2004      	movs	r0, #4
 80050f0:	f7ff fb0f 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__total_periods_elapsed_sd0 =
 80050f4:	60e0      	str	r0, [r4, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 80050f6:	0029      	movs	r1, r5
 80050f8:	3110      	adds	r1, #16
 80050fa:	2004      	movs	r0, #4
 80050fc:	f7ff fb09 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ambient_window_events_sd1 =
 8005100:	6120      	str	r0, [r4, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 8005102:	0029      	movs	r1, r5
 8005104:	3114      	adds	r1, #20
 8005106:	2004      	movs	r0, #4
 8005108:	f7ff fb03 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ranging_total_events_sd1 =
 800510c:	6160      	str	r0, [r4, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800510e:	0029      	movs	r1, r5
 8005110:	3118      	adds	r1, #24
 8005112:	2004      	movs	r0, #4
 8005114:	f7ff fb0a 	bl	800472c <VL53L1_i2c_decode_int32_t>
	pdata->result_core__signal_total_events_sd1 =
 8005118:	61a0      	str	r0, [r4, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800511a:	0029      	movs	r1, r5
 800511c:	311c      	adds	r1, #28
 800511e:	2004      	movs	r0, #4
 8005120:	f7ff faf7 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__total_periods_elapsed_sd1 =
 8005124:	61e0      	str	r0, [r4, #28]
	pdata->result_core__spare_0 =
 8005126:	2320      	movs	r3, #32
 8005128:	5cea      	ldrb	r2, [r5, r3]
 800512a:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800512c:	2000      	movs	r0, #0
}
 800512e:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8005130:	200a      	movs	r0, #10
 8005132:	4240      	negs	r0, r0
 8005134:	e7fb      	b.n	800512e <VL53L1_i2c_decode_core_results+0x6c>

08005136 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 8005136:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005138:	46de      	mov	lr, fp
 800513a:	4657      	mov	r7, sl
 800513c:	464e      	mov	r6, r9
 800513e:	4645      	mov	r5, r8
 8005140:	b5e0      	push	{r5, r6, r7, lr}
 8005142:	000d      	movs	r5, r1
 8005144:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 8005146:	2837      	cmp	r0, #55	@ 0x37
 8005148:	d800      	bhi.n	800514c <VL53L1_i2c_decode_debug_results+0x16>
 800514a:	e0be      	b.n	80052ca <VL53L1_i2c_decode_debug_results+0x194>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800514c:	2002      	movs	r0, #2
 800514e:	f7ff faa5 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->phasecal_result__reference_phase =
 8005152:	8020      	strh	r0, [r4, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 8005154:	78ab      	ldrb	r3, [r5, #2]
 8005156:	227f      	movs	r2, #127	@ 0x7f
 8005158:	4691      	mov	r9, r2
 800515a:	4013      	ands	r3, r2
	pdata->phasecal_result__vcsel_start =
 800515c:	70a3      	strb	r3, [r4, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800515e:	78eb      	ldrb	r3, [r5, #3]
 8005160:	3a40      	subs	r2, #64	@ 0x40
 8005162:	4690      	mov	r8, r2
 8005164:	4013      	ands	r3, r2
	pdata->ref_spad_char_result__num_actual_ref_spads =
 8005166:	70e3      	strb	r3, [r4, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 8005168:	792b      	ldrb	r3, [r5, #4]
 800516a:	2703      	movs	r7, #3
 800516c:	403b      	ands	r3, r7
	pdata->ref_spad_char_result__ref_location =
 800516e:	7123      	strb	r3, [r4, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 8005170:	796b      	ldrb	r3, [r5, #5]
 8005172:	2601      	movs	r6, #1
 8005174:	4033      	ands	r3, r6
	pdata->vhv_result__coldboot_status =
 8005176:	7163      	strb	r3, [r4, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 8005178:	79ab      	ldrb	r3, [r5, #6]
 800517a:	4013      	ands	r3, r2
	pdata->vhv_result__search_result =
 800517c:	71a3      	strb	r3, [r4, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800517e:	79eb      	ldrb	r3, [r5, #7]
 8005180:	4013      	ands	r3, r2
	pdata->vhv_result__latest_setting =
 8005182:	71e3      	strb	r3, [r4, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 8005184:	0029      	movs	r1, r5
 8005186:	3108      	adds	r1, #8
 8005188:	2002      	movs	r0, #2
 800518a:	f7ff fa87 	bl	800469c <VL53L1_i2c_decode_uint16_t>
 800518e:	0580      	lsls	r0, r0, #22
 8005190:	0d80      	lsrs	r0, r0, #22
	pdata->result__osc_calibrate_val =
 8005192:	8120      	strh	r0, [r4, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 8005194:	7aab      	ldrb	r3, [r5, #10]
 8005196:	403b      	ands	r3, r7
	pdata->ana_config__powerdown_go1 =
 8005198:	72a3      	strb	r3, [r4, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800519a:	7aeb      	ldrb	r3, [r5, #11]
 800519c:	403b      	ands	r3, r7
	pdata->ana_config__ref_bg_ctrl =
 800519e:	72e3      	strb	r3, [r4, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 80051a0:	7b2b      	ldrb	r3, [r5, #12]
 80051a2:	220f      	movs	r2, #15
 80051a4:	4692      	mov	sl, r2
 80051a6:	4013      	ands	r3, r2
	pdata->ana_config__regdvdd1v2_ctrl =
 80051a8:	7323      	strb	r3, [r4, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 80051aa:	7b6b      	ldrb	r3, [r5, #13]
 80051ac:	3a08      	subs	r2, #8
 80051ae:	4693      	mov	fp, r2
 80051b0:	4013      	ands	r3, r2
	pdata->ana_config__osc_slow_ctrl =
 80051b2:	7363      	strb	r3, [r4, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 80051b4:	7bab      	ldrb	r3, [r5, #14]
 80051b6:	4033      	ands	r3, r6
	pdata->test_mode__status =
 80051b8:	73a3      	strb	r3, [r4, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 80051ba:	7beb      	ldrb	r3, [r5, #15]
 80051bc:	403b      	ands	r3, r7
	pdata->firmware__system_status =
 80051be:	73e3      	strb	r3, [r4, #15]
	pdata->firmware__mode_status =
 80051c0:	7c2b      	ldrb	r3, [r5, #16]
 80051c2:	7423      	strb	r3, [r4, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 80051c4:	7c6b      	ldrb	r3, [r5, #17]
 80051c6:	7463      	strb	r3, [r4, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 80051c8:	0029      	movs	r1, r5
 80051ca:	3112      	adds	r1, #18
 80051cc:	2002      	movs	r0, #2
 80051ce:	f7ff fa65 	bl	800469c <VL53L1_i2c_decode_uint16_t>
 80051d2:	0500      	lsls	r0, r0, #20
 80051d4:	0d00      	lsrs	r0, r0, #20
	pdata->firmware__cal_repeat_rate_counter =
 80051d6:	8260      	strh	r0, [r4, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 80051d8:	0029      	movs	r1, r5
 80051da:	3116      	adds	r1, #22
 80051dc:	2002      	movs	r0, #2
 80051de:	f7ff fa5d 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->gph__system__thresh_high =
 80051e2:	82a0      	strh	r0, [r4, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 80051e4:	0029      	movs	r1, r5
 80051e6:	3118      	adds	r1, #24
 80051e8:	2002      	movs	r0, #2
 80051ea:	f7ff fa57 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->gph__system__thresh_low =
 80051ee:	82e0      	strh	r0, [r4, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 80051f0:	7eab      	ldrb	r3, [r5, #26]
 80051f2:	4033      	ands	r3, r6
	pdata->gph__system__enable_xtalk_per_quadrant =
 80051f4:	7623      	strb	r3, [r4, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 80051f6:	7eeb      	ldrb	r3, [r5, #27]
 80051f8:	465a      	mov	r2, fp
 80051fa:	4013      	ands	r3, r2
	pdata->gph__spare_0 =
 80051fc:	7663      	strb	r3, [r4, #25]
	pdata->gph__sd_config__woi_sd0 =
 80051fe:	7f2b      	ldrb	r3, [r5, #28]
 8005200:	76a3      	strb	r3, [r4, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 8005202:	7f6b      	ldrb	r3, [r5, #29]
 8005204:	76e3      	strb	r3, [r4, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 8005206:	7fab      	ldrb	r3, [r5, #30]
 8005208:	464a      	mov	r2, r9
 800520a:	4013      	ands	r3, r2
	pdata->gph__sd_config__initial_phase_sd0 =
 800520c:	7723      	strb	r3, [r4, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800520e:	7feb      	ldrb	r3, [r5, #31]
 8005210:	4013      	ands	r3, r2
	pdata->gph__sd_config__initial_phase_sd1 =
 8005212:	7763      	strb	r3, [r4, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 8005214:	2120      	movs	r1, #32
 8005216:	5c6b      	ldrb	r3, [r5, r1]
 8005218:	403b      	ands	r3, r7
	pdata->gph__sd_config__first_order_select =
 800521a:	77a3      	strb	r3, [r4, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800521c:	3a5e      	subs	r2, #94	@ 0x5e
 800521e:	5cab      	ldrb	r3, [r5, r2]
 8005220:	4650      	mov	r0, sl
 8005222:	4003      	ands	r3, r0
	pdata->gph__sd_config__quantifier =
 8005224:	77e3      	strb	r3, [r4, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 8005226:	2322      	movs	r3, #34	@ 0x22
 8005228:	5ce8      	ldrb	r0, [r5, r3]
 800522a:	5460      	strb	r0, [r4, r1]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800522c:	2023      	movs	r0, #35	@ 0x23
 800522e:	5c29      	ldrb	r1, [r5, r0]
 8005230:	54a1      	strb	r1, [r4, r2]
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 8005232:	3203      	adds	r2, #3
 8005234:	5ca9      	ldrb	r1, [r5, r2]
 8005236:	54e1      	strb	r1, [r4, r3]
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 8005238:	2125      	movs	r1, #37	@ 0x25
 800523a:	5c6b      	ldrb	r3, [r5, r1]
 800523c:	4033      	ands	r3, r6
	pdata->gph__gph_id =
 800523e:	5423      	strb	r3, [r4, r0]
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 8005240:	2326      	movs	r3, #38	@ 0x26
 8005242:	469c      	mov	ip, r3
 8005244:	5ceb      	ldrb	r3, [r5, r3]
 8005246:	403b      	ands	r3, r7
	pdata->system__interrupt_set =
 8005248:	54a3      	strb	r3, [r4, r2]
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800524a:	3004      	adds	r0, #4
 800524c:	5c2a      	ldrb	r2, [r5, r0]
 800524e:	231f      	movs	r3, #31
 8005250:	401a      	ands	r2, r3
	pdata->interrupt_manager__enables =
 8005252:	5462      	strb	r2, [r4, r1]
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 8005254:	2228      	movs	r2, #40	@ 0x28
 8005256:	4691      	mov	r9, r2
 8005258:	5caa      	ldrb	r2, [r5, r2]
 800525a:	401a      	ands	r2, r3
	pdata->interrupt_manager__clear =
 800525c:	4661      	mov	r1, ip
 800525e:	5462      	strb	r2, [r4, r1]
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 8005260:	2229      	movs	r2, #41	@ 0x29
 8005262:	5ca9      	ldrb	r1, [r5, r2]
 8005264:	400b      	ands	r3, r1
	pdata->interrupt_manager__status =
 8005266:	5423      	strb	r3, [r4, r0]
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 8005268:	3003      	adds	r0, #3
 800526a:	5c2b      	ldrb	r3, [r5, r0]
 800526c:	4033      	ands	r3, r6
	pdata->mcu_to_host_bank__wr_access_en =
 800526e:	4649      	mov	r1, r9
 8005270:	5463      	strb	r3, [r4, r1]
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 8005272:	3103      	adds	r1, #3
 8005274:	5c6b      	ldrb	r3, [r5, r1]
 8005276:	4033      	ands	r3, r6
	pdata->power_management__go1_reset_status =
 8005278:	54a3      	strb	r3, [r4, r2]
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800527a:	232c      	movs	r3, #44	@ 0x2c
 800527c:	5ceb      	ldrb	r3, [r5, r3]
 800527e:	401f      	ands	r7, r3
	pdata->pad_startup_mode__value_ro =
 8005280:	5427      	strb	r7, [r4, r0]
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 8005282:	232d      	movs	r3, #45	@ 0x2d
 8005284:	5ceb      	ldrb	r3, [r5, r3]
 8005286:	4642      	mov	r2, r8
 8005288:	4013      	ands	r3, r2
	pdata->pad_startup_mode__value_ctrl =
 800528a:	5463      	strb	r3, [r4, r1]
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800528c:	0029      	movs	r1, r5
 800528e:	312e      	adds	r1, #46	@ 0x2e
 8005290:	3826      	subs	r0, #38	@ 0x26
 8005292:	f7ff fa3e 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
 8005296:	0380      	lsls	r0, r0, #14
 8005298:	0b80      	lsrs	r0, r0, #14
	pdata->pll_period_us =
 800529a:	62e0      	str	r0, [r4, #44]	@ 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 800529c:	0029      	movs	r1, r5
 800529e:	3132      	adds	r1, #50	@ 0x32
 80052a0:	2004      	movs	r0, #4
 80052a2:	f7ff fa36 	bl	8004712 <VL53L1_i2c_decode_uint32_t>
	pdata->interrupt_scheduler__data_out =
 80052a6:	6320      	str	r0, [r4, #48]	@ 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 80052a8:	2336      	movs	r3, #54	@ 0x36
 80052aa:	5ceb      	ldrb	r3, [r5, r3]
 80052ac:	4033      	ands	r3, r6
	pdata->nvm_bist__complete =
 80052ae:	2234      	movs	r2, #52	@ 0x34
 80052b0:	54a3      	strb	r3, [r4, r2]
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 80052b2:	2337      	movs	r3, #55	@ 0x37
 80052b4:	5ceb      	ldrb	r3, [r5, r3]
 80052b6:	401e      	ands	r6, r3
	pdata->nvm_bist__status =
 80052b8:	2335      	movs	r3, #53	@ 0x35
 80052ba:	54e6      	strb	r6, [r4, r3]

	LOG_FUNCTION_END(status);

	return status;
 80052bc:	2000      	movs	r0, #0
}
 80052be:	bcf0      	pop	{r4, r5, r6, r7}
 80052c0:	46bb      	mov	fp, r7
 80052c2:	46b2      	mov	sl, r6
 80052c4:	46a9      	mov	r9, r5
 80052c6:	46a0      	mov	r8, r4
 80052c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80052ca:	200a      	movs	r0, #10
 80052cc:	4240      	negs	r0, r0
 80052ce:	e7f6      	b.n	80052be <VL53L1_i2c_decode_debug_results+0x188>

080052d0 <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 80052d0:	b570      	push	{r4, r5, r6, lr}
 80052d2:	000d      	movs	r5, r1
 80052d4:	0014      	movs	r4, r2

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 80052d6:	2830      	cmp	r0, #48	@ 0x30
 80052d8:	d800      	bhi.n	80052dc <VL53L1_i2c_decode_nvm_copy_data+0xc>
 80052da:	e084      	b.n	80053e6 <VL53L1_i2c_decode_nvm_copy_data+0x116>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->identification__model_id =
		(*(pbuffer +   0));
 80052dc:	780b      	ldrb	r3, [r1, #0]
	pdata->identification__model_id =
 80052de:	7013      	strb	r3, [r2, #0]
	pdata->identification__module_type =
 80052e0:	784b      	ldrb	r3, [r1, #1]
 80052e2:	7053      	strb	r3, [r2, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 80052e4:	788b      	ldrb	r3, [r1, #2]
 80052e6:	7093      	strb	r3, [r2, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 80052e8:	3103      	adds	r1, #3
 80052ea:	2002      	movs	r0, #2
 80052ec:	f7ff f9d6 	bl	800469c <VL53L1_i2c_decode_uint16_t>
	pdata->identification__module_id =
 80052f0:	80a0      	strh	r0, [r4, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 80052f2:	796b      	ldrb	r3, [r5, #5]
 80052f4:	217f      	movs	r1, #127	@ 0x7f
 80052f6:	400b      	ands	r3, r1
	pdata->ana_config__fast_osc__trim_max =
 80052f8:	71a3      	strb	r3, [r4, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 80052fa:	79aa      	ldrb	r2, [r5, #6]
 80052fc:	2307      	movs	r3, #7
 80052fe:	401a      	ands	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 8005300:	71e2      	strb	r2, [r4, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 8005302:	79ea      	ldrb	r2, [r5, #7]
 8005304:	4013      	ands	r3, r2
	pdata->ana_config__vcsel_trim =
 8005306:	7223      	strb	r3, [r4, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 8005308:	7a2a      	ldrb	r2, [r5, #8]
 800530a:	233f      	movs	r3, #63	@ 0x3f
 800530c:	401a      	ands	r2, r3
	pdata->ana_config__vcsel_selion =
 800530e:	7262      	strb	r2, [r4, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 8005310:	7a6a      	ldrb	r2, [r5, #9]
 8005312:	401a      	ands	r2, r3
	pdata->ana_config__vcsel_selion_max =
 8005314:	72a2      	strb	r2, [r4, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 8005316:	7aa8      	ldrb	r0, [r5, #10]
 8005318:	2201      	movs	r2, #1
 800531a:	4010      	ands	r0, r2
	pdata->protected_laser_safety__lock_bit =
 800531c:	72e0      	strb	r0, [r4, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800531e:	7ae8      	ldrb	r0, [r5, #11]
 8005320:	4001      	ands	r1, r0
	pdata->laser_safety__key =
 8005322:	7321      	strb	r1, [r4, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 8005324:	7b29      	ldrb	r1, [r5, #12]
 8005326:	400a      	ands	r2, r1
	pdata->laser_safety__key_ro =
 8005328:	7362      	strb	r2, [r4, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800532a:	7b6a      	ldrb	r2, [r5, #13]
 800532c:	401a      	ands	r2, r3
	pdata->laser_safety__clip =
 800532e:	73a2      	strb	r2, [r4, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 8005330:	7baa      	ldrb	r2, [r5, #14]
 8005332:	4013      	ands	r3, r2
	pdata->laser_safety__mult =
 8005334:	73e3      	strb	r3, [r4, #15]
	pdata->global_config__spad_enables_rtn_0 =
 8005336:	7beb      	ldrb	r3, [r5, #15]
 8005338:	7423      	strb	r3, [r4, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800533a:	7c2b      	ldrb	r3, [r5, #16]
 800533c:	7463      	strb	r3, [r4, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800533e:	7c6b      	ldrb	r3, [r5, #17]
 8005340:	74a3      	strb	r3, [r4, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 8005342:	7cab      	ldrb	r3, [r5, #18]
 8005344:	74e3      	strb	r3, [r4, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 8005346:	7ceb      	ldrb	r3, [r5, #19]
 8005348:	7523      	strb	r3, [r4, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800534a:	7d2b      	ldrb	r3, [r5, #20]
 800534c:	7563      	strb	r3, [r4, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800534e:	7d6b      	ldrb	r3, [r5, #21]
 8005350:	75a3      	strb	r3, [r4, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 8005352:	7dab      	ldrb	r3, [r5, #22]
 8005354:	75e3      	strb	r3, [r4, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 8005356:	7deb      	ldrb	r3, [r5, #23]
 8005358:	7623      	strb	r3, [r4, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800535a:	7e2b      	ldrb	r3, [r5, #24]
 800535c:	7663      	strb	r3, [r4, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800535e:	7e6b      	ldrb	r3, [r5, #25]
 8005360:	76a3      	strb	r3, [r4, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 8005362:	7eab      	ldrb	r3, [r5, #26]
 8005364:	76e3      	strb	r3, [r4, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 8005366:	7eeb      	ldrb	r3, [r5, #27]
 8005368:	7723      	strb	r3, [r4, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800536a:	7f2b      	ldrb	r3, [r5, #28]
 800536c:	7763      	strb	r3, [r4, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800536e:	7f6b      	ldrb	r3, [r5, #29]
 8005370:	77a3      	strb	r3, [r4, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 8005372:	7fab      	ldrb	r3, [r5, #30]
 8005374:	77e3      	strb	r3, [r4, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 8005376:	7fea      	ldrb	r2, [r5, #31]
 8005378:	2320      	movs	r3, #32
 800537a:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800537c:	5cea      	ldrb	r2, [r5, r3]
 800537e:	3301      	adds	r3, #1
 8005380:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 8005382:	5cea      	ldrb	r2, [r5, r3]
 8005384:	3301      	adds	r3, #1
 8005386:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 8005388:	5cea      	ldrb	r2, [r5, r3]
 800538a:	3301      	adds	r3, #1
 800538c:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800538e:	5cea      	ldrb	r2, [r5, r3]
 8005390:	3301      	adds	r3, #1
 8005392:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 8005394:	5cea      	ldrb	r2, [r5, r3]
 8005396:	3301      	adds	r3, #1
 8005398:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800539a:	5cea      	ldrb	r2, [r5, r3]
 800539c:	3301      	adds	r3, #1
 800539e:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 80053a0:	5cea      	ldrb	r2, [r5, r3]
 80053a2:	3301      	adds	r3, #1
 80053a4:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 80053a6:	5cea      	ldrb	r2, [r5, r3]
 80053a8:	3301      	adds	r3, #1
 80053aa:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 80053ac:	5cea      	ldrb	r2, [r5, r3]
 80053ae:	3301      	adds	r3, #1
 80053b0:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 80053b2:	5cea      	ldrb	r2, [r5, r3]
 80053b4:	3301      	adds	r3, #1
 80053b6:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 80053b8:	5cea      	ldrb	r2, [r5, r3]
 80053ba:	3301      	adds	r3, #1
 80053bc:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 80053be:	5cea      	ldrb	r2, [r5, r3]
 80053c0:	3301      	adds	r3, #1
 80053c2:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 80053c4:	5cea      	ldrb	r2, [r5, r3]
 80053c6:	3301      	adds	r3, #1
 80053c8:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 80053ca:	5cea      	ldrb	r2, [r5, r3]
 80053cc:	3301      	adds	r3, #1
 80053ce:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 80053d0:	5cea      	ldrb	r2, [r5, r3]
 80053d2:	3301      	adds	r3, #1
 80053d4:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 80053d6:	5cea      	ldrb	r2, [r5, r3]
 80053d8:	3301      	adds	r3, #1
 80053da:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 80053dc:	5cea      	ldrb	r2, [r5, r3]
 80053de:	3301      	adds	r3, #1
 80053e0:	54e2      	strb	r2, [r4, r3]
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 80053e2:	2000      	movs	r0, #0
}
 80053e4:	bd70      	pop	{r4, r5, r6, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80053e6:	200a      	movs	r0, #10
 80053e8:	4240      	negs	r0, r0
 80053ea:	e7fb      	b.n	80053e4 <VL53L1_i2c_decode_nvm_copy_data+0x114>

080053ec <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 80053ec:	b510      	push	{r4, lr}
 80053ee:	b08e      	sub	sp, #56	@ 0x38
 80053f0:	000c      	movs	r4, r1
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 80053f2:	2110      	movs	r1, #16
 80053f4:	2331      	movs	r3, #49	@ 0x31
 80053f6:	aa01      	add	r2, sp, #4
 80053f8:	31ff      	adds	r1, #255	@ 0xff
 80053fa:	f000 f9f7 	bl	80057ec <VL53L1_ReadMulti>
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80053fe:	2800      	cmp	r0, #0
 8005400:	d001      	beq.n	8005406 <VL53L1_get_nvm_copy_data+0x1a>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8005402:	b00e      	add	sp, #56	@ 0x38
 8005404:	bd10      	pop	{r4, pc}
		status = VL53L1_i2c_decode_nvm_copy_data(
 8005406:	0022      	movs	r2, r4
 8005408:	a901      	add	r1, sp, #4
 800540a:	3031      	adds	r0, #49	@ 0x31
 800540c:	f7ff ff60 	bl	80052d0 <VL53L1_i2c_decode_nvm_copy_data>
 8005410:	e7f7      	b.n	8005402 <VL53L1_get_nvm_copy_data+0x16>

08005412 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 8005412:	b570      	push	{r4, r5, r6, lr}
 8005414:	b082      	sub	sp, #8
 8005416:	0005      	movs	r5, r0
 8005418:	000e      	movs	r6, r1
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800541a:	2196      	movs	r1, #150	@ 0x96
 800541c:	00c9      	lsls	r1, r1, #3
 800541e:	f000 fa1c 	bl	800585a <VL53L1_WaitUs>
 8005422:	1e04      	subs	r4, r0, #0
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8005424:	d002      	beq.n	800542c <VL53L1_poll_for_boot_completion+0x1a>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);

	LOG_FUNCTION_END(status);

	return status;
}
 8005426:	0020      	movs	r0, r4
 8005428:	b002      	add	sp, #8
 800542a:	bd70      	pop	{r4, r5, r6, pc}
			VL53L1_WaitValueMaskEx(
 800542c:	2301      	movs	r3, #1
 800542e:	9301      	str	r3, [sp, #4]
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	22e5      	movs	r2, #229	@ 0xe5
 8005434:	0031      	movs	r1, r6
 8005436:	0028      	movs	r0, r5
 8005438:	f000 fa18 	bl	800586c <VL53L1_WaitValueMaskEx>
 800543c:	1e04      	subs	r4, r0, #0
	if (status == VL53L1_ERROR_NONE)
 800543e:	d1f2      	bne.n	8005426 <VL53L1_poll_for_boot_completion+0x14>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8005440:	2103      	movs	r1, #3
 8005442:	0028      	movs	r0, r5
 8005444:	f7fe ffed 	bl	8004422 <VL53L1_init_ll_driver_state>
 8005448:	e7ed      	b.n	8005426 <VL53L1_poll_for_boot_completion+0x14>

0800544a <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 800544a:	b500      	push	{lr}
 800544c:	b083      	sub	sp, #12
	uint8_t  interrupt_ready          = 0;

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800544e:	23b8      	movs	r3, #184	@ 0xb8
 8005450:	005b      	lsls	r3, r3, #1
 8005452:	5cc3      	ldrb	r3, [r0, r3]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8005454:	06db      	lsls	r3, r3, #27
 8005456:	d408      	bmi.n	800546a <VL53L1_poll_for_range_completion+0x20>
		interrupt_ready = 0x01;
 8005458:	2301      	movs	r3, #1
	else
		interrupt_ready = 0x00;

	status =
		VL53L1_WaitValueMaskEx(
 800545a:	2201      	movs	r2, #1
 800545c:	9201      	str	r2, [sp, #4]
 800545e:	9200      	str	r2, [sp, #0]
 8005460:	3230      	adds	r2, #48	@ 0x30
 8005462:	f000 fa03 	bl	800586c <VL53L1_WaitValueMaskEx>
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
}
 8005466:	b003      	add	sp, #12
 8005468:	bd00      	pop	{pc}
		interrupt_ready = 0x00;
 800546a:	2300      	movs	r3, #0
 800546c:	e7f5      	b.n	800545a <VL53L1_poll_for_range_completion+0x10>

0800546e <IIC_Send_Byte>:
/**********************************************************************
*:		void IIC_Send_Byte(uint8_t txd)
*:	    IIC
*******************************************************************************/
static void IIC_Send_Byte(uint8_t SendByte) 
{
 800546e:	b570      	push	{r4, r5, r6, lr}
 8005470:	0004      	movs	r4, r0
    uint8_t i=8;
 8005472:	2308      	movs	r3, #8
    while(i--)
 8005474:	e010      	b.n	8005498 <IIC_Send_Byte+0x2a>
			SCL_L;
			IIC_delay();
			if(SendByte&0x80)
				SDA_H;
			else
				SDA_L;
 8005476:	2180      	movs	r1, #128	@ 0x80
 8005478:	20a0      	movs	r0, #160	@ 0xa0
 800547a:	2200      	movs	r2, #0
 800547c:	0149      	lsls	r1, r1, #5
 800547e:	05c0      	lsls	r0, r0, #23
 8005480:	f7fc fb2d 	bl	8001ade <HAL_GPIO_WritePin>
			SendByte<<=1;
 8005484:	0064      	lsls	r4, r4, #1
 8005486:	b2e4      	uxtb	r4, r4
			IIC_delay();
			SCL_H;
 8005488:	2180      	movs	r1, #128	@ 0x80
 800548a:	20a0      	movs	r0, #160	@ 0xa0
 800548c:	2201      	movs	r2, #1
 800548e:	0109      	lsls	r1, r1, #4
 8005490:	05c0      	lsls	r0, r0, #23
 8005492:	f7fc fb24 	bl	8001ade <HAL_GPIO_WritePin>
    while(i--)
 8005496:	002b      	movs	r3, r5
 8005498:	1e5d      	subs	r5, r3, #1
 800549a:	b2ed      	uxtb	r5, r5
 800549c:	2b00      	cmp	r3, #0
 800549e:	d011      	beq.n	80054c4 <IIC_Send_Byte+0x56>
			SCL_L;
 80054a0:	2180      	movs	r1, #128	@ 0x80
 80054a2:	20a0      	movs	r0, #160	@ 0xa0
 80054a4:	2200      	movs	r2, #0
 80054a6:	0109      	lsls	r1, r1, #4
 80054a8:	05c0      	lsls	r0, r0, #23
 80054aa:	f7fc fb18 	bl	8001ade <HAL_GPIO_WritePin>
			if(SendByte&0x80)
 80054ae:	b263      	sxtb	r3, r4
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	dae0      	bge.n	8005476 <IIC_Send_Byte+0x8>
				SDA_H;
 80054b4:	2180      	movs	r1, #128	@ 0x80
 80054b6:	20a0      	movs	r0, #160	@ 0xa0
 80054b8:	2201      	movs	r2, #1
 80054ba:	0149      	lsls	r1, r1, #5
 80054bc:	05c0      	lsls	r0, r0, #23
 80054be:	f7fc fb0e 	bl	8001ade <HAL_GPIO_WritePin>
 80054c2:	e7df      	b.n	8005484 <IIC_Send_Byte+0x16>
			IIC_delay();
    }
    SCL_L;
 80054c4:	2180      	movs	r1, #128	@ 0x80
 80054c6:	20a0      	movs	r0, #160	@ 0xa0
 80054c8:	2200      	movs	r2, #0
 80054ca:	0109      	lsls	r1, r1, #4
 80054cc:	05c0      	lsls	r0, r0, #23
 80054ce:	f7fc fb06 	bl	8001ade <HAL_GPIO_WritePin>
}
 80054d2:	bd70      	pop	{r4, r5, r6, pc}

080054d4 <IIC_NAck>:
{
 80054d4:	b570      	push	{r4, r5, r6, lr}
	SCL_L;
 80054d6:	2580      	movs	r5, #128	@ 0x80
 80054d8:	012d      	lsls	r5, r5, #4
 80054da:	24a0      	movs	r4, #160	@ 0xa0
 80054dc:	05e4      	lsls	r4, r4, #23
 80054de:	2200      	movs	r2, #0
 80054e0:	0029      	movs	r1, r5
 80054e2:	0020      	movs	r0, r4
 80054e4:	f7fc fafb 	bl	8001ade <HAL_GPIO_WritePin>
	SDA_H;
 80054e8:	2180      	movs	r1, #128	@ 0x80
 80054ea:	2201      	movs	r2, #1
 80054ec:	0149      	lsls	r1, r1, #5
 80054ee:	0020      	movs	r0, r4
 80054f0:	f7fc faf5 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_H;
 80054f4:	2201      	movs	r2, #1
 80054f6:	0029      	movs	r1, r5
 80054f8:	0020      	movs	r0, r4
 80054fa:	f7fc faf0 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_L;
 80054fe:	2200      	movs	r2, #0
 8005500:	0029      	movs	r1, r5
 8005502:	0020      	movs	r0, r4
 8005504:	f7fc faeb 	bl	8001ade <HAL_GPIO_WritePin>
}
 8005508:	bd70      	pop	{r4, r5, r6, pc}

0800550a <IIC_Stop>:
{
 800550a:	b570      	push	{r4, r5, r6, lr}
	SCL_L;
 800550c:	2680      	movs	r6, #128	@ 0x80
 800550e:	0136      	lsls	r6, r6, #4
 8005510:	24a0      	movs	r4, #160	@ 0xa0
 8005512:	05e4      	lsls	r4, r4, #23
 8005514:	2200      	movs	r2, #0
 8005516:	0031      	movs	r1, r6
 8005518:	0020      	movs	r0, r4
 800551a:	f7fc fae0 	bl	8001ade <HAL_GPIO_WritePin>
	SDA_L;
 800551e:	2580      	movs	r5, #128	@ 0x80
 8005520:	016d      	lsls	r5, r5, #5
 8005522:	2200      	movs	r2, #0
 8005524:	0029      	movs	r1, r5
 8005526:	0020      	movs	r0, r4
 8005528:	f7fc fad9 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_H;
 800552c:	2201      	movs	r2, #1
 800552e:	0031      	movs	r1, r6
 8005530:	0020      	movs	r0, r4
 8005532:	f7fc fad4 	bl	8001ade <HAL_GPIO_WritePin>
	SDA_H;
 8005536:	2201      	movs	r2, #1
 8005538:	0029      	movs	r1, r5
 800553a:	0020      	movs	r0, r4
 800553c:	f7fc facf 	bl	8001ade <HAL_GPIO_WritePin>
}
 8005540:	bd70      	pop	{r4, r5, r6, pc}

08005542 <IIC_Ack>:
{
 8005542:	b570      	push	{r4, r5, r6, lr}
	SCL_L;
 8005544:	2580      	movs	r5, #128	@ 0x80
 8005546:	012d      	lsls	r5, r5, #4
 8005548:	24a0      	movs	r4, #160	@ 0xa0
 800554a:	05e4      	lsls	r4, r4, #23
 800554c:	2200      	movs	r2, #0
 800554e:	0029      	movs	r1, r5
 8005550:	0020      	movs	r0, r4
 8005552:	f7fc fac4 	bl	8001ade <HAL_GPIO_WritePin>
	SDA_L;
 8005556:	2180      	movs	r1, #128	@ 0x80
 8005558:	2200      	movs	r2, #0
 800555a:	0149      	lsls	r1, r1, #5
 800555c:	0020      	movs	r0, r4
 800555e:	f7fc fabe 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_H;
 8005562:	2201      	movs	r2, #1
 8005564:	0029      	movs	r1, r5
 8005566:	0020      	movs	r0, r4
 8005568:	f7fc fab9 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_L;
 800556c:	2200      	movs	r2, #0
 800556e:	0029      	movs	r1, r5
 8005570:	0020      	movs	r0, r4
 8005572:	f7fc fab4 	bl	8001ade <HAL_GPIO_WritePin>
}
 8005576:	bd70      	pop	{r4, r5, r6, pc}

08005578 <IIC_Start>:
{
 8005578:	b570      	push	{r4, r5, r6, lr}
	SDA_H;
 800557a:	2580      	movs	r5, #128	@ 0x80
 800557c:	016d      	lsls	r5, r5, #5
 800557e:	24a0      	movs	r4, #160	@ 0xa0
 8005580:	05e4      	lsls	r4, r4, #23
 8005582:	2201      	movs	r2, #1
 8005584:	0029      	movs	r1, r5
 8005586:	0020      	movs	r0, r4
 8005588:	f7fc faa9 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_H;
 800558c:	2180      	movs	r1, #128	@ 0x80
 800558e:	2201      	movs	r2, #1
 8005590:	0109      	lsls	r1, r1, #4
 8005592:	0020      	movs	r0, r4
 8005594:	f7fc faa3 	bl	8001ade <HAL_GPIO_WritePin>
	if(!SDA_read)
 8005598:	0029      	movs	r1, r5
 800559a:	0020      	movs	r0, r4
 800559c:	f7fc fa98 	bl	8001ad0 <HAL_GPIO_ReadPin>
 80055a0:	2800      	cmp	r0, #0
 80055a2:	d100      	bne.n	80055a6 <IIC_Start+0x2e>
}
 80055a4:	bd70      	pop	{r4, r5, r6, pc}
	SDA_L;
 80055a6:	2200      	movs	r2, #0
 80055a8:	0029      	movs	r1, r5
 80055aa:	0020      	movs	r0, r4
 80055ac:	f7fc fa97 	bl	8001ade <HAL_GPIO_WritePin>
	if(SDA_read)
 80055b0:	0029      	movs	r1, r5
 80055b2:	0020      	movs	r0, r4
 80055b4:	f7fc fa8c 	bl	8001ad0 <HAL_GPIO_ReadPin>
 80055b8:	2800      	cmp	r0, #0
 80055ba:	d001      	beq.n	80055c0 <IIC_Start+0x48>
		return FALSE;	
 80055bc:	2000      	movs	r0, #0
 80055be:	e7f1      	b.n	80055a4 <IIC_Start+0x2c>
	SDA_L;
 80055c0:	2180      	movs	r1, #128	@ 0x80
 80055c2:	30a0      	adds	r0, #160	@ 0xa0
 80055c4:	2200      	movs	r2, #0
 80055c6:	0149      	lsls	r1, r1, #5
 80055c8:	05c0      	lsls	r0, r0, #23
 80055ca:	f7fc fa88 	bl	8001ade <HAL_GPIO_WritePin>
	return TRUE;
 80055ce:	2001      	movs	r0, #1
 80055d0:	e7e8      	b.n	80055a4 <IIC_Start+0x2c>

080055d2 <IIC_Wait_Ack>:
{
 80055d2:	b570      	push	{r4, r5, r6, lr}
	SCL_L;
 80055d4:	2680      	movs	r6, #128	@ 0x80
 80055d6:	0136      	lsls	r6, r6, #4
 80055d8:	24a0      	movs	r4, #160	@ 0xa0
 80055da:	05e4      	lsls	r4, r4, #23
 80055dc:	2200      	movs	r2, #0
 80055de:	0031      	movs	r1, r6
 80055e0:	0020      	movs	r0, r4
 80055e2:	f7fc fa7c 	bl	8001ade <HAL_GPIO_WritePin>
	SDA_H;
 80055e6:	2580      	movs	r5, #128	@ 0x80
 80055e8:	016d      	lsls	r5, r5, #5
 80055ea:	2201      	movs	r2, #1
 80055ec:	0029      	movs	r1, r5
 80055ee:	0020      	movs	r0, r4
 80055f0:	f7fc fa75 	bl	8001ade <HAL_GPIO_WritePin>
	SCL_H;
 80055f4:	2201      	movs	r2, #1
 80055f6:	0031      	movs	r1, r6
 80055f8:	0020      	movs	r0, r4
 80055fa:	f7fc fa70 	bl	8001ade <HAL_GPIO_WritePin>
	if(SDA_read)
 80055fe:	0029      	movs	r1, r5
 8005600:	0020      	movs	r0, r4
 8005602:	f7fc fa65 	bl	8001ad0 <HAL_GPIO_ReadPin>
 8005606:	2800      	cmp	r0, #0
 8005608:	d108      	bne.n	800561c <IIC_Wait_Ack+0x4a>
	SCL_L;
 800560a:	2180      	movs	r1, #128	@ 0x80
 800560c:	20a0      	movs	r0, #160	@ 0xa0
 800560e:	2200      	movs	r2, #0
 8005610:	0109      	lsls	r1, r1, #4
 8005612:	05c0      	lsls	r0, r0, #23
 8005614:	f7fc fa63 	bl	8001ade <HAL_GPIO_WritePin>
	return TRUE;
 8005618:	2001      	movs	r0, #1
}
 800561a:	bd70      	pop	{r4, r5, r6, pc}
    SCL_L;
 800561c:	2180      	movs	r1, #128	@ 0x80
 800561e:	20a0      	movs	r0, #160	@ 0xa0
 8005620:	2200      	movs	r2, #0
 8005622:	0109      	lsls	r1, r1, #4
 8005624:	05c0      	lsls	r0, r0, #23
 8005626:	f7fc fa5a 	bl	8001ade <HAL_GPIO_WritePin>
      return FALSE;
 800562a:	2000      	movs	r0, #0
 800562c:	e7f5      	b.n	800561a <IIC_Wait_Ack+0x48>

0800562e <IIC_Read_Byte>:
/**********************************************************************
*:		uint8_t IIC_Read_Byte(unsigned char ack)
*:	    //1ack=1ACKack=0nACK
*******************************************************************************/
static unsigned char IIC_Read_Byte(void)  
{
 800562e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i=8;
    uint8_t ReceiveByte=0;

    SDA_H;
 8005630:	2180      	movs	r1, #128	@ 0x80
 8005632:	20a0      	movs	r0, #160	@ 0xa0
 8005634:	2201      	movs	r2, #1
 8005636:	0149      	lsls	r1, r1, #5
 8005638:	05c0      	lsls	r0, r0, #23
 800563a:	f7fc fa50 	bl	8001ade <HAL_GPIO_WritePin>
    uint8_t ReceiveByte=0;
 800563e:	2400      	movs	r4, #0
    uint8_t i=8;
 8005640:	2308      	movs	r3, #8
    while(i--)
 8005642:	e000      	b.n	8005646 <IIC_Read_Byte+0x18>
{
 8005644:	003b      	movs	r3, r7
    while(i--)
 8005646:	1e5f      	subs	r7, r3, #1
 8005648:	b2ff      	uxtb	r7, r7
 800564a:	2b00      	cmp	r3, #0
 800564c:	d01a      	beq.n	8005684 <IIC_Read_Byte+0x56>
    {
			ReceiveByte<<=1;
 800564e:	0064      	lsls	r4, r4, #1
 8005650:	b2e4      	uxtb	r4, r4
			SCL_L;
 8005652:	2680      	movs	r6, #128	@ 0x80
 8005654:	0136      	lsls	r6, r6, #4
 8005656:	25a0      	movs	r5, #160	@ 0xa0
 8005658:	05ed      	lsls	r5, r5, #23
 800565a:	2200      	movs	r2, #0
 800565c:	0031      	movs	r1, r6
 800565e:	0028      	movs	r0, r5
 8005660:	f7fc fa3d 	bl	8001ade <HAL_GPIO_WritePin>
			IIC_delay();
			SCL_H;
 8005664:	2201      	movs	r2, #1
 8005666:	0031      	movs	r1, r6
 8005668:	0028      	movs	r0, r5
 800566a:	f7fc fa38 	bl	8001ade <HAL_GPIO_WritePin>
			IIC_delay();
			if(SDA_read)
 800566e:	2180      	movs	r1, #128	@ 0x80
 8005670:	0149      	lsls	r1, r1, #5
 8005672:	0028      	movs	r0, r5
 8005674:	f7fc fa2c 	bl	8001ad0 <HAL_GPIO_ReadPin>
 8005678:	2800      	cmp	r0, #0
 800567a:	d0e3      	beq.n	8005644 <IIC_Read_Byte+0x16>
			{
				ReceiveByte|=0x01;
 800567c:	2301      	movs	r3, #1
 800567e:	431c      	orrs	r4, r3
 8005680:	b2e4      	uxtb	r4, r4
 8005682:	e7df      	b.n	8005644 <IIC_Read_Byte+0x16>
			}
    }
    SCL_L;
 8005684:	2180      	movs	r1, #128	@ 0x80
 8005686:	20a0      	movs	r0, #160	@ 0xa0
 8005688:	2200      	movs	r2, #0
 800568a:	0109      	lsls	r1, r1, #4
 800568c:	05c0      	lsls	r0, r0, #23
 800568e:	f7fc fa26 	bl	8001ade <HAL_GPIO_WritePin>
    return ReceiveByte;
}
 8005692:	0020      	movs	r0, r4
 8005694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005696 <IIC_ReadOneByte>:
	I2C_Addr  
		addr	   
   
*******************************************************************************/
uint8_t IIC_ReadOneByte(uint8_t SlaveAddress,uint16_t REG_Address,uint8_t* data)
{
 8005696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005698:	0007      	movs	r7, r0
 800569a:	000d      	movs	r5, r1
 800569c:	0016      	movs	r6, r2
	if(!IIC_Start())
 800569e:	f7ff ff6b 	bl	8005578 <IIC_Start>
 80056a2:	1e04      	subs	r4, r0, #0
 80056a4:	d101      	bne.n	80056aa <IIC_ReadOneByte+0x14>

		*data= IIC_Read_Byte();
    IIC_NAck();
    IIC_Stop();
    return TRUE;
}
 80056a6:	0020      	movs	r0, r4
 80056a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    IIC_Send_Byte(SlaveAddress); 
 80056aa:	0038      	movs	r0, r7
 80056ac:	f7ff fedf 	bl	800546e <IIC_Send_Byte>
    if(!IIC_Wait_Ack())
 80056b0:	f7ff ff8f 	bl	80055d2 <IIC_Wait_Ack>
 80056b4:	1e04      	subs	r4, r0, #0
 80056b6:	d01b      	beq.n	80056f0 <IIC_ReadOneByte+0x5a>
    IIC_Send_Byte((uint8_t) REG_Address>>8);   
 80056b8:	b2ed      	uxtb	r5, r5
 80056ba:	2000      	movs	r0, #0
 80056bc:	f7ff fed7 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 80056c0:	f7ff ff87 	bl	80055d2 <IIC_Wait_Ack>
    IIC_Send_Byte((uint8_t) REG_Address & 0x00ff);   
 80056c4:	0028      	movs	r0, r5
 80056c6:	f7ff fed2 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 80056ca:	f7ff ff82 	bl	80055d2 <IIC_Wait_Ack>
    IIC_Start();
 80056ce:	f7ff ff53 	bl	8005578 <IIC_Start>
    IIC_Send_Byte(SlaveAddress+1);
 80056d2:	3701      	adds	r7, #1
 80056d4:	b2f8      	uxtb	r0, r7
 80056d6:	f7ff feca 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 80056da:	f7ff ff7a 	bl	80055d2 <IIC_Wait_Ack>
		*data= IIC_Read_Byte();
 80056de:	f7ff ffa6 	bl	800562e <IIC_Read_Byte>
 80056e2:	7030      	strb	r0, [r6, #0]
    IIC_NAck();
 80056e4:	f7ff fef6 	bl	80054d4 <IIC_NAck>
    IIC_Stop();
 80056e8:	f7ff ff0f 	bl	800550a <IIC_Stop>
    return TRUE;
 80056ec:	2401      	movs	r4, #1
 80056ee:	e7da      	b.n	80056a6 <IIC_ReadOneByte+0x10>
			IIC_Stop();
 80056f0:	f7ff ff0b 	bl	800550a <IIC_Stop>
			return FALSE;
 80056f4:	e7d7      	b.n	80056a6 <IIC_ReadOneByte+0x10>

080056f6 <IICreadBytes>:
		length 
		*data  
   
*******************************************************************************/
uint8_t IICreadBytes(uint8_t SlaveAddress,uint16_t REG_Address,uint8_t len,uint8_t *data)
{
 80056f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056f8:	b083      	sub	sp, #12
 80056fa:	0006      	movs	r6, r0
 80056fc:	9101      	str	r1, [sp, #4]
 80056fe:	0015      	movs	r5, r2
 8005700:	001f      	movs	r7, r3
		uint8_t i = 0;
		if(!IIC_Start())
 8005702:	f7ff ff39 	bl	8005578 <IIC_Start>
 8005706:	1e04      	subs	r4, r0, #0
 8005708:	d102      	bne.n	8005710 <IICreadBytes+0x1a>
				IIC_NAck();
			}
		}
		IIC_Stop();
		return len;
}
 800570a:	0020      	movs	r0, r4
 800570c:	b003      	add	sp, #12
 800570e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    IIC_Send_Byte(SlaveAddress); 
 8005710:	0030      	movs	r0, r6
 8005712:	f7ff feac 	bl	800546e <IIC_Send_Byte>
    if(!IIC_Wait_Ack())
 8005716:	f7ff ff5c 	bl	80055d2 <IIC_Wait_Ack>
 800571a:	1e04      	subs	r4, r0, #0
 800571c:	d015      	beq.n	800574a <IICreadBytes+0x54>
    IIC_Send_Byte((uint8_t) REG_Address>>8);   
 800571e:	466b      	mov	r3, sp
 8005720:	791c      	ldrb	r4, [r3, #4]
 8005722:	2000      	movs	r0, #0
 8005724:	f7ff fea3 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 8005728:	f7ff ff53 	bl	80055d2 <IIC_Wait_Ack>
    IIC_Send_Byte(REG_Address&0x00ff);   
 800572c:	0020      	movs	r0, r4
 800572e:	f7ff fe9e 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 8005732:	f7ff ff4e 	bl	80055d2 <IIC_Wait_Ack>
    IIC_Start();
 8005736:	f7ff ff1f 	bl	8005578 <IIC_Start>
    IIC_Send_Byte(SlaveAddress+1);
 800573a:	1c70      	adds	r0, r6, #1
 800573c:	b2c0      	uxtb	r0, r0
 800573e:	f7ff fe96 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 8005742:	f7ff ff46 	bl	80055d2 <IIC_Wait_Ack>
		for(i = 0;i<len;i++)
 8005746:	2400      	movs	r4, #0
 8005748:	e00a      	b.n	8005760 <IICreadBytes+0x6a>
			IIC_Stop();
 800574a:	f7ff fede 	bl	800550a <IIC_Stop>
			return FALSE;
 800574e:	e7dc      	b.n	800570a <IICreadBytes+0x14>
				data[i]= IIC_Read_Byte();
 8005750:	193e      	adds	r6, r7, r4
 8005752:	f7ff ff6c 	bl	800562e <IIC_Read_Byte>
 8005756:	7030      	strb	r0, [r6, #0]
				IIC_NAck();
 8005758:	f7ff febc 	bl	80054d4 <IIC_NAck>
		for(i = 0;i<len;i++)
 800575c:	3401      	adds	r4, #1
 800575e:	b2e4      	uxtb	r4, r4
 8005760:	42ac      	cmp	r4, r5
 8005762:	d209      	bcs.n	8005778 <IICreadBytes+0x82>
			if(i != (len -1))
 8005764:	1e6b      	subs	r3, r5, #1
 8005766:	429c      	cmp	r4, r3
 8005768:	d0f2      	beq.n	8005750 <IICreadBytes+0x5a>
				data[i]= IIC_Read_Byte();
 800576a:	193e      	adds	r6, r7, r4
 800576c:	f7ff ff5f 	bl	800562e <IIC_Read_Byte>
 8005770:	7030      	strb	r0, [r6, #0]
				IIC_Ack();
 8005772:	f7ff fee6 	bl	8005542 <IIC_Ack>
 8005776:	e7f1      	b.n	800575c <IICreadBytes+0x66>
		IIC_Stop();
 8005778:	f7ff fec7 	bl	800550a <IIC_Stop>
		return len;
 800577c:	002c      	movs	r4, r5
 800577e:	e7c4      	b.n	800570a <IICreadBytes+0x14>

08005780 <IICwriteBytes>:
		length 
		*data  
   
*******************************************************************************/
uint8_t IICwriteBytes(uint8_t dev, uint16_t reg, uint16_t length, uint8_t* data)
{
 8005780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005782:	0007      	movs	r7, r0
 8005784:	000c      	movs	r4, r1
 8005786:	0015      	movs	r5, r2
 8005788:	001e      	movs	r6, r3

 	uint8_t count = 0;
	IIC_Start();
 800578a:	f7ff fef5 	bl	8005578 <IIC_Start>
	IIC_Send_Byte(dev);	   
 800578e:	0038      	movs	r0, r7
 8005790:	f7ff fe6d 	bl	800546e <IIC_Send_Byte>
	IIC_Wait_Ack();
 8005794:	f7ff ff1d 	bl	80055d2 <IIC_Wait_Ack>
	IIC_Send_Byte(reg>>8);   
 8005798:	0a20      	lsrs	r0, r4, #8
 800579a:	f7ff fe68 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 800579e:	f7ff ff18 	bl	80055d2 <IIC_Wait_Ack>
	IIC_Send_Byte(reg & 0x00ff);   
 80057a2:	b2e0      	uxtb	r0, r4
 80057a4:	f7ff fe63 	bl	800546e <IIC_Send_Byte>
    IIC_Wait_Ack();
 80057a8:	f7ff ff13 	bl	80055d2 <IIC_Wait_Ack>
	for(count=0;count<length;count++)
 80057ac:	2400      	movs	r4, #0
 80057ae:	e006      	b.n	80057be <IICwriteBytes+0x3e>
	{
		IIC_Send_Byte(data[count]);
 80057b0:	5d30      	ldrb	r0, [r6, r4]
 80057b2:	f7ff fe5c 	bl	800546e <IIC_Send_Byte>
		IIC_Wait_Ack();
 80057b6:	f7ff ff0c 	bl	80055d2 <IIC_Wait_Ack>
	for(count=0;count<length;count++)
 80057ba:	3401      	adds	r4, #1
 80057bc:	b2e4      	uxtb	r4, r4
 80057be:	42ac      	cmp	r4, r5
 80057c0:	d3f6      	bcc.n	80057b0 <IICwriteBytes+0x30>
	 }
	IIC_Stop();
 80057c2:	f7ff fea2 	bl	800550a <IIC_Stop>

    return length; //status == 0;
 80057c6:	b2e8      	uxtb	r0, r5
}
 80057c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080057ca <VL53L1_WriteMulti>:
#include "vl53l1_platform.h"
#include "vl53l1_api.h"
#include "IOI2C.h"
#include <string.h>

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 80057ca:	b570      	push	{r4, r5, r6, lr}
 80057cc:	0015      	movs	r5, r2
 80057ce:	001c      	movs	r4, r3
    if(IICwriteBytes(Dev->I2cDevAddr,index,count,pdata)==count)
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	23e6      	movs	r3, #230	@ 0xe6
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	5cc0      	ldrb	r0, [r0, r3]
 80057d8:	002b      	movs	r3, r5
 80057da:	f7ff ffd1 	bl	8005780 <IICwriteBytes>
 80057de:	42a0      	cmp	r0, r4
 80057e0:	d101      	bne.n	80057e6 <VL53L1_WriteMulti+0x1c>
    return VL53L1_ERROR_NONE;
 80057e2:	2000      	movs	r0, #0
    else return VL53L1_ERROR_CONTROL_INTERFACE;
}
 80057e4:	bd70      	pop	{r4, r5, r6, pc}
    else return VL53L1_ERROR_CONTROL_INTERFACE;
 80057e6:	200d      	movs	r0, #13
 80057e8:	4240      	negs	r0, r0
 80057ea:	e7fb      	b.n	80057e4 <VL53L1_WriteMulti+0x1a>

080057ec <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 80057ec:	b570      	push	{r4, r5, r6, lr}
 80057ee:	0015      	movs	r5, r2
 80057f0:	001c      	movs	r4, r3
    if(IICreadBytes(Dev->I2cDevAddr,index,count,pdata)==count)
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	23e6      	movs	r3, #230	@ 0xe6
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	5cc0      	ldrb	r0, [r0, r3]
 80057fa:	002b      	movs	r3, r5
 80057fc:	f7ff ff7b 	bl	80056f6 <IICreadBytes>
 8005800:	42a0      	cmp	r0, r4
 8005802:	d101      	bne.n	8005808 <VL53L1_ReadMulti+0x1c>
    return VL53L1_ERROR_NONE;
 8005804:	2000      	movs	r0, #0
    else return VL53L1_ERROR_CONTROL_INTERFACE;
}
 8005806:	bd70      	pop	{r4, r5, r6, pc}
    else return VL53L1_ERROR_CONTROL_INTERFACE;
 8005808:	200d      	movs	r0, #13
 800580a:	4240      	negs	r0, r0
 800580c:	e7fb      	b.n	8005806 <VL53L1_ReadMulti+0x1a>

0800580e <VL53L1_RdByte>:
        states=VL53L1_ERROR_CONTROL_INTERFACE;
    }
    return states;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800580e:	b510      	push	{r4, lr}
    if(IIC_ReadOneByte(Dev->I2cDevAddr,index,data))
 8005810:	23e6      	movs	r3, #230	@ 0xe6
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	5cc0      	ldrb	r0, [r0, r3]
 8005816:	f7ff ff3e 	bl	8005696 <IIC_ReadOneByte>
 800581a:	2800      	cmp	r0, #0
 800581c:	d001      	beq.n	8005822 <VL53L1_RdByte+0x14>
    {
        return VL53L1_ERROR_NONE;
 800581e:	2000      	movs	r0, #0
    }else return VL53L1_ERROR_CONTROL_INTERFACE;
}
 8005820:	bd10      	pop	{r4, pc}
    }else return VL53L1_ERROR_CONTROL_INTERFACE;
 8005822:	200d      	movs	r0, #13
 8005824:	4240      	negs	r0, r0
 8005826:	e7fb      	b.n	8005820 <VL53L1_RdByte+0x12>

08005828 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8005828:	b510      	push	{r4, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	0014      	movs	r4, r2
    uint8_t ret[2];
    IICreadBytes(Dev->I2cDevAddr,index,2,(uint8_t*)ret);
 800582e:	23e6      	movs	r3, #230	@ 0xe6
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	5cc0      	ldrb	r0, [r0, r3]
 8005834:	ab01      	add	r3, sp, #4
 8005836:	2202      	movs	r2, #2
 8005838:	f7ff ff5d 	bl	80056f6 <IICreadBytes>
    *data=(ret[0]<<8) | ret[1];
 800583c:	466b      	mov	r3, sp
 800583e:	791a      	ldrb	r2, [r3, #4]
 8005840:	0212      	lsls	r2, r2, #8
 8005842:	795b      	ldrb	r3, [r3, #5]
 8005844:	4313      	orrs	r3, r2
 8005846:	8023      	strh	r3, [r4, #0]
    return VL53L1_ERROR_NONE;
}
 8005848:	2000      	movs	r0, #0
 800584a:	b002      	add	sp, #8
 800584c:	bd10      	pop	{r4, pc}

0800584e <VL53L1_WaitMs>:
{
    *ptimer_freq_hz=10000000;
	return VL53L1_ERROR_NONE;;
}

VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 800584e:	b510      	push	{r4, lr}
 8005850:	0008      	movs	r0, r1
	HAL_Delay(wait_ms);
 8005852:	f7fb feaf 	bl	80015b4 <HAL_Delay>
	return VL53L1_ERROR_NONE;;
}
 8005856:	2000      	movs	r0, #0
 8005858:	bd10      	pop	{r4, pc}

0800585a <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
    //
    wait_us=wait_us*72;
 800585a:	00cb      	lsls	r3, r1, #3
 800585c:	185b      	adds	r3, r3, r1
 800585e:	00db      	lsls	r3, r3, #3
    while(wait_us)wait_us--;
 8005860:	e000      	b.n	8005864 <VL53L1_WaitUs+0xa>
 8005862:	3b01      	subs	r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1fc      	bne.n	8005862 <VL53L1_WaitUs+0x8>
	return VL53L1_ERROR_NONE;;
}
 8005868:	2000      	movs	r0, #0
 800586a:	4770      	bx	lr

0800586c <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 800586c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800586e:	46de      	mov	lr, fp
 8005870:	4657      	mov	r7, sl
 8005872:	464e      	mov	r6, r9
 8005874:	4645      	mov	r5, r8
 8005876:	b5e0      	push	{r5, r6, r7, lr}
 8005878:	b083      	sub	sp, #12
 800587a:	0007      	movs	r7, r0
 800587c:	4688      	mov	r8, r1
 800587e:	4692      	mov	sl, r2
 8005880:	4699      	mov	r9, r3
 8005882:	ab0c      	add	r3, sp, #48	@ 0x30
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	469b      	mov	fp, r3
	VL53L1_Error status  = VL53L1_ERROR_NONE;;
	uint32_t     polling_time_ms = 0;
	uint8_t      byte_value      = 0;
 8005888:	466b      	mov	r3, sp
 800588a:	2200      	movs	r2, #0
 800588c:	71da      	strb	r2, [r3, #7]
	uint8_t      found           = 0;
 800588e:	2600      	movs	r6, #0
	uint32_t     polling_time_ms = 0;
 8005890:	2400      	movs	r4, #0
	VL53L1_Error status  = VL53L1_ERROR_NONE;;
 8005892:	2000      	movs	r0, #0

	/* wait until value is found, timeout reached on error occurred */
	while ((status == VL53L1_ERROR_NONE)
 8005894:	e002      	b.n	800589c <VL53L1_WaitValueMaskEx+0x30>
	{
		if (status == VL53L1_ERROR_NONE)
			status = VL53L1_RdByte(pdev, index,	&byte_value);

		if ((byte_value & mask) == value)
			found = 1;
 8005896:	2601      	movs	r6, #1
 8005898:	e012      	b.n	80058c0 <VL53L1_WaitValueMaskEx+0x54>

		if (status == VL53L1_ERROR_NONE	&& found == 0 && poll_delay_ms > 0)
			status = VL53L1_WaitMs(pdev, poll_delay_ms);

		/* Update polling time */
		polling_time_ms++;
 800589a:	3401      	adds	r4, #1
					&& (found == 0)) 
 800589c:	2800      	cmp	r0, #0
 800589e:	d11b      	bne.n	80058d8 <VL53L1_WaitValueMaskEx+0x6c>
					&& (polling_time_ms < timeout_ms)
 80058a0:	4544      	cmp	r4, r8
 80058a2:	d219      	bcs.n	80058d8 <VL53L1_WaitValueMaskEx+0x6c>
					&& (found == 0)) 
 80058a4:	2e00      	cmp	r6, #0
 80058a6:	d117      	bne.n	80058d8 <VL53L1_WaitValueMaskEx+0x6c>
			status = VL53L1_RdByte(pdev, index,	&byte_value);
 80058a8:	466b      	mov	r3, sp
 80058aa:	1ddd      	adds	r5, r3, #7
 80058ac:	002a      	movs	r2, r5
 80058ae:	4651      	mov	r1, sl
 80058b0:	0038      	movs	r0, r7
 80058b2:	f7ff ffac 	bl	800580e <VL53L1_RdByte>
		if ((byte_value & mask) == value)
 80058b6:	782b      	ldrb	r3, [r5, #0]
 80058b8:	465a      	mov	r2, fp
 80058ba:	4013      	ands	r3, r2
 80058bc:	454b      	cmp	r3, r9
 80058be:	d0ea      	beq.n	8005896 <VL53L1_WaitValueMaskEx+0x2a>
		if (status == VL53L1_ERROR_NONE	&& found == 0 && poll_delay_ms > 0)
 80058c0:	2800      	cmp	r0, #0
 80058c2:	d1ea      	bne.n	800589a <VL53L1_WaitValueMaskEx+0x2e>
 80058c4:	2e00      	cmp	r6, #0
 80058c6:	d1e8      	bne.n	800589a <VL53L1_WaitValueMaskEx+0x2e>
 80058c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0e5      	beq.n	800589a <VL53L1_WaitValueMaskEx+0x2e>
			status = VL53L1_WaitMs(pdev, poll_delay_ms);
 80058ce:	0019      	movs	r1, r3
 80058d0:	0038      	movs	r0, r7
 80058d2:	f7ff ffbc 	bl	800584e <VL53L1_WaitMs>
 80058d6:	e7e0      	b.n	800589a <VL53L1_WaitValueMaskEx+0x2e>
	}

	if (found == 0 && status == VL53L1_ERROR_NONE)
 80058d8:	2e00      	cmp	r6, #0
 80058da:	d101      	bne.n	80058e0 <VL53L1_WaitValueMaskEx+0x74>
 80058dc:	2800      	cmp	r0, #0
 80058de:	d006      	beq.n	80058ee <VL53L1_WaitValueMaskEx+0x82>
		status = VL53L1_ERROR_TIME_OUT;

	return status;
}
 80058e0:	b003      	add	sp, #12
 80058e2:	bcf0      	pop	{r4, r5, r6, r7}
 80058e4:	46bb      	mov	fp, r7
 80058e6:	46b2      	mov	sl, r6
 80058e8:	46a9      	mov	r9, r5
 80058ea:	46a0      	mov	r8, r4
 80058ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		status = VL53L1_ERROR_TIME_OUT;
 80058ee:	3807      	subs	r0, #7
 80058f0:	e7f6      	b.n	80058e0 <VL53L1_WaitValueMaskEx+0x74>
	...

080058f4 <VL53L1Init>:
	 14,
	 10},//high speed
};

VL53L1_Error VL53L1Init(VL53L1_Dev_t* pDev)
{
 80058f4:	b570      	push	{r4, r5, r6, lr}
 80058f6:	0005      	movs	r5, r0
    VL53L1_Error Status = VL53L1_ERROR_NONE;
    pDev->I2cDevAddr=0x52;//
 80058f8:	23e6      	movs	r3, #230	@ 0xe6
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	2252      	movs	r2, #82	@ 0x52
 80058fe:	54c2      	strb	r2, [r0, r3]
    pDev->comms_type=1;//
 8005900:	4b1c      	ldr	r3, [pc, #112]	@ (8005974 <VL53L1Init+0x80>)
 8005902:	3a51      	subs	r2, #81	@ 0x51
 8005904:	54c2      	strb	r2, [r0, r3]
    pDev->comms_speed_khz = 400;//400hz
 8005906:	4b1c      	ldr	r3, [pc, #112]	@ (8005978 <VL53L1Init+0x84>)
 8005908:	3290      	adds	r2, #144	@ 0x90
 800590a:	32ff      	adds	r2, #255	@ 0xff
 800590c:	52c2      	strh	r2, [r0, r3]
    Status = VL53L1_WaitDeviceBooted(pDev);
 800590e:	f7fd f895 	bl	8002a3c <VL53L1_WaitDeviceBooted>
 8005912:	1e04      	subs	r4, r0, #0
    if(Status!=VL53L1_ERROR_NONE)
 8005914:	d11c      	bne.n	8005950 <VL53L1Init+0x5c>
	{
		printf("Wait device Boot failed!\r\n");
		return Status;
	}
    HAL_Delay(2);
 8005916:	2002      	movs	r0, #2
 8005918:	f7fb fe4c 	bl	80015b4 <HAL_Delay>

	Status = VL53L1_DataInit(pDev);//device init
 800591c:	0028      	movs	r0, r5
 800591e:	f7fd f953 	bl	8002bc8 <VL53L1_DataInit>
 8005922:	1e04      	subs	r4, r0, #0
	if(Status!=VL53L1_ERROR_NONE) 
 8005924:	d119      	bne.n	800595a <VL53L1Init+0x66>
	{
		printf("datainit failed!\r\n");
		return Status;
	}

	HAL_Delay(2);
 8005926:	2002      	movs	r0, #2
 8005928:	f7fb fe44 	bl	80015b4 <HAL_Delay>
	Status = VL53L1_StaticInit(pDev);
 800592c:	0028      	movs	r0, r5
 800592e:	f7fd fb21 	bl	8002f74 <VL53L1_StaticInit>
 8005932:	1e04      	subs	r4, r0, #0
	if(Status!=VL53L1_ERROR_NONE) 
 8005934:	d115      	bne.n	8005962 <VL53L1Init+0x6e>
	{
		printf("static init failed!\r\n");
		return Status;
	}
	HAL_Delay(2);
 8005936:	2002      	movs	r0, #2
 8005938:	f7fb fe3c 	bl	80015b4 <HAL_Delay>
	Status = VL53L1_SetDistanceMode(pDev, VL53L1_DISTANCEMODE_LONG);	//short,medium,long
 800593c:	2103      	movs	r1, #3
 800593e:	0028      	movs	r0, r5
 8005940:	f7fd f882 	bl	8002a48 <VL53L1_SetDistanceMode>
 8005944:	1e04      	subs	r4, r0, #0
	if(Status!=VL53L1_ERROR_NONE) 
 8005946:	d110      	bne.n	800596a <VL53L1Init+0x76>
	{
		printf("set discance mode failed!\r\n");
		return Status;
	}
	HAL_Delay(2);
 8005948:	2002      	movs	r0, #2
 800594a:	f7fb fe33 	bl	80015b4 <HAL_Delay>
	return Status;
 800594e:	e002      	b.n	8005956 <VL53L1Init+0x62>
		printf("Wait device Boot failed!\r\n");
 8005950:	480a      	ldr	r0, [pc, #40]	@ (800597c <VL53L1Init+0x88>)
 8005952:	f000 fa97 	bl	8005e84 <puts>
}
 8005956:	0020      	movs	r0, r4
 8005958:	bd70      	pop	{r4, r5, r6, pc}
		printf("datainit failed!\r\n");
 800595a:	4809      	ldr	r0, [pc, #36]	@ (8005980 <VL53L1Init+0x8c>)
 800595c:	f000 fa92 	bl	8005e84 <puts>
		return Status;
 8005960:	e7f9      	b.n	8005956 <VL53L1Init+0x62>
		printf("static init failed!\r\n");
 8005962:	4808      	ldr	r0, [pc, #32]	@ (8005984 <VL53L1Init+0x90>)
 8005964:	f000 fa8e 	bl	8005e84 <puts>
		return Status;
 8005968:	e7f5      	b.n	8005956 <VL53L1Init+0x62>
		printf("set discance mode failed!\r\n");
 800596a:	4807      	ldr	r0, [pc, #28]	@ (8005988 <VL53L1Init+0x94>)
 800596c:	f000 fa8a 	bl	8005e84 <puts>
		return Status;
 8005970:	e7f1      	b.n	8005956 <VL53L1Init+0x62>
 8005972:	46c0      	nop			@ (mov r8, r8)
 8005974:	00000399 	.word	0x00000399
 8005978:	0000039a 	.word	0x0000039a
 800597c:	08006804 	.word	0x08006804
 8005980:	08006820 	.word	0x08006820
 8005984:	08006834 	.word	0x08006834
 8005988:	0800684c 	.word	0x0800684c

0800598c <VL53InitParam>:
    Status = VL53L1_StartMeasurement(pDev);
    return Status;
}

VL53L1_Error VL53InitParam(VL53L1_Dev_t* pDev,uint8_t mode)
{
 800598c:	b570      	push	{r4, r5, r6, lr}
 800598e:	0006      	movs	r6, r0
 8005990:	000d      	movs	r5, r1
    VL53L1_Error status = VL53L1_ERROR_NONE;
    //4
    status = VL53L1_SetLimitCheckEnable(pDev,VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,1);//sigma--standard deviation, enable SIGMA limit check
 8005992:	2201      	movs	r2, #1
 8005994:	2100      	movs	r1, #0
 8005996:	f7fd f8c5 	bl	8002b24 <VL53L1_SetLimitCheckEnable>
 800599a:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 800599c:	d001      	beq.n	80059a2 <VL53InitParam+0x16>
	{
		printf("start measurement failed!\r\n");
		return status;
	}
    return status;
}
 800599e:	0020      	movs	r0, r4
 80059a0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_Delay(2);
 80059a2:	2002      	movs	r0, #2
 80059a4:	f7fb fe06 	bl	80015b4 <HAL_Delay>
	status = VL53L1_SetLimitCheckEnable(pDev,VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,1);//signal--amplitude of the signal-
 80059a8:	2201      	movs	r2, #1
 80059aa:	2101      	movs	r1, #1
 80059ac:	0030      	movs	r0, r6
 80059ae:	f7fd f8b9 	bl	8002b24 <VL53L1_SetLimitCheckEnable>
 80059b2:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 80059b4:	d1f3      	bne.n	800599e <VL53InitParam+0x12>
	HAL_Delay(2);
 80059b6:	2002      	movs	r0, #2
 80059b8:	f7fb fdfc 	bl	80015b4 <HAL_Delay>
	status = VL53L1_SetLimitCheckValue(pDev,VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,Mode_data[mode].sigmaLimit);//set SIGMA limit
 80059bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005a30 <VL53InitParam+0xa4>)
 80059be:	012a      	lsls	r2, r5, #4
 80059c0:	189b      	adds	r3, r3, r2
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	2100      	movs	r1, #0
 80059c6:	0030      	movs	r0, r6
 80059c8:	f7fd f8dd 	bl	8002b86 <VL53L1_SetLimitCheckValue>
 80059cc:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 80059ce:	d1e6      	bne.n	800599e <VL53InitParam+0x12>
	HAL_Delay(2);
 80059d0:	2002      	movs	r0, #2
 80059d2:	f7fb fdef 	bl	80015b4 <HAL_Delay>
	status = VL53L1_SetLimitCheckValue(pDev,VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,Mode_data[mode].signalLimit);//set signal rate limit
 80059d6:	4b16      	ldr	r3, [pc, #88]	@ (8005a30 <VL53InitParam+0xa4>)
 80059d8:	012a      	lsls	r2, r5, #4
 80059da:	58d2      	ldr	r2, [r2, r3]
 80059dc:	2101      	movs	r1, #1
 80059de:	0030      	movs	r0, r6
 80059e0:	f7fd f8d1 	bl	8002b86 <VL53L1_SetLimitCheckValue>
 80059e4:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 80059e6:	d1da      	bne.n	800599e <VL53InitParam+0x12>
    status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(pDev,Mode_data[mode].timingBudget);//set the max interval for a whole diatance test
 80059e8:	4b11      	ldr	r3, [pc, #68]	@ (8005a30 <VL53InitParam+0xa4>)
 80059ea:	012d      	lsls	r5, r5, #4
 80059ec:	195b      	adds	r3, r3, r5
 80059ee:	6899      	ldr	r1, [r3, #8]
 80059f0:	0030      	movs	r0, r6
 80059f2:	f7fd f9ed 	bl	8002dd0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 80059f6:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 80059f8:	d1d1      	bne.n	800599e <VL53InitParam+0x12>
	HAL_Delay(2);
 80059fa:	2002      	movs	r0, #2
 80059fc:	f7fb fdda 	bl	80015b4 <HAL_Delay>
	status = VL53L1_SetInterMeasurementPeriodMilliSeconds(pDev, 300);
 8005a00:	2196      	movs	r1, #150	@ 0x96
 8005a02:	0049      	lsls	r1, r1, #1
 8005a04:	0030      	movs	r0, r6
 8005a06:	f7fd f86d 	bl	8002ae4 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8005a0a:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 8005a0c:	d10b      	bne.n	8005a26 <VL53InitParam+0x9a>
	HAL_Delay(2);
 8005a0e:	2002      	movs	r0, #2
 8005a10:	f7fb fdd0 	bl	80015b4 <HAL_Delay>
	status = VL53L1_StartMeasurement(pDev);
 8005a14:	0030      	movs	r0, r6
 8005a16:	f7fd fb43 	bl	80030a0 <VL53L1_StartMeasurement>
 8005a1a:	1e04      	subs	r4, r0, #0
	if(status!=VL53L1_ERROR_NONE) 
 8005a1c:	d0bf      	beq.n	800599e <VL53InitParam+0x12>
		printf("start measurement failed!\r\n");
 8005a1e:	4805      	ldr	r0, [pc, #20]	@ (8005a34 <VL53InitParam+0xa8>)
 8005a20:	f000 fa30 	bl	8005e84 <puts>
		return status;
 8005a24:	e7bb      	b.n	800599e <VL53InitParam+0x12>
		printf("SetInterMeasurementPeriodMilliSeconds failed!\r\n");
 8005a26:	4804      	ldr	r0, [pc, #16]	@ (8005a38 <VL53InitParam+0xac>)
 8005a28:	f000 fa2c 	bl	8005e84 <puts>
		return status;
 8005a2c:	e7b7      	b.n	800599e <VL53InitParam+0x12>
 8005a2e:	46c0      	nop			@ (mov r8, r8)
 8005a30:	20000048 	.word	0x20000048
 8005a34:	08006898 	.word	0x08006898
 8005a38:	08006868 	.word	0x08006868

08005a3c <getDistance>:
int32_t flag=0;
VL53L1_Error getDistance(VL53L1_Dev_t* pDev)
{
 8005a3c:	b570      	push	{r4, r5, r6, lr}
 8005a3e:	0005      	movs	r5, r0
	VL53L1_Error status = VL53L1_ERROR_NONE;
    uint8_t isDataReady=1;
    status = VL53L1_WaitMeasurementDataReady(pDev);
 8005a40:	f7fd fb8a 	bl	8003158 <VL53L1_WaitMeasurementDataReady>
 8005a44:	1e04      	subs	r4, r0, #0
    //status = VL53L1_GetMeasurementDataReady(pDev,&isDataReady);
    if(status!=VL53L1_ERROR_NONE) 
 8005a46:	d10e      	bne.n	8005a66 <getDistance+0x2a>
    if(!isDataReady)
    {
        flag++;
        return -7;
    }
    status = VL53L1_GetRangingMeasurementData(pDev, &result_data);
 8005a48:	4c09      	ldr	r4, [pc, #36]	@ (8005a70 <getDistance+0x34>)
 8005a4a:	0021      	movs	r1, r4
 8005a4c:	0028      	movs	r0, r5
 8005a4e:	f7fd fb89 	bl	8003164 <VL53L1_GetRangingMeasurementData>
    distance = result_data.RangeMilliMeter;
 8005a52:	2318      	movs	r3, #24
 8005a54:	5ee2      	ldrsh	r2, [r4, r3]
 8005a56:	4b07      	ldr	r3, [pc, #28]	@ (8005a74 <getDistance+0x38>)
 8005a58:	601a      	str	r2, [r3, #0]
    status = VL53L1_ClearInterruptAndStartMeasurement(pDev);
 8005a5a:	0028      	movs	r0, r5
 8005a5c:	f7fd fb6a 	bl	8003134 <VL53L1_ClearInterruptAndStartMeasurement>
 8005a60:	0004      	movs	r4, r0
    return status;
}
 8005a62:	0020      	movs	r0, r4
 8005a64:	bd70      	pop	{r4, r5, r6, pc}
		printf("Wait too long!\r\n");
 8005a66:	4804      	ldr	r0, [pc, #16]	@ (8005a78 <getDistance+0x3c>)
 8005a68:	f000 fa0c 	bl	8005e84 <puts>
		return status;
 8005a6c:	e7f9      	b.n	8005a62 <getDistance+0x26>
 8005a6e:	46c0      	nop			@ (mov r8, r8)
 8005a70:	20000b78 	.word	0x20000b78
 8005a74:	20000f38 	.word	0x20000f38
 8005a78:	080068b4 	.word	0x080068b4

08005a7c <calloc>:
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	4b03      	ldr	r3, [pc, #12]	@ (8005a8c <calloc+0x10>)
 8005a80:	000a      	movs	r2, r1
 8005a82:	0001      	movs	r1, r0
 8005a84:	6818      	ldr	r0, [r3, #0]
 8005a86:	f000 f803 	bl	8005a90 <_calloc_r>
 8005a8a:	bd10      	pop	{r4, pc}
 8005a8c:	20000094 	.word	0x20000094

08005a90 <_calloc_r>:
 8005a90:	b570      	push	{r4, r5, r6, lr}
 8005a92:	0c0b      	lsrs	r3, r1, #16
 8005a94:	0c15      	lsrs	r5, r2, #16
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d11e      	bne.n	8005ad8 <_calloc_r+0x48>
 8005a9a:	2d00      	cmp	r5, #0
 8005a9c:	d10c      	bne.n	8005ab8 <_calloc_r+0x28>
 8005a9e:	b289      	uxth	r1, r1
 8005aa0:	b294      	uxth	r4, r2
 8005aa2:	434c      	muls	r4, r1
 8005aa4:	0021      	movs	r1, r4
 8005aa6:	f000 f843 	bl	8005b30 <_malloc_r>
 8005aaa:	1e05      	subs	r5, r0, #0
 8005aac:	d01a      	beq.n	8005ae4 <_calloc_r+0x54>
 8005aae:	0022      	movs	r2, r4
 8005ab0:	2100      	movs	r1, #0
 8005ab2:	f000 fadd 	bl	8006070 <memset>
 8005ab6:	e016      	b.n	8005ae6 <_calloc_r+0x56>
 8005ab8:	1c2b      	adds	r3, r5, #0
 8005aba:	1c0c      	adds	r4, r1, #0
 8005abc:	b289      	uxth	r1, r1
 8005abe:	b292      	uxth	r2, r2
 8005ac0:	434a      	muls	r2, r1
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	b2a1      	uxth	r1, r4
 8005ac6:	4359      	muls	r1, r3
 8005ac8:	0c14      	lsrs	r4, r2, #16
 8005aca:	190c      	adds	r4, r1, r4
 8005acc:	0c23      	lsrs	r3, r4, #16
 8005ace:	d107      	bne.n	8005ae0 <_calloc_r+0x50>
 8005ad0:	0424      	lsls	r4, r4, #16
 8005ad2:	b292      	uxth	r2, r2
 8005ad4:	4314      	orrs	r4, r2
 8005ad6:	e7e5      	b.n	8005aa4 <_calloc_r+0x14>
 8005ad8:	2d00      	cmp	r5, #0
 8005ada:	d101      	bne.n	8005ae0 <_calloc_r+0x50>
 8005adc:	1c14      	adds	r4, r2, #0
 8005ade:	e7ed      	b.n	8005abc <_calloc_r+0x2c>
 8005ae0:	230c      	movs	r3, #12
 8005ae2:	6003      	str	r3, [r0, #0]
 8005ae4:	2500      	movs	r5, #0
 8005ae6:	0028      	movs	r0, r5
 8005ae8:	bd70      	pop	{r4, r5, r6, pc}
	...

08005aec <sbrk_aligned>:
 8005aec:	b570      	push	{r4, r5, r6, lr}
 8005aee:	4e0f      	ldr	r6, [pc, #60]	@ (8005b2c <sbrk_aligned+0x40>)
 8005af0:	000d      	movs	r5, r1
 8005af2:	6831      	ldr	r1, [r6, #0]
 8005af4:	0004      	movs	r4, r0
 8005af6:	2900      	cmp	r1, #0
 8005af8:	d102      	bne.n	8005b00 <sbrk_aligned+0x14>
 8005afa:	f000 fafb 	bl	80060f4 <_sbrk_r>
 8005afe:	6030      	str	r0, [r6, #0]
 8005b00:	0029      	movs	r1, r5
 8005b02:	0020      	movs	r0, r4
 8005b04:	f000 faf6 	bl	80060f4 <_sbrk_r>
 8005b08:	1c43      	adds	r3, r0, #1
 8005b0a:	d103      	bne.n	8005b14 <sbrk_aligned+0x28>
 8005b0c:	2501      	movs	r5, #1
 8005b0e:	426d      	negs	r5, r5
 8005b10:	0028      	movs	r0, r5
 8005b12:	bd70      	pop	{r4, r5, r6, pc}
 8005b14:	2303      	movs	r3, #3
 8005b16:	1cc5      	adds	r5, r0, #3
 8005b18:	439d      	bics	r5, r3
 8005b1a:	42a8      	cmp	r0, r5
 8005b1c:	d0f8      	beq.n	8005b10 <sbrk_aligned+0x24>
 8005b1e:	1a29      	subs	r1, r5, r0
 8005b20:	0020      	movs	r0, r4
 8005b22:	f000 fae7 	bl	80060f4 <_sbrk_r>
 8005b26:	3001      	adds	r0, #1
 8005b28:	d1f2      	bne.n	8005b10 <sbrk_aligned+0x24>
 8005b2a:	e7ef      	b.n	8005b0c <sbrk_aligned+0x20>
 8005b2c:	20000f3c 	.word	0x20000f3c

08005b30 <_malloc_r>:
 8005b30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b32:	2203      	movs	r2, #3
 8005b34:	1ccb      	adds	r3, r1, #3
 8005b36:	4393      	bics	r3, r2
 8005b38:	3308      	adds	r3, #8
 8005b3a:	0005      	movs	r5, r0
 8005b3c:	001f      	movs	r7, r3
 8005b3e:	2b0c      	cmp	r3, #12
 8005b40:	d234      	bcs.n	8005bac <_malloc_r+0x7c>
 8005b42:	270c      	movs	r7, #12
 8005b44:	42b9      	cmp	r1, r7
 8005b46:	d833      	bhi.n	8005bb0 <_malloc_r+0x80>
 8005b48:	0028      	movs	r0, r5
 8005b4a:	f000 f871 	bl	8005c30 <__malloc_lock>
 8005b4e:	4e37      	ldr	r6, [pc, #220]	@ (8005c2c <_malloc_r+0xfc>)
 8005b50:	6833      	ldr	r3, [r6, #0]
 8005b52:	001c      	movs	r4, r3
 8005b54:	2c00      	cmp	r4, #0
 8005b56:	d12f      	bne.n	8005bb8 <_malloc_r+0x88>
 8005b58:	0039      	movs	r1, r7
 8005b5a:	0028      	movs	r0, r5
 8005b5c:	f7ff ffc6 	bl	8005aec <sbrk_aligned>
 8005b60:	0004      	movs	r4, r0
 8005b62:	1c43      	adds	r3, r0, #1
 8005b64:	d15f      	bne.n	8005c26 <_malloc_r+0xf6>
 8005b66:	6834      	ldr	r4, [r6, #0]
 8005b68:	9400      	str	r4, [sp, #0]
 8005b6a:	9b00      	ldr	r3, [sp, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d14a      	bne.n	8005c06 <_malloc_r+0xd6>
 8005b70:	2c00      	cmp	r4, #0
 8005b72:	d052      	beq.n	8005c1a <_malloc_r+0xea>
 8005b74:	6823      	ldr	r3, [r4, #0]
 8005b76:	0028      	movs	r0, r5
 8005b78:	18e3      	adds	r3, r4, r3
 8005b7a:	9900      	ldr	r1, [sp, #0]
 8005b7c:	9301      	str	r3, [sp, #4]
 8005b7e:	f000 fab9 	bl	80060f4 <_sbrk_r>
 8005b82:	9b01      	ldr	r3, [sp, #4]
 8005b84:	4283      	cmp	r3, r0
 8005b86:	d148      	bne.n	8005c1a <_malloc_r+0xea>
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	0028      	movs	r0, r5
 8005b8c:	1aff      	subs	r7, r7, r3
 8005b8e:	0039      	movs	r1, r7
 8005b90:	f7ff ffac 	bl	8005aec <sbrk_aligned>
 8005b94:	3001      	adds	r0, #1
 8005b96:	d040      	beq.n	8005c1a <_malloc_r+0xea>
 8005b98:	6823      	ldr	r3, [r4, #0]
 8005b9a:	19db      	adds	r3, r3, r7
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	6833      	ldr	r3, [r6, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	2a00      	cmp	r2, #0
 8005ba4:	d133      	bne.n	8005c0e <_malloc_r+0xde>
 8005ba6:	9b00      	ldr	r3, [sp, #0]
 8005ba8:	6033      	str	r3, [r6, #0]
 8005baa:	e019      	b.n	8005be0 <_malloc_r+0xb0>
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	dac9      	bge.n	8005b44 <_malloc_r+0x14>
 8005bb0:	230c      	movs	r3, #12
 8005bb2:	602b      	str	r3, [r5, #0]
 8005bb4:	2000      	movs	r0, #0
 8005bb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bb8:	6821      	ldr	r1, [r4, #0]
 8005bba:	1bc9      	subs	r1, r1, r7
 8005bbc:	d420      	bmi.n	8005c00 <_malloc_r+0xd0>
 8005bbe:	290b      	cmp	r1, #11
 8005bc0:	d90a      	bls.n	8005bd8 <_malloc_r+0xa8>
 8005bc2:	19e2      	adds	r2, r4, r7
 8005bc4:	6027      	str	r7, [r4, #0]
 8005bc6:	42a3      	cmp	r3, r4
 8005bc8:	d104      	bne.n	8005bd4 <_malloc_r+0xa4>
 8005bca:	6032      	str	r2, [r6, #0]
 8005bcc:	6863      	ldr	r3, [r4, #4]
 8005bce:	6011      	str	r1, [r2, #0]
 8005bd0:	6053      	str	r3, [r2, #4]
 8005bd2:	e005      	b.n	8005be0 <_malloc_r+0xb0>
 8005bd4:	605a      	str	r2, [r3, #4]
 8005bd6:	e7f9      	b.n	8005bcc <_malloc_r+0x9c>
 8005bd8:	6862      	ldr	r2, [r4, #4]
 8005bda:	42a3      	cmp	r3, r4
 8005bdc:	d10e      	bne.n	8005bfc <_malloc_r+0xcc>
 8005bde:	6032      	str	r2, [r6, #0]
 8005be0:	0028      	movs	r0, r5
 8005be2:	f000 f82d 	bl	8005c40 <__malloc_unlock>
 8005be6:	0020      	movs	r0, r4
 8005be8:	2207      	movs	r2, #7
 8005bea:	300b      	adds	r0, #11
 8005bec:	1d23      	adds	r3, r4, #4
 8005bee:	4390      	bics	r0, r2
 8005bf0:	1ac2      	subs	r2, r0, r3
 8005bf2:	4298      	cmp	r0, r3
 8005bf4:	d0df      	beq.n	8005bb6 <_malloc_r+0x86>
 8005bf6:	1a1b      	subs	r3, r3, r0
 8005bf8:	50a3      	str	r3, [r4, r2]
 8005bfa:	e7dc      	b.n	8005bb6 <_malloc_r+0x86>
 8005bfc:	605a      	str	r2, [r3, #4]
 8005bfe:	e7ef      	b.n	8005be0 <_malloc_r+0xb0>
 8005c00:	0023      	movs	r3, r4
 8005c02:	6864      	ldr	r4, [r4, #4]
 8005c04:	e7a6      	b.n	8005b54 <_malloc_r+0x24>
 8005c06:	9c00      	ldr	r4, [sp, #0]
 8005c08:	6863      	ldr	r3, [r4, #4]
 8005c0a:	9300      	str	r3, [sp, #0]
 8005c0c:	e7ad      	b.n	8005b6a <_malloc_r+0x3a>
 8005c0e:	001a      	movs	r2, r3
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	42a3      	cmp	r3, r4
 8005c14:	d1fb      	bne.n	8005c0e <_malloc_r+0xde>
 8005c16:	2300      	movs	r3, #0
 8005c18:	e7da      	b.n	8005bd0 <_malloc_r+0xa0>
 8005c1a:	230c      	movs	r3, #12
 8005c1c:	0028      	movs	r0, r5
 8005c1e:	602b      	str	r3, [r5, #0]
 8005c20:	f000 f80e 	bl	8005c40 <__malloc_unlock>
 8005c24:	e7c6      	b.n	8005bb4 <_malloc_r+0x84>
 8005c26:	6007      	str	r7, [r0, #0]
 8005c28:	e7da      	b.n	8005be0 <_malloc_r+0xb0>
 8005c2a:	46c0      	nop			@ (mov r8, r8)
 8005c2c:	20000f40 	.word	0x20000f40

08005c30 <__malloc_lock>:
 8005c30:	b510      	push	{r4, lr}
 8005c32:	4802      	ldr	r0, [pc, #8]	@ (8005c3c <__malloc_lock+0xc>)
 8005c34:	f000 faaf 	bl	8006196 <__retarget_lock_acquire_recursive>
 8005c38:	bd10      	pop	{r4, pc}
 8005c3a:	46c0      	nop			@ (mov r8, r8)
 8005c3c:	20001084 	.word	0x20001084

08005c40 <__malloc_unlock>:
 8005c40:	b510      	push	{r4, lr}
 8005c42:	4802      	ldr	r0, [pc, #8]	@ (8005c4c <__malloc_unlock+0xc>)
 8005c44:	f000 faa8 	bl	8006198 <__retarget_lock_release_recursive>
 8005c48:	bd10      	pop	{r4, pc}
 8005c4a:	46c0      	nop			@ (mov r8, r8)
 8005c4c:	20001084 	.word	0x20001084

08005c50 <std>:
 8005c50:	2300      	movs	r3, #0
 8005c52:	b510      	push	{r4, lr}
 8005c54:	0004      	movs	r4, r0
 8005c56:	6003      	str	r3, [r0, #0]
 8005c58:	6043      	str	r3, [r0, #4]
 8005c5a:	6083      	str	r3, [r0, #8]
 8005c5c:	8181      	strh	r1, [r0, #12]
 8005c5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c60:	81c2      	strh	r2, [r0, #14]
 8005c62:	6103      	str	r3, [r0, #16]
 8005c64:	6143      	str	r3, [r0, #20]
 8005c66:	6183      	str	r3, [r0, #24]
 8005c68:	0019      	movs	r1, r3
 8005c6a:	2208      	movs	r2, #8
 8005c6c:	305c      	adds	r0, #92	@ 0x5c
 8005c6e:	f000 f9ff 	bl	8006070 <memset>
 8005c72:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca0 <std+0x50>)
 8005c74:	6224      	str	r4, [r4, #32]
 8005c76:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c78:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca4 <std+0x54>)
 8005c7a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca8 <std+0x58>)
 8005c7e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c80:	4b0a      	ldr	r3, [pc, #40]	@ (8005cac <std+0x5c>)
 8005c82:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c84:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb0 <std+0x60>)
 8005c86:	429c      	cmp	r4, r3
 8005c88:	d005      	beq.n	8005c96 <std+0x46>
 8005c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005cb4 <std+0x64>)
 8005c8c:	429c      	cmp	r4, r3
 8005c8e:	d002      	beq.n	8005c96 <std+0x46>
 8005c90:	4b09      	ldr	r3, [pc, #36]	@ (8005cb8 <std+0x68>)
 8005c92:	429c      	cmp	r4, r3
 8005c94:	d103      	bne.n	8005c9e <std+0x4e>
 8005c96:	0020      	movs	r0, r4
 8005c98:	3058      	adds	r0, #88	@ 0x58
 8005c9a:	f000 fa7b 	bl	8006194 <__retarget_lock_init_recursive>
 8005c9e:	bd10      	pop	{r4, pc}
 8005ca0:	08005e99 	.word	0x08005e99
 8005ca4:	08005ec1 	.word	0x08005ec1
 8005ca8:	08005ef9 	.word	0x08005ef9
 8005cac:	08005f25 	.word	0x08005f25
 8005cb0:	20000f44 	.word	0x20000f44
 8005cb4:	20000fac 	.word	0x20000fac
 8005cb8:	20001014 	.word	0x20001014

08005cbc <stdio_exit_handler>:
 8005cbc:	b510      	push	{r4, lr}
 8005cbe:	4a03      	ldr	r2, [pc, #12]	@ (8005ccc <stdio_exit_handler+0x10>)
 8005cc0:	4903      	ldr	r1, [pc, #12]	@ (8005cd0 <stdio_exit_handler+0x14>)
 8005cc2:	4804      	ldr	r0, [pc, #16]	@ (8005cd4 <stdio_exit_handler+0x18>)
 8005cc4:	f000 f86c 	bl	8005da0 <_fwalk_sglue>
 8005cc8:	bd10      	pop	{r4, pc}
 8005cca:	46c0      	nop			@ (mov r8, r8)
 8005ccc:	20000088 	.word	0x20000088
 8005cd0:	0800634d 	.word	0x0800634d
 8005cd4:	20000098 	.word	0x20000098

08005cd8 <cleanup_stdio>:
 8005cd8:	6841      	ldr	r1, [r0, #4]
 8005cda:	4b0b      	ldr	r3, [pc, #44]	@ (8005d08 <cleanup_stdio+0x30>)
 8005cdc:	b510      	push	{r4, lr}
 8005cde:	0004      	movs	r4, r0
 8005ce0:	4299      	cmp	r1, r3
 8005ce2:	d001      	beq.n	8005ce8 <cleanup_stdio+0x10>
 8005ce4:	f000 fb32 	bl	800634c <_fflush_r>
 8005ce8:	68a1      	ldr	r1, [r4, #8]
 8005cea:	4b08      	ldr	r3, [pc, #32]	@ (8005d0c <cleanup_stdio+0x34>)
 8005cec:	4299      	cmp	r1, r3
 8005cee:	d002      	beq.n	8005cf6 <cleanup_stdio+0x1e>
 8005cf0:	0020      	movs	r0, r4
 8005cf2:	f000 fb2b 	bl	800634c <_fflush_r>
 8005cf6:	68e1      	ldr	r1, [r4, #12]
 8005cf8:	4b05      	ldr	r3, [pc, #20]	@ (8005d10 <cleanup_stdio+0x38>)
 8005cfa:	4299      	cmp	r1, r3
 8005cfc:	d002      	beq.n	8005d04 <cleanup_stdio+0x2c>
 8005cfe:	0020      	movs	r0, r4
 8005d00:	f000 fb24 	bl	800634c <_fflush_r>
 8005d04:	bd10      	pop	{r4, pc}
 8005d06:	46c0      	nop			@ (mov r8, r8)
 8005d08:	20000f44 	.word	0x20000f44
 8005d0c:	20000fac 	.word	0x20000fac
 8005d10:	20001014 	.word	0x20001014

08005d14 <global_stdio_init.part.0>:
 8005d14:	b510      	push	{r4, lr}
 8005d16:	4b09      	ldr	r3, [pc, #36]	@ (8005d3c <global_stdio_init.part.0+0x28>)
 8005d18:	4a09      	ldr	r2, [pc, #36]	@ (8005d40 <global_stdio_init.part.0+0x2c>)
 8005d1a:	2104      	movs	r1, #4
 8005d1c:	601a      	str	r2, [r3, #0]
 8005d1e:	4809      	ldr	r0, [pc, #36]	@ (8005d44 <global_stdio_init.part.0+0x30>)
 8005d20:	2200      	movs	r2, #0
 8005d22:	f7ff ff95 	bl	8005c50 <std>
 8005d26:	2201      	movs	r2, #1
 8005d28:	2109      	movs	r1, #9
 8005d2a:	4807      	ldr	r0, [pc, #28]	@ (8005d48 <global_stdio_init.part.0+0x34>)
 8005d2c:	f7ff ff90 	bl	8005c50 <std>
 8005d30:	2202      	movs	r2, #2
 8005d32:	2112      	movs	r1, #18
 8005d34:	4805      	ldr	r0, [pc, #20]	@ (8005d4c <global_stdio_init.part.0+0x38>)
 8005d36:	f7ff ff8b 	bl	8005c50 <std>
 8005d3a:	bd10      	pop	{r4, pc}
 8005d3c:	2000107c 	.word	0x2000107c
 8005d40:	08005cbd 	.word	0x08005cbd
 8005d44:	20000f44 	.word	0x20000f44
 8005d48:	20000fac 	.word	0x20000fac
 8005d4c:	20001014 	.word	0x20001014

08005d50 <__sfp_lock_acquire>:
 8005d50:	b510      	push	{r4, lr}
 8005d52:	4802      	ldr	r0, [pc, #8]	@ (8005d5c <__sfp_lock_acquire+0xc>)
 8005d54:	f000 fa1f 	bl	8006196 <__retarget_lock_acquire_recursive>
 8005d58:	bd10      	pop	{r4, pc}
 8005d5a:	46c0      	nop			@ (mov r8, r8)
 8005d5c:	20001085 	.word	0x20001085

08005d60 <__sfp_lock_release>:
 8005d60:	b510      	push	{r4, lr}
 8005d62:	4802      	ldr	r0, [pc, #8]	@ (8005d6c <__sfp_lock_release+0xc>)
 8005d64:	f000 fa18 	bl	8006198 <__retarget_lock_release_recursive>
 8005d68:	bd10      	pop	{r4, pc}
 8005d6a:	46c0      	nop			@ (mov r8, r8)
 8005d6c:	20001085 	.word	0x20001085

08005d70 <__sinit>:
 8005d70:	b510      	push	{r4, lr}
 8005d72:	0004      	movs	r4, r0
 8005d74:	f7ff ffec 	bl	8005d50 <__sfp_lock_acquire>
 8005d78:	6a23      	ldr	r3, [r4, #32]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <__sinit+0x14>
 8005d7e:	f7ff ffef 	bl	8005d60 <__sfp_lock_release>
 8005d82:	bd10      	pop	{r4, pc}
 8005d84:	4b04      	ldr	r3, [pc, #16]	@ (8005d98 <__sinit+0x28>)
 8005d86:	6223      	str	r3, [r4, #32]
 8005d88:	4b04      	ldr	r3, [pc, #16]	@ (8005d9c <__sinit+0x2c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1f6      	bne.n	8005d7e <__sinit+0xe>
 8005d90:	f7ff ffc0 	bl	8005d14 <global_stdio_init.part.0>
 8005d94:	e7f3      	b.n	8005d7e <__sinit+0xe>
 8005d96:	46c0      	nop			@ (mov r8, r8)
 8005d98:	08005cd9 	.word	0x08005cd9
 8005d9c:	2000107c 	.word	0x2000107c

08005da0 <_fwalk_sglue>:
 8005da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005da2:	0014      	movs	r4, r2
 8005da4:	2600      	movs	r6, #0
 8005da6:	9000      	str	r0, [sp, #0]
 8005da8:	9101      	str	r1, [sp, #4]
 8005daa:	68a5      	ldr	r5, [r4, #8]
 8005dac:	6867      	ldr	r7, [r4, #4]
 8005dae:	3f01      	subs	r7, #1
 8005db0:	d504      	bpl.n	8005dbc <_fwalk_sglue+0x1c>
 8005db2:	6824      	ldr	r4, [r4, #0]
 8005db4:	2c00      	cmp	r4, #0
 8005db6:	d1f8      	bne.n	8005daa <_fwalk_sglue+0xa>
 8005db8:	0030      	movs	r0, r6
 8005dba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005dbc:	89ab      	ldrh	r3, [r5, #12]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d908      	bls.n	8005dd4 <_fwalk_sglue+0x34>
 8005dc2:	220e      	movs	r2, #14
 8005dc4:	5eab      	ldrsh	r3, [r5, r2]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	d004      	beq.n	8005dd4 <_fwalk_sglue+0x34>
 8005dca:	0029      	movs	r1, r5
 8005dcc:	9800      	ldr	r0, [sp, #0]
 8005dce:	9b01      	ldr	r3, [sp, #4]
 8005dd0:	4798      	blx	r3
 8005dd2:	4306      	orrs	r6, r0
 8005dd4:	3568      	adds	r5, #104	@ 0x68
 8005dd6:	e7ea      	b.n	8005dae <_fwalk_sglue+0xe>

08005dd8 <_puts_r>:
 8005dd8:	6a03      	ldr	r3, [r0, #32]
 8005dda:	b570      	push	{r4, r5, r6, lr}
 8005ddc:	0005      	movs	r5, r0
 8005dde:	000e      	movs	r6, r1
 8005de0:	6884      	ldr	r4, [r0, #8]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <_puts_r+0x12>
 8005de6:	f7ff ffc3 	bl	8005d70 <__sinit>
 8005dea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dec:	07db      	lsls	r3, r3, #31
 8005dee:	d405      	bmi.n	8005dfc <_puts_r+0x24>
 8005df0:	89a3      	ldrh	r3, [r4, #12]
 8005df2:	059b      	lsls	r3, r3, #22
 8005df4:	d402      	bmi.n	8005dfc <_puts_r+0x24>
 8005df6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005df8:	f000 f9cd 	bl	8006196 <__retarget_lock_acquire_recursive>
 8005dfc:	89a3      	ldrh	r3, [r4, #12]
 8005dfe:	071b      	lsls	r3, r3, #28
 8005e00:	d502      	bpl.n	8005e08 <_puts_r+0x30>
 8005e02:	6923      	ldr	r3, [r4, #16]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d11f      	bne.n	8005e48 <_puts_r+0x70>
 8005e08:	0021      	movs	r1, r4
 8005e0a:	0028      	movs	r0, r5
 8005e0c:	f000 f8d2 	bl	8005fb4 <__swsetup_r>
 8005e10:	2800      	cmp	r0, #0
 8005e12:	d019      	beq.n	8005e48 <_puts_r+0x70>
 8005e14:	2501      	movs	r5, #1
 8005e16:	426d      	negs	r5, r5
 8005e18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e1a:	07db      	lsls	r3, r3, #31
 8005e1c:	d405      	bmi.n	8005e2a <_puts_r+0x52>
 8005e1e:	89a3      	ldrh	r3, [r4, #12]
 8005e20:	059b      	lsls	r3, r3, #22
 8005e22:	d402      	bmi.n	8005e2a <_puts_r+0x52>
 8005e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e26:	f000 f9b7 	bl	8006198 <__retarget_lock_release_recursive>
 8005e2a:	0028      	movs	r0, r5
 8005e2c:	bd70      	pop	{r4, r5, r6, pc}
 8005e2e:	3601      	adds	r6, #1
 8005e30:	60a3      	str	r3, [r4, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	da04      	bge.n	8005e40 <_puts_r+0x68>
 8005e36:	69a2      	ldr	r2, [r4, #24]
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	dc16      	bgt.n	8005e6a <_puts_r+0x92>
 8005e3c:	290a      	cmp	r1, #10
 8005e3e:	d014      	beq.n	8005e6a <_puts_r+0x92>
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	6022      	str	r2, [r4, #0]
 8005e46:	7019      	strb	r1, [r3, #0]
 8005e48:	68a3      	ldr	r3, [r4, #8]
 8005e4a:	7831      	ldrb	r1, [r6, #0]
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	2900      	cmp	r1, #0
 8005e50:	d1ed      	bne.n	8005e2e <_puts_r+0x56>
 8005e52:	60a3      	str	r3, [r4, #8]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	da0f      	bge.n	8005e78 <_puts_r+0xa0>
 8005e58:	0022      	movs	r2, r4
 8005e5a:	0028      	movs	r0, r5
 8005e5c:	310a      	adds	r1, #10
 8005e5e:	f000 f867 	bl	8005f30 <__swbuf_r>
 8005e62:	3001      	adds	r0, #1
 8005e64:	d0d6      	beq.n	8005e14 <_puts_r+0x3c>
 8005e66:	250a      	movs	r5, #10
 8005e68:	e7d6      	b.n	8005e18 <_puts_r+0x40>
 8005e6a:	0022      	movs	r2, r4
 8005e6c:	0028      	movs	r0, r5
 8005e6e:	f000 f85f 	bl	8005f30 <__swbuf_r>
 8005e72:	3001      	adds	r0, #1
 8005e74:	d1e8      	bne.n	8005e48 <_puts_r+0x70>
 8005e76:	e7cd      	b.n	8005e14 <_puts_r+0x3c>
 8005e78:	6823      	ldr	r3, [r4, #0]
 8005e7a:	1c5a      	adds	r2, r3, #1
 8005e7c:	6022      	str	r2, [r4, #0]
 8005e7e:	220a      	movs	r2, #10
 8005e80:	701a      	strb	r2, [r3, #0]
 8005e82:	e7f0      	b.n	8005e66 <_puts_r+0x8e>

08005e84 <puts>:
 8005e84:	b510      	push	{r4, lr}
 8005e86:	4b03      	ldr	r3, [pc, #12]	@ (8005e94 <puts+0x10>)
 8005e88:	0001      	movs	r1, r0
 8005e8a:	6818      	ldr	r0, [r3, #0]
 8005e8c:	f7ff ffa4 	bl	8005dd8 <_puts_r>
 8005e90:	bd10      	pop	{r4, pc}
 8005e92:	46c0      	nop			@ (mov r8, r8)
 8005e94:	20000094 	.word	0x20000094

08005e98 <__sread>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	000c      	movs	r4, r1
 8005e9c:	250e      	movs	r5, #14
 8005e9e:	5f49      	ldrsh	r1, [r1, r5]
 8005ea0:	f000 f914 	bl	80060cc <_read_r>
 8005ea4:	2800      	cmp	r0, #0
 8005ea6:	db03      	blt.n	8005eb0 <__sread+0x18>
 8005ea8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005eaa:	181b      	adds	r3, r3, r0
 8005eac:	6563      	str	r3, [r4, #84]	@ 0x54
 8005eae:	bd70      	pop	{r4, r5, r6, pc}
 8005eb0:	89a3      	ldrh	r3, [r4, #12]
 8005eb2:	4a02      	ldr	r2, [pc, #8]	@ (8005ebc <__sread+0x24>)
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	81a3      	strh	r3, [r4, #12]
 8005eb8:	e7f9      	b.n	8005eae <__sread+0x16>
 8005eba:	46c0      	nop			@ (mov r8, r8)
 8005ebc:	ffffefff 	.word	0xffffefff

08005ec0 <__swrite>:
 8005ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec2:	001f      	movs	r7, r3
 8005ec4:	898b      	ldrh	r3, [r1, #12]
 8005ec6:	0005      	movs	r5, r0
 8005ec8:	000c      	movs	r4, r1
 8005eca:	0016      	movs	r6, r2
 8005ecc:	05db      	lsls	r3, r3, #23
 8005ece:	d505      	bpl.n	8005edc <__swrite+0x1c>
 8005ed0:	230e      	movs	r3, #14
 8005ed2:	5ec9      	ldrsh	r1, [r1, r3]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2302      	movs	r3, #2
 8005ed8:	f000 f8e4 	bl	80060a4 <_lseek_r>
 8005edc:	89a3      	ldrh	r3, [r4, #12]
 8005ede:	4a05      	ldr	r2, [pc, #20]	@ (8005ef4 <__swrite+0x34>)
 8005ee0:	0028      	movs	r0, r5
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	81a3      	strh	r3, [r4, #12]
 8005ee6:	0032      	movs	r2, r6
 8005ee8:	230e      	movs	r3, #14
 8005eea:	5ee1      	ldrsh	r1, [r4, r3]
 8005eec:	003b      	movs	r3, r7
 8005eee:	f000 f913 	bl	8006118 <_write_r>
 8005ef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ef4:	ffffefff 	.word	0xffffefff

08005ef8 <__sseek>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	000c      	movs	r4, r1
 8005efc:	250e      	movs	r5, #14
 8005efe:	5f49      	ldrsh	r1, [r1, r5]
 8005f00:	f000 f8d0 	bl	80060a4 <_lseek_r>
 8005f04:	89a3      	ldrh	r3, [r4, #12]
 8005f06:	1c42      	adds	r2, r0, #1
 8005f08:	d103      	bne.n	8005f12 <__sseek+0x1a>
 8005f0a:	4a05      	ldr	r2, [pc, #20]	@ (8005f20 <__sseek+0x28>)
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	81a3      	strh	r3, [r4, #12]
 8005f10:	bd70      	pop	{r4, r5, r6, pc}
 8005f12:	2280      	movs	r2, #128	@ 0x80
 8005f14:	0152      	lsls	r2, r2, #5
 8005f16:	4313      	orrs	r3, r2
 8005f18:	81a3      	strh	r3, [r4, #12]
 8005f1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f1c:	e7f8      	b.n	8005f10 <__sseek+0x18>
 8005f1e:	46c0      	nop			@ (mov r8, r8)
 8005f20:	ffffefff 	.word	0xffffefff

08005f24 <__sclose>:
 8005f24:	b510      	push	{r4, lr}
 8005f26:	230e      	movs	r3, #14
 8005f28:	5ec9      	ldrsh	r1, [r1, r3]
 8005f2a:	f000 f8a9 	bl	8006080 <_close_r>
 8005f2e:	bd10      	pop	{r4, pc}

08005f30 <__swbuf_r>:
 8005f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f32:	0006      	movs	r6, r0
 8005f34:	000d      	movs	r5, r1
 8005f36:	0014      	movs	r4, r2
 8005f38:	2800      	cmp	r0, #0
 8005f3a:	d004      	beq.n	8005f46 <__swbuf_r+0x16>
 8005f3c:	6a03      	ldr	r3, [r0, #32]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <__swbuf_r+0x16>
 8005f42:	f7ff ff15 	bl	8005d70 <__sinit>
 8005f46:	69a3      	ldr	r3, [r4, #24]
 8005f48:	60a3      	str	r3, [r4, #8]
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	071b      	lsls	r3, r3, #28
 8005f4e:	d502      	bpl.n	8005f56 <__swbuf_r+0x26>
 8005f50:	6923      	ldr	r3, [r4, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d109      	bne.n	8005f6a <__swbuf_r+0x3a>
 8005f56:	0021      	movs	r1, r4
 8005f58:	0030      	movs	r0, r6
 8005f5a:	f000 f82b 	bl	8005fb4 <__swsetup_r>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d003      	beq.n	8005f6a <__swbuf_r+0x3a>
 8005f62:	2501      	movs	r5, #1
 8005f64:	426d      	negs	r5, r5
 8005f66:	0028      	movs	r0, r5
 8005f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f6a:	6923      	ldr	r3, [r4, #16]
 8005f6c:	6820      	ldr	r0, [r4, #0]
 8005f6e:	b2ef      	uxtb	r7, r5
 8005f70:	1ac0      	subs	r0, r0, r3
 8005f72:	6963      	ldr	r3, [r4, #20]
 8005f74:	b2ed      	uxtb	r5, r5
 8005f76:	4283      	cmp	r3, r0
 8005f78:	dc05      	bgt.n	8005f86 <__swbuf_r+0x56>
 8005f7a:	0021      	movs	r1, r4
 8005f7c:	0030      	movs	r0, r6
 8005f7e:	f000 f9e5 	bl	800634c <_fflush_r>
 8005f82:	2800      	cmp	r0, #0
 8005f84:	d1ed      	bne.n	8005f62 <__swbuf_r+0x32>
 8005f86:	68a3      	ldr	r3, [r4, #8]
 8005f88:	3001      	adds	r0, #1
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	60a3      	str	r3, [r4, #8]
 8005f8e:	6823      	ldr	r3, [r4, #0]
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	6022      	str	r2, [r4, #0]
 8005f94:	701f      	strb	r7, [r3, #0]
 8005f96:	6963      	ldr	r3, [r4, #20]
 8005f98:	4283      	cmp	r3, r0
 8005f9a:	d004      	beq.n	8005fa6 <__swbuf_r+0x76>
 8005f9c:	89a3      	ldrh	r3, [r4, #12]
 8005f9e:	07db      	lsls	r3, r3, #31
 8005fa0:	d5e1      	bpl.n	8005f66 <__swbuf_r+0x36>
 8005fa2:	2d0a      	cmp	r5, #10
 8005fa4:	d1df      	bne.n	8005f66 <__swbuf_r+0x36>
 8005fa6:	0021      	movs	r1, r4
 8005fa8:	0030      	movs	r0, r6
 8005faa:	f000 f9cf 	bl	800634c <_fflush_r>
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	d0d9      	beq.n	8005f66 <__swbuf_r+0x36>
 8005fb2:	e7d6      	b.n	8005f62 <__swbuf_r+0x32>

08005fb4 <__swsetup_r>:
 8005fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800606c <__swsetup_r+0xb8>)
 8005fb6:	b570      	push	{r4, r5, r6, lr}
 8005fb8:	0005      	movs	r5, r0
 8005fba:	6818      	ldr	r0, [r3, #0]
 8005fbc:	000c      	movs	r4, r1
 8005fbe:	2800      	cmp	r0, #0
 8005fc0:	d004      	beq.n	8005fcc <__swsetup_r+0x18>
 8005fc2:	6a03      	ldr	r3, [r0, #32]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <__swsetup_r+0x18>
 8005fc8:	f7ff fed2 	bl	8005d70 <__sinit>
 8005fcc:	230c      	movs	r3, #12
 8005fce:	5ee2      	ldrsh	r2, [r4, r3]
 8005fd0:	0713      	lsls	r3, r2, #28
 8005fd2:	d423      	bmi.n	800601c <__swsetup_r+0x68>
 8005fd4:	06d3      	lsls	r3, r2, #27
 8005fd6:	d407      	bmi.n	8005fe8 <__swsetup_r+0x34>
 8005fd8:	2309      	movs	r3, #9
 8005fda:	602b      	str	r3, [r5, #0]
 8005fdc:	2340      	movs	r3, #64	@ 0x40
 8005fde:	2001      	movs	r0, #1
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	81a3      	strh	r3, [r4, #12]
 8005fe4:	4240      	negs	r0, r0
 8005fe6:	e03a      	b.n	800605e <__swsetup_r+0xaa>
 8005fe8:	0752      	lsls	r2, r2, #29
 8005fea:	d513      	bpl.n	8006014 <__swsetup_r+0x60>
 8005fec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fee:	2900      	cmp	r1, #0
 8005ff0:	d008      	beq.n	8006004 <__swsetup_r+0x50>
 8005ff2:	0023      	movs	r3, r4
 8005ff4:	3344      	adds	r3, #68	@ 0x44
 8005ff6:	4299      	cmp	r1, r3
 8005ff8:	d002      	beq.n	8006000 <__swsetup_r+0x4c>
 8005ffa:	0028      	movs	r0, r5
 8005ffc:	f000 f8d6 	bl	80061ac <_free_r>
 8006000:	2300      	movs	r3, #0
 8006002:	6363      	str	r3, [r4, #52]	@ 0x34
 8006004:	2224      	movs	r2, #36	@ 0x24
 8006006:	89a3      	ldrh	r3, [r4, #12]
 8006008:	4393      	bics	r3, r2
 800600a:	81a3      	strh	r3, [r4, #12]
 800600c:	2300      	movs	r3, #0
 800600e:	6063      	str	r3, [r4, #4]
 8006010:	6923      	ldr	r3, [r4, #16]
 8006012:	6023      	str	r3, [r4, #0]
 8006014:	2308      	movs	r3, #8
 8006016:	89a2      	ldrh	r2, [r4, #12]
 8006018:	4313      	orrs	r3, r2
 800601a:	81a3      	strh	r3, [r4, #12]
 800601c:	6923      	ldr	r3, [r4, #16]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d10b      	bne.n	800603a <__swsetup_r+0x86>
 8006022:	21a0      	movs	r1, #160	@ 0xa0
 8006024:	2280      	movs	r2, #128	@ 0x80
 8006026:	89a3      	ldrh	r3, [r4, #12]
 8006028:	0089      	lsls	r1, r1, #2
 800602a:	0092      	lsls	r2, r2, #2
 800602c:	400b      	ands	r3, r1
 800602e:	4293      	cmp	r3, r2
 8006030:	d003      	beq.n	800603a <__swsetup_r+0x86>
 8006032:	0021      	movs	r1, r4
 8006034:	0028      	movs	r0, r5
 8006036:	f000 f9df 	bl	80063f8 <__smakebuf_r>
 800603a:	230c      	movs	r3, #12
 800603c:	5ee2      	ldrsh	r2, [r4, r3]
 800603e:	2101      	movs	r1, #1
 8006040:	0013      	movs	r3, r2
 8006042:	400b      	ands	r3, r1
 8006044:	420a      	tst	r2, r1
 8006046:	d00b      	beq.n	8006060 <__swsetup_r+0xac>
 8006048:	2300      	movs	r3, #0
 800604a:	60a3      	str	r3, [r4, #8]
 800604c:	6963      	ldr	r3, [r4, #20]
 800604e:	425b      	negs	r3, r3
 8006050:	61a3      	str	r3, [r4, #24]
 8006052:	2000      	movs	r0, #0
 8006054:	6923      	ldr	r3, [r4, #16]
 8006056:	4283      	cmp	r3, r0
 8006058:	d101      	bne.n	800605e <__swsetup_r+0xaa>
 800605a:	0613      	lsls	r3, r2, #24
 800605c:	d4be      	bmi.n	8005fdc <__swsetup_r+0x28>
 800605e:	bd70      	pop	{r4, r5, r6, pc}
 8006060:	0791      	lsls	r1, r2, #30
 8006062:	d400      	bmi.n	8006066 <__swsetup_r+0xb2>
 8006064:	6963      	ldr	r3, [r4, #20]
 8006066:	60a3      	str	r3, [r4, #8]
 8006068:	e7f3      	b.n	8006052 <__swsetup_r+0x9e>
 800606a:	46c0      	nop			@ (mov r8, r8)
 800606c:	20000094 	.word	0x20000094

08006070 <memset>:
 8006070:	0003      	movs	r3, r0
 8006072:	1882      	adds	r2, r0, r2
 8006074:	4293      	cmp	r3, r2
 8006076:	d100      	bne.n	800607a <memset+0xa>
 8006078:	4770      	bx	lr
 800607a:	7019      	strb	r1, [r3, #0]
 800607c:	3301      	adds	r3, #1
 800607e:	e7f9      	b.n	8006074 <memset+0x4>

08006080 <_close_r>:
 8006080:	2300      	movs	r3, #0
 8006082:	b570      	push	{r4, r5, r6, lr}
 8006084:	4d06      	ldr	r5, [pc, #24]	@ (80060a0 <_close_r+0x20>)
 8006086:	0004      	movs	r4, r0
 8006088:	0008      	movs	r0, r1
 800608a:	602b      	str	r3, [r5, #0]
 800608c:	f7fa fe18 	bl	8000cc0 <_close>
 8006090:	1c43      	adds	r3, r0, #1
 8006092:	d103      	bne.n	800609c <_close_r+0x1c>
 8006094:	682b      	ldr	r3, [r5, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d000      	beq.n	800609c <_close_r+0x1c>
 800609a:	6023      	str	r3, [r4, #0]
 800609c:	bd70      	pop	{r4, r5, r6, pc}
 800609e:	46c0      	nop			@ (mov r8, r8)
 80060a0:	20001080 	.word	0x20001080

080060a4 <_lseek_r>:
 80060a4:	b570      	push	{r4, r5, r6, lr}
 80060a6:	0004      	movs	r4, r0
 80060a8:	0008      	movs	r0, r1
 80060aa:	0011      	movs	r1, r2
 80060ac:	001a      	movs	r2, r3
 80060ae:	2300      	movs	r3, #0
 80060b0:	4d05      	ldr	r5, [pc, #20]	@ (80060c8 <_lseek_r+0x24>)
 80060b2:	602b      	str	r3, [r5, #0]
 80060b4:	f7fa fe0e 	bl	8000cd4 <_lseek>
 80060b8:	1c43      	adds	r3, r0, #1
 80060ba:	d103      	bne.n	80060c4 <_lseek_r+0x20>
 80060bc:	682b      	ldr	r3, [r5, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d000      	beq.n	80060c4 <_lseek_r+0x20>
 80060c2:	6023      	str	r3, [r4, #0]
 80060c4:	bd70      	pop	{r4, r5, r6, pc}
 80060c6:	46c0      	nop			@ (mov r8, r8)
 80060c8:	20001080 	.word	0x20001080

080060cc <_read_r>:
 80060cc:	b570      	push	{r4, r5, r6, lr}
 80060ce:	0004      	movs	r4, r0
 80060d0:	0008      	movs	r0, r1
 80060d2:	0011      	movs	r1, r2
 80060d4:	001a      	movs	r2, r3
 80060d6:	2300      	movs	r3, #0
 80060d8:	4d05      	ldr	r5, [pc, #20]	@ (80060f0 <_read_r+0x24>)
 80060da:	602b      	str	r3, [r5, #0]
 80060dc:	f7fa fdd4 	bl	8000c88 <_read>
 80060e0:	1c43      	adds	r3, r0, #1
 80060e2:	d103      	bne.n	80060ec <_read_r+0x20>
 80060e4:	682b      	ldr	r3, [r5, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d000      	beq.n	80060ec <_read_r+0x20>
 80060ea:	6023      	str	r3, [r4, #0]
 80060ec:	bd70      	pop	{r4, r5, r6, pc}
 80060ee:	46c0      	nop			@ (mov r8, r8)
 80060f0:	20001080 	.word	0x20001080

080060f4 <_sbrk_r>:
 80060f4:	2300      	movs	r3, #0
 80060f6:	b570      	push	{r4, r5, r6, lr}
 80060f8:	4d06      	ldr	r5, [pc, #24]	@ (8006114 <_sbrk_r+0x20>)
 80060fa:	0004      	movs	r4, r0
 80060fc:	0008      	movs	r0, r1
 80060fe:	602b      	str	r3, [r5, #0]
 8006100:	f7fa fdea 	bl	8000cd8 <_sbrk>
 8006104:	1c43      	adds	r3, r0, #1
 8006106:	d103      	bne.n	8006110 <_sbrk_r+0x1c>
 8006108:	682b      	ldr	r3, [r5, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d000      	beq.n	8006110 <_sbrk_r+0x1c>
 800610e:	6023      	str	r3, [r4, #0]
 8006110:	bd70      	pop	{r4, r5, r6, pc}
 8006112:	46c0      	nop			@ (mov r8, r8)
 8006114:	20001080 	.word	0x20001080

08006118 <_write_r>:
 8006118:	b570      	push	{r4, r5, r6, lr}
 800611a:	0004      	movs	r4, r0
 800611c:	0008      	movs	r0, r1
 800611e:	0011      	movs	r1, r2
 8006120:	001a      	movs	r2, r3
 8006122:	2300      	movs	r3, #0
 8006124:	4d05      	ldr	r5, [pc, #20]	@ (800613c <_write_r+0x24>)
 8006126:	602b      	str	r3, [r5, #0]
 8006128:	f7fa fdbc 	bl	8000ca4 <_write>
 800612c:	1c43      	adds	r3, r0, #1
 800612e:	d103      	bne.n	8006138 <_write_r+0x20>
 8006130:	682b      	ldr	r3, [r5, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d000      	beq.n	8006138 <_write_r+0x20>
 8006136:	6023      	str	r3, [r4, #0]
 8006138:	bd70      	pop	{r4, r5, r6, pc}
 800613a:	46c0      	nop			@ (mov r8, r8)
 800613c:	20001080 	.word	0x20001080

08006140 <__errno>:
 8006140:	4b01      	ldr	r3, [pc, #4]	@ (8006148 <__errno+0x8>)
 8006142:	6818      	ldr	r0, [r3, #0]
 8006144:	4770      	bx	lr
 8006146:	46c0      	nop			@ (mov r8, r8)
 8006148:	20000094 	.word	0x20000094

0800614c <__libc_init_array>:
 800614c:	b570      	push	{r4, r5, r6, lr}
 800614e:	2600      	movs	r6, #0
 8006150:	4c0c      	ldr	r4, [pc, #48]	@ (8006184 <__libc_init_array+0x38>)
 8006152:	4d0d      	ldr	r5, [pc, #52]	@ (8006188 <__libc_init_array+0x3c>)
 8006154:	1b64      	subs	r4, r4, r5
 8006156:	10a4      	asrs	r4, r4, #2
 8006158:	42a6      	cmp	r6, r4
 800615a:	d109      	bne.n	8006170 <__libc_init_array+0x24>
 800615c:	2600      	movs	r6, #0
 800615e:	f000 f9b1 	bl	80064c4 <_init>
 8006162:	4c0a      	ldr	r4, [pc, #40]	@ (800618c <__libc_init_array+0x40>)
 8006164:	4d0a      	ldr	r5, [pc, #40]	@ (8006190 <__libc_init_array+0x44>)
 8006166:	1b64      	subs	r4, r4, r5
 8006168:	10a4      	asrs	r4, r4, #2
 800616a:	42a6      	cmp	r6, r4
 800616c:	d105      	bne.n	800617a <__libc_init_array+0x2e>
 800616e:	bd70      	pop	{r4, r5, r6, pc}
 8006170:	00b3      	lsls	r3, r6, #2
 8006172:	58eb      	ldr	r3, [r5, r3]
 8006174:	4798      	blx	r3
 8006176:	3601      	adds	r6, #1
 8006178:	e7ee      	b.n	8006158 <__libc_init_array+0xc>
 800617a:	00b3      	lsls	r3, r6, #2
 800617c:	58eb      	ldr	r3, [r5, r3]
 800617e:	4798      	blx	r3
 8006180:	3601      	adds	r6, #1
 8006182:	e7f2      	b.n	800616a <__libc_init_array+0x1e>
 8006184:	080068c4 	.word	0x080068c4
 8006188:	080068c4 	.word	0x080068c4
 800618c:	080068c8 	.word	0x080068c8
 8006190:	080068c4 	.word	0x080068c4

08006194 <__retarget_lock_init_recursive>:
 8006194:	4770      	bx	lr

08006196 <__retarget_lock_acquire_recursive>:
 8006196:	4770      	bx	lr

08006198 <__retarget_lock_release_recursive>:
 8006198:	4770      	bx	lr

0800619a <memcpy>:
 800619a:	2300      	movs	r3, #0
 800619c:	b510      	push	{r4, lr}
 800619e:	429a      	cmp	r2, r3
 80061a0:	d100      	bne.n	80061a4 <memcpy+0xa>
 80061a2:	bd10      	pop	{r4, pc}
 80061a4:	5ccc      	ldrb	r4, [r1, r3]
 80061a6:	54c4      	strb	r4, [r0, r3]
 80061a8:	3301      	adds	r3, #1
 80061aa:	e7f8      	b.n	800619e <memcpy+0x4>

080061ac <_free_r>:
 80061ac:	b570      	push	{r4, r5, r6, lr}
 80061ae:	0005      	movs	r5, r0
 80061b0:	1e0c      	subs	r4, r1, #0
 80061b2:	d010      	beq.n	80061d6 <_free_r+0x2a>
 80061b4:	3c04      	subs	r4, #4
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	da00      	bge.n	80061be <_free_r+0x12>
 80061bc:	18e4      	adds	r4, r4, r3
 80061be:	0028      	movs	r0, r5
 80061c0:	f7ff fd36 	bl	8005c30 <__malloc_lock>
 80061c4:	4a1d      	ldr	r2, [pc, #116]	@ (800623c <_free_r+0x90>)
 80061c6:	6813      	ldr	r3, [r2, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d105      	bne.n	80061d8 <_free_r+0x2c>
 80061cc:	6063      	str	r3, [r4, #4]
 80061ce:	6014      	str	r4, [r2, #0]
 80061d0:	0028      	movs	r0, r5
 80061d2:	f7ff fd35 	bl	8005c40 <__malloc_unlock>
 80061d6:	bd70      	pop	{r4, r5, r6, pc}
 80061d8:	42a3      	cmp	r3, r4
 80061da:	d908      	bls.n	80061ee <_free_r+0x42>
 80061dc:	6820      	ldr	r0, [r4, #0]
 80061de:	1821      	adds	r1, r4, r0
 80061e0:	428b      	cmp	r3, r1
 80061e2:	d1f3      	bne.n	80061cc <_free_r+0x20>
 80061e4:	6819      	ldr	r1, [r3, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	1809      	adds	r1, r1, r0
 80061ea:	6021      	str	r1, [r4, #0]
 80061ec:	e7ee      	b.n	80061cc <_free_r+0x20>
 80061ee:	001a      	movs	r2, r3
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <_free_r+0x4e>
 80061f6:	42a3      	cmp	r3, r4
 80061f8:	d9f9      	bls.n	80061ee <_free_r+0x42>
 80061fa:	6811      	ldr	r1, [r2, #0]
 80061fc:	1850      	adds	r0, r2, r1
 80061fe:	42a0      	cmp	r0, r4
 8006200:	d10b      	bne.n	800621a <_free_r+0x6e>
 8006202:	6820      	ldr	r0, [r4, #0]
 8006204:	1809      	adds	r1, r1, r0
 8006206:	1850      	adds	r0, r2, r1
 8006208:	6011      	str	r1, [r2, #0]
 800620a:	4283      	cmp	r3, r0
 800620c:	d1e0      	bne.n	80061d0 <_free_r+0x24>
 800620e:	6818      	ldr	r0, [r3, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	1841      	adds	r1, r0, r1
 8006214:	6011      	str	r1, [r2, #0]
 8006216:	6053      	str	r3, [r2, #4]
 8006218:	e7da      	b.n	80061d0 <_free_r+0x24>
 800621a:	42a0      	cmp	r0, r4
 800621c:	d902      	bls.n	8006224 <_free_r+0x78>
 800621e:	230c      	movs	r3, #12
 8006220:	602b      	str	r3, [r5, #0]
 8006222:	e7d5      	b.n	80061d0 <_free_r+0x24>
 8006224:	6820      	ldr	r0, [r4, #0]
 8006226:	1821      	adds	r1, r4, r0
 8006228:	428b      	cmp	r3, r1
 800622a:	d103      	bne.n	8006234 <_free_r+0x88>
 800622c:	6819      	ldr	r1, [r3, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	1809      	adds	r1, r1, r0
 8006232:	6021      	str	r1, [r4, #0]
 8006234:	6063      	str	r3, [r4, #4]
 8006236:	6054      	str	r4, [r2, #4]
 8006238:	e7ca      	b.n	80061d0 <_free_r+0x24>
 800623a:	46c0      	nop			@ (mov r8, r8)
 800623c:	20000f40 	.word	0x20000f40

08006240 <__sflush_r>:
 8006240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006242:	220c      	movs	r2, #12
 8006244:	5e8b      	ldrsh	r3, [r1, r2]
 8006246:	0005      	movs	r5, r0
 8006248:	000c      	movs	r4, r1
 800624a:	071a      	lsls	r2, r3, #28
 800624c:	d456      	bmi.n	80062fc <__sflush_r+0xbc>
 800624e:	684a      	ldr	r2, [r1, #4]
 8006250:	2a00      	cmp	r2, #0
 8006252:	dc02      	bgt.n	800625a <__sflush_r+0x1a>
 8006254:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006256:	2a00      	cmp	r2, #0
 8006258:	dd4e      	ble.n	80062f8 <__sflush_r+0xb8>
 800625a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800625c:	2f00      	cmp	r7, #0
 800625e:	d04b      	beq.n	80062f8 <__sflush_r+0xb8>
 8006260:	2200      	movs	r2, #0
 8006262:	2080      	movs	r0, #128	@ 0x80
 8006264:	682e      	ldr	r6, [r5, #0]
 8006266:	602a      	str	r2, [r5, #0]
 8006268:	001a      	movs	r2, r3
 800626a:	0140      	lsls	r0, r0, #5
 800626c:	6a21      	ldr	r1, [r4, #32]
 800626e:	4002      	ands	r2, r0
 8006270:	4203      	tst	r3, r0
 8006272:	d033      	beq.n	80062dc <__sflush_r+0x9c>
 8006274:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006276:	89a3      	ldrh	r3, [r4, #12]
 8006278:	075b      	lsls	r3, r3, #29
 800627a:	d506      	bpl.n	800628a <__sflush_r+0x4a>
 800627c:	6863      	ldr	r3, [r4, #4]
 800627e:	1ad2      	subs	r2, r2, r3
 8006280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006282:	2b00      	cmp	r3, #0
 8006284:	d001      	beq.n	800628a <__sflush_r+0x4a>
 8006286:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006288:	1ad2      	subs	r2, r2, r3
 800628a:	2300      	movs	r3, #0
 800628c:	0028      	movs	r0, r5
 800628e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006290:	6a21      	ldr	r1, [r4, #32]
 8006292:	47b8      	blx	r7
 8006294:	89a2      	ldrh	r2, [r4, #12]
 8006296:	1c43      	adds	r3, r0, #1
 8006298:	d106      	bne.n	80062a8 <__sflush_r+0x68>
 800629a:	6829      	ldr	r1, [r5, #0]
 800629c:	291d      	cmp	r1, #29
 800629e:	d846      	bhi.n	800632e <__sflush_r+0xee>
 80062a0:	4b29      	ldr	r3, [pc, #164]	@ (8006348 <__sflush_r+0x108>)
 80062a2:	410b      	asrs	r3, r1
 80062a4:	07db      	lsls	r3, r3, #31
 80062a6:	d442      	bmi.n	800632e <__sflush_r+0xee>
 80062a8:	2300      	movs	r3, #0
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	6923      	ldr	r3, [r4, #16]
 80062ae:	6023      	str	r3, [r4, #0]
 80062b0:	04d2      	lsls	r2, r2, #19
 80062b2:	d505      	bpl.n	80062c0 <__sflush_r+0x80>
 80062b4:	1c43      	adds	r3, r0, #1
 80062b6:	d102      	bne.n	80062be <__sflush_r+0x7e>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d100      	bne.n	80062c0 <__sflush_r+0x80>
 80062be:	6560      	str	r0, [r4, #84]	@ 0x54
 80062c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80062c2:	602e      	str	r6, [r5, #0]
 80062c4:	2900      	cmp	r1, #0
 80062c6:	d017      	beq.n	80062f8 <__sflush_r+0xb8>
 80062c8:	0023      	movs	r3, r4
 80062ca:	3344      	adds	r3, #68	@ 0x44
 80062cc:	4299      	cmp	r1, r3
 80062ce:	d002      	beq.n	80062d6 <__sflush_r+0x96>
 80062d0:	0028      	movs	r0, r5
 80062d2:	f7ff ff6b 	bl	80061ac <_free_r>
 80062d6:	2300      	movs	r3, #0
 80062d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80062da:	e00d      	b.n	80062f8 <__sflush_r+0xb8>
 80062dc:	2301      	movs	r3, #1
 80062de:	0028      	movs	r0, r5
 80062e0:	47b8      	blx	r7
 80062e2:	0002      	movs	r2, r0
 80062e4:	1c43      	adds	r3, r0, #1
 80062e6:	d1c6      	bne.n	8006276 <__sflush_r+0x36>
 80062e8:	682b      	ldr	r3, [r5, #0]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d0c3      	beq.n	8006276 <__sflush_r+0x36>
 80062ee:	2b1d      	cmp	r3, #29
 80062f0:	d001      	beq.n	80062f6 <__sflush_r+0xb6>
 80062f2:	2b16      	cmp	r3, #22
 80062f4:	d11a      	bne.n	800632c <__sflush_r+0xec>
 80062f6:	602e      	str	r6, [r5, #0]
 80062f8:	2000      	movs	r0, #0
 80062fa:	e01e      	b.n	800633a <__sflush_r+0xfa>
 80062fc:	690e      	ldr	r6, [r1, #16]
 80062fe:	2e00      	cmp	r6, #0
 8006300:	d0fa      	beq.n	80062f8 <__sflush_r+0xb8>
 8006302:	680f      	ldr	r7, [r1, #0]
 8006304:	600e      	str	r6, [r1, #0]
 8006306:	1bba      	subs	r2, r7, r6
 8006308:	9201      	str	r2, [sp, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	079b      	lsls	r3, r3, #30
 800630e:	d100      	bne.n	8006312 <__sflush_r+0xd2>
 8006310:	694a      	ldr	r2, [r1, #20]
 8006312:	60a2      	str	r2, [r4, #8]
 8006314:	9b01      	ldr	r3, [sp, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	ddee      	ble.n	80062f8 <__sflush_r+0xb8>
 800631a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800631c:	0032      	movs	r2, r6
 800631e:	001f      	movs	r7, r3
 8006320:	0028      	movs	r0, r5
 8006322:	9b01      	ldr	r3, [sp, #4]
 8006324:	6a21      	ldr	r1, [r4, #32]
 8006326:	47b8      	blx	r7
 8006328:	2800      	cmp	r0, #0
 800632a:	dc07      	bgt.n	800633c <__sflush_r+0xfc>
 800632c:	89a2      	ldrh	r2, [r4, #12]
 800632e:	2340      	movs	r3, #64	@ 0x40
 8006330:	2001      	movs	r0, #1
 8006332:	4313      	orrs	r3, r2
 8006334:	b21b      	sxth	r3, r3
 8006336:	81a3      	strh	r3, [r4, #12]
 8006338:	4240      	negs	r0, r0
 800633a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800633c:	9b01      	ldr	r3, [sp, #4]
 800633e:	1836      	adds	r6, r6, r0
 8006340:	1a1b      	subs	r3, r3, r0
 8006342:	9301      	str	r3, [sp, #4]
 8006344:	e7e6      	b.n	8006314 <__sflush_r+0xd4>
 8006346:	46c0      	nop			@ (mov r8, r8)
 8006348:	dfbffffe 	.word	0xdfbffffe

0800634c <_fflush_r>:
 800634c:	690b      	ldr	r3, [r1, #16]
 800634e:	b570      	push	{r4, r5, r6, lr}
 8006350:	0005      	movs	r5, r0
 8006352:	000c      	movs	r4, r1
 8006354:	2b00      	cmp	r3, #0
 8006356:	d102      	bne.n	800635e <_fflush_r+0x12>
 8006358:	2500      	movs	r5, #0
 800635a:	0028      	movs	r0, r5
 800635c:	bd70      	pop	{r4, r5, r6, pc}
 800635e:	2800      	cmp	r0, #0
 8006360:	d004      	beq.n	800636c <_fflush_r+0x20>
 8006362:	6a03      	ldr	r3, [r0, #32]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d101      	bne.n	800636c <_fflush_r+0x20>
 8006368:	f7ff fd02 	bl	8005d70 <__sinit>
 800636c:	220c      	movs	r2, #12
 800636e:	5ea3      	ldrsh	r3, [r4, r2]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d0f1      	beq.n	8006358 <_fflush_r+0xc>
 8006374:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006376:	07d2      	lsls	r2, r2, #31
 8006378:	d404      	bmi.n	8006384 <_fflush_r+0x38>
 800637a:	059b      	lsls	r3, r3, #22
 800637c:	d402      	bmi.n	8006384 <_fflush_r+0x38>
 800637e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006380:	f7ff ff09 	bl	8006196 <__retarget_lock_acquire_recursive>
 8006384:	0028      	movs	r0, r5
 8006386:	0021      	movs	r1, r4
 8006388:	f7ff ff5a 	bl	8006240 <__sflush_r>
 800638c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800638e:	0005      	movs	r5, r0
 8006390:	07db      	lsls	r3, r3, #31
 8006392:	d4e2      	bmi.n	800635a <_fflush_r+0xe>
 8006394:	89a3      	ldrh	r3, [r4, #12]
 8006396:	059b      	lsls	r3, r3, #22
 8006398:	d4df      	bmi.n	800635a <_fflush_r+0xe>
 800639a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800639c:	f7ff fefc 	bl	8006198 <__retarget_lock_release_recursive>
 80063a0:	e7db      	b.n	800635a <_fflush_r+0xe>
	...

080063a4 <__swhatbuf_r>:
 80063a4:	b570      	push	{r4, r5, r6, lr}
 80063a6:	000e      	movs	r6, r1
 80063a8:	001d      	movs	r5, r3
 80063aa:	230e      	movs	r3, #14
 80063ac:	5ec9      	ldrsh	r1, [r1, r3]
 80063ae:	0014      	movs	r4, r2
 80063b0:	b096      	sub	sp, #88	@ 0x58
 80063b2:	2900      	cmp	r1, #0
 80063b4:	da0c      	bge.n	80063d0 <__swhatbuf_r+0x2c>
 80063b6:	89b2      	ldrh	r2, [r6, #12]
 80063b8:	2380      	movs	r3, #128	@ 0x80
 80063ba:	0011      	movs	r1, r2
 80063bc:	4019      	ands	r1, r3
 80063be:	421a      	tst	r2, r3
 80063c0:	d114      	bne.n	80063ec <__swhatbuf_r+0x48>
 80063c2:	2380      	movs	r3, #128	@ 0x80
 80063c4:	00db      	lsls	r3, r3, #3
 80063c6:	2000      	movs	r0, #0
 80063c8:	6029      	str	r1, [r5, #0]
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	b016      	add	sp, #88	@ 0x58
 80063ce:	bd70      	pop	{r4, r5, r6, pc}
 80063d0:	466a      	mov	r2, sp
 80063d2:	f000 f853 	bl	800647c <_fstat_r>
 80063d6:	2800      	cmp	r0, #0
 80063d8:	dbed      	blt.n	80063b6 <__swhatbuf_r+0x12>
 80063da:	23f0      	movs	r3, #240	@ 0xf0
 80063dc:	9901      	ldr	r1, [sp, #4]
 80063de:	021b      	lsls	r3, r3, #8
 80063e0:	4019      	ands	r1, r3
 80063e2:	4b04      	ldr	r3, [pc, #16]	@ (80063f4 <__swhatbuf_r+0x50>)
 80063e4:	18c9      	adds	r1, r1, r3
 80063e6:	424b      	negs	r3, r1
 80063e8:	4159      	adcs	r1, r3
 80063ea:	e7ea      	b.n	80063c2 <__swhatbuf_r+0x1e>
 80063ec:	2100      	movs	r1, #0
 80063ee:	2340      	movs	r3, #64	@ 0x40
 80063f0:	e7e9      	b.n	80063c6 <__swhatbuf_r+0x22>
 80063f2:	46c0      	nop			@ (mov r8, r8)
 80063f4:	ffffe000 	.word	0xffffe000

080063f8 <__smakebuf_r>:
 80063f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063fa:	2602      	movs	r6, #2
 80063fc:	898b      	ldrh	r3, [r1, #12]
 80063fe:	0005      	movs	r5, r0
 8006400:	000c      	movs	r4, r1
 8006402:	b085      	sub	sp, #20
 8006404:	4233      	tst	r3, r6
 8006406:	d007      	beq.n	8006418 <__smakebuf_r+0x20>
 8006408:	0023      	movs	r3, r4
 800640a:	3347      	adds	r3, #71	@ 0x47
 800640c:	6023      	str	r3, [r4, #0]
 800640e:	6123      	str	r3, [r4, #16]
 8006410:	2301      	movs	r3, #1
 8006412:	6163      	str	r3, [r4, #20]
 8006414:	b005      	add	sp, #20
 8006416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006418:	ab03      	add	r3, sp, #12
 800641a:	aa02      	add	r2, sp, #8
 800641c:	f7ff ffc2 	bl	80063a4 <__swhatbuf_r>
 8006420:	9f02      	ldr	r7, [sp, #8]
 8006422:	9001      	str	r0, [sp, #4]
 8006424:	0039      	movs	r1, r7
 8006426:	0028      	movs	r0, r5
 8006428:	f7ff fb82 	bl	8005b30 <_malloc_r>
 800642c:	2800      	cmp	r0, #0
 800642e:	d108      	bne.n	8006442 <__smakebuf_r+0x4a>
 8006430:	220c      	movs	r2, #12
 8006432:	5ea3      	ldrsh	r3, [r4, r2]
 8006434:	059a      	lsls	r2, r3, #22
 8006436:	d4ed      	bmi.n	8006414 <__smakebuf_r+0x1c>
 8006438:	2203      	movs	r2, #3
 800643a:	4393      	bics	r3, r2
 800643c:	431e      	orrs	r6, r3
 800643e:	81a6      	strh	r6, [r4, #12]
 8006440:	e7e2      	b.n	8006408 <__smakebuf_r+0x10>
 8006442:	2380      	movs	r3, #128	@ 0x80
 8006444:	89a2      	ldrh	r2, [r4, #12]
 8006446:	6020      	str	r0, [r4, #0]
 8006448:	4313      	orrs	r3, r2
 800644a:	81a3      	strh	r3, [r4, #12]
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	6120      	str	r0, [r4, #16]
 8006450:	6167      	str	r7, [r4, #20]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00c      	beq.n	8006470 <__smakebuf_r+0x78>
 8006456:	0028      	movs	r0, r5
 8006458:	230e      	movs	r3, #14
 800645a:	5ee1      	ldrsh	r1, [r4, r3]
 800645c:	f000 f820 	bl	80064a0 <_isatty_r>
 8006460:	2800      	cmp	r0, #0
 8006462:	d005      	beq.n	8006470 <__smakebuf_r+0x78>
 8006464:	2303      	movs	r3, #3
 8006466:	89a2      	ldrh	r2, [r4, #12]
 8006468:	439a      	bics	r2, r3
 800646a:	3b02      	subs	r3, #2
 800646c:	4313      	orrs	r3, r2
 800646e:	81a3      	strh	r3, [r4, #12]
 8006470:	89a3      	ldrh	r3, [r4, #12]
 8006472:	9a01      	ldr	r2, [sp, #4]
 8006474:	4313      	orrs	r3, r2
 8006476:	81a3      	strh	r3, [r4, #12]
 8006478:	e7cc      	b.n	8006414 <__smakebuf_r+0x1c>
	...

0800647c <_fstat_r>:
 800647c:	2300      	movs	r3, #0
 800647e:	b570      	push	{r4, r5, r6, lr}
 8006480:	4d06      	ldr	r5, [pc, #24]	@ (800649c <_fstat_r+0x20>)
 8006482:	0004      	movs	r4, r0
 8006484:	0008      	movs	r0, r1
 8006486:	0011      	movs	r1, r2
 8006488:	602b      	str	r3, [r5, #0]
 800648a:	f7fa fc1c 	bl	8000cc6 <_fstat>
 800648e:	1c43      	adds	r3, r0, #1
 8006490:	d103      	bne.n	800649a <_fstat_r+0x1e>
 8006492:	682b      	ldr	r3, [r5, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d000      	beq.n	800649a <_fstat_r+0x1e>
 8006498:	6023      	str	r3, [r4, #0]
 800649a:	bd70      	pop	{r4, r5, r6, pc}
 800649c:	20001080 	.word	0x20001080

080064a0 <_isatty_r>:
 80064a0:	2300      	movs	r3, #0
 80064a2:	b570      	push	{r4, r5, r6, lr}
 80064a4:	4d06      	ldr	r5, [pc, #24]	@ (80064c0 <_isatty_r+0x20>)
 80064a6:	0004      	movs	r4, r0
 80064a8:	0008      	movs	r0, r1
 80064aa:	602b      	str	r3, [r5, #0]
 80064ac:	f7fa fc10 	bl	8000cd0 <_isatty>
 80064b0:	1c43      	adds	r3, r0, #1
 80064b2:	d103      	bne.n	80064bc <_isatty_r+0x1c>
 80064b4:	682b      	ldr	r3, [r5, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d000      	beq.n	80064bc <_isatty_r+0x1c>
 80064ba:	6023      	str	r3, [r4, #0]
 80064bc:	bd70      	pop	{r4, r5, r6, pc}
 80064be:	46c0      	nop			@ (mov r8, r8)
 80064c0:	20001080 	.word	0x20001080

080064c4 <_init>:
 80064c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064c6:	46c0      	nop			@ (mov r8, r8)
 80064c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ca:	bc08      	pop	{r3}
 80064cc:	469e      	mov	lr, r3
 80064ce:	4770      	bx	lr

080064d0 <_fini>:
 80064d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d2:	46c0      	nop			@ (mov r8, r8)
 80064d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064d6:	bc08      	pop	{r3}
 80064d8:	469e      	mov	lr, r3
 80064da:	4770      	bx	lr
 80064dc:	0000      	movs	r0, r0
	...

080064e0 <__FLASH_Program_Fast_veneer>:
 80064e0:	b401      	push	{r0}
 80064e2:	4802      	ldr	r0, [pc, #8]	@ (80064ec <__FLASH_Program_Fast_veneer+0xc>)
 80064e4:	4684      	mov	ip, r0
 80064e6:	bc01      	pop	{r0}
 80064e8:	4760      	bx	ip
 80064ea:	bf00      	nop
 80064ec:	200000e5 	.word	0x200000e5

Disassembly of section .data:

20000000 <g_tail_status>:
20000000:	                                         .

20000001 <g_uart_out_transmit_commplete>:
20000001:	                                         .

20000002 <g_uart_in_transmit_commplete>:
20000002:	                                         ..

20000004 <g_heartbeat_data_pack_buf>:
20000004:	000355aa 55fcfdff 000000aa              .U.....U....

20000010 <s_enum_please_data_packet_buf>:
20000010:	000355aa 55fbfcff                        .U.....U.

20000019 <s_enum_please_nums>:
20000019:	                                         ...

2000001c <SystemCoreClock>:
2000001c:	00f42400                                .$..

20000020 <uwTickFreq>:
20000020:	00000001                                ....

20000024 <uwTickPrio>:
20000024:	00000004                                ....

20000028 <BDTable>:
20000028:	00000004 ffffffe2 00000258 00000032     ........X...2...
20000038:	00000008 00000032 00000258 00000001     ....2...X.......

20000048 <Mode_data>:
20000048:	00004000 00120000 000080e8 00000a0e     .@..............
20000058:	00004000 00120000 00030d40 00000a0e     .@......@.......
20000068:	0000199a 003c0000 000080e8 00000e12     ......<.........
20000078:	00004000 00200000 00004e20 00000a0e     .@.... . N......

20000088 <__sglue>:
20000088:	00000000 00000003 20000f44              ........D.. 

20000094 <_impure_ptr>:
20000094:	20000098                                ... 

20000098 <_impure_data>:
20000098:	00000000 20000f44 20000fac 20001014     ....D.. ... ... 
	...

200000e4 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200000e4:	b510      	push	{r4, lr}
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200000e6:	4a0c      	ldr	r2, [pc, #48]	@ (20000118 <FLASH_Program_Fast+0x34>)
200000e8:	6954      	ldr	r4, [r2, #20]
200000ea:	2380      	movs	r3, #128	@ 0x80
200000ec:	02db      	lsls	r3, r3, #11
200000ee:	4323      	orrs	r3, r4
200000f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
200000f2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
200000f6:	b672      	cpsid	i
  uint8_t index = 0;
200000f8:	2300      	movs	r3, #0
}
200000fa:	e003      	b.n	20000104 <FLASH_Program_Fast+0x20>
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
  {
    *(uint32_t *)dest = *(uint32_t *)src;
200000fc:	c904      	ldmia	r1!, {r2}
200000fe:	c004      	stmia	r0!, {r2}
    src += 4U;
    dest += 4U;
    index++;
20000100:	3301      	adds	r3, #1
20000102:	b2db      	uxtb	r3, r3
  while (index < 64U)
20000104:	2b3f      	cmp	r3, #63	@ 0x3f
20000106:	d9f9      	bls.n	200000fc <FLASH_Program_Fast+0x18>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000108:	4b03      	ldr	r3, [pc, #12]	@ (20000118 <FLASH_Program_Fast+0x34>)
2000010a:	691b      	ldr	r3, [r3, #16]
2000010c:	03db      	lsls	r3, r3, #15
2000010e:	d4fb      	bmi.n	20000108 <FLASH_Program_Fast+0x24>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000110:	f384 8810 	msr	PRIMASK, r4
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000114:	bd10      	pop	{r4, pc}
20000116:	46c0      	nop			@ (mov r8, r8)
20000118:	40022000 	.word	0x40022000
