# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s

---
name: cttz_zero_undef_s32_s
legalized: true

body: |
  bb.0:
    liveins: $sgpr0
    ; CHECK-LABEL: name: cttz_zero_undef_s32_s
    ; CHECK: liveins: $sgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i32) = COPY $sgpr0
    ; CHECK-NEXT: [[CTTZ_ZERO_UNDEF:%[0-9]+]]:sgpr(i32) = G_CTTZ_ZERO_UNDEF [[COPY]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[CTTZ_ZERO_UNDEF]](i32)
    %0:_(i32) = COPY $sgpr0
    %1:_(i32) = G_CTTZ_ZERO_UNDEF %0(i32)
    S_ENDPGM 0, implicit %1(i32)
...

---
name: cttz_zero_undef_s32_v
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1
    ; CHECK-LABEL: name: cttz_zero_undef_s32_v
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[CTTZ_ZERO_UNDEF:%[0-9]+]]:vgpr(i32) = G_CTTZ_ZERO_UNDEF [[COPY]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[CTTZ_ZERO_UNDEF]](i32)
    %0:_(i32) = COPY $vgpr0
    %1:_(i32) = G_CTTZ_ZERO_UNDEF %0(i32)
    S_ENDPGM 0, implicit %1(i32)
...

---
name: cttz_zero_undef_s64_s
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1
    ; CHECK-LABEL: name: cttz_zero_undef_s64_s
    ; CHECK: liveins: $sgpr0_sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(i64) = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: [[CTTZ_ZERO_UNDEF:%[0-9]+]]:sgpr(i32) = G_CTTZ_ZERO_UNDEF [[COPY]](i64)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[CTTZ_ZERO_UNDEF]](i32)
    %0:_(i64) = COPY $sgpr0_sgpr1
    %1:_(i32) = G_CTTZ_ZERO_UNDEF %0(i64)
    S_ENDPGM 0, implicit %1(i32)
...

---
name: cttz_zero_undef_s64_v
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1
    ; CHECK-LABEL: name: cttz_zero_undef_s64_v
    ; CHECK: liveins: $vgpr0_vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](i64)
    ; CHECK-NEXT: [[AMDGPU_FFBL_B32_:%[0-9]+]]:vgpr(i32) = G_AMDGPU_FFBL_B32 [[UV]](i32)
    ; CHECK-NEXT: [[AMDGPU_FFBL_B32_1:%[0-9]+]]:vgpr(i32) = G_AMDGPU_FFBL_B32 [[UV1]](i32)
    ; CHECK-NEXT: [[C:%[0-9]+]]:vgpr(i32) = G_CONSTANT i32 32
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:vgpr(i32) = G_ADD [[AMDGPU_FFBL_B32_1]], [[C]]
    ; CHECK-NEXT: [[UMIN:%[0-9]+]]:vgpr(i32) = G_UMIN [[AMDGPU_FFBL_B32_]], [[ADD]]
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[UMIN]](i32)
    %0:_(i64) = COPY $vgpr0_vgpr1
    %1:_(i32) = G_CTTZ_ZERO_UNDEF %0(i64)
    S_ENDPGM 0, implicit %1(i32)
...
