==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.426 seconds; current allocated memory: 275.500 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.278 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 840.020 MB.
INFO: [HLS 200-10] Analyzing design file 'DynMap/DynMap_4HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.255 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:182)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1144:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:505:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:504:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:209:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:1066)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:493:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:492:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1614:3294)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:20:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:52)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:26:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<113, 60, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<113>::ap_uint<113, false>(ap_int_base<113, false> const&)' into 'ap_int_base<113, false>::RType<113, false>::arg1 operator>><113, false>(ap_int_base<113, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<113, false>::operator==<113, false>(ap_int_base<113, false> const&) const' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<113, false>::RType<113, false>::arg1 operator>><113, false>(ap_int_base<113, false> const&, int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<113, false>::operator==<113, false>(ap_int_base<113, false> const&) const' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<113, false>::RType<113, false>::arg1 operator>><113, false>(ap_int_base<113, false> const&, int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<113, false>::ap_int_base(int)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 8, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, true>::ap_bit_ref(ap_int_base<8, true>*, int)' into 'ap_int_base<8, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::to_int() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator signed char() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1041:92)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<113, 60, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator signed char() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<9, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<113, 60, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, true>::operator=(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator[](int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<8, true>::operator=(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator[](int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int(int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 8, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 8, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<113, 60, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_ceil<double>(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, double>(double, bool)' into '__hls_fptosi_double_i8' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'ceil' into 'calculate_startII()' (DynMap/DynMap_4HLS.cpp:750:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i8' into 'calculate_startII()' (DynMap/DynMap_4HLS.cpp:750:0)
INFO: [HLS 214-178] Inlining function 'char const& std::max<char>(char const&, char const&)' into 'calculate_startII()' (DynMap/DynMap_4HLS.cpp:750:0)
INFO: [HLS 214-178] Inlining function 'Bypass_XbarIn_Direction(char, char)' into 'BypassOptPlacement_Gen_Record()' (DynMap/DynMap_4HLS.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Bypass_XbarOut_Direction(char, char)' into 'BypassOptPlacement_Gen_Record()' (DynMap/DynMap_4HLS.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'DynamicPlacement_SrcTgtInit_BypassMode(char, char)' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'Update_BypassSrcInfo()' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'Caculate_SrcToTgt_Distance_BypassMode()' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'SrcToTgt_Distance_Satisfy_Topology_BypassMode()' into 'bypassOptGen_and_Placement(char, char)' (DynMap/DynMap_4HLS.cpp:286:0)
INFO: [HLS 214-178] Inlining function 'PlacementDynamic_Record(char)' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'Calculate_CurToPred_Distance()' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'CurToPred_Distance_Satisfy_Topology()' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'bypassOptGen_and_Placement(char, char)' into 'RoutingAvailability_CheckPredecessor_and_Placement()' (DynMap/DynMap_4HLS.cpp:298:0)
INFO: [HLS 214-178] Inlining function 'CurOptPotentialPlacement_List_LevelInfo_Gen()' into 'dynamic_placement_routing()' (DynMap/DynMap_4HLS.cpp:594:0)
INFO: [HLS 214-178] Inlining function 'kernel_shape_idx_generator(char, char)' into 'runOne(char)' (DynMap/DynMap_4HLS.cpp:777:0)
INFO: [HLS 214-178] Inlining function 'calculate_startII()' into 'runOne(char)' (DynMap/DynMap_4HLS.cpp:777:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.478 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (DynMap/DynMap_4HLS.cpp:54) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_3' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_4' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_5' (DynMap/DynMap_4HLS.cpp:60) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_6' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_7' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_8' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_9' (DynMap/DynMap_4HLS.cpp:93) in function 'Dependency_Update_BypassMode_SrcTgt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_1' (DynMap/DynMap_4HLS.cpp:187) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_233_3' (DynMap/DynMap_4HLS.cpp:233) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_4' (DynMap/DynMap_4HLS.cpp:280) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_255_5' (DynMap/DynMap_4HLS.cpp:272) in function 'BypassOptPlacement_Gen_Record' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (DynMap/DynMap_4HLS.cpp:13) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (DynMap/DynMap_4HLS.cpp:33) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_2' (DynMap/DynMap_4HLS.cpp:40) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_1' (DynMap/DynMap_4HLS.cpp:128) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_4' (DynMap/DynMap_4HLS.cpp:361) in function 'RoutingAvailability_CheckPredecessor_and_Placement' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (DynMap/DynMap_4HLS.cpp:451) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_470_5' (DynMap/DynMap_4HLS.cpp:470) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_480_7' (DynMap/DynMap_4HLS.cpp:478) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_498_9' (DynMap/DynMap_4HLS.cpp:498) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_508_10' (DynMap/DynMap_4HLS.cpp:508) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_518_12' (DynMap/DynMap_4HLS.cpp:516) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_562_14' (DynMap/DynMap_4HLS.cpp:562) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_577_16' (DynMap/DynMap_4HLS.cpp:575) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_611_4' (DynMap/DynMap_4HLS.cpp:612) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_618_5' (DynMap/DynMap_4HLS.cpp:618) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_624_6' (DynMap/DynMap_4HLS.cpp:624) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_1' (DynMap/DynMap_4HLS.cpp:376) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_388_2' (DynMap/DynMap_4HLS.cpp:388) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_398_3' (DynMap/DynMap_4HLS.cpp:398) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_415_5' (DynMap/DynMap_4HLS.cpp:415) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_601_2' (DynMap/DynMap_4HLS.cpp:601) in function 'dynamic_placement_routing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_687_7' (DynMap/DynMap_4HLS.cpp:687) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_693_9' (DynMap/DynMap_4HLS.cpp:693) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_699_12' (DynMap/DynMap_4HLS.cpp:699) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_704_13' (DynMap/DynMap_4HLS.cpp:704) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_707_14' (DynMap/DynMap_4HLS.cpp:707) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_710_15' (DynMap/DynMap_4HLS.cpp:710) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_713_16' (DynMap/DynMap_4HLS.cpp:713) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_716_17' (DynMap/DynMap_4HLS.cpp:716) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_719_18' (DynMap/DynMap_4HLS.cpp:719) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_726_20' (DynMap/DynMap_4HLS.cpp:726) in function 'Reset' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_738_22' (DynMap/DynMap_4HLS.cpp:738) in function 'Reset' automatically.
INFO: [XFORM 203-102] Partitioning array 'bpsStride' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'Tile2XY' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'potentialPlacement_wrAddr_List' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'potentialPlacement_wrAddr_List' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:14:18) to (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:44:1) in function 'generic_ceil<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DynMap/DynMap_4HLS.cpp:532:18) to (DynMap/DynMap_4HLS.cpp:562:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DynMap/DynMap_4HLS.cpp:199:32) to (DynMap/DynMap_4HLS.cpp:233:27) in function 'BypassOptPlacement_Gen_Record'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DynMap/DynMap_4HLS.cpp:197:16) to (DynMap/DynMap_4HLS.cpp:249:23) in function 'BypassOptPlacement_Gen_Record'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<double>' into 'runOne' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/ceildouble.cpp:7) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 1.077 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_608_3' (DynMap/DynMap_4HLS.cpp:608:36) in function 'dynamic_placement_routing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_4' (DynMap/DynMap_4HLS.cpp:415:41) in function 'dynamic_placement_routing' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_596_1' (DynMap/DynMap_4HLS.cpp:597:16) in function 'dynamic_placement_routing' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_319_2' (DynMap/DynMap_4HLS.cpp:320:24) in function 'RoutingAvailability_CheckPredecessor_and_Placement' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_288_1' (DynMap/DynMap_4HLS.cpp:291:9) in function 'RoutingAvailability_CheckPredecessor_and_Placement' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_339_3' (DynMap/DynMap_4HLS.cpp:337:18) in function 'RoutingAvailability_CheckPredecessor_and_Placement' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_314_1' (DynMap/DynMap_4HLS.cpp:317:14) in function 'RoutingAvailability_CheckPredecessor_and_Placement' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_686_6' (DynMap/DynMap_4HLS.cpp:686:36) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_685_5' (DynMap/DynMap_4HLS.cpp:685:32) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_692_8' (DynMap/DynMap_4HLS.cpp:692:32) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_698_11' (DynMap/DynMap_4HLS.cpp:698:37) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_697_10' (DynMap/DynMap_4HLS.cpp:697:33) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_724_19' (DynMap/DynMap_4HLS.cpp:724:33) in function 'Reset'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_736_21' (DynMap/DynMap_4HLS.cpp:736:33) in function 'Reset'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_438_3' (DynMap/DynMap_4HLS.cpp:438:40) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_437_2' (DynMap/DynMap_4HLS.cpp:437:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_429_1' (DynMap/DynMap_4HLS.cpp:429:32) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_477_6' (DynMap/DynMap_4HLS.cpp:477:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_497_8' (DynMap/DynMap_4HLS.cpp:497:36) in function 'CurOptPotentialPlacement_List_BypassLess_Gen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_11' (DynMap/DynMap_4HLS.cpp:515:41) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_536_13' (DynMap/DynMap_4HLS.cpp:532:18) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_574_15' (DynMap/DynMap_4HLS.cpp:574:41) in function 'CurOptPotentialPlacement_List_BypassLess_Gen' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_2' (DynMap/DynMap_4HLS.cpp:199:32) in function 'BypassOptPlacement_Gen_Record'.
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:636:95)
INFO: [HLS 200-472] Inferring partial write operation for 'predOpt_idx_List' (DynMap/DynMap_4HLS.cpp:641:55)
INFO: [HLS 200-472] Inferring partial write operation for 'predecessors' (DynMap/DynMap_4HLS.cpp:642:51)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:391:71)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_occupy' (DynMap/DynMap_4HLS.cpp:6:51)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:7:56)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_values' (DynMap/DynMap_4HLS.cpp:8:54)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_done_values' (DynMap/DynMap_4HLS.cpp:9:39)
INFO: [HLS 200-472] Inferring partial write operation for 'bypassPreds' (DynMap/DynMap_4HLS.cpp:324:49)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:338:64)
INFO: [HLS 200-472] Inferring partial write operation for 'predecessors' (DynMap/DynMap_4HLS.cpp:675:25)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:678:37)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:63:69)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:71:68)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:77:66)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:85:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:96:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:104:66)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:110:68)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:118:69)
INFO: [HLS 200-472] Inferring partial write operation for 'potentialPlacement_AllPreds' (DynMap/DynMap_4HLS.cpp:460:79)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:487:75)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:525:79)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:584:79)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass' (DynMap/DynMap_4HLS.cpp:259:75)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass_occupy' (DynMap/DynMap_4HLS.cpp:260:95)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass_occupy' (DynMap/DynMap_4HLS.cpp:261:93)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_keys' (DynMap/DynMap_4HLS.cpp:262:76)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:263:78)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_keys' (DynMap/DynMap_4HLS.cpp:264:74)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_values' (DynMap/DynMap_4HLS.cpp:265:76)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_done_values' (DynMap/DynMap_4HLS.cpp:267:61)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:401:71)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:417:75)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass' (DynMap/DynMap_4HLS.cpp:688:47)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_occupy' (DynMap/DynMap_4HLS.cpp:694:44)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_bypass_occupy' (DynMap/DynMap_4HLS.cpp:700:54)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_keys' (DynMap/DynMap_4HLS.cpp:705:47)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_values' (DynMap/DynMap_4HLS.cpp:708:49)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_keys' (DynMap/DynMap_4HLS.cpp:711:49)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_values' (DynMap/DynMap_4HLS.cpp:714:51)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_done_values' (DynMap/DynMap_4HLS.cpp:717:34)
INFO: [HLS 200-472] Inferring partial write operation for 'intersection' (DynMap/DynMap_4HLS.cpp:500:55)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:564:83)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:509:75)
INFO: [HLS 200-472] Inferring partial write operation for 'curOptPotentialPlacement' (DynMap/DynMap_4HLS.cpp:471:71)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_successor_values' (DynMap/DynMap_4HLS.cpp:741:51)
INFO: [HLS 200-472] Inferring partial write operation for 'dependency_predecessor_values' (DynMap/DynMap_4HLS.cpp:729:53)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2PC_keys' (DynMap/DynMap_4HLS.cpp:720:47)
INFO: [HLS 200-472] Inferring partial write operation for 'placement_dynamic_dict_Opt2Tile_keys' (DynMap/DynMap_4HLS.cpp:721:49)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.425 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'runOne' ...
WARNING: [SYN 201-107] Renaming port name 'runOne/idx_pd' to 'runOne/idx_pd_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln688) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_692_8_VITIS_LOOP_693_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_692_8_VITIS_LOOP_693_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_704_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_704_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_704_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_707_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_707_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_707_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_710_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_710_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_710_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_713_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_713_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_713_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_716_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_716_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_716_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_719_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_719_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_719_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_19_VITIS_LOOP_726_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_724_19_VITIS_LOOP_726_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_736_21_VITIS_LOOP_738_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_736_21_VITIS_LOOP_738_22'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_601_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln602', DynMap/DynMap_4HLS.cpp:602)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_601_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_611_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln612', DynMap/DynMap_4HLS.cpp:612)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_611_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_618_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln619', DynMap/DynMap_4HLS.cpp:619)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_618_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_624_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln626', DynMap/DynMap_4HLS.cpp:626)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_624_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_453_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln454', DynMap/DynMap_4HLS.cpp:454)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_453_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_8_VITIS_LOOP_498_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_497_8_VITIS_LOOP_498_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_562_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_562_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_577_16'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln578', DynMap/DynMap_4HLS.cpp:578)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_577_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_508_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_518_12'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln519', DynMap/DynMap_4HLS.cpp:519)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_518_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_470_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_470_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_480_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln481', DynMap/DynMap_4HLS.cpp:481)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_480_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CurOptPotentialPlacement_List_BypassLess_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln378', DynMap/DynMap_4HLS.cpp:378)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_377_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_388_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln390', DynMap/DynMap_4HLS.cpp:390)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_388_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_415_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_415_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln15', DynMap/DynMap_4HLS.cpp:15)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln33', DynMap/DynMap_4HLS.cpp:33)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', DynMap/DynMap_4HLS.cpp:40)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln189', DynMap/DynMap_4HLS.cpp:189)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_188_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2_VITIS_LOOP_233_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln234', DynMap/DynMap_4HLS.cpp:234)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln234', DynMap/DynMap_4HLS.cpp:234)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-885] The II Violation in module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' (loop 'VITIS_LOOP_199_2_VITIS_LOOP_233_3'): Unable to schedule 'load' operation ('xDiff', DynMap/DynMap_4HLS.cpp:202) on array 'bpsStride_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'bpsStride_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_199_2_VITIS_LOOP_233_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_249_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 11 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254)) in the first pipeline iteration (II = 13 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 14, loop 'VITIS_LOOP_249_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_255_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln257', DynMap/DynMap_4HLS.cpp:257)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_255_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BypassOptPlacement_Gen_Record' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln54', DynMap/DynMap_4HLS.cpp:54)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln62', DynMap/DynMap_4HLS.cpp:62)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln70', DynMap/DynMap_4HLS.cpp:70)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_69_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln76', DynMap/DynMap_4HLS.cpp:76)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_5'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln84', DynMap/DynMap_4HLS.cpp:84)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_83_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_6'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln95', DynMap/DynMap_4HLS.cpp:95)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_94_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_7'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln103', DynMap/DynMap_4HLS.cpp:103)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_102_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln109', DynMap/DynMap_4HLS.cpp:109)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_108_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_9'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln117', DynMap/DynMap_4HLS.cpp:117)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_116_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dependency_Update_BypassMode_SrcTgt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln128', DynMap/DynMap_4HLS.cpp:128)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_127_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_354_4'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('placement_dynamic_occupy_load', DynMap/DynMap_4HLS.cpp:356) on array 'placement_dynamic_occupy') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
WARNING: [HLS 200-880] The II Violation in module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' (loop 'VITIS_LOOP_354_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('IDX_pd_modulo_write_ln362', DynMap/DynMap_4HLS.cpp:362) of variable 'trunc_ln362', DynMap/DynMap_4HLS.cpp:362 on static variable 'IDX_pd_modulo' and 'load' operation ('IDX_pd_modulo_load', DynMap/DynMap_4HLS.cpp:356) on static variable 'IDX_pd_modulo'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 13, loop 'VITIS_LOOP_354_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoutingAvailability_CheckPredecessor_and_Placement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln341) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamic_placement_routing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runOne' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' pipeline 'VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_7ns_7ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' pipeline 'VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_704_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_704_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_707_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_707_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_710_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_710_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_713_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_713_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_716_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_716_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_719_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_719_18' pipeline 'VITIS_LOOP_719_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_719_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kernels_values1_ROM_AUTO_1R' to 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20' pipeline 'VITIS_LOOP_724_19_VITIS_LOOP_726_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kernels_values1_ROM_AUTO_1R' to 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22' pipeline 'VITIS_LOOP_736_21_VITIS_LOOP_738_22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reset'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_placement_static_kernels_values_ROM_AUTO_1R' to 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_placement_static_kernels_dEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocated_tiles_shapes_values_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' pipeline 'VITIS_LOOP_497_8_VITIS_LOOP_498_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_allocated_tiles_shapes_values_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_allocfYi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' pipeline 'VITIS_LOOP_562_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10' pipeline 'VITIS_LOOP_508_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5' pipeline 'VITIS_LOOP_470_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CurOptPotentialPlacement_List_BypassLess_Gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'potentialPlacement_wrAddr_List_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'potentialPlacement_wrAddr_List_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_ROM_AUTO_1R' to 'CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_AUTO_1R1W' to 'CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CurOptPotentialPlacement_List_BypassLess_Gen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2Level_keys_ROM_AUTO_1R' to 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3' pipeline 'VITIS_LOOP_398_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5' pipeline 'VITIS_LOOP_415_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsStride_0_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsStride_1_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tile_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_allocated_tiles_shapes_values_ROM_AUTO_1R' to 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_alloocq' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'srem_8ns_8ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5' pipeline 'VITIS_LOOP_255_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BypassOptPlacement_Gen_Record' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BypassOptPlacement_Gen_Record'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dependency_Update_BypassMode_SrcTgt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dependency_Update_BypassMode_SrcTgt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'srem_8ns_8ns_7_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoutingAvailability_CheckPredecessor_and_Placement' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'RoutingAvailability_CheckPredecessor_and_Placement_placement_static_kernels_values_ROM_AUTO_1R' to 'RoutingAvailability_CheckPredecessor_and_Placement_placement_static_kernels_vpcA' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'bypassSrcOpt_keyIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassTgtOpt_keyIdx' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_7ns_8s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_8ns_8ns_7_12_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoutingAvailability_CheckPredecessor_and_Placement'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamic_placement_routing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'curOpt_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'predecessors_wrAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'predsNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROM_AUTO_1R' to 'dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'curOptPotentialPlacement_wrAddr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUTO_1R' to 'dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUTO_1R' to 'dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamic_placement_routing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runOne' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'runOne/testCaseIdx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'runOne' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kernel_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shape_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'threshold' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'DynamicPlacement_II' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IDX_pd' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'idx_pd_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IDX_pd_modulo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'IDX_pd_bypass' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassOptIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassOpt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassSrcOpt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassTgtOpt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'predTile1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassSrcTile' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassTgtTile' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dependency_forward' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dependency_backward' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bypassOpt_wrAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'CurOptPotentialPlacement_List_BypassLess_Gen_YChanges' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_10ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_8s_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runOne'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 1.077 GB.
INFO: [RTMG 210-279] Implementing memory 'runOne_Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22_dependency_successors_kerncud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runOne_CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Tile2XY_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_BypassOptPlacement_Gen_Record_Tile2XY_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'runOne_RoutingAvailability_CheckPredecessor_and_Placement_bypassPreds_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'runOne_dynamic_placement_routing_predOpt_idx_List_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_placement_static_Opt2Tile_kernels_values1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_placement_static_Tile2Level_values_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_allocated_tiles_Maxlevels_dynamic_shapes_values_ROMqcK' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_allocated_tiles_levelsValidLen_shapes_values_ROM_AUrcU' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_dynamic_placement_routing_allocated_tiles_levels_dynamic_shapes_values_ROM_AUsc4' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_DFG_NodesCount_kernels_values_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'runOne_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'runOne_predecessors_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_bypass_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_occupy_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_bypass_occupy_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_dict_Opt2PC_keys_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_dynamic_dict_Opt2Tile_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_placement_done_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_dependency_predecessor_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_dependency_successor_values_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'runOne_curOptPotentialPlacement_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.244 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for runOne.
INFO: [VLOG 209-307] Generating Verilog RTL for runOne.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.15 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 35.994 seconds; current allocated memory: 276.281 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 1 seconds. Total elapsed time: 36.82 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 67.498 seconds; current allocated memory: 281.230 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 68.278 seconds; peak allocated memory: 1.080 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z035ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.576 seconds; current allocated memory: 294.996 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.346 seconds; peak allocated memory: 1.086 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.327 seconds; current allocated memory: 242.574 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 14.125 seconds; peak allocated memory: 1.085 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file DynMap/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 45.54 seconds; current allocated memory: 289.922 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 48.866 seconds; peak allocated memory: 1.090 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.925 seconds; current allocated memory: 274.863 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 9.798 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 272.539 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.249 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 272.551 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.217 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file DynMap/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.616 seconds; current allocated memory: 281.559 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.396 seconds; peak allocated memory: 1.086 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z035-ffg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z035-ffg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name runOne runOne 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file DynMap/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.856 seconds; current allocated memory: 281.746 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 13.636 seconds; peak allocated memory: 1.086 GB.
