NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_single_bit_bash_seq",{591:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype591\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_single_bit_bash_seq</div></div></div><div class=\"TTSummary\">Verify the implementation of a single register by attempting to write 1\'s and 0\'s to every bit in it, via every address map in which the register is mapped, making sure that the resulting value matches the mirrored value.</div></div>",593:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype593\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg rg</div></div><div class=\"TTSummary\">The register to be tested</div></div>"});