verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../nnv3.gen/sources_1/bd/nn/ipshared/ec67/hdl" --include "../../../../nnv3.gen/sources_1/bd/nn/ipshared/34f8/hdl" \
"../../../bd/nn/ip/nn_xbar_0/sim/nn_xbar_0.v" \
"../../../bd/nn/ip/nn_conv_dy_0/sim/nn_conv_dy_0.v" \
"../../../bd/nn/ip/nn_conv_y_0/sim/nn_conv_y_0.v" \
"../../../bd/nn/ip/nn_fcc_dx_0/sim/nn_fcc_dx_0.v" \
"../../../bd/nn/ip/nn_fcc_dy_0/sim/nn_fcc_dy_0.v" \
"../../../bd/nn/ip/nn_fcc_x_0/sim/nn_fcc_x_0.v" \
"../../../bd/nn/ip/nn_fcc_y_0/sim/nn_fcc_y_0.v" \
"../../../bd/nn/ip/nn_processing_system7_0_0/sim/nn_processing_system7_0_0.v" \
"../../../bd/nn/ip/nn_xbar_1/sim/nn_xbar_1.v" \
"../../../bd/nn/ip/nn_relu_dy_0/sim/nn_relu_dy_0.v" \
"../../../bd/nn/ip/nn_relu_y_0/sim/nn_relu_y_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/342b/hdl/verilog/InputLayer_control_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/342b/hdl/verilog/InputLayer_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/342b/hdl/verilog/InputLayer.v" \
"../../../bd/nn/ip/nn_InputLayer_0_0/sim/nn_InputLayer_0_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_CRTL_BUS_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_dwbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mac_muladd_10s_10s_10ns_10_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mul_10s_10s_10_1_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_mux_32_16_1_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined_wbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6820/hdl/verilog/conv_combined.v" \
"../../../bd/nn/ip/nn_conv_combined_0_1/sim/nn_conv_combined_0_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_bbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_CRTL_BUS_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_dbbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mac_muladd_10ns_11ns_16ns_16_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_31ns_32ns_63_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_31s_7ns_31_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_31s_31s_31_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_32ns_7ns_38_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_32s_34ns_65_2_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_mul_6ns_11ns_16_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_mul_mul_16s_16s_29_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined_wbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/339d/hdl/verilog/fcc_combined.v" \
"../../../bd/nn/ip/nn_fcc_combined_0_1/sim/nn_fcc_combined_0_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6e24/hdl/verilog/relu_combined_control_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/6e24/hdl/verilog/relu_combined.v" \
"../../../bd/nn/ip/nn_relu_combined_0_0/sim/nn_relu_combined_0_0.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_control_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_exp_16_3_s.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_exp_16_3_s_exp_x_msb_1_table_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_2_table_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_exp_16_3_s_f_x_msb_3_table_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_log_16_3_s.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log0_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mbkb.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_log_16_3_s_log_apfixed_reduce_log_lut_table_ap_fixed_29_7_ap_q_mode_5_ap_o_mocud.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_log_probs_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_mac_mulsub_24ns_4ns_29ns_29_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_mul_5s_23ns_28_1_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_mul_9ns_9ns_18_1_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_mul_50ns_47ns_97_5_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_mul_50ns_50ns_100_5_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_mul_mul_23ns_6ns_24_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_sdiv_17s_32ns_16_21_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_sdiv_18s_32ns_16_22_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative_sdiv_29ns_16s_16_33_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/e61d/hdl/verilog/loss_derivative.v" \
"../../../bd/nn/ip/nn_loss_derivative_0_2/sim/nn_loss_derivative_0_2.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/2abc/hdl/verilog/update_weights_control_s_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/2abc/hdl/verilog/update_weights_dwbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/2abc/hdl/verilog/update_weights_gmem_m_axi.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/2abc/hdl/verilog/update_weights_mac_mulsub_16s_16s_29ns_29_4_1.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/2abc/hdl/verilog/update_weights_wbuf_V.v" \
"../../../../nnv3.gen/sources_1/bd/nn/ipshared/2abc/hdl/verilog/update_weights.v" \
"../../../bd/nn/ip/nn_update_weights_0_0/sim/nn_update_weights_0_0.v" \
"../../../bd/nn/ip/nn_auto_us_0/sim/nn_auto_us_0.v" \
"../../../bd/nn/ip/nn_auto_us_1/sim/nn_auto_us_1.v" \
"../../../bd/nn/ip/nn_auto_us_2/sim/nn_auto_us_2.v" \
"../../../bd/nn/ip/nn_auto_us_3/sim/nn_auto_us_3.v" \
"../../../bd/nn/ip/nn_auto_us_4/sim/nn_auto_us_4.v" \
"../../../bd/nn/ip/nn_auto_pc_0/sim/nn_auto_pc_0.v" \
"../../../bd/nn/ip/nn_auto_pc_1/sim/nn_auto_pc_1.v" \
"../../../bd/nn/sim/nn.v" \

verilog xil_defaultlib "glbl.v"

nosort
