<p><style>[data-colorid=uhny8x0b1n]{color:#ff5630} html[data-color-mode=dark] [data-colorid=uhny8x0b1n]{color:#cf2600}[data-colorid=y3z6bo9cc2]{color:#ff5630} html[data-color-mode=dark] [data-colorid=y3z6bo9cc2]{color:#cf2600}[data-colorid=sjy31r459b]{color:#bf2600} html[data-color-mode=dark] [data-colorid=sjy31r459b]{color:#ff6640}[data-colorid=gv00fbp2xr]{color:#bf2600} html[data-color-mode=dark] [data-colorid=gv00fbp2xr]{color:#ff6640}[data-colorid=g9ysbgz9lz]{color:#bf2600} html[data-color-mode=dark] [data-colorid=g9ysbgz9lz]{color:#ff6640}[data-colorid=s01e0ja5xc]{color:#bf2600} html[data-color-mode=dark] [data-colorid=s01e0ja5xc]{color:#ff6640}[data-colorid=oib33eukyo]{color:#bf2600} html[data-color-mode=dark] [data-colorid=oib33eukyo]{color:#ff6640}[data-colorid=a86yldy1ez]{color:#bf2600} html[data-color-mode=dark] [data-colorid=a86yldy1ez]{color:#ff6640}[data-colorid=oxj4589a80]{color:#bf2600} html[data-color-mode=dark] [data-colorid=oxj4589a80]{color:#ff6640}</style>below values will be based on hw_perf_config_1 created as a reference config.</p><p>path to simulation: /scratch/aessouri/WS_Ncore3.7/hw-ncr/regression/Latency_analsys_2024_05_28/debug/fsys/hw_cfg_perf_1/run/</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="e339f3a3-64b1-49d7-a7ef-427ea04182df" class="confluenceTable"><colgroup><col style="width: 289.0px;" /><col style="width: 295.0px;" /><col style="width: 171.0px;" /><col style="width: 207.0px;" /><col style="width: 93.0px;" /><col style="width: 65.0px;" /><col style="width: 128.0px;" /><col style="width: 282.0px;" /><col style="width: 509.0px;" /><col style="width: 65.0px;" /><col style="width: 65.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Unit</strong></p></th><th colspan="2" class="confluenceTh"><p><strong>Type</strong></p></th><th class="confluenceTh"><p><strong>Expected </strong></p><p><strong>(Design)</strong></p></th><th class="confluenceTh"><p><strong>Measured</strong></p><p><strong>(DV)</strong></p></th><th class="confluenceTh"><p><strong>JIRA</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Simulation Path &amp; comment</strong></p></th><th class="confluenceTh"><p><strong>Designer feedback</strong></p></th><th class="confluenceTh"><p /></th><th class="confluenceTh"><p /></th></tr><tr><td rowspan="5" class="confluenceTd"><p>DCE</p></td><td colspan="2" class="confluenceTd"><p>CmdReq to SnpReq</p><p /></td><td class="confluenceTd"><p>9 =</p><p>1 (smi -&gt;sb) +</p><p>1 (sbcmdfifo) +</p><p>2 (dm-&gt;tm) + </p><p>1 (tm pipe) +</p><p>1 (snp_targ) + </p><p>1 (snp_credit) +</p><p>1 (cmux.snp_req) +</p><p>1 (cmux-&gt;smi)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CmdReq to RbrReq</p><p /></td><td class="confluenceTd"><p>8 =</p><p>1 (smi-&gt;sb) +</p><p>1 (sbcmdfifo) +</p><p>2 (dm-&gt;tm) + </p><p>1 (tm pipe) +</p><p>1 (rbid_req) + </p><p>1 (cmux.rbr_req) +</p><p>1 (cmux-&gt;smi)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CmdReq to MrdReq</p><p /></td><td class="confluenceTd"><p>9 =</p><p>1 (smi-&gt;sb) +</p><p>1 (sbcmdfifo) +</p><p>2 (dm-&gt;tm) + </p><p>1 (tm pipe) +</p><p>1 (no_snps) +</p><p>1 (mrd_credit) +</p><p>1(cmux.mrd_req) +</p><p>1 (cmux-&gt;smi)</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CmdReq to StrReq</p></td><td class="confluenceTd"><p>9 =</p><p>1 (smi-&gt;sb) +</p><p>1 (sbcmdfifo) +</p><p>2 (dm-&gt;tm) + </p><p>1 (tm pipe) +</p><p>1 (no_snps) +</p><p>1 (str_pend) +</p><p>1 (cmux.str_req) +</p><p>1 (cmux-&gt;smi)</p></td><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpRsp to MrdReq</p></td><td class="confluenceTd"><p>4 =</p><p>1 (smi-&gt;mrdpend) +</p><p>1 (mrd_credit) +</p><p>1(cmux.mrd_req) +</p><p>1(cmux-&gt;smi)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="8" class="confluenceTd"><p>DII</p></td><td colspan="2" class="confluenceTd"><p>CmdReq to StrReq</p></td><td class="confluenceTd"><p>Expected (Aligned with last exercise for 3.2)</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwReq to AXI W</p></td><td class="confluenceTd"><p>Expected (Aligned with last exercise for 3.2)</p><p>Although could be +1 for a shifted write data beat. </p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwReq to AXI AW</p></td><td class="confluenceTd"><p>Cycle through CMUX +</p><p>Cycle to indicate data has been received +</p><p>Cycle to become valid for selection +</p><p>Cycle through Native Layer Pipe</p><p>Expected. Could possibly be reduced by 1 but would add to pretty heavy path of indicating an entry can be sent.</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CmdReq to AXI AR</p></td><td class="confluenceTd"><p>This is <strong><span data-colorid="y3z6bo9cc2">+1</span></strong> from the last time this was measured for 3.2.</p><p>I see 4 in the waves:</p><p>Skid Buffer +</p><p>Allocation + </p><p>Read Request Buffer + </p><p>Native Layer Pipe</p><p>So I would say 4 is expected here.</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CmdReq to StrReq</p></td><td class="confluenceTd"><p>CMD Req FIFO (Skid Buffer) +</p><p>Entry Allocation + </p><p>STR Req FIFO</p><p>This is expected. </p></td><td class="confluenceTd"><p>3 </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AXI R to DtrReq</p></td><td class="confluenceTd"><p>Expected (Aligned with what was the expected last exercise for 3.2)</p><p>Note: This latency can change +1 when data needs to be shifted, and a variable amount (1-3) if it needs to be reordered. </p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AXI B to DtwRsp (non EWA)</p></td><td class="confluenceTd"><p>Expected (Better than what was measured last time for the 3.2 exercise)</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwReq -&gt; DtwRsp (EWA)</p></td><td class="confluenceTd"><p>Expected (Aligned with what was the expected last exercise for 3.2)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="18" class="confluenceTd"><p>DMI</p></td><td rowspan="10" class="confluenceTd"><p>SMC</p><p /></td><td class="confluenceTd"><p>CmdReq to DtrReq (hit)</p></td><td class="confluenceTd"><p>12 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>MrdReq to DtrReq (hit)</p></td><td class="confluenceTd"><p>11 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_0ns_0</p></td><td class="confluenceTd"><p>1 extra cycle compared to 3.6 (likely due to the read buffer being activated by default)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CmdReq to AXI AR (miss)</p></td><td class="confluenceTd"><p>7 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>Identical 3.6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>MrdReq to AXI AR (miss)</p></td><td class="confluenceTd"><p>6 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>Identical 3.6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CmdReq to StrReq (~vz)</p></td><td class="confluenceTd"><p>3 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p>Identical 3.6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>AXI R to DTRReq</p></td><td class="confluenceTd"><p>3 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>Assuming non coherent lost a cycle compared with 3.6.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq&nbsp; to AW (WT, miss WNA)</p></td><td class="confluenceTd"><p>6 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p>Assuming non coherent lost a cycle compared with 3.6.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq to W (WT, miss WNA)</p></td><td class="confluenceTd"><p>10 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p>Assuming non coherent lost a cycle compared with 3.6.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>AXI B to DtwRsp (non EWA)</p></td><td class="confluenceTd"><p>4 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p>Identical 3.6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq to DtwRsp (EWA)</p></td><td class="confluenceTd"><p>5 (uarch number, no read buffer)</p></td><td class="confluenceTd"><p><strong><span data-colorid="oib33eukyo">6</span></strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0 (It should be = 2?!!)</p></td><td class="confluenceTd"><p>Assuming non coherent lost a cycle compared with 3.6.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="8" class="confluenceTd"><p>No</p><p>SMC</p></td><td class="confluenceTd"><p>CmdReq to AXI AR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>MrdReq to AXI AR</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>AXI R to DTRReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CmdReq to StrReq (~vz)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq to AXI AW</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq to AXI W</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>AXI B to DTWRsp (non EWA)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DtwReq to DtwRsp (EWA)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="12" class="confluenceTd"><p>IOAIU (AXI with cache)</p></td><td colspan="2" class="confluenceTd"><p>AR to CmdReq</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AR to CmdReq(MPU core 0)</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p><p>1 more cycle as ConcertoMux is cshared with Core1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to Rlast</p></td><td class="confluenceTd"><p>4 =</p><p>2 (srr) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AR to R (cache hit)</p></td><td class="confluenceTd"><p>12 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>6 (cache) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to CmdReq</p></td><td class="confluenceTd"><p>8 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>1 (mrc0)</p></td><td class="confluenceTd"><p><strong><span data-colorid="g9ysbgz9lz">8 (AXI_P)</span></strong></p><p><strong><span data-colorid="gv00fbp2xr">7 (MPU_P/core0)</span></strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p><strong><span data-colorid="sjy31r459b">9 (AXI_P)</span></strong></p><p><strong><span data-colorid="a86yldy1ez">8 (MPU_P/core0)</span></strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwRsp to B&nbsp;</p></td><td class="confluenceTd"><p>7 =</p><p>1 (mpw) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to B (cache hit)</p></td><td class="confluenceTd"><p>13 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>13</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to B (cache miss)</p></td><td class="confluenceTd"><p>23 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>11 (cache) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>23</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p>This seems to be a write full non-coherent t that doesn&rsquo;t need to go out on concerto.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to SnpRsp</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to DtrReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="6" class="confluenceTd"><p>IOAIU (AXI without cache)</p></td><td colspan="2" class="confluenceTd"><p>AR to CmdReq</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AR to CmdReq(MPU core 0)</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p><p>1 more cycle as ConcertoMux is cshared with Core1</p></td><td class="confluenceTd"><p>the mux only adds a cycle if the core loses arb. we usually publish best case.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to RLast</p></td><td class="confluenceTd"><p>4 =</p><p>2 (srr) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>I timed 1st beat data to 1st beat data which is the critical word that the customer wants. 1 more beat to last gives 5. I&rsquo;m not exactly sure why data sits in srr0 for 2 cycles.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to CmdReq</p></td><td class="confluenceTd"><p>8 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>1 (mrc0)</p></td><td class="confluenceTd"><p><strong><span data-colorid="oxj4589a80">8 (AXI)</span></strong></p><p><strong><span data-colorid="s01e0ja5xc">7 (MPU/core1)</span></strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p>The write gets stalled in stage w1 waiting for the data to arrive. The last data beat arrives on the w channel the cycle after ar, but causes extra delay.</p><p>Need more investigation why write is stuck in p0w for 2 cycles.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p>Counting to the 1st beat of data.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwRsp to B&nbsp;</p></td><td class="confluenceTd"><p>7 =</p><p>1 (mpw) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>7 (AXI)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p>Need to investigate why 2 cycles in stage pw.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="9" class="confluenceTd"><p>ACE&nbsp;</p></td><td colspan="2" class="confluenceTd"><p>AR to CmdReq</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to CmdReq</p></td><td class="confluenceTd"><p>8 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to RLast</p></td><td class="confluenceTd"><p>4 =</p><p>2 (srr) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwRsp to B&nbsp;</p></td><td class="confluenceTd"><p>7 =</p><p>1 (mpw) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to AC</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CR to SnpRsp&nbsp;</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtrReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtwReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="9" class="confluenceTd"><p>ACE5-Lite</p></td><td colspan="2" class="confluenceTd"><p>AR to CmdReq</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to RLast</p></td><td class="confluenceTd"><p>4 =</p><p>2 (srr) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to CmdReq</p></td><td class="confluenceTd"><p>8 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwRsp to B&nbsp;</p></td><td class="confluenceTd"><p>7 =</p><p>1 (mpw) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to AC</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CR to SnpRsp&nbsp;</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtrReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtwReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="9" class="confluenceTd"><p>ACE-Lite</p></td><td colspan="2" class="confluenceTd"><p>AR to CmdReq</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p><strong><span data-colorid="uhny8x0b1n">5</span></strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to RLast&nbsp;</p></td><td class="confluenceTd"><p>4 =</p><p>2 (srr) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to CmdReq</p></td><td class="confluenceTd"><p>8 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwRsp to B&nbsp;</p></td><td class="confluenceTd"><p>7 =</p><p>1 (mpw) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to AC</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CR to SnpRsp&nbsp;</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtrReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtwReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="9" class="confluenceTd"><p>ACE5-Lite-DVM</p></td><td colspan="2" class="confluenceTd"><p>AR to CmdReq</p></td><td class="confluenceTd"><p>4 = </p><p>1 (p0r) +</p><p>1 (p1) +</p><p>1 (p2) + </p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to RLast&nbsp;</p></td><td class="confluenceTd"><p>4 =</p><p>2 (srr) +</p><p>1 (dr0) +</p><p>1 (dr1)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>AW to CmdReq</p></td><td class="confluenceTd"><p>8 =</p><p>1 (w0) +</p><p>2 (w1) +</p><p><strong>2 (p0w)</strong> +</p><p>1 (p1) +</p><p>1 (p2) +</p><p>1 (mrc0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to DtwReq</p></td><td class="confluenceTd"><p>7 =</p><p>1 (src) +</p><p>1 (ott) +</p><p>1 (ocw) +</p><p>3 (od) +</p><p>1 (mrw0)</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwRsp to B&nbsp;</p></td><td class="confluenceTd"><p>7 =</p><p>1 (mpw) +</p><p>3 (ott) +</p><p>1 (pw0) +</p><p>2 (pw)</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_0ns_0</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to AC</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CR to SnpRsp&nbsp;</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtrReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CD to DtwReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="7" class="confluenceTd"><p>CHI B/E</p></td><td colspan="2" class="confluenceTd"><p>CHI Cmd to CmdReq</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>5 cycles from native interface to SMI port<br />1 pipe stage + 1 OTT+ 2 cycles for arbiter+ 1 cycle smi</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>StrReq to CHI RSP/DBID</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>1 cycle for smi_rx + 1 cycle in ott + 1 cycle in rr_arb to generate grant + 1 cycle inside txrsp_chan_handler</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtrReq to CHI Last data</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>1 cycle smi + 1 cycle in txdat chan handler + 1 cycle pipe in aiu unit + 1 cycle extra beat</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CHI Data to DtwReq</p></td><td class="confluenceTd"><p>6 </p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>To be checked By Designer</p></td><td class="confluenceTd"><p>perf_test_flav_w_nc_seq_wocache_0ns_0_0</p></td><td class="confluenceTd"><p>1 cycle pipe + 2 cycle in rx dat chan handler + 1 cycle in rxdat chan ott + 1 cycle fifo + 1 cycle smi</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpReq to CHI Snoop</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Reviewed by Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_snp_chie2chib_0ns_0_0</p></td><td class="confluenceTd"><p>1 cycle smi + 1 cycle in stt + 1 cycle in txsnp_chan_handler</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CHI Data to DtrReq</p></td><td class="confluenceTd"><p>7 </p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>To be checked By Designer</p></td><td class="confluenceTd"><p>perf_test_flav_r_c_seq_snp_chie2chib_0ns_0_0</p></td><td class="confluenceTd"><p>1 cycle pipe for chi valid + 2 cycles in rxdat_chan_handler + 2 cycles in stt + 1 cycle dtrreq_fifo + 1 cycle smi</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>CHI RSP to SnpRsp&nbsp;</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td rowspan="3" class="confluenceTd"><p>DVE</p></td><td colspan="2" class="confluenceTd"><p>CmdReq to StrReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>DtwReq to SnpReq</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td colspan="2" class="confluenceTd"><p>SnpRsp to CmpRsp</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p />