

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT_1'
================================================================
* Date:           Sat Oct 15 13:01:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_891_1_VITIS_LOOP_893_2  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       77|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      296|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      373|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_813_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln870_7_fu_841_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln870_fu_860_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_8_fu_822_p2           |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln1069_fu_807_p2             |      icmp|   0|  0|  11|           9|          10|
    |select_ln891_4_fu_866_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln891_fu_828_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  77|          38|          29|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_v1_V_phi_fu_184_p32        |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_234_phi_fu_716_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_235_phi_fu_678_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_236_phi_fu_640_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_237_phi_fu_602_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_238_phi_fu_564_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_239_phi_fu_526_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_240_phi_fu_488_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_241_phi_fu_450_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_242_phi_fu_412_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_243_phi_fu_374_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_244_phi_fu_336_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_245_phi_fu_298_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_246_phi_fu_260_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_247_phi_fu_222_p32    |  14|          3|   16|         48|
    |ap_phi_mux_v2_V_phi_fu_754_p32        |  14|          3|   16|         48|
    |ap_sig_allocacmp_c7_V_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |c6_V_fu_150                           |   9|          2|    5|         10|
    |c7_V_fu_146                           |   9|          2|    5|         10|
    |fifo_C_drain_PE_15_01853_blk_n        |   9|          2|    1|          2|
    |indvar_flatten_fu_154                 |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 296|         64|  292|        840|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c6_V_fu_150              |  5|   0|    5|          0|
    |c7_V_fu_146              |  5|   0|    5|          0|
    |icmp_ln1069_8_reg_1338   |  1|   0|    1|          0|
    |icmp_ln1069_reg_1334     |  1|   0|    1|          0|
    |indvar_flatten_fu_154    |  9|   0|    9|          0|
    |local_C_V_addr_reg_1343  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 28|   0|   28|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT.1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT.1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT.1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT.1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT.1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper498_Pipeline_VIT.1|  return value|
|fifo_C_drain_PE_15_01853_dout     |   in|   16|     ap_fifo|                              fifo_C_drain_PE_15_01853|       pointer|
|fifo_C_drain_PE_15_01853_empty_n  |   in|    1|     ap_fifo|                              fifo_C_drain_PE_15_01853|       pointer|
|fifo_C_drain_PE_15_01853_read     |  out|    1|     ap_fifo|                              fifo_C_drain_PE_15_01853|       pointer|
|local_C_V_address0                |  out|    4|   ap_memory|                                             local_C_V|         array|
|local_C_V_ce0                     |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_q0                      |   in|  256|   ap_memory|                                             local_C_V|         array|
|local_C_V_address1                |  out|    4|   ap_memory|                                             local_C_V|         array|
|local_C_V_ce1                     |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_we1                     |  out|    1|   ap_memory|                                             local_C_V|         array|
|local_C_V_d1                      |  out|  256|   ap_memory|                                             local_C_V|         array|
+----------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

