// Seed: 2104486968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1#(1) [1'b0 :-1] = 1'b0;
  wire id_6;
  wire id_7;
  logic [1 : 1] id_8;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd87,
    parameter id_5  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output supply1 id_12;
  inout wire _id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  output tri id_8;
  inout reg id_7;
  input wire id_6;
  input wire _id_5;
  input wire id_4;
  input wire id_3;
  inout tri0 id_2;
  output wire id_1;
  wand [id_11 : -1] id_13;
  logic [7:0] id_14;
  assign id_8  = 1;
  assign id_13 = -1;
  parameter id_15 = {1, -1 ? 1 : 1};
  wire [1 : 1] id_16;
  wire id_17;
  parameter id_18 = -1;
  logic id_19;
  assign id_16 = 1;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_2,
      id_4,
      id_17
  );
  wire id_20 = id_13;
  always
    if ("") id_7 <= id_7;
    else
      fork
        id_10[id_5] <= id_14[id_5];
      join
  assign id_12 = -1, id_13 = -1;
  wire id_21;
  parameter id_22 = 1 !== id_15;
  assign id_2 = 1'b0;
  logic id_23;
  wire  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
endmodule
