

================================================================
== Vivado HLS Report for 'getVal'
================================================================
* Date:           Fri Nov 30 12:07:12 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|    135|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |fullIndex_2_fu_118_p2        |     +    |      0|  0|  21|          15|          13|
    |fullIndex_3_fu_134_p2        |     +    |      0|  0|  21|          15|          14|
    |fullIndex_fu_104_p2          |     +    |      0|  0|  21|          15|          15|
    |tmp1_fu_90_p2                |     +    |      0|  0|  11|          13|          13|
    |tmp_fu_80_p2                 |     -    |      0|  0|  11|          13|          13|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |tmp_s_fu_128_p2              |   icmp   |      0|  0|  13|          15|          13|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |fullIndex_1_fu_152_p3        |  select  |      0|  0|  16|           1|          16|
    |p_s_fu_140_p3                |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 135|          91|         116|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |fullIndex_1_reg_168      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    getVal    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    getVal    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    getVal    | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |    getVal    | return value |
|ap_return   | out |    8| ap_ctrl_hs |    getVal    | return value |
|index       |  in |   14|   ap_none  |     index    |    scalar    |
|xDiff       |  in |    2|   ap_none  |     xDiff    |    scalar    |
|yDiff       |  in |    2|   ap_none  |     yDiff    |    scalar    |
|Y_address0  | out |   13|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_q0        |  in |    8|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

