# partitionedCacheDAWG
Implementation of a secure cache architecture in SystemVerilog
