{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1548941867608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1548941867608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 31 13:37:47 2019 " "Processing started: Thu Jan 31 13:37:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1548941867608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1548941867608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder_1Bit -c FullAdder_1Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder_1Bit -c FullAdder_1Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1548941867608 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1548941869061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a/documents/eg3205_work/vhdl/fulladder_1bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a/documents/eg3205_work/vhdl/fulladder_1bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_1bit_TB-TB " "Found design unit 1: FullAdder_1bit_TB-TB" {  } { { "../FullAdder_1bit_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/FullAdder_1bit_TB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548941870574 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1bit_TB " "Found entity 1: FullAdder_1bit_TB" {  } { { "../FullAdder_1bit_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/FullAdder_1bit_TB.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548941870574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548941870574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a/documents/eg3205_work/vhdl/week_2/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a/documents/eg3205_work/vhdl/week_2/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-dataflow " "Found design unit 1: halfadder-dataflow" {  } { { "../Week_2/halfadder.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_2/halfadder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548941870590 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "../Week_2/halfadder.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_2/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548941870590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548941870590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_1bit-structural " "Found design unit 1: fulladder_1bit-structural" {  } { { "FullAdder_1Bit.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_1Bit/FullAdder_1Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548941870590 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "FullAdder_1Bit.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_1Bit/FullAdder_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1548941870590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1548941870590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullAdder_1Bit " "Elaborating entity \"FullAdder_1Bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1548941870746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder halfadder:ha1 " "Elaborating entity \"halfadder\" for hierarchy \"halfadder:ha1\"" {  } { { "FullAdder_1Bit.vhd" "ha1" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_3_FullAdder_1Bit/FullAdder_1Bit.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1548941870762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1548941872516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1548941873234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1548941873234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1548941873344 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1548941873344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1548941873344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1548941873344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548941873406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 31 13:37:53 2019 " "Processing ended: Thu Jan 31 13:37:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548941873406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548941873406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548941873406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1548941873406 ""}
