{"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/bitVector(size:)","interfaceLanguage":"swift"},"abstract":[{"type":"text","text":"Bit vector type ("},{"type":"codeVoice","code":"bit_vector"},{"type":"text","text":")."}],"schemaVersion":{"major":0,"patch":0,"minor":3},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType"]]},"variants":[{"paths":["\/documentation\/vhdlparsing\/rangedtype\/bitvector(size:)"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bitVector","kind":"identifier"},{"text":"(","kind":"text"},{"text":"size","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VectorSize","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize"},{"text":")","kind":"text"}]}]}],"sections":[],"metadata":{"title":"RangedType.bitVector(size:)","role":"symbol","roleHeading":"Case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"bitVector"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VectorSize","preciseIdentifier":"s:11VHDLParsing10VectorSizeO"},{"kind":"text","text":")"}],"externalID":"s:11VHDLParsing10RangedTypeO9bitVectoryAcA0E4SizeO_tcACmF","modules":[{"name":"VHDLParsing"}],"symbolKind":"case"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/RangedType/bitVector(size:)":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/bitVector(size:)","abstract":[{"text":"Bit vector type (","type":"text"},{"code":"bit_vector","type":"codeVoice"},{"text":").","type":"text"}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"bitVector"},{"kind":"text","text":"("},{"text":"size","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VectorSize","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO"},{"text":")","kind":"text"}],"title":"RangedType.bitVector(size:)","kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype\/bitvector(size:)","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"}}}