Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: shiyan_13.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "shiyan_13.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "shiyan_13"
Output Format                      : NGC
Target Device                      : xc7a100t-3-fgg484

---- Source Options
Top Module Name                    : shiyan_13
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE\Project_13\shiyan_13.v" into library work
Parsing module <shiyan_13>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <shiyan_13>.
WARNING:HDLCompiler:413 - "E:\ISE\Project_13\shiyan_13.v" Line 32: Result of 32-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <shiyan_13>.
    Related source file is "E:\ISE\Project_13\shiyan_13.v".
    Found 1-bit register for signal <co>.
    Found 1-bit register for signal <q<3>>.
    Found 1-bit register for signal <q<2>>.
    Found 1-bit register for signal <q<1>>.
    Found 1-bit register for signal <q<0>>.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT> created at line 32.
    Found 5-bit adder for signal <n0038> created at line 31.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <shiyan_13> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 5
 1-bit register                                        : 5
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    q_0 in unit <shiyan_13>
    q_1 in unit <shiyan_13>
    q_3 in unit <shiyan_13>
    q_2 in unit <shiyan_13>


Optimizing unit <shiyan_13> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block shiyan_13, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : shiyan_13.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19
#      LUT2                        : 1
#      LUT3                        : 12
#      LUT4                        : 1
#      LUT5                        : 2
#      LUT6                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 13
#      FDC                         : 4
#      FDCE                        : 1
#      FDP                         : 4
#      LDC                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 8
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              13  out of  126800     0%  
 Number of Slice LUTs:                   18  out of  63400     0%  
    Number used as Logic:                18  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     26
   Number with an unused Flip Flop:      13  out of     26    50%  
   Number with an unused LUT:             8  out of     26    30%  
   Number of fully used LUT-FF pairs:     5  out of     26    19%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    285     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------+-------+
Clock Signal                           | Clock buffer(FF name)  | Load  |
---------------------------------------+------------------------+-------+
clk                                    | BUFGP                  | 9     |
load_d[2]_AND_3_o(load_d[2]_AND_3_o1:O)| NONE(*)(q_2_LDC)       | 1     |
load_d[3]_AND_1_o(load_d[3]_AND_1_o1:O)| NONE(*)(q_3_LDC)       | 1     |
load_d[1]_AND_5_o(load_d[1]_AND_5_o1:O)| NONE(*)(q_1_LDC)       | 1     |
load_d[0]_AND_7_o(load_d[0]_AND_7_o1:O)| NONE(*)(q_0_LDC)       | 1     |
---------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.508ns (Maximum Frequency: 662.954MHz)
   Minimum input arrival time before clock: 1.279ns
   Maximum output required time after clock: 1.383ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.508ns (frequency: 662.954MHz)
  Total number of paths / destination ports: 48 / 9
-------------------------------------------------------------------------
Delay:               1.508ns (Levels of Logic = 2)
  Source:            q_3_P_3 (FF)
  Destination:       co (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: q_3_P_3 to co
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.361   0.379  q_3_P_3 (q_3_P_3)
     LUT3:I1->O            3   0.097   0.566  q_31 (q_3)
     LUT5:I1->O            1   0.097   0.000  GND_1_o_BUS_0001_MUX_5_o1 (GND_1_o_BUS_0001_MUX_5_o)
     FDCE:D                    0.008          co
    ----------------------------------------
    Total                      1.508ns (0.563ns logic, 0.945ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 42 / 19
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            mr (PAD)
  Destination:       q_2_C_2 (FF)
  Destination Clock: clk rising

  Data Path: mr to q_2_C_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.548  mr_IBUF (mr_IBUF)
     LUT3:I0->O            2   0.097   0.283  load_d[3]_AND_2_o1 (load_d[3]_AND_2_o)
     FDC:CLR                   0.349          q_3_C_3
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'load_d[2]_AND_3_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            mr (PAD)
  Destination:       q_2_LDC (LATCH)
  Destination Clock: load_d[2]_AND_3_o falling

  Data Path: mr to q_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.548  mr_IBUF (mr_IBUF)
     LUT3:I0->O            2   0.097   0.283  load_d[2]_AND_4_o1 (load_d[2]_AND_4_o)
     LDC:CLR                   0.349          q_2_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'load_d[3]_AND_1_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            mr (PAD)
  Destination:       q_3_LDC (LATCH)
  Destination Clock: load_d[3]_AND_1_o falling

  Data Path: mr to q_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.548  mr_IBUF (mr_IBUF)
     LUT3:I0->O            2   0.097   0.283  load_d[3]_AND_2_o1 (load_d[3]_AND_2_o)
     LDC:CLR                   0.349          q_3_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'load_d[1]_AND_5_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            mr (PAD)
  Destination:       q_1_LDC (LATCH)
  Destination Clock: load_d[1]_AND_5_o falling

  Data Path: mr to q_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.548  mr_IBUF (mr_IBUF)
     LUT3:I0->O            2   0.097   0.283  load_d[1]_AND_6_o1 (load_d[1]_AND_6_o)
     LDC:CLR                   0.349          q_1_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'load_d[0]_AND_7_o'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              1.279ns (Levels of Logic = 2)
  Source:            mr (PAD)
  Destination:       q_0_LDC (LATCH)
  Destination Clock: load_d[0]_AND_7_o falling

  Data Path: mr to q_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.548  mr_IBUF (mr_IBUF)
     LUT3:I0->O            2   0.097   0.283  load_d[0]_AND_8_o1 (load_d[0]_AND_8_o)
     LDC:CLR                   0.349          q_0_LDC
    ----------------------------------------
    Total                      1.279ns (0.447ns logic, 0.832ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'load_d[3]_AND_1_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.369ns (Levels of Logic = 2)
  Source:            q_3_LDC (LATCH)
  Destination:       q<3> (PAD)
  Source Clock:      load_d[3]_AND_1_o falling

  Data Path: q_3_LDC to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  q_3_LDC (q_3_LDC)
     LUT3:I0->O            3   0.097   0.289  q_31 (q_3)
     OBUF:I->O                 0.000          q_3_OBUF (q<3>)
    ----------------------------------------
    Total                      1.369ns (0.569ns logic, 0.800ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              1.140ns (Levels of Logic = 2)
  Source:            q_0_P_0 (FF)
  Destination:       q<0> (PAD)
  Source Clock:      clk rising

  Data Path: q_0_P_0 to q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.361   0.384  q_0_P_0 (q_0_P_0)
     LUT3:I1->O            5   0.097   0.298  q_01 (q_0)
     OBUF:I->O                 0.000          q_0_OBUF (q<0>)
    ----------------------------------------
    Total                      1.140ns (0.458ns logic, 0.682ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'load_d[2]_AND_3_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            q_2_LDC (LATCH)
  Destination:       q<2> (PAD)
  Source Clock:      load_d[2]_AND_3_o falling

  Data Path: q_2_LDC to q<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  q_2_LDC (q_2_LDC)
     LUT3:I0->O            4   0.097   0.293  q_21 (q_2)
     OBUF:I->O                 0.000          q_2_OBUF (q<2>)
    ----------------------------------------
    Total                      1.374ns (0.569ns logic, 0.805ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'load_d[1]_AND_5_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            q_1_LDC (LATCH)
  Destination:       q<1> (PAD)
  Source Clock:      load_d[1]_AND_5_o falling

  Data Path: q_1_LDC to q<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  q_1_LDC (q_1_LDC)
     LUT3:I0->O            4   0.097   0.293  q_11 (q_1)
     OBUF:I->O                 0.000          q_1_OBUF (q<1>)
    ----------------------------------------
    Total                      1.378ns (0.569ns logic, 0.809ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'load_d[0]_AND_7_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.383ns (Levels of Logic = 2)
  Source:            q_0_LDC (LATCH)
  Destination:       q<0> (PAD)
  Source Clock:      load_d[0]_AND_7_o falling

  Data Path: q_0_LDC to q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  q_0_LDC (q_0_LDC)
     LUT3:I0->O            5   0.097   0.298  q_01 (q_0)
     OBUF:I->O                 0.000          q_0_OBUF (q<0>)
    ----------------------------------------
    Total                      1.383ns (0.569ns logic, 0.814ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    1.508|         |         |         |
load_d[0]_AND_7_o|         |    1.504|         |         |
load_d[1]_AND_5_o|         |    1.583|         |         |
load_d[2]_AND_3_o|         |    1.711|         |         |
load_d[3]_AND_1_o|         |    1.751|         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.17 secs
 
--> 

Total memory usage is 4653392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

