Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 120322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 120356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 120358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 120365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 120383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 120417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 120456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 130345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 130347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 130369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 130406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 130407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 130445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 130481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 140322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 140359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 140361 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 140420 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 150406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 150465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 150484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 160322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 160345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 160347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 160365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 160445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 160465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 170322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 170357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 170455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 170469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 180322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 180345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 180347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 180364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 180469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 190322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 190347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 190406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 190445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 200322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 200383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 200469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 210322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 210345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 210347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 210364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 210405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 210406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 210469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 220345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 220347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 220445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 220465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 230322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 230355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 230357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 230416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 230469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 240357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 240475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 250358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 250364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 250417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 250484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 260383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 260455 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 270356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 270408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 270476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 270481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 280322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 280345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 280347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 280405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 280406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 280469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 290322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 290360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 290383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 290419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 290458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 290469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 290478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 300322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 300345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 300347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 300365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 300383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 300406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 300445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 310357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 310364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 310416 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk145_1176 at time 320365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 320367 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 320467 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 320484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 330445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 340408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 340417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 340476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 350357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 350364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 350405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 350475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 350484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 360322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 360347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 360404 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 360406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 360445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 360465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 360469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 370322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 370364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 370465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 380356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 380364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 380476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 390322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 390405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 390445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 400345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 400405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 400465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 410383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 410458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 410478 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 420322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk145_1176 at time 420356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 420358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 420407 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 420478 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 430322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 430364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 430445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 430465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 440383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 440455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 450322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 450345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 450405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 450465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 450469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 460322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 460355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 460357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 460416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 460455 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 460469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 470347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 470364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 470465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 480356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 480365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 480417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 480476 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 490356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 490358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 490365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 490417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 500356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 500364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 500456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 500476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 500481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 510322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 510347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 510406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 510445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 510469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 520347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 520445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 520465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 520481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 530322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 530345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 530364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 530405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 530445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 540345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 540364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 540383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 540406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 540465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 550322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 550345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 550465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 550469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 560364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 560406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 560465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 570347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 570381 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 570383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 570406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 570465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 570481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 580322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk142_1173 at time 580357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 580459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 590322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 590361 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 590420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 590479 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 600322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 600355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 600383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 600455 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 600469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 600475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 610355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 610399 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 610475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 620322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 620356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 620405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 620469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 630345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 630406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 630445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 630481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 640356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 640405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 640476 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk145_1176 at time 650356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 650458 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 660322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 660356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 660358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 660365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 660417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 660476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 670322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 670365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 670469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 680322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 680355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 680357 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 680416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 680455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 690369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 690406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 690445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 700355 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 700405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 700455 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 700475 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 700481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 710364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk142_1173 at time 710364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 710368 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 710405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 710466 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 710486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 720406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 720465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 720481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 730347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 730371 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 730406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 730484 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 740322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 740345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 740347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 740465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 740469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 750322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 750356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 750383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 750417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 750456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 760322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 760355 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 760364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 760455 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 760469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 770345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 770347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 770406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 770417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 770445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 770465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 770484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 780322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 780358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 780383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 780417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 780456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 780476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 790322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 790365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 790405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 800345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 800347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 800408 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 810322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 810358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 810365 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 810456 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 810469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 810476 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 820322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 820383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 820475 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 830369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 830383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 830465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 830481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 840358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 840369 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 840417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 840476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 850357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 850365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 850383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 850416 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 850481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 860345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 860407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 860465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 870322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 870347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 870364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 870405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 880322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 880356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 880417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 880456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 880476 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 890322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 890364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 890465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 900322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 900345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 900465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 900469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 910322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 910345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 910381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 910407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 910445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 910465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 910469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk142_1173 at time 920364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 920368 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 920383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 920427 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 920466 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 920484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 920486 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 930356 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 930358 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 930364 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 930383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 940406 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 940417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 950361 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 950459 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 950479 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 960322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 960356 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 960405 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 960417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 960469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 970322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[23]/TChk142_1173 at time 970357 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 970359 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 970361 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 970364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 970405 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 970420 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 970469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 980322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 980347 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 980365 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 980406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 980469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 990347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 990364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 1000322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 1000358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 1000369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 1000383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 1000417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 1000456 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 1000469 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 1010322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 1010345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 1010347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 1010364 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 1010383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 1010406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 1010465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 1010469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 1020358 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 1020417 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 1020476 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 1020481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 1030345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 1030406 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 1030407 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 1030445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk145_1176 at time 1040347 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk142_1173 at time 1040383 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 1040445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 1040465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[10]/TChk142_1173 at time 1050360 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk145_1176 at time 1050369 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel1_1_reg[7]/TChk145_1176 at time 1050383 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk145_1176 at time 1050419 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 1050458 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 1050481 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk145_1176 at time 1060345 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 1060445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 1060465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 1060484 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk145_1176 at time 1070322 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[20]/TChk142_1173 at time 1070345 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk142_1173 at time 1070445 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk145_1176 at time 1070465 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk142_1173 at time 1070469 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[3]/TChk142_1173 at time 1080322 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/D1_reg[1]/TChk142_1173 at time 1080381 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[22]/TChk142_1173 at time 1080417 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[25]/TChk145_1176 at time 1090445 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 142: Timing violation in scope /TOP_1_RCA_TB/uut/B1_reg[19]/TChk142_1173 at time 1090465 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\LUCIFER\Vivado\2017.4\data/verilog/src/unisims/FDRE.v" Line 145: Timing violation in scope /TOP_1_RCA_TB/uut/sel2_1_reg[4]/TChk145_1176 at time 1090481 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
