INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
WARNING: [VRFC 10-3248] data object 'xor_ab' is already declared [/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FullAdder.v:40]
WARNING: [VRFC 10-3703] second declaration of 'xor_ab' ignored [/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FullAdder.v:40]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FullAdder.v:50]
INFO: [VRFC 10-2458] undeclared symbol two, assumed default net type wire [/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FullAdder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2458] undeclared symbol s4, assumed default net type wire [/home/alik/repos/Vivado/t2/t2.srcs/sources_1/new/FourBitAdder.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alik/repos/Vivado/t2/t2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
