
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_1536:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbf800007; valaddr_reg:x3; val_offset:4608*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4608*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1537:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbf999999; valaddr_reg:x3; val_offset:4611*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4611*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1538:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:4614*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4614*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1539:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:4617*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4617*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1540:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:4620*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4620*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1541:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:4623*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4623*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1542:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:4626*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4626*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1543:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:4629*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4629*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1544:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:4632*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4632*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1545:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:4635*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4635*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1546:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:4638*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4638*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1547:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:4641*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4641*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1548:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:4644*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4644*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1549:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x6f106c and fs2 == 1 and fe2 == 0x04 and fm2 == 0x09115b and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cef106c; op2val:0x8209115b;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:4647*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4647*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1550:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:4650*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4650*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1551:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:4653*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4653*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1552:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:4656*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4656*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1553:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:4659*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4659*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1554:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:4662*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4662*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1555:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:4665*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4665*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1556:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:4668*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4668*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1557:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:4671*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4671*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1558:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:4674*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4674*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1559:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:4677*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4677*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1560:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:4680*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4680*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1561:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:4683*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4683*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1562:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:4686*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4686*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1563:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:4689*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4689*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1564:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:4692*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4692*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1565:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:4695*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4695*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1566:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc000000; valaddr_reg:x3; val_offset:4698*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4698*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1567:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc000001; valaddr_reg:x3; val_offset:4701*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4701*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1568:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc000003; valaddr_reg:x3; val_offset:4704*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4704*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1569:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc000007; valaddr_reg:x3; val_offset:4707*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4707*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1570:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc00000f; valaddr_reg:x3; val_offset:4710*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4710*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1571:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc00001f; valaddr_reg:x3; val_offset:4713*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4713*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1572:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc00003f; valaddr_reg:x3; val_offset:4716*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4716*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1573:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc00007f; valaddr_reg:x3; val_offset:4719*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4719*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1574:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc0000ff; valaddr_reg:x3; val_offset:4722*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4722*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1575:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc0001ff; valaddr_reg:x3; val_offset:4725*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4725*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1576:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc0003ff; valaddr_reg:x3; val_offset:4728*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4728*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1577:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc0007ff; valaddr_reg:x3; val_offset:4731*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4731*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1578:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc000fff; valaddr_reg:x3; val_offset:4734*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4734*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1579:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc001fff; valaddr_reg:x3; val_offset:4737*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4737*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1580:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc003fff; valaddr_reg:x3; val_offset:4740*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4740*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1581:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc007fff; valaddr_reg:x3; val_offset:4743*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4743*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1582:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc00ffff; valaddr_reg:x3; val_offset:4746*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4746*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1583:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc01ffff; valaddr_reg:x3; val_offset:4749*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4749*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1584:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc03ffff; valaddr_reg:x3; val_offset:4752*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4752*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1585:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc07ffff; valaddr_reg:x3; val_offset:4755*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4755*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1586:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc0fffff; valaddr_reg:x3; val_offset:4758*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4758*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1587:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc1fffff; valaddr_reg:x3; val_offset:4761*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4761*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1588:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc3fffff; valaddr_reg:x3; val_offset:4764*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4764*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1589:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc400000; valaddr_reg:x3; val_offset:4767*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4767*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1590:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc600000; valaddr_reg:x3; val_offset:4770*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4770*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1591:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc700000; valaddr_reg:x3; val_offset:4773*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4773*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1592:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc780000; valaddr_reg:x3; val_offset:4776*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4776*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1593:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7c0000; valaddr_reg:x3; val_offset:4779*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4779*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1594:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7e0000; valaddr_reg:x3; val_offset:4782*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4782*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1595:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7f0000; valaddr_reg:x3; val_offset:4785*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4785*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1596:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7f8000; valaddr_reg:x3; val_offset:4788*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4788*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1597:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fc000; valaddr_reg:x3; val_offset:4791*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4791*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1598:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fe000; valaddr_reg:x3; val_offset:4794*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4794*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1599:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ff000; valaddr_reg:x3; val_offset:4797*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4797*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1600:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ff800; valaddr_reg:x3; val_offset:4800*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4800*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1601:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ffc00; valaddr_reg:x3; val_offset:4803*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4803*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1602:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ffe00; valaddr_reg:x3; val_offset:4806*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4806*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1603:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fff00; valaddr_reg:x3; val_offset:4809*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4809*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1604:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fff80; valaddr_reg:x3; val_offset:4812*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4812*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1605:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fffc0; valaddr_reg:x3; val_offset:4815*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4815*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1606:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fffe0; valaddr_reg:x3; val_offset:4818*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4818*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1607:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ffff0; valaddr_reg:x3; val_offset:4821*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4821*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1608:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ffff8; valaddr_reg:x3; val_offset:4824*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4824*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1609:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ffffc; valaddr_reg:x3; val_offset:4827*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4827*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1610:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7ffffe; valaddr_reg:x3; val_offset:4830*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4830*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1611:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x722bbc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf22bbc; op2val:0x0;
op3val:0xc7fffff; valaddr_reg:x3; val_offset:4833*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4833*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1612:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:4836*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4836*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1613:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:4839*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4839*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1614:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:4842*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4842*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1615:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:4845*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4845*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1616:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:4848*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4848*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1617:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:4851*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4851*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1618:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:4854*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4854*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1619:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:4857*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4857*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1620:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:4860*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4860*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1621:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:4863*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4863*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1622:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:4866*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4866*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1623:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ff; valaddr_reg:x3; val_offset:4869*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4869*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1624:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0xfff; valaddr_reg:x3; val_offset:4872*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4872*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1625:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x1fff; valaddr_reg:x3; val_offset:4875*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4875*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1626:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3fff; valaddr_reg:x3; val_offset:4878*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4878*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1627:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fff; valaddr_reg:x3; val_offset:4881*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4881*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1628:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0xffff; valaddr_reg:x3; val_offset:4884*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4884*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1629:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x1ffff; valaddr_reg:x3; val_offset:4887*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4887*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1630:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3ffff; valaddr_reg:x3; val_offset:4890*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4890*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1631:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x3; val_offset:4893*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4893*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1632:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0xfffff; valaddr_reg:x3; val_offset:4896*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4896*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1633:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:4899*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4899*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1634:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x1fffff; valaddr_reg:x3; val_offset:4902*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4902*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1635:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:4905*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4905*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1636:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:4908*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4908*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1637:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:4911*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4911*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1638:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:4914*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4914*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1639:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x3fffff; valaddr_reg:x3; val_offset:4917*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4917*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1640:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x400000; valaddr_reg:x3; val_offset:4920*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4920*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1641:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:4923*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4923*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1642:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:4926*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4926*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1643:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:4929*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4929*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1644:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x600000; valaddr_reg:x3; val_offset:4932*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4932*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1645:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:4935*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4935*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1646:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:4938*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4938*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1647:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x700000; valaddr_reg:x3; val_offset:4941*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4941*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1648:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x780000; valaddr_reg:x3; val_offset:4944*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4944*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1649:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7c0000; valaddr_reg:x3; val_offset:4947*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4947*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1650:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7e0000; valaddr_reg:x3; val_offset:4950*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4950*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1651:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7f0000; valaddr_reg:x3; val_offset:4953*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4953*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1652:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7f8000; valaddr_reg:x3; val_offset:4956*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4956*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1653:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fc000; valaddr_reg:x3; val_offset:4959*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4959*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1654:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fe000; valaddr_reg:x3; val_offset:4962*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4962*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1655:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ff000; valaddr_reg:x3; val_offset:4965*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4965*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1656:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ff800; valaddr_reg:x3; val_offset:4968*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4968*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1657:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ffc00; valaddr_reg:x3; val_offset:4971*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4971*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1658:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ffe00; valaddr_reg:x3; val_offset:4974*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4974*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1659:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fff00; valaddr_reg:x3; val_offset:4977*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4977*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1660:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fff80; valaddr_reg:x3; val_offset:4980*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4980*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1661:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fffc0; valaddr_reg:x3; val_offset:4983*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4983*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1662:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7fffe0; valaddr_reg:x3; val_offset:4986*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4986*0 + 3*12*FLEN/8, x4, x1, x2)

inst_1663:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x78bc6b and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cf8bc6b; op2val:0x0;
op3val:0x7ffff0; valaddr_reg:x3; val_offset:4989*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 4989*0 + 3*12*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2096042092,32,FLEN)
NAN_BOXED(2181632347,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326592,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326593,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326595,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326599,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326607,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326623,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326655,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326719,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326847,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327103,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327615,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201328639,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201330687,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201334783,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201342975,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201359359,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201392127,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201457663,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201588735,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201850879,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(202375167,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(203423743,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(205520895,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(205520896,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(207618048,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(208666624,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209190912,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209453056,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209584128,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209649664,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209682432,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209698816,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209707008,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209711104,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209713152,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714176,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714688,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714944,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715072,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715136,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715168,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715184,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715192,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715196,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715198,32,FLEN)
NAN_BOXED(2096245692,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715199,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(511,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1023,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2047,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4095,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8191,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16383,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32767,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65535,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(131071,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(524287,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1048575,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2097151,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194303,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194304,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6291456,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7340032,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7864320,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8126464,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8257536,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8323072,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8355840,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8372224,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8380416,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8384512,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8386560,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8387584,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388096,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388352,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388480,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388544,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388576,32,FLEN)
NAN_BOXED(2096675947,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388592,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
