#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Jul 16 11:39:41 2017
# Process ID: 7904
# Current directory: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9500 C:\Users\giann\Desktop\PROGETTO FINALE\versione 2 - sqrt daniele\project_Task4\project_Task4.xpr
# Log file: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/vivado.log
# Journal file: C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 777.566 ; gain = 157.520
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2016.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'task4_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj task4_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/SQRT/sim/SQRT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SQRT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/SQRT/demo_tb/tb_SQRT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_SQRT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/sim/DIVISORE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIVISORE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/DIVISORE/demo_tb/tb_DIVISORE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_DIVISORE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/Square/sim/Square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Square
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/imports/Desktop/root_square_seq_m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity root_square_seq_m
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/modulo_quadro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulo_quadro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sources_1/new/Task4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Task4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sim_1/new/tb_modulo_quadro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_modulo_quadro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.srcs/sim_1/new/task4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task4_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 944380bbb0d0493e83ec2f6b5b7eb474 --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L axi_utils_v2_0_3 -L cordic_v6_0_11 -L xil_defaultlib -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L secureip -L xpm --snapshot task4_tb_behav xil_defaultlib.task4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12_viv [\mult_gen_v12_0_12_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.mult_gen_v12_0_12 [\mult_gen_v12_0_12(c_xdevicefami...]
Compiling architecture square_arch of entity xil_defaultlib.Square [square_default]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=64...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture behavioral of entity xil_defaultlib.modulo_quadro [modulo_quadro_default]
Compiling architecture xilinx of entity axi_utils_v2_0_3.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=65,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=65,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=65,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=64,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=104,depth=8,...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=104,depth=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture divisore_arch of entity xil_defaultlib.DIVISORE [divisore_default]
Compiling architecture behavioral of entity xil_defaultlib.root_square_seq_m [root_square_seq_m_default]
Compiling architecture behavioral of entity xil_defaultlib.Task4 [task4_default]
Compiling architecture behavioral of entity xil_defaultlib.task4_tb
Built simulation snapshot task4_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 790.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '68' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/giann/Desktop/PROGETTO FINALE/versione 2 - sqrt daniele/project_Task4/project_Task4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "task4_tb_behav -key {Behavioral:sim_1:Functional:task4_tb} -tclbatch {task4_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source task4_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'task4_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 790.766 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 794.359 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 16 11:45:47 2017...
