{"sha": "a9040a94b41b73a50c6545ceece4de4475034530", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTkwNDBhOTRiNDFiNzNhNTBjNjU0NWNlZWNlNGRlNDQ3NTAzNDUzMA==", "commit": {"author": {"name": "Andreas Krebbel", "email": "krebbel@linux.vnet.ibm.com", "date": "2016-08-11T11:14:12Z"}, "committer": {"name": "Andreas Krebbel", "email": "krebbel@gcc.gnu.org", "date": "2016-08-11T11:14:12Z"}, "message": "S/390: Fix vlvg vlgv low-level builtins.\n\ngcc/ChangeLog:\n\n2016-08-11  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n\n\t* config/s390/s390-builtins.def: Mark last operand of s390_vlvg*\n\tand s390_vlgv* builtins as element selector.\n\nFrom-SVN: r239360", "tree": {"sha": "661e359b62f554f7033142ca6fbcfb0e751d1615", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/661e359b62f554f7033142ca6fbcfb0e751d1615"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a9040a94b41b73a50c6545ceece4de4475034530", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a9040a94b41b73a50c6545ceece4de4475034530", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a9040a94b41b73a50c6545ceece4de4475034530", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a9040a94b41b73a50c6545ceece4de4475034530/comments", "author": null, "committer": null, "parents": [{"sha": "9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9ac2d1dee7c7e1bf2e8655d25b14bfbee0feda8e"}], "stats": {"total": 24, "additions": 14, "deletions": 10}, "files": [{"sha": "6e0f100452a1910fd42aecff8850e0f676e44a7e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a9040a94b41b73a50c6545ceece4de4475034530/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a9040a94b41b73a50c6545ceece4de4475034530/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a9040a94b41b73a50c6545ceece4de4475034530", "patch": "@@ -1,3 +1,7 @@\n+2016-08-11  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n+\n+\t* config/s390/s390-builtins.def: Mark last operand of s390_vlvg*\n+\n 2016-08-11  Bin Cheng  <bin.cheng@arm.com>\n \n \t* config/aarch64/aarch64-simd.md (vcond<mode><mode>): Delete"}, {"sha": "ead0afb98019c90d4fc4e390f175fdee3cb88182", "filename": "gcc/config/s390/s390-builtins.def", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a9040a94b41b73a50c6545ceece4de4475034530/gcc%2Fconfig%2Fs390%2Fs390-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a9040a94b41b73a50c6545ceece4de4475034530/gcc%2Fconfig%2Fs390%2Fs390-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390-builtins.def?ref=a9040a94b41b73a50c6545ceece4de4475034530", "patch": "@@ -386,11 +386,11 @@ OB_DEF_VAR (s390_vec_insert_u64,        s390_vlvgg,         O3_ELEM,\n OB_DEF_VAR (s390_vec_insert_b64,        s390_vlvgg,         O3_ELEM,            BT_OV_UV2DI_ULONGLONG_BV2DI_INT)\n OB_DEF_VAR (s390_vec_insert_dbl,        s390_vlvgg_dbl,     O3_ELEM,            BT_OV_V2DF_DBL_V2DF_INT)\n \n-B_DEF      (s390_vlvgb,                 vec_insertv16qi,    0,                  B_VX,               0,                  BT_FN_UV16QI_UV16QI_UCHAR_INT)\n-B_DEF      (s390_vlvgh,                 vec_insertv8hi,     0,                  B_VX,               0,                  BT_FN_UV8HI_UV8HI_USHORT_INT)\n-B_DEF      (s390_vlvgf,                 vec_insertv4si,     0,                  B_VX,               0,                  BT_FN_UV4SI_UV4SI_UINT_INT)\n-B_DEF      (s390_vlvgg,                 vec_insertv2di,     0,                  B_VX,               0,                  BT_FN_UV2DI_UV2DI_ULONGLONG_INT)\n-B_DEF      (s390_vlvgg_dbl,             vec_insertv2df,     0,                  B_VX | B_INT,       0,                  BT_FN_V2DF_V2DF_DBL_INT)\n+B_DEF      (s390_vlvgb,                 vec_insertv16qi,    0,                  B_VX,               O3_ELEM,            BT_FN_UV16QI_UV16QI_UCHAR_INT)\n+B_DEF      (s390_vlvgh,                 vec_insertv8hi,     0,                  B_VX,               O3_ELEM,            BT_FN_UV8HI_UV8HI_USHORT_INT)\n+B_DEF      (s390_vlvgf,                 vec_insertv4si,     0,                  B_VX,               O3_ELEM,            BT_FN_UV4SI_UV4SI_UINT_INT)\n+B_DEF      (s390_vlvgg,                 vec_insertv2di,     0,                  B_VX,               O3_ELEM,            BT_FN_UV2DI_UV2DI_ULONGLONG_INT)\n+B_DEF      (s390_vlvgg_dbl,             vec_insertv2df,     0,                  B_VX | B_INT,       O3_ELEM,            BT_FN_V2DF_V2DF_DBL_INT)\n \n OB_DEF     (s390_vec_promote,           s390_vec_promote_s8,s390_vec_promote_dbl,B_VX,              BT_FN_OV4SI_INT_INT)\n OB_DEF_VAR (s390_vec_promote_s8,        s390_vlvgb_noin,    O2_ELEM,            BT_OV_V16QI_SCHAR_INT)                   /* vlvgb */\n@@ -424,11 +424,11 @@ OB_DEF_VAR (s390_vec_extract_u64,       s390_vlgvg,         O2_ELEM,\n OB_DEF_VAR (s390_vec_extract_b64,       s390_vlgvg,         O2_ELEM,            BT_OV_ULONGLONG_BV2DI_INT)\n OB_DEF_VAR (s390_vec_extract_dbl,       s390_vlgvg_dbl,     O2_ELEM,            BT_OV_DBL_V2DF_INT)                      /* vlgvg */\n \n-B_DEF      (s390_vlgvb,                 vec_extractv16qi,   0,                  B_VX,               0,                  BT_FN_UCHAR_UV16QI_INT)\n-B_DEF      (s390_vlgvh,                 vec_extractv8hi,    0,                  B_VX,               0,                  BT_FN_USHORT_UV8HI_INT)\n-B_DEF      (s390_vlgvf,                 vec_extractv4si,    0,                  B_VX,               0,                  BT_FN_UINT_UV4SI_INT)\n-B_DEF      (s390_vlgvg,                 vec_extractv2di,    0,                  B_VX,               0,                  BT_FN_ULONGLONG_UV2DI_INT)\n-B_DEF      (s390_vlgvg_dbl,             vec_extractv2df,    0,                  B_VX | B_INT,       0,                  BT_FN_DBL_V2DF_INT)\n+B_DEF      (s390_vlgvb,                 vec_extractv16qi,   0,                  B_VX,               O2_ELEM,            BT_FN_UCHAR_UV16QI_INT)\n+B_DEF      (s390_vlgvh,                 vec_extractv8hi,    0,                  B_VX,               O2_ELEM,            BT_FN_USHORT_UV8HI_INT)\n+B_DEF      (s390_vlgvf,                 vec_extractv4si,    0,                  B_VX,               O2_ELEM,            BT_FN_UINT_UV4SI_INT)\n+B_DEF      (s390_vlgvg,                 vec_extractv2di,    0,                  B_VX,               O2_ELEM,            BT_FN_ULONGLONG_UV2DI_INT)\n+B_DEF      (s390_vlgvg_dbl,             vec_extractv2df,    0,                  B_VX | B_INT,       O2_ELEM,            BT_FN_DBL_V2DF_INT)\n \n OB_DEF     (s390_vec_insert_and_zero,   s390_vec_insert_and_zero_s8,s390_vec_insert_and_zero_dbl,B_VX,BT_FN_OV4SI_INTCONSTPTR)\n OB_DEF_VAR (s390_vec_insert_and_zero_s8,s390_vllezb,        0,                  BT_OV_V16QI_SCHARCONSTPTR)"}]}