;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 22/08/2017 17:23:08
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040616  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0616	0x2081EF  	MOV	#2078, W15
0x0618	0x20FFF0  	MOV	#4095, W0
0x061A	0xB7A020  	MOV	WREG, SPLIM
0x061C	0x200000  	MOV	#0, W0
0x061E	0xB7A034  	MOV	WREG, PSVPAG
0x0620	0x200040  	MOV	#4, W0
0x0622	0xB72044  	IOR	CORCON
0x0624	0x000000020690  	CALL	1680
;edge_sensor_read.c,24 :: 		void main() {
;edge_sensor_read.c,26 :: 		ANSB2_bit = 0;
0x0628	0x781F8A  	PUSH	W10
0x062A	0x781F8B  	PUSH	W11
0x062C	0x781F8C  	PUSH	W12
0x062E	0x781F8D  	PUSH	W13
0x0630	0xA944E2  	BCLR	ANSB2_bit, BitPos(ANSB2_bit+0)
;edge_sensor_read.c,27 :: 		ANSB7_bit = 0;
0x0632	0xA9E4E2  	BCLR	ANSB7_bit, BitPos(ANSB7_bit+0)
;edge_sensor_read.c,29 :: 		TRISB7_bit = 0;
0x0634	0xA9E2C8  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
;edge_sensor_read.c,30 :: 		TRISB2_bit = 1;
0x0636	0xA842C8  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
;edge_sensor_read.c,33 :: 		ANSB9_bit = 1;
0x0638	0xA824E3  	BSET	ANSB9_bit, BitPos(ANSB9_bit+0)
;edge_sensor_read.c,36 :: 		TRISB14_bit = 0;
0x063A	0xA9C2C9  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
;edge_sensor_read.c,37 :: 		RB14_bit = 1;
0x063C	0xA8C2CB  	BSET	RB14_bit, BitPos(RB14_bit+0)
;edge_sensor_read.c,39 :: 		UART1_Init_Advanced(9600,_UART_8BIT_NOPARITY, _UART_ONE_STOPBIT,_UART_HI_SPEED);
0x063E	0xEF201A  	CLR	W13
0x0640	0xEF2018  	CLR	W12
0x0642	0x22580A  	MOV	#9600, W10
0x0644	0x20000B  	MOV	#0, W11
0x0646	0x200010  	MOV	#1, W0
0x0648	0x781F80  	PUSH	W0
0x064A	0x07FEC3  	RCALL	_UART1_Init_Advanced
0x064C	0xB1002F  	SUB	#2, W15
;edge_sensor_read.c,40 :: 		Delay_ms(100);                  // Wait for UART module to stabilize
0x064E	0x200038  	MOV	#3, W8
0x0650	0x208D57  	MOV	#2261, W7
L_main0:
0x0652	0xED200E  	DEC	W7
0x0654	0x3AFFFE  	BRA NZ	L_main0
0x0656	0xED2010  	DEC	W8
0x0658	0x3AFFFC  	BRA NZ	L_main0
;edge_sensor_read.c,41 :: 		UART1_Write_Text("Start");
0x065A	0x20800A  	MOV	#lo_addr(?lstr1_edge_sensor_read), W10
0x065C	0x07FFC6  	RCALL	_UART1_Write_Text
;edge_sensor_read.c,43 :: 		while(1) {
L_main2:
;edge_sensor_read.c,44 :: 		adc_value = ADC1_Read(21);
0x065E	0x20015A  	MOV	#21, W10
0x0660	0x07FFD5  	RCALL	_ADC1_Read
0x0662	0x884080  	MOV	W0, _adc_value
;edge_sensor_read.c,45 :: 		intToStr(adc_value, buffer);
0x0664	0x20812B  	MOV	#lo_addr(_buffer), W11
0x0666	0x780500  	MOV	W0, W10
0x0668	0x07FF98  	RCALL	_IntToStr
;edge_sensor_read.c,46 :: 		UART1_write_text(buffer);
0x066A	0x20812A  	MOV	#lo_addr(_buffer), W10
0x066C	0x07FFBE  	RCALL	_UART1_Write_Text
;edge_sensor_read.c,47 :: 		UART1_write('\n');
0x066E	0x2000AA  	MOV	#10, W10
0x0670	0x07FDC7  	RCALL	_UART1_Write
;edge_sensor_read.c,48 :: 		delay_ms(500);
0x0672	0x2000B8  	MOV	#11, W8
0x0674	0x22C2D7  	MOV	#11309, W7
L_main4:
0x0676	0xED200E  	DEC	W7
0x0678	0x3AFFFE  	BRA NZ	L_main4
0x067A	0xED2010  	DEC	W8
0x067C	0x3AFFFC  	BRA NZ	L_main4
;edge_sensor_read.c,49 :: 		}
0x067E	0x37FFEF  	BRA	L_main2
;edge_sensor_read.c,50 :: 		}
L_end_main:
0x0680	0x7806CF  	POP	W13
0x0682	0x78064F  	POP	W12
0x0684	0x7805CF  	POP	W11
0x0686	0x78054F  	POP	W10
L__main_end_loop:
0x0688	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_UART1_Init_Advanced:
0x03D2	0xFA000C  	LNK	#12
;__Lib_UART_12_p24_p33.c,205 :: 		
; high_low_speed start address is: 2 (W1)
0x03D4	0x97B8CE  	MOV	[W14-8], W1
;__Lib_UART_12_p24_p33.c,208 :: 		
0x03D6	0x202000  	MOV	#lo_addr(_UART1_Write), W0
0x03D8	0x884030  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,209 :: 		
0x03DA	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x03DC	0x884040  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,210 :: 		
0x03DE	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x03E0	0x884050  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,211 :: 		
0x03E2	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x03E4	0x884060  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,213 :: 		
0x03E6	0xEF2220  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,214 :: 		
0x03E8	0x280000  	MOV	#32768, W0
0x03EA	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,216 :: 		
0x03EC	0xE10860  	CP	W1, #0
0x03EE	0x3A0030  	BRA NZ	L_UART1_Init_Advanced16
L__UART1_Init_Advanced91:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_12_p24_p33.c,217 :: 		
0x03F0	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,218 :: 		
0x03F2	0x07FFDA  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,220 :: 		
0x03F4	0x203E82  	MOV	#1000, W2
0x03F6	0x200003  	MOV	#0, W3
0x03F8	0x07FFDC  	RCALL	__Multiply_32x32
0x03FA	0x980700  	MOV	W0, [W14+0]
0x03FC	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,224 :: 		
0x03FE	0x07FFD7  	RCALL	_Get_Fosc_Per_Cyc
0x0400	0xDE0041  	LSR	W0, #1, W0
0x0402	0x400064  	ADD	W0, #4, W0
0x0404	0x780080  	MOV	W0, W1
0x0406	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced92:
0x0408	0xE90081  	DEC	W1, W1
0x040A	0x350003  	BRA LT	L__UART1_Init_Advanced93
0x040C	0xD00102  	SL	W2, W2
0x040E	0xD28183  	RLC	W3, W3
0x0410	0x37FFFB  	BRA	L__UART1_Init_Advanced92
L__UART1_Init_Advanced93:
0x0412	0x980722  	MOV	W2, [W14+4]
0x0414	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,226 :: 		
0x0416	0xBE9F8C  	PUSH.D	W12
0x0418	0x90000E  	MOV	[W14+0], W0
0x041A	0x90009E  	MOV	[W14+2], W1
0x041C	0xEB0200  	CLR	W4
0x041E	0x07FF20  	RCALL	__Modulus_32x32
0x0420	0x980740  	MOV	W0, [W14+8]
0x0422	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,227 :: 		
0x0424	0x90012E  	MOV	[W14+4], W2
0x0426	0x9001BE  	MOV	[W14+6], W3
0x0428	0x90000E  	MOV	[W14+0], W0
0x042A	0x90009E  	MOV	[W14+2], W1
0x042C	0xEB0200  	CLR	W4
0x042E	0x07FEEF  	RCALL	__Divide_32x32
0x0430	0xBE064F  	POP.D	W12
0x0432	0x980700  	MOV	W0, [W14+0]
0x0434	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,229 :: 		
0x0436	0x470064  	ADD	W14, #4, W0
0x0438	0xD10150  	LSR	[++W0], W2
0x043A	0xD380C0  	RRC	[--W0], W1
0x043C	0x470068  	ADD	W14, #8, W0
0x043E	0xE10830  	CP	W1, [W0++]
0x0440	0xE19020  	CPB	W2, [W0--]
0x0442	0x310005  	BRA GEU	L_UART1_Init_Advanced17
L__UART1_Init_Advanced94:
;__Lib_UART_12_p24_p33.c,230 :: 		
0x0444	0x90008E  	MOV	[W14+0], W1
0x0446	0x90011E  	MOV	[W14+2], W2
0x0448	0x470060  	ADD	W14, #0, W0
0x044A	0x409861  	ADD	W1, #1, [W0++]
0x044C	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced17:
;__Lib_UART_12_p24_p33.c,232 :: 		
0x044E	0x370096  	BRA	L_UART1_Init_Advanced18
L_UART1_Init_Advanced16:
;__Lib_UART_12_p24_p33.c,234 :: 		
; high_low_speed start address is: 2 (W1)
0x0450	0xE10861  	CP	W1, #1
0x0452	0x3A0030  	BRA NZ	L_UART1_Init_Advanced19
L__UART1_Init_Advanced95:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_12_p24_p33.c,235 :: 		
0x0454	0x07FFA9  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,237 :: 		
0x0456	0x203E82  	MOV	#1000, W2
0x0458	0x200003  	MOV	#0, W3
0x045A	0x07FFAB  	RCALL	__Multiply_32x32
0x045C	0x980700  	MOV	W0, [W14+0]
0x045E	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,241 :: 		
0x0460	0x07FFA6  	RCALL	_Get_Fosc_Per_Cyc
0x0462	0xDE0041  	LSR	W0, #1, W0
0x0464	0xECA000  	INC2	W0
0x0466	0x780080  	MOV	W0, W1
0x0468	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced96:
0x046A	0xE90081  	DEC	W1, W1
0x046C	0x350003  	BRA LT	L__UART1_Init_Advanced97
0x046E	0xD00102  	SL	W2, W2
0x0470	0xD28183  	RLC	W3, W3
0x0472	0x37FFFB  	BRA	L__UART1_Init_Advanced96
L__UART1_Init_Advanced97:
0x0474	0x980722  	MOV	W2, [W14+4]
0x0476	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,243 :: 		
0x0478	0xBE9F8C  	PUSH.D	W12
0x047A	0x90000E  	MOV	[W14+0], W0
0x047C	0x90009E  	MOV	[W14+2], W1
0x047E	0xEB0200  	CLR	W4
0x0480	0x07FEEF  	RCALL	__Modulus_32x32
0x0482	0x980740  	MOV	W0, [W14+8]
0x0484	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,244 :: 		
0x0486	0x90012E  	MOV	[W14+4], W2
0x0488	0x9001BE  	MOV	[W14+6], W3
0x048A	0x90000E  	MOV	[W14+0], W0
0x048C	0x90009E  	MOV	[W14+2], W1
0x048E	0xEB0200  	CLR	W4
0x0490	0x07FEBE  	RCALL	__Divide_32x32
0x0492	0xBE064F  	POP.D	W12
0x0494	0x980700  	MOV	W0, [W14+0]
0x0496	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,246 :: 		
0x0498	0x470064  	ADD	W14, #4, W0
0x049A	0xD10150  	LSR	[++W0], W2
0x049C	0xD380C0  	RRC	[--W0], W1
0x049E	0x470068  	ADD	W14, #8, W0
0x04A0	0xE10830  	CP	W1, [W0++]
0x04A2	0xE19020  	CPB	W2, [W0--]
0x04A4	0x310005  	BRA GEU	L_UART1_Init_Advanced20
L__UART1_Init_Advanced98:
;__Lib_UART_12_p24_p33.c,247 :: 		
0x04A6	0x90008E  	MOV	[W14+0], W1
0x04A8	0x90011E  	MOV	[W14+2], W2
0x04AA	0x470060  	ADD	W14, #0, W0
0x04AC	0x409861  	ADD	W1, #1, [W0++]
0x04AE	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced20:
;__Lib_UART_12_p24_p33.c,249 :: 		
0x04B0	0xA86220  	BSET	U1MODE, #3
;__Lib_UART_12_p24_p33.c,250 :: 		
0x04B2	0x370064  	BRA	L_UART1_Init_Advanced21
L_UART1_Init_Advanced19:
;__Lib_UART_12_p24_p33.c,253 :: 		
0x04B4	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,254 :: 		
0x04B6	0x07FF78  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,256 :: 		
0x04B8	0x203E82  	MOV	#1000, W2
0x04BA	0x200003  	MOV	#0, W3
0x04BC	0x07FF7A  	RCALL	__Multiply_32x32
0x04BE	0x980700  	MOV	W0, [W14+0]
0x04C0	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,260 :: 		
0x04C2	0x07FF75  	RCALL	_Get_Fosc_Per_Cyc
0x04C4	0xDE0041  	LSR	W0, #1, W0
0x04C6	0x400064  	ADD	W0, #4, W0
0x04C8	0x780080  	MOV	W0, W1
0x04CA	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced99:
0x04CC	0xE90081  	DEC	W1, W1
0x04CE	0x350003  	BRA LT	L__UART1_Init_Advanced100
0x04D0	0xD00102  	SL	W2, W2
0x04D2	0xD28183  	RLC	W3, W3
0x04D4	0x37FFFB  	BRA	L__UART1_Init_Advanced99
L__UART1_Init_Advanced100:
0x04D6	0x980722  	MOV	W2, [W14+4]
0x04D8	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,262 :: 		
0x04DA	0xBE9F8C  	PUSH.D	W12
0x04DC	0xBE9F8A  	PUSH.D	W10
0x04DE	0x90000E  	MOV	[W14+0], W0
0x04E0	0x90009E  	MOV	[W14+2], W1
0x04E2	0xEB0200  	CLR	W4
0x04E4	0x07FEBD  	RCALL	__Modulus_32x32
0x04E6	0x980740  	MOV	W0, [W14+8]
0x04E8	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,263 :: 		
0x04EA	0x90012E  	MOV	[W14+4], W2
0x04EC	0x9001BE  	MOV	[W14+6], W3
0x04EE	0x90000E  	MOV	[W14+0], W0
0x04F0	0x90009E  	MOV	[W14+2], W1
0x04F2	0xEB0200  	CLR	W4
0x04F4	0x07FE8C  	RCALL	__Divide_32x32
0x04F6	0xBE054F  	POP.D	W10
0x04F8	0xBE064F  	POP.D	W12
0x04FA	0x980700  	MOV	W0, [W14+0]
0x04FC	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,265 :: 		
0x04FE	0x470064  	ADD	W14, #4, W0
0x0500	0xD10150  	LSR	[++W0], W2
0x0502	0xD380C0  	RRC	[--W0], W1
0x0504	0x470068  	ADD	W14, #8, W0
0x0506	0xE10830  	CP	W1, [W0++]
0x0508	0xE19020  	CPB	W2, [W0--]
0x050A	0x310005  	BRA GEU	L_UART1_Init_Advanced22
L__UART1_Init_Advanced101:
;__Lib_UART_12_p24_p33.c,266 :: 		
0x050C	0x90008E  	MOV	[W14+0], W1
0x050E	0x90011E  	MOV	[W14+2], W2
0x0510	0x470060  	ADD	W14, #0, W0
0x0512	0x409861  	ADD	W1, #1, [W0++]
0x0514	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced22:
;__Lib_UART_12_p24_p33.c,269 :: 		
0x0516	0x4700E0  	ADD	W14, #0, W1
0x0518	0x780031  	MOV	[W1++], W0
0x051A	0x700021  	IOR	W0, [W1--], W0
0x051C	0x3A002F  	BRA NZ	L_UART1_Init_Advanced23
L__UART1_Init_Advanced102:
;__Lib_UART_12_p24_p33.c,271 :: 		
0x051E	0x07FF44  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,273 :: 		
0x0520	0x203E82  	MOV	#1000, W2
0x0522	0x200003  	MOV	#0, W3
0x0524	0x07FF46  	RCALL	__Multiply_32x32
0x0526	0x980700  	MOV	W0, [W14+0]
0x0528	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,275 :: 		
0x052A	0x07FF41  	RCALL	_Get_Fosc_Per_Cyc
0x052C	0xDE0041  	LSR	W0, #1, W0
0x052E	0xECA000  	INC2	W0
0x0530	0x780080  	MOV	W0, W1
0x0532	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced103:
0x0534	0xE90081  	DEC	W1, W1
0x0536	0x350003  	BRA LT	L__UART1_Init_Advanced104
0x0538	0xD00102  	SL	W2, W2
0x053A	0xD28183  	RLC	W3, W3
0x053C	0x37FFFB  	BRA	L__UART1_Init_Advanced103
L__UART1_Init_Advanced104:
0x053E	0x980722  	MOV	W2, [W14+4]
0x0540	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,277 :: 		
0x0542	0xBE9F8C  	PUSH.D	W12
0x0544	0x90000E  	MOV	[W14+0], W0
0x0546	0x90009E  	MOV	[W14+2], W1
0x0548	0xEB0200  	CLR	W4
0x054A	0x07FE8A  	RCALL	__Modulus_32x32
0x054C	0x980740  	MOV	W0, [W14+8]
0x054E	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,278 :: 		
0x0550	0x90012E  	MOV	[W14+4], W2
0x0552	0x9001BE  	MOV	[W14+6], W3
0x0554	0x90000E  	MOV	[W14+0], W0
0x0556	0x90009E  	MOV	[W14+2], W1
0x0558	0xEB0200  	CLR	W4
0x055A	0x07FE59  	RCALL	__Divide_32x32
0x055C	0xBE064F  	POP.D	W12
0x055E	0x980700  	MOV	W0, [W14+0]
0x0560	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,280 :: 		
0x0562	0x470064  	ADD	W14, #4, W0
0x0564	0xD10150  	LSR	[++W0], W2
0x0566	0xD380C0  	RRC	[--W0], W1
0x0568	0x470068  	ADD	W14, #8, W0
0x056A	0xE10830  	CP	W1, [W0++]
0x056C	0xE19020  	CPB	W2, [W0--]
0x056E	0x310005  	BRA GEU	L_UART1_Init_Advanced24
L__UART1_Init_Advanced105:
;__Lib_UART_12_p24_p33.c,281 :: 		
0x0570	0x90008E  	MOV	[W14+0], W1
0x0572	0x90011E  	MOV	[W14+2], W2
0x0574	0x470060  	ADD	W14, #0, W0
0x0576	0x409861  	ADD	W1, #1, [W0++]
0x0578	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced24:
;__Lib_UART_12_p24_p33.c,283 :: 		
0x057A	0xA86220  	BSET	U1MODE, #3
;__Lib_UART_12_p24_p33.c,284 :: 		
L_UART1_Init_Advanced23:
;__Lib_UART_12_p24_p33.c,285 :: 		
L_UART1_Init_Advanced21:
L_UART1_Init_Advanced18:
;__Lib_UART_12_p24_p33.c,288 :: 		
0x057C	0x90000E  	MOV	[W14+0], W0
0x057E	0x90009E  	MOV	[W14+2], W1
0x0580	0x500061  	SUB	W0, #1, W0
0x0582	0x5880E0  	SUBB	W1, #0, W1
0x0584	0x881140  	MOV	W0, U1BRG
;__Lib_UART_12_p24_p33.c,290 :: 		
0x0586	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_12_p24_p33.c,292 :: 		
0x0588	0x76008D  	IOR	W12, W13, W1
0x058A	0x202200  	MOV	#lo_addr(U1MODE), W0
0x058C	0x708810  	IOR	W1, [W0], [W0]
;__Lib_UART_12_p24_p33.c,295 :: 		
0x058E	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,296 :: 		
0x0590	0xA84223  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,298 :: 		
0x0592	0x07FF18  	RCALL	_Delay_100ms
0x0594	0x07FF17  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,301 :: 		
L_end_UART1_Init_Advanced:
0x0596	0xFA8000  	ULNK
0x0598	0x060000  	RETURN
; end of _UART1_Init_Advanced
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x03A8	0x21F400  	MOV	#8000, W0
0x03AA	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x03AC	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x03AE	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x03B0	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x03C4	0x200038  	MOV	#3, W8
0x03C6	0x208D57  	MOV	#2261, W7
L_Delay_100ms31:
0x03C8	0xED200E  	DEC	W7
0x03CA	0x3AFFFE  	BRA NZ	L_Delay_100ms31
0x03CC	0xED2010  	DEC	W8
0x03CE	0x3AFFFC  	BRA NZ	L_Delay_100ms31
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x03D0	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x03B2	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x03B4	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x03B6	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x03B8	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x03BA	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x03BC	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x03BE	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x03C0	0xFA8000  	ULNK
0x03C2	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0260	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0262	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0264	0x0000000402B4  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0268	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x026A	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x026C	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x026E	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0270	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0272	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0274	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0276	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x0278	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x027A	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x027C	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x027E	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0280	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0282	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0284	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0286	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x0288	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x028A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x028C	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x028E	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0290	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0292	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0294	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0296	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x0298	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x029A	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x029C	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x029E	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x02A0	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x02A2	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x02A4	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x02A6	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x02A8	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x02AA	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x02AC	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x02AE	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x02B0	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x02B2	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x02B4	0xFA8000  	ULNK
0x02B6	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x020E	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x0210	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x0212	0x00000004025C  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0216	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0218	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x021A	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x021C	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x021E	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x0220	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x0222	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0224	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0226	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0228	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x022A	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x022C	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x022E	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x0230	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x0232	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0234	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0236	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x0238	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x023A	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x023C	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x023E	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x0240	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x0242	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0244	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0246	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x0248	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x024A	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x024C	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x024E	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x0250	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0252	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0254	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0256	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0258	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x025A	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x025C	0xFA8000  	ULNK
0x025E	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Write_Text:
0x05EA	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,76 :: 		
;__Lib_UART_12_p24_p33.c,77 :: 		
; counter start address is: 2 (W1)
0x05EC	0xEF2002  	CLR	W1
;__Lib_UART_12_p24_p33.c,79 :: 		
; data_ start address is: 0 (W0)
0x05EE	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,80 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x05F0	0xE10460  	CP.B	W0, #0
0x05F2	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text71:
;__Lib_UART_12_p24_p33.c,81 :: 		
0x05F4	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x05F6	0xFB8500  	ZE	W0, W10
0x05F8	0x07FE03  	RCALL	_UART1_Write
0x05FA	0x78054F  	POP	W10
;__Lib_UART_12_p24_p33.c,82 :: 		
0x05FC	0x40C061  	ADD.B	W1, #1, W0
0x05FE	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p24_p33.c,83 :: 		
0x0600	0xFB8000  	ZE	W0, W0
0x0602	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0604	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p24_p33.c,84 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0606	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_12_p24_p33.c,85 :: 		
L_end_UART1_Write_Text:
0x0608	0xFA8000  	ULNK
0x060A	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x0200	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x0202	0xAF0223  	BTSC	U1STA, #8
0x0204	0x370001  	BRA	L_UART1_Write1
0x0206	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x0208	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x020A	0xFA8000  	ULNK
0x020C	0x060000  	RETURN
; end of _UART1_Write
_ADC1_Read:
0x060C	0xFA0000  	LNK	#0
;__Lib_ADC_1_24FXXKMX02.c,65 :: 		
;__Lib_ADC_1_24FXXKMX02.c,66 :: 		
0x060E	0x07FEBF  	RCALL	_ADC1_Init
;__Lib_ADC_1_24FXXKMX02.c,67 :: 		
0x0610	0x07FE77  	RCALL	_ADC1_Get_Sample
;__Lib_ADC_1_24FXXKMX02.c,68 :: 		
L_end_ADC1_Read:
0x0612	0xFA8000  	ULNK
0x0614	0x060000  	RETURN
; end of _ADC1_Read
_ADC1_Init:
0x038E	0xFA0000  	LNK	#0
;__Lib_ADC_1_24FXXKMX02.c,13 :: 		
;__Lib_ADC_1_24FXXKMX02.c,14 :: 		
0x0390	0x203000  	MOV	#lo_addr(_ADC1_Get_Sample), W0
0x0392	0x884070  	MOV	W0, _ADC_Get_Sample_Ptr
;__Lib_ADC_1_24FXXKMX02.c,16 :: 		
0x0394	0x204700  	MOV	#1136, W0
0x0396	0xB7A340  	MOV	WREG, ADCON1
;__Lib_ADC_1_24FXXKMX02.c,17 :: 		
0x0398	0xEF2342  	CLR	ADCON2
;__Lib_ADC_1_24FXXKMX02.c,19 :: 		
0x039A	0x21F3F0  	MOV	#7999, W0
0x039C	0xB7A344  	MOV	WREG, ADCON3
;__Lib_ADC_1_24FXXKMX02.c,20 :: 		
0x039E	0xEF2350  	CLR	ADCSSL
;__Lib_ADC_1_24FXXKMX02.c,21 :: 		
0x03A0	0xA8E341  	BSET	ADCON1, #15
;__Lib_ADC_1_24FXXKMX02.c,23 :: 		
0x03A2	0xA82340  	BSET	ADCON1, #1
;__Lib_ADC_1_24FXXKMX02.c,24 :: 		
L_end_ADC1_Init:
0x03A4	0xFA8000  	ULNK
0x03A6	0x060000  	RETURN
; end of _ADC1_Init
_ADC1_Get_Sample:
0x0300	0xFA0000  	LNK	#0
;__Lib_ADC_1_24FXXKMX02.c,37 :: 		
;__Lib_ADC_1_24FXXKMX02.c,38 :: 		
0x0302	0xE15061  	CP	W10, #1
0x0304	0x3E0005  	BRA GTU	L_ADC1_Get_Sample0
L__ADC1_Get_Sample38:
;__Lib_ADC_1_24FXXKMX02.c,39 :: 		
0x0306	0x200010  	MOV	#1, W0
0x0308	0xDD008A  	SL	W0, W10, W1
0x030A	0x204E00  	MOV	#lo_addr(ANSA), W0
0x030C	0x708810  	IOR	W1, [W0], [W0]
0x030E	0x370035  	BRA	L_ADC1_Get_Sample1
L_ADC1_Get_Sample0:
;__Lib_ADC_1_24FXXKMX02.c,40 :: 		
0x0310	0xE15061  	CP	W10, #1
0x0312	0x360008  	BRA LEU	L__ADC1_Get_Sample28
L__ADC1_Get_Sample39:
0x0314	0xE15065  	CP	W10, #5
0x0316	0x3E0006  	BRA GTU	L__ADC1_Get_Sample27
L__ADC1_Get_Sample40:
L__ADC1_Get_Sample26:
;__Lib_ADC_1_24FXXKMX02.c,41 :: 		
0x0318	0x5500E2  	SUB	W10, #2, W1
0x031A	0x200010  	MOV	#1, W0
0x031C	0xDD0081  	SL	W0, W1, W1
0x031E	0x204E20  	MOV	#lo_addr(ANSB), W0
0x0320	0x708810  	IOR	W1, [W0], [W0]
0x0322	0x37002B  	BRA	L_ADC1_Get_Sample5
;__Lib_ADC_1_24FXXKMX02.c,40 :: 		
L__ADC1_Get_Sample28:
L__ADC1_Get_Sample27:
;__Lib_ADC_1_24FXXKMX02.c,42 :: 		
0x0324	0xE1506C  	CP	W10, #12
0x0326	0x360008  	BRA LEU	L__ADC1_Get_Sample30
L__ADC1_Get_Sample41:
0x0328	0xE1506E  	CP	W10, #14
0x032A	0x3E0006  	BRA GTU	L__ADC1_Get_Sample29
L__ADC1_Get_Sample42:
L__ADC1_Get_Sample25:
;__Lib_ADC_1_24FXXKMX02.c,43 :: 		
0x032C	0x5500EB  	SUB	W10, #11, W1
0x032E	0x200010  	MOV	#1, W0
0x0330	0xDD0081  	SL	W0, W1, W1
0x0332	0x204E00  	MOV	#lo_addr(ANSA), W0
0x0334	0x708810  	IOR	W1, [W0], [W0]
0x0336	0x370021  	BRA	L_ADC1_Get_Sample9
;__Lib_ADC_1_24FXXKMX02.c,42 :: 		
L__ADC1_Get_Sample30:
L__ADC1_Get_Sample29:
;__Lib_ADC_1_24FXXKMX02.c,44 :: 		
0x0338	0xE1506F  	CP	W10, #15
0x033A	0x3A0004  	BRA NZ	L_ADC1_Get_Sample10
L__ADC1_Get_Sample43:
;__Lib_ADC_1_24FXXKMX02.c,45 :: 		
0x033C	0x200101  	MOV	#16, W1
0x033E	0x204E20  	MOV	#lo_addr(ANSB), W0
0x0340	0x708810  	IOR	W1, [W0], [W0]
0x0342	0x37001B  	BRA	L_ADC1_Get_Sample11
L_ADC1_Get_Sample10:
;__Lib_ADC_1_24FXXKMX02.c,46 :: 		
0x0344	0xE15070  	CP	W10, #16
0x0346	0x3A0004  	BRA NZ	L_ADC1_Get_Sample12
L__ADC1_Get_Sample44:
;__Lib_ADC_1_24FXXKMX02.c,47 :: 		
0x0348	0x200101  	MOV	#16, W1
0x034A	0x204E00  	MOV	#lo_addr(ANSA), W0
0x034C	0x708810  	IOR	W1, [W0], [W0]
0x034E	0x370015  	BRA	L_ADC1_Get_Sample13
L_ADC1_Get_Sample12:
;__Lib_ADC_1_24FXXKMX02.c,48 :: 		
0x0350	0xE15070  	CP	W10, #16
0x0352	0x360008  	BRA LEU	L__ADC1_Get_Sample32
L__ADC1_Get_Sample45:
0x0354	0xE15075  	CP	W10, #21
0x0356	0x3E0006  	BRA GTU	L__ADC1_Get_Sample31
L__ADC1_Get_Sample46:
L__ADC1_Get_Sample24:
;__Lib_ADC_1_24FXXKMX02.c,49 :: 		
0x0358	0x5500EC  	SUB	W10, #12, W1
0x035A	0x200010  	MOV	#1, W0
0x035C	0xDD0081  	SL	W0, W1, W1
0x035E	0x204E20  	MOV	#lo_addr(ANSB), W0
0x0360	0x708810  	IOR	W1, [W0], [W0]
0x0362	0x37000B  	BRA	L_ADC1_Get_Sample17
;__Lib_ADC_1_24FXXKMX02.c,48 :: 		
L__ADC1_Get_Sample32:
L__ADC1_Get_Sample31:
;__Lib_ADC_1_24FXXKMX02.c,50 :: 		
0x0364	0xE15068  	CP	W10, #8
0x0366	0x360009  	BRA LEU	L__ADC1_Get_Sample34
L__ADC1_Get_Sample47:
0x0368	0xE1506C  	CP	W10, #12
0x036A	0x3E0007  	BRA GTU	L__ADC1_Get_Sample33
L__ADC1_Get_Sample48:
L__ADC1_Get_Sample23:
;__Lib_ADC_1_24FXXKMX02.c,51 :: 		
0x036C	0x15006C  	SUBR	W10, #12, W0
0x036E	0xDD0041  	SL	W0, #1, W0
0x0370	0x450080  	ADD	W10, W0, W1
0x0372	0x200010  	MOV	#1, W0
0x0374	0xDD0081  	SL	W0, W1, W1
0x0376	0x204E20  	MOV	#lo_addr(ANSB), W0
0x0378	0x708810  	IOR	W1, [W0], [W0]
;__Lib_ADC_1_24FXXKMX02.c,50 :: 		
L__ADC1_Get_Sample34:
L__ADC1_Get_Sample33:
;__Lib_ADC_1_24FXXKMX02.c,51 :: 		
L_ADC1_Get_Sample17:
L_ADC1_Get_Sample13:
L_ADC1_Get_Sample11:
L_ADC1_Get_Sample9:
L_ADC1_Get_Sample5:
L_ADC1_Get_Sample1:
;__Lib_ADC_1_24FXXKMX02.c,53 :: 		
0x037A	0x881A4A  	MOV	W10, AD1CHS
;__Lib_ADC_1_24FXXKMX02.c,55 :: 		
0x037C	0xA92340  	BCLR	ADCON1, #1
;__Lib_ADC_1_24FXXKMX02.c,57 :: 		
L_ADC1_Get_Sample21:
0x037E	0xAF0340  	BTSC	ADCON1, #0
0x0380	0x370001  	BRA	L_ADC1_Get_Sample22
;__Lib_ADC_1_24FXXKMX02.c,58 :: 		
0x0382	0x37FFFD  	BRA	L_ADC1_Get_Sample21
L_ADC1_Get_Sample22:
;__Lib_ADC_1_24FXXKMX02.c,59 :: 		
0x0384	0xA90340  	BCLR	ADCON1, #0
;__Lib_ADC_1_24FXXKMX02.c,60 :: 		
0x0386	0xA82340  	BSET	ADCON1, #1
;__Lib_ADC_1_24FXXKMX02.c,62 :: 		
0x0388	0xBF8300  	MOV	ADCBUF0, WREG
;__Lib_ADC_1_24FXXKMX02.c,63 :: 		
L_end_ADC1_Get_Sample:
0x038A	0xFA8000  	ULNK
0x038C	0x060000  	RETURN
; end of _ADC1_Get_Sample
_IntToStr:
0x059A	0xFA0000  	LNK	#0
;__Lib_Conversions.c,146 :: 		
;__Lib_Conversions.c,152 :: 		
0x059C	0x781F8A  	PUSH	W10
; negative start address is: 8 (W4)
0x059E	0xEF2008  	CLR	W4
;__Lib_Conversions.c,153 :: 		
; inword start address is: 0 (W0)
0x05A0	0x78000A  	MOV	W10, W0
;__Lib_Conversions.c,154 :: 		
0x05A2	0xE15060  	CP	W10, #0
0x05A4	0x3D0003  	BRA GE	L__IntToStr99
L__IntToStr133:
; inword end address is: 0 (W0)
;__Lib_Conversions.c,155 :: 		
0x05A6	0x200014  	MOV	#1, W4
;__Lib_Conversions.c,156 :: 		
; inword start address is: 0 (W0)
0x05A8	0x150060  	SUBR	W10, #0, W0
; inword end address is: 0 (W0)
; negative end address is: 8 (W4)
;__Lib_Conversions.c,157 :: 		
0x05AA	0x370000  	BRA	L_IntToStr23
L__IntToStr99:
;__Lib_Conversions.c,154 :: 		
;__Lib_Conversions.c,157 :: 		
L_IntToStr23:
;__Lib_Conversions.c,158 :: 		
; inword start address is: 0 (W0)
; negative start address is: 8 (W4)
0x05AC	0x780500  	MOV	W0, W10
; inword end address is: 0 (W0)
0x05AE	0x07FE84  	RCALL	_WordToStr
;__Lib_Conversions.c,160 :: 		
; i start address is: 6 (W3)
0x05B0	0x200063  	MOV	#6, W3
; negative end address is: 8 (W4)
; i end address is: 6 (W3)
0x05B2	0x780104  	MOV	W4, W2
;__Lib_Conversions.c,161 :: 		
L_IntToStr24:
; i start address is: 6 (W3)
; negative start address is: 4 (W2)
0x05B4	0xE11860  	CP	W3, #0
0x05B6	0x360006  	BRA LEU	L_IntToStr25
L__IntToStr134:
;__Lib_Conversions.c,162 :: 		
0x05B8	0x458083  	ADD	W11, W3, W1
0x05BA	0x518061  	SUB	W3, #1, W0
0x05BC	0x458000  	ADD	W11, W0, W0
0x05BE	0x784890  	MOV.B	[W0], [W1]
;__Lib_Conversions.c,163 :: 		
0x05C0	0xED2006  	DEC	W3
;__Lib_Conversions.c,164 :: 		
; i end address is: 6 (W3)
0x05C2	0x37FFF8  	BRA	L_IntToStr24
L_IntToStr25:
;__Lib_Conversions.c,165 :: 		
0x05C4	0xB3C200  	MOV.B	#32, W0
0x05C6	0x784D80  	MOV.B	W0, [W11]
;__Lib_Conversions.c,166 :: 		
0x05C8	0xE20004  	CP0	W2
0x05CA	0x32000C  	BRA Z	L_IntToStr26
L__IntToStr135:
; negative end address is: 4 (W2)
;__Lib_Conversions.c,167 :: 		
; i start address is: 4 (W2)
0x05CC	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
;__Lib_Conversions.c,168 :: 		
L_IntToStr27:
; i start address is: 4 (W2)
0x05CE	0x458002  	ADD	W11, W2, W0
0x05D0	0x784090  	MOV.B	[W0], W1
0x05D2	0xB3C200  	MOV.B	#32, W0
0x05D4	0xE10C00  	CP.B	W1, W0
0x05D6	0x3A0002  	BRA NZ	L_IntToStr28
L__IntToStr136:
; i start address is: 4 (W2)
0x05D8	0xEC2004  	INC	W2
; i end address is: 4 (W2)
0x05DA	0x37FFF9  	BRA	L_IntToStr27
L_IntToStr28:
;__Lib_Conversions.c,169 :: 		
0x05DC	0x510061  	SUB	W2, #1, W0
; i end address is: 4 (W2)
;__Lib_Conversions.c,170 :: 		
0x05DE	0x458080  	ADD	W11, W0, W1
0x05E0	0xB3C2D0  	MOV.B	#45, W0
0x05E2	0x784880  	MOV.B	W0, [W1]
L_IntToStr26:
;__Lib_Conversions.c,171 :: 		
L_end_IntToStr:
0x05E4	0x78054F  	POP	W10
0x05E6	0xFA8000  	ULNK
0x05E8	0x060000  	RETURN
; end of _IntToStr
_WordToStr:
0x02B8	0xFA0002  	LNK	#2
;__Lib_Conversions.c,84 :: 		
;__Lib_Conversions.c,89 :: 		
; len start address is: 4 (W2)
0x02BA	0xEF2004  	CLR	W2
; len end address is: 4 (W2)
L_WordToStr6:
; len start address is: 4 (W2)
0x02BC	0xE11465  	CP.B	W2, #5
0x02BE	0x310006  	BRA GEU	L_WordToStr7
L__WordToStr122:
;__Lib_Conversions.c,90 :: 		
0x02C0	0xFB8002  	ZE	W2, W0
0x02C2	0x458080  	ADD	W11, W0, W1
0x02C4	0xB3C200  	MOV.B	#32, W0
0x02C6	0x784880  	MOV.B	W0, [W1]
;__Lib_Conversions.c,89 :: 		
0x02C8	0xEC6004  	INC.B	W2
;__Lib_Conversions.c,90 :: 		
0x02CA	0x37FFF8  	BRA	L_WordToStr6
L_WordToStr7:
;__Lib_Conversions.c,91 :: 		
0x02CC	0xFB8002  	ZE	W2, W0
0x02CE	0x458080  	ADD	W11, W0, W1
0x02D0	0xEF2000  	CLR	W0
0x02D2	0x784880  	MOV.B	W0, [W1]
; len start address is: 6 (W3)
0x02D4	0x5141E1  	SUB.B	W2, #1, W3
; len end address is: 4 (W2)
; len end address is: 6 (W3)
;__Lib_Conversions.c,93 :: 		
L_WordToStr9:
;__Lib_Conversions.c,94 :: 		
; len start address is: 6 (W3)
0x02D6	0xFB8003  	ZE	W3, W0
0x02D8	0x458000  	ADD	W11, W0, W0
0x02DA	0x980700  	MOV	W0, [W14+0]
0x02DC	0x2000A2  	MOV	#10, W2
0x02DE	0x090011  	REPEAT	#17
0x02E0	0xD88502  	DIV.U	W10, W2
0x02E2	0x200300  	MOV	#48, W0
0x02E4	0x408080  	ADD	W1, W0, W1
0x02E6	0x90000E  	MOV	[W14+0], W0
0x02E8	0x784801  	MOV.B	W1, [W0]
;__Lib_Conversions.c,95 :: 		
0x02EA	0x2000A2  	MOV	#10, W2
0x02EC	0x090011  	REPEAT	#17
0x02EE	0xD88502  	DIV.U	W10, W2
0x02F0	0x780500  	MOV	W0, W10
;__Lib_Conversions.c,96 :: 		
0x02F2	0xE10060  	CP	W0, #0
0x02F4	0x3A0001  	BRA NZ	L_WordToStr11
L__WordToStr123:
; len end address is: 6 (W3)
;__Lib_Conversions.c,97 :: 		
0x02F6	0x370002  	BRA	L_WordToStr10
L_WordToStr11:
;__Lib_Conversions.c,98 :: 		
; len start address is: 6 (W3)
0x02F8	0xED6006  	DEC.B	W3
;__Lib_Conversions.c,99 :: 		
; len end address is: 6 (W3)
0x02FA	0x37FFED  	BRA	L_WordToStr9
L_WordToStr10:
;__Lib_Conversions.c,100 :: 		
L_end_WordToStr:
0x02FC	0xFA8000  	ULNK
0x02FE	0x060000  	RETURN
; end of _WordToStr
0x0690	0x208001  	MOV	#lo_addr(?lstr1_edge_sensor_read), W1
0x0692	0x2868A0  	MOV	#34442, W0
0x0694	0x090002  	REPEAT	#2
0x0696	0x7818B0  	MOV	[W0++], [W1++]
0x0698	0x060000  	RETURN
;edge_sensor_read.c,0 :: ?ICS?lstr1_edge_sensor_read [6]
0x068A	0x7453 ;?ICS?lstr1_edge_sensor_read+0
0x068C	0x7261 ;?ICS?lstr1_edge_sensor_read+2
0x068E	0x0074 ;?ICS?lstr1_edge_sensor_read+4
; end of ?ICS?lstr1_edge_sensor_read
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [14]    _UART1_Write
0x020E      [82]    __Divide_32x32
0x0260      [88]    __Modulus_32x32
0x02B8      [72]    _WordToStr
0x0300     [142]    _ADC1_Get_Sample
0x038E      [26]    _ADC1_Init
0x03A8       [6]    _Get_Fosc_kHz
0x03AE       [4]    _Get_Fosc_Per_Cyc
0x03B2      [18]    __Multiply_32x32
0x03C4      [14]    _Delay_100ms
0x03D2     [456]    _UART1_Init_Advanced
0x059A      [80]    _IntToStr
0x05EA      [34]    _UART1_Write_Text
0x060C      [10]    _ADC1_Read
0x0616     [116]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0348       [2]    AD1CHS
0x0300       [2]    ADCBUF0
0x0806       [2]    _UART_Wr_Ptr
0x0350       [2]    ADCSSL
0x04E0       [2]    ANSA
0x04E2       [2]    ANSB
0x0808       [2]    _UART_Rd_Ptr
0x0222       [2]    U1STA
0x0228       [2]    U1BRG
0x0224       [2]    U1TXREG
0x080A       [2]    _UART_Rdy_Ptr
0x080C       [2]    _UART_Tx_Idle_Ptr
0x0220       [2]    U1MODE
0x0344       [2]    ADCON3
0x02C8       [0]    TRISB2_bit
0x04E2       [0]    ANSB9_bit
0x02C8       [0]    TRISB14_bit
0x04E2       [0]    ANSB2_bit
0x04E2       [0]    ANSB7_bit
0x02C8       [0]    TRISB7_bit
0x02CA       [0]    RB14_bit
0x080E       [2]    _ADC_Get_Sample_Ptr
0x0340       [2]    ADCON1
0x0342       [2]    ADCON2
0x0810       [2]    _adc_value
0x0812      [12]    _buffer
0x0800       [6]    ?lstr1_edge_sensor_read
0x0014       [2]    FARG_UART1_Write__data
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0228       [2]    U1BRG
0x0014       [2]    FARG_WordToStr_input
0x0016       [2]    FARG_WordToStr_output
0x0300       [2]    ADCBUF0
0x0014       [2]    FARG_ADC1_Get_Sample_channel
0x0340       [2]    ADCON1
0x0342       [2]    ADCON2
0x0344       [2]    ADCON3
0x0348       [2]    AD1CHS
0x0350       [2]    ADCSSL
0x0014       [4]    FARG_UART1_Init_Advanced_baud_rate
0x0018       [2]    FARG_UART1_Init_Advanced_parity
0x001A       [2]    FARG_UART1_Init_Advanced_stop_bits
0x04E0       [2]    ANSA
0x04E2       [2]    ANSB
0x0014       [2]    FARG_IntToStr_input
0x0016       [2]    FARG_IntToStr_output
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [2]    FARG_ADC1_Read_channel
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x068A       [6]    ?ICS?lstr1_edge_sensor_read
