#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Dec 02 09:17:21 2018
# Process ID: 15392
# Log file: D:/FPGA/shiyan_15/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/shiyan_15/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/shiyan_15/pa.fromNetlist.tcl
set_property iostandard LVCMOS18 [get_ports [list {d[3]} {d[2]} {d[1]} {d[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {q[3]} {q[2]} {q[1]} {q[0]}]]
set_property iostandard LVCMOS18 [get_ports [list {s[1]} {s[0]}]]
startgroup
set_property package_pin R1 [get_ports {q[3]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {q[2]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {q[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {q[0]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {d[3]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {d[2]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {d[1]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {d[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list {d[3]} {d[2]} {d[1]} {d[0]}]]
set_property package_pin "" [get_ports [list  {s[1]}]]
startgroup
set_property package_pin V4 [get_ports {s[1]}]
endgroup
startgroup
set_property package_pin W4 [get_ports {s[0]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list {s[1]}]]
set_property pulltype PULLDOWN [get_ports [list {s[0]}]]
startgroup
set_property package_pin V8 [get_ports clk]
endgroup
set_property iostandard LVCMOS18 [get_ports [list clk]]
set_property iostandard LVCMOS18 [get_ports [list oe]]
startgroup
set_property package_pin AA8 [get_ports oe]
endgroup
save_constraints
