# Chapter 4.2: Arithmetic Microoperations

## ğŸ“‹ Chapter Overview

Arithmetic microoperations perform arithmetic operations on numeric data stored in registers. This chapter covers the basic arithmetic operations: addition, subtraction, increment, decrement, and their hardware implementations.

---

## ğŸ¯ Learning Objectives

- Understand basic arithmetic microoperations
- Design hardware for arithmetic operations
- Implement add, subtract, increment, and decrement circuits
- Understand the arithmetic circuit design
- Learn about the Arithmetic Logic Unit (ALU)

---

## 1. Types of Arithmetic Microoperations

### ğŸ“Œ Basic Arithmetic Operations

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ARITHMETIC MICROOPERATIONS                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   RTL Statement      â”‚   Operation           â”‚   Description      â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚   R3 â† R1 + R2       â”‚   Addition            â”‚   Add R1 and R2    â”‚ â”‚
â”‚   â”‚   R3 â† R1 - R2       â”‚   Subtraction         â”‚   Subtract R2      â”‚ â”‚
â”‚   â”‚   R1 â† R1 + 1        â”‚   Increment           â”‚   Add 1 to R1      â”‚ â”‚
â”‚   â”‚   R1 â† R1 - 1        â”‚   Decrement           â”‚   Subtract 1       â”‚ â”‚
â”‚   â”‚   R2 â† RÌ„1 + 1        â”‚   2's Complement      â”‚   Negate R1        â”‚ â”‚
â”‚   â”‚   R1 â† R1 + R2 + C   â”‚   Add with Carry      â”‚   Include carry    â”‚ â”‚
â”‚   â”‚   R1 â† R1 - R2 - B   â”‚   Subtract w/ Borrow  â”‚   Include borrow   â”‚ â”‚
â”‚   â”‚   R1 â† 0             â”‚   Clear               â”‚   Set to zero      â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Key Insight: All operations can be built from:                        â”‚
â”‚   â€¢ Adder circuit                                                       â”‚
â”‚   â€¢ Complementer (for subtraction)                                      â”‚
â”‚   â€¢ Incrementer (for +1)                                                â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Binary Adder

### ğŸ“Œ Full Adder Review

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FULL ADDER BUILDING BLOCK                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Inputs: A, B, Cáµ¢â‚™                                                     â”‚
â”‚   Outputs: Sum, Câ‚’áµ¤â‚œ                                                    â”‚
â”‚                                                                          â”‚
â”‚   Truth Table:                                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”                                     â”‚
â”‚   â”‚  A  â”‚  B  â”‚ Cáµ¢â‚™ â”‚ Sum â”‚  Câ‚’áµ¤â‚œ â”‚                                     â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤                                     â”‚
â”‚   â”‚  0  â”‚  0  â”‚  0  â”‚  0  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  0  â”‚  0  â”‚  1  â”‚  1  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  0  â”‚  1  â”‚  0  â”‚  1  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  0  â”‚  1  â”‚  1  â”‚  0  â”‚   1   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  0  â”‚  0  â”‚  1  â”‚   0   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  0  â”‚  1  â”‚  0  â”‚   1   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  1  â”‚  0  â”‚  0  â”‚   1   â”‚                                     â”‚
â”‚   â”‚  1  â”‚  1  â”‚  1  â”‚  1  â”‚   1   â”‚                                     â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜                                     â”‚
â”‚                                                                          â”‚
â”‚   Equations:                                                             â”‚
â”‚   Sum = A âŠ• B âŠ• Cáµ¢â‚™                                                     â”‚
â”‚   Câ‚’áµ¤â‚œ = AB + ACáµ¢â‚™ + BCáµ¢â‚™ = AB + Cáµ¢â‚™(A âŠ• B)                            â”‚
â”‚                                                                          â”‚
â”‚   Symbol:                                                                â”‚
â”‚        Aáµ¢ â”€â”€â”€â”€â”                                                         â”‚
â”‚               â”‚ â”Œâ”€â”€â”€â”€â”                                                  â”‚
â”‚        Báµ¢ â”€â”€â”€â”€â”¼â”€â”¤ FA â”œâ”€â”€â”€â”€ Sumáµ¢                                        â”‚
â”‚               â”‚ â””â”€â”€â”¬â”€â”˜                                                  â”‚
â”‚        Cáµ¢â‚™ â”€â”€â”€â”˜    â”‚                                                    â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€ Câ‚’áµ¤â‚œ                                         â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ n-bit Binary Adder

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT BINARY ADDER                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   RTL: R3 â† R1 + R2                                                     â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ Bâ‚ƒ      Aâ‚‚ Bâ‚‚      Aâ‚ Bâ‚      Aâ‚€ Bâ‚€                                â”‚
â”‚    â”‚  â”‚       â”‚  â”‚       â”‚  â”‚       â”‚  â”‚                                â”‚
â”‚   â”Œâ”´â”€â”€â”´â”     â”Œâ”´â”€â”€â”´â”     â”Œâ”´â”€â”€â”´â”     â”Œâ”´â”€â”€â”´â”                               â”‚
â”‚   â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€ 0 (Cáµ¢â‚™)                    â”‚
â”‚   â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜                               â”‚
â”‚      â”‚          â”‚          â”‚          â”‚                                  â”‚
â”‚   Câ‚„(Câ‚’áµ¤â‚œ)     Sâ‚ƒ         Sâ‚‚         Sâ‚         Sâ‚€                      â”‚
â”‚                                                                          â”‚
â”‚   Result: S = A + B (4-bit sum with carry out)                          â”‚
â”‚                                                                          â”‚
â”‚   For R3 â† R1 + R2:                                                     â”‚
â”‚   â€¢ A inputs from R1                                                    â”‚
â”‚   â€¢ B inputs from R2                                                    â”‚
â”‚   â€¢ S outputs to R3                                                     â”‚
â”‚   â€¢ Câ‚„ goes to Carry flag                                               â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Binary Subtractor

### ğŸ“Œ Subtraction Using 2's Complement

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SUBTRACTION: R3 â† R1 - R2                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Method: A - B = A + (-B) = A + (BÌ„ + 1)                                â”‚
â”‚                                                                          â”‚
â”‚   Implementation:                                                        â”‚
â”‚   1. Complement all bits of B (using inverters)                         â”‚
â”‚   2. Set carry-in = 1 (adds the +1 for 2's complement)                  â”‚
â”‚   3. Add A + BÌ„ + 1                                                      â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ Bâ‚ƒ      Aâ‚‚ Bâ‚‚      Aâ‚ Bâ‚      Aâ‚€ Bâ‚€                                â”‚
â”‚    â”‚  â”‚       â”‚  â”‚       â”‚  â”‚       â”‚  â”‚                                â”‚
â”‚    â”‚ â”Œâ”´â”      â”‚ â”Œâ”´â”      â”‚ â”Œâ”´â”      â”‚ â”Œâ”´â”                               â”‚
â”‚    â”‚ â”‚Â¬â”‚      â”‚ â”‚Â¬â”‚      â”‚ â”‚Â¬â”‚      â”‚ â”‚Â¬â”‚  â† Inverters                  â”‚
â”‚    â”‚ â””â”¬â”˜      â”‚ â””â”¬â”˜      â”‚ â””â”¬â”˜      â”‚ â””â”¬â”˜                               â”‚
â”‚   â”Œâ”´â”€â”€â”´â”     â”Œâ”´â”€â”€â”´â”     â”Œâ”´â”€â”€â”´â”     â”Œâ”´â”€â”€â”´â”                               â”‚
â”‚   â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€â”€â”€â”‚ FA â”‚â—„â”€â”€ 1 (Cáµ¢â‚™ = 1)               â”‚
â”‚   â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜     â””â”€â”€â”¬â”€â”˜                               â”‚
â”‚      â”‚          â”‚          â”‚          â”‚                                  â”‚
â”‚   Câ‚„         Dâ‚ƒ         Dâ‚‚         Dâ‚         Dâ‚€                        â”‚
â”‚   (Borrow')                                                              â”‚
â”‚                                                                          â”‚
â”‚   Result: D = A - B                                                      â”‚
â”‚   Note: Câ‚„ = 0 means borrow occurred (result negative)                  â”‚
â”‚         Câ‚„ = 1 means no borrow (result positive or zero)                â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Adder-Subtractor Circuit

### ğŸ“Œ Combined Adder-Subtractor

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT ADDER-SUBTRACTOR                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Control signal M: M=0 â†’ Add, M=1 â†’ Subtract                           â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ       Aâ‚‚       Aâ‚       Aâ‚€                                         â”‚
â”‚    â”‚        â”‚        â”‚        â”‚                                          â”‚
â”‚    â”‚        â”‚        â”‚        â”‚                                          â”‚
â”‚   Bâ‚ƒ       Bâ‚‚       Bâ‚       Bâ‚€                                         â”‚
â”‚    â”‚        â”‚        â”‚        â”‚                                          â”‚
â”‚   â”Œâ”´â”      â”Œâ”´â”      â”Œâ”´â”      â”Œâ”´â”                                        â”‚
â”‚   â”‚âŠ•â”‚â—„â”€M   â”‚âŠ•â”‚â—„â”€M   â”‚âŠ•â”‚â—„â”€M   â”‚âŠ•â”‚â—„â”€M   â† XOR with M                     â”‚
â”‚   â””â”¬â”˜      â””â”¬â”˜      â””â”¬â”˜      â””â”¬â”˜                                        â”‚
â”‚    â”‚        â”‚        â”‚        â”‚                                          â”‚
â”‚   â”Œâ”´â”€â”€â”€â”€â”  â”Œâ”´â”€â”€â”€â”€â”  â”Œâ”´â”€â”€â”€â”€â”  â”Œâ”´â”€â”€â”€â”€â”                                    â”‚
â”‚   â”‚ FA  â”‚â—„â”€â”‚ FA  â”‚â—„â”€â”‚ FA  â”‚â—„â”€â”‚ FA  â”‚â—„â”€â”€ M (Cáµ¢â‚™)                        â”‚
â”‚   â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜  â””â”€â”€â”¬â”€â”€â”˜                                    â”‚
â”‚      â”‚        â”‚        â”‚        â”‚                                        â”‚
â”‚   Câ‚„ Sâ‚ƒ       Sâ‚‚       Sâ‚       Sâ‚€                                      â”‚
â”‚                                                                          â”‚
â”‚   Operation:                                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   M = 0:  B âŠ• 0 = B,  Cáµ¢â‚™ = 0  â†’ S = A + B                       â”‚ â”‚
â”‚   â”‚   M = 1:  B âŠ• 1 = BÌ„,  Cáµ¢â‚™ = 1  â†’ S = A + BÌ„ + 1 = A - B           â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   The XOR gate acts as conditional inverter:                            â”‚
â”‚   â€¢ B âŠ• 0 = B  (pass through when M=0)                                  â”‚
â”‚   â€¢ B âŠ• 1 = BÌ„  (invert when M=1)                                       â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 5. Incrementer and Decrementer

### ğŸ“Œ Increment Circuit (R1 â† R1 + 1)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT INCREMENTER                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Method 1: Using Half Adders (simpler for increment)                   â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ         Aâ‚‚         Aâ‚         Aâ‚€                                   â”‚
â”‚    â”‚          â”‚          â”‚          â”‚                                    â”‚
â”‚   â”Œâ”´â”€â”€â”      â”Œâ”´â”€â”€â”      â”Œâ”´â”€â”€â”      â”Œâ”´â”€â”€â”                                â”‚
â”‚   â”‚HA â”‚â—„â”€â”€â”€â”€â”€â”‚HA â”‚â—„â”€â”€â”€â”€â”€â”‚HA â”‚â—„â”€â”€â”€â”€â”€â”‚HA â”‚â—„â”€â”€ 1                          â”‚
â”‚   â””â”¬â”€â”€â”˜      â””â”¬â”€â”€â”˜      â””â”¬â”€â”€â”˜      â””â”¬â”€â”€â”˜                                â”‚
â”‚    â”‚          â”‚          â”‚          â”‚                                    â”‚
â”‚   Câ‚„ Sâ‚ƒ       Sâ‚‚         Sâ‚         Sâ‚€                                  â”‚
â”‚                                                                          â”‚
â”‚   Half Adder: S = A âŠ• Cáµ¢â‚™, Câ‚’áµ¤â‚œ = A Â· Cáµ¢â‚™                              â”‚
â”‚                                                                          â”‚
â”‚   Method 2: Using Logic (Optimized)                                     â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚€ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€ Sâ‚€         â”‚
â”‚                                                        â”‚                 â”‚
â”‚                                                        1                 â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€â”€ Sâ‚                â”‚
â”‚                                                â”‚                         â”‚
â”‚                                               Aâ‚€                         â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€â”€ Sâ‚‚                        â”‚
â”‚                                        â”‚                                 â”‚
â”‚                                      Aâ‚Â·Aâ‚€                               â”‚
â”‚                                                                          â”‚
â”‚   Aâ‚ƒ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâŠ•â”€â”€â”€â”€â”€ Sâ‚ƒ                                â”‚
â”‚                                â”‚                                         â”‚
â”‚                             Aâ‚‚Â·Aâ‚Â·Aâ‚€                                    â”‚
â”‚                                                                          â”‚
â”‚   Equations:                                                             â”‚
â”‚   Sâ‚€ = Aâ‚€'                                                              â”‚
â”‚   Sâ‚ = Aâ‚ âŠ• Aâ‚€                                                          â”‚
â”‚   Sâ‚‚ = Aâ‚‚ âŠ• (Aâ‚Â·Aâ‚€)                                                     â”‚
â”‚   Sâ‚ƒ = Aâ‚ƒ âŠ• (Aâ‚‚Â·Aâ‚Â·Aâ‚€)                                                  â”‚
â”‚   Câ‚„ = Aâ‚ƒÂ·Aâ‚‚Â·Aâ‚Â·Aâ‚€                                                      â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Decrement Circuit (R1 â† R1 - 1)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    4-BIT DECREMENTER                                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Method: A - 1 = A + (-1) = A + 1111 (all 1s in 2's complement)        â”‚
â”‚   Or: Complement, increment, complement (A - 1 = (A' + 1)')             â”‚
â”‚                                                                          â”‚
â”‚   Simpler: Use modified incrementer logic                               â”‚
â”‚                                                                          â”‚
â”‚   Equations (decrement):                                                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Dâ‚€ = Aâ‚€'                                                       â”‚  â”‚
â”‚   â”‚   Dâ‚ = Aâ‚ âŠ• Aâ‚€'   (borrow propagates through 0s)                 â”‚  â”‚
â”‚   â”‚   Dâ‚‚ = Aâ‚‚ âŠ• (Aâ‚'Â·Aâ‚€')                                            â”‚  â”‚
â”‚   â”‚   Dâ‚ƒ = Aâ‚ƒ âŠ• (Aâ‚‚'Â·Aâ‚'Â·Aâ‚€')                                        â”‚  â”‚
â”‚   â”‚   Bâ‚„ = Aâ‚ƒ'Â·Aâ‚‚'Â·Aâ‚'Â·Aâ‚€'  (borrow out, underflow if all zeros)     â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Alternative: Use adder-subtractor with B = 1                          â”‚
â”‚   A - 1 using adder-subtractor:                                         â”‚
â”‚   â€¢ A input from register                                               â”‚
â”‚   â€¢ B = 0001                                                            â”‚
â”‚   â€¢ M = 1 (subtract mode)                                               â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 6. Arithmetic Circuit Design

### ğŸ“Œ Unified Arithmetic Unit

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ARITHMETIC CIRCUIT                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Control: Sâ‚, Sâ‚€ select operation; Cáµ¢â‚™ provides +1 when needed         â”‚
â”‚                                                                          â”‚
â”‚                   A                    B                                 â”‚
â”‚                   â”‚                    â”‚                                 â”‚
â”‚                   â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚                   â”‚     â”‚                             â”‚                 â”‚
â”‚                   â”‚    â”Œâ”´â”    â”Œâ”´â”    â”Œâ”´â”    â”Œâ”´â”      â”‚                 â”‚
â”‚                   â”‚    â”‚0â”‚    â”‚1â”‚    â”‚2â”‚    â”‚3â”‚      â”‚                 â”‚
â”‚                   â”‚    â””â”¬â”˜    â””â”¬â”˜    â””â”¬â”˜    â””â”¬â”˜      â”‚                 â”‚
â”‚                   â”‚     â”‚B     â”‚BÌ„     â”‚0     â”‚1      â”‚                 â”‚
â”‚                   â”‚     â”‚      â”‚      â”‚      â”‚       â”‚                 â”‚
â”‚                   â”‚     â””â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜       â”‚                 â”‚
â”‚                   â”‚              â”‚                    â”‚                 â”‚
â”‚                   â”‚         â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”              â”‚                 â”‚
â”‚                   â”‚         â”‚   MUX   â”‚â—„â”€â”€â”€ Sâ‚Sâ‚€     â”‚                 â”‚
â”‚                   â”‚         â”‚   4Ã—1   â”‚              â”‚                 â”‚
â”‚                   â”‚         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜              â”‚                 â”‚
â”‚                   â”‚              â”‚ Y                 â”‚                 â”‚
â”‚                   â–¼              â–¼                   â”‚                 â”‚
â”‚               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚                 â”‚
â”‚               â”‚     Full Adder (n-bit)    â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”˜ Cáµ¢â‚™             â”‚
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â”‚
â”‚                           â”‚                                            â”‚
â”‚                           â–¼                                            â”‚
â”‚                       Output (D)                                       â”‚
â”‚                                                                          â”‚
â”‚   Function Table:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚  Sâ‚ â”‚  Sâ‚€ â”‚ Cáµ¢â‚™ â”‚   Output D         â”‚   Operation               â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚  0  â”‚  0  â”‚  0  â”‚   D = A + B        â”‚   Add                     â”‚ â”‚
â”‚   â”‚  0  â”‚  0  â”‚  1  â”‚   D = A + B + 1    â”‚   Add with carry          â”‚ â”‚
â”‚   â”‚  0  â”‚  1  â”‚  0  â”‚   D = A + BÌ„        â”‚   Subtract - 1            â”‚ â”‚
â”‚   â”‚  0  â”‚  1  â”‚  1  â”‚   D = A + BÌ„ + 1    â”‚   Subtract (A - B)        â”‚ â”‚
â”‚   â”‚  1  â”‚  0  â”‚  0  â”‚   D = A + 0 = A    â”‚   Transfer A              â”‚ â”‚
â”‚   â”‚  1  â”‚  0  â”‚  1  â”‚   D = A + 1        â”‚   Increment               â”‚ â”‚
â”‚   â”‚  1  â”‚  1  â”‚  0  â”‚   D = A + 1...1    â”‚   Decrement (A - 1)       â”‚ â”‚
â”‚   â”‚  1  â”‚  1  â”‚  1  â”‚   D = A + 0 = A    â”‚   Transfer A              â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### One-Stage Arithmetic Circuit

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ONE STAGE OF ARITHMETIC CIRCUIT                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚          Aáµ¢                Báµ¢                                           â”‚
â”‚           â”‚                 â”‚                                            â”‚
â”‚           â”‚                 â–¼                                            â”‚
â”‚           â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                   â”‚
â”‚           â”‚         â”‚     4Ã—1       â”‚                                   â”‚
â”‚           â”‚         â”‚     MUX       â”‚â—„â”€â”€ Sâ‚ Sâ‚€                          â”‚
â”‚           â”‚         â”‚               â”‚                                   â”‚
â”‚           â”‚         â”‚  0: Báµ¢        â”‚                                   â”‚
â”‚           â”‚         â”‚  1: BÌ„áµ¢        â”‚                                   â”‚
â”‚           â”‚         â”‚  2: 0         â”‚                                   â”‚
â”‚           â”‚         â”‚  3: 1         â”‚                                   â”‚
â”‚           â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                                   â”‚
â”‚           â”‚                 â”‚ Yáµ¢                                        â”‚
â”‚           â”‚                 â”‚                                            â”‚
â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚                                            â”‚
â”‚                    â”‚        â”‚                                            â”‚
â”‚                    â–¼        â–¼                                            â”‚
â”‚                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚        Cáµ¢ â”€â”€â”€â”€â”€â–ºâ”‚   Full      â”‚                                         â”‚
â”‚                 â”‚   Adder     â”‚                                         â”‚
â”‚                 â””â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”˜                                         â”‚
â”‚                    â”‚      â”‚                                              â”‚
â”‚                    â–¼      â–¼                                              â”‚
â”‚                   Dáµ¢     Cáµ¢â‚Šâ‚                                           â”‚
â”‚                                                                          â”‚
â”‚   n stages connected: Câ‚€ = Cáµ¢â‚™ (external), Câ‚™ = Câ‚’áµ¤â‚œ                   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7. Overflow Detection

### ğŸ“Œ Detecting Arithmetic Overflow

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OVERFLOW DETECTION                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Overflow occurs when result exceeds representable range               â”‚
â”‚                                                                          â”‚
â”‚   For n-bit 2's complement: Range is -2â¿â»Â¹ to +2â¿â»Â¹ - 1                â”‚
â”‚                                                                          â”‚
â”‚   Detection Methods:                                                     â”‚
â”‚                                                                          â”‚
â”‚   Method 1: Compare carries                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   Overflow = Câ‚™ âŠ• Câ‚™â‚‹â‚                                           â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   Câ‚™ = carry out of MSB                                          â”‚  â”‚
â”‚   â”‚   Câ‚™â‚‹â‚ = carry into MSB                                          â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Method 2: Compare signs                                               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚   V = Aâ‚™â‚‹â‚Â·Bâ‚™â‚‹â‚Â·SÌ„â‚™â‚‹â‚ + Ä€â‚™â‚‹â‚Â·BÌ„â‚™â‚‹â‚Â·Sâ‚™â‚‹â‚                          â”‚  â”‚
â”‚   â”‚                                                                   â”‚  â”‚
â”‚   â”‚   For addition: Same sign inputs, different sign result          â”‚  â”‚
â”‚   â”‚   For subtraction: Treat B as complemented                       â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                          â”‚
â”‚   Circuit:                                                               â”‚
â”‚                                                                          â”‚
â”‚        Câ‚™â‚‹â‚ â”€â”€â”€â”€â”                                                       â”‚
â”‚                 â”‚ â”Œâ”€â”€â”€â”                                                 â”‚
â”‚                 â””â”€â”¤XORâ”œâ”€â”€â”€â”€ Overflow (V)                                â”‚
â”‚                 â”Œâ”€â”¤   â”‚                                                 â”‚
â”‚        Câ‚™ â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”˜                                                 â”‚
â”‚                                                                          â”‚
â”‚   Example (4-bit):                                                       â”‚
â”‚   0111 + 0001 = 1000  (7 + 1 = -8? OVERFLOW!)                          â”‚
â”‚   Câ‚™â‚‹â‚ = 1, Câ‚™ = 0 â†’ V = 1 âŠ• 0 = 1 (overflow detected)                â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 8. Status/Flag Register

### ğŸ“Œ Common Arithmetic Flags

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STATUS/FLAG REGISTER                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Flags are set based on arithmetic operation results                   â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   Flag   â”‚  Name        â”‚  Set When                              â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚    C     â”‚  Carry       â”‚  Carry out of MSB (unsigned overflow)  â”‚ â”‚
â”‚   â”‚    Z     â”‚  Zero        â”‚  Result is all zeros                   â”‚ â”‚
â”‚   â”‚    S/N   â”‚  Sign/Neg    â”‚  MSB of result is 1 (negative)         â”‚ â”‚
â”‚   â”‚    V/O   â”‚  Overflow    â”‚  Signed overflow occurred              â”‚ â”‚
â”‚   â”‚    P     â”‚  Parity      â”‚  Even number of 1s in result           â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â”‚   Flag Generation Circuit:                                              â”‚
â”‚                                                                          â”‚
â”‚   Result bits: Dâ‚ƒ Dâ‚‚ Dâ‚ Dâ‚€                                              â”‚
â”‚                                                                          â”‚
â”‚   C â† Câ‚’áµ¤â‚œ                           (Carry/Borrow)                     â”‚
â”‚                                                                          â”‚
â”‚   Z â† (Dâ‚ƒ NOR Dâ‚‚ NOR Dâ‚ NOR Dâ‚€)      (Zero flag)                       â”‚
â”‚     = NOT(Dâ‚ƒ OR Dâ‚‚ OR Dâ‚ OR Dâ‚€)                                        â”‚
â”‚                                                                          â”‚
â”‚   S â† Dâ‚ƒ                              (Sign = MSB)                      â”‚
â”‚                                                                          â”‚
â”‚   V â† Câ‚™ XOR Câ‚™â‚‹â‚                     (Overflow)                        â”‚
â”‚                                                                          â”‚
â”‚   Usage in conditional branches:                                         â”‚
â”‚   â€¢ BEQ (Branch if Equal): Test Z = 1                                   â”‚
â”‚   â€¢ BNE (Branch if Not Equal): Test Z = 0                               â”‚
â”‚   â€¢ BMI (Branch if Minus): Test S = 1                                   â”‚
â”‚   â€¢ BVS (Branch if Overflow Set): Test V = 1                            â”‚
â”‚   â€¢ BCS (Branch if Carry Set): Test C = 1                               â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Operation | RTL | Control Signals | Notes |
|-----------|-----|-----------------|-------|
| **Add** | R3 â† R1 + R2 | Sâ‚Sâ‚€=00, Cáµ¢â‚™=0 | Basic addition |
| **Subtract** | R3 â† R1 - R2 | Sâ‚Sâ‚€=01, Cáµ¢â‚™=1 | 2's complement |
| **Increment** | R1 â† R1 + 1 | Sâ‚Sâ‚€=10, Cáµ¢â‚™=1 | Add 1 |
| **Decrement** | R1 â† R1 - 1 | Sâ‚Sâ‚€=11, Cáµ¢â‚™=0 | Subtract 1 |
| **Transfer** | R2 â† R1 | Sâ‚Sâ‚€=10, Cáµ¢â‚™=0 | Pass through |
| **Negate** | R2 â† -R1 | Complement + increment | 2's complement |

---

## â“ Quick Revision Questions

1. **Q**: How is subtraction performed using an adder?
   
   **A**: A - B = A + BÌ„ + 1. Invert all bits of B (1's complement) and add 1 (via carry-in). This is 2's complement addition.

2. **Q**: What is the purpose of the control signal M in an adder-subtractor?
   
   **A**: M selects the operation: M=0 for addition (B passes through XOR), M=1 for subtraction (B inverted by XOR, Cáµ¢â‚™=1).

3. **Q**: How is the Zero flag computed?
   
   **A**: Z = NOR of all result bits = NOT(Dâ‚€ OR Dâ‚ OR ... OR Dâ‚™â‚‹â‚). Z=1 only when all result bits are 0.

4. **Q**: When does signed overflow occur in addition?
   
   **A**: When adding two positive numbers gives negative result, or adding two negative numbers gives positive result. Detected by V = Câ‚™ âŠ• Câ‚™â‚‹â‚.

5. **Q**: Why is Cáµ¢â‚™=1 needed for subtraction?
   
   **A**: To complete the 2's complement: -B = BÌ„ + 1. The adder computes A + BÌ„, and Cáµ¢â‚™=1 adds the required +1.

6. **Q**: What are the control signals for R3 â† R1 + R2 + 1?
   
   **A**: Sâ‚Sâ‚€=00 (select B), Cáµ¢â‚™=1 (add 1). This is add with carry.

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [Register Transfer Language](01-register-transfer-language.md) | [Unit 4 Home](README.md) | [Logic Microoperations](03-logic-microoperations.md) |

---

[â† Previous Chapter](01-register-transfer-language.md) | [Course Home](../README.md) | [Next Chapter â†’](03-logic-microoperations.md)
