// Seed: 582500543
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_0,
      id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    output tri0 id_2,
    output wire id_3
);
  tri0 id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    output tri id_11,
    input wire id_12,
    input wand id_13,
    input supply1 id_14,
    input wire id_15,
    output supply1 id_16
);
  bit
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53;
  assign module_0.id_1 = 0;
  always @(posedge -1)
    if (1 == 1) begin : LABEL_0
      #1 id_52 = 1;
      id_40 <= 1;
      id_29 <= id_19;
      id_48 <= 1'b0;
      id_52 <= -1 != -1;
    end else id_51 = id_18;
endmodule
