// Seed: 2146019036
module module_0 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    output tri1 id_6
);
  wire id_8;
  assign module_1.id_3 = 0;
  initial assume ((id_4));
endmodule
module module_1 #(
    parameter id_5 = 32'd64
) (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri0 _id_5,
    output wire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri id_9
);
  wire [id_5 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_1,
      id_4,
      id_9,
      id_6,
      id_6
  );
  wire id_12;
  wire [-1 : 1] id_13;
  wire id_14;
  logic id_15;
endmodule
