
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722207    0.002791    6.116112 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116112   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000377   20.567553 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423803   20.991356 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000606   20.991961 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.891960   clock uncertainty
                                  0.000000   20.891960   clock reconvergence pessimism
                                  0.392526   21.284487   library recovery time
                                             21.284487   data required time
---------------------------------------------------------------------------------------------
                                             21.284487   data required time
                                             -6.116112   data arrival time
---------------------------------------------------------------------------------------------
                                             15.168375   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838    0.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028598    0.913820    2.087531    3.084355 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.913820    0.000493    3.084848 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.016300    0.637600    1.028420    4.113267 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.637600    0.000111    4.113378 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.021334    0.696690    0.845274    4.958652 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.696690    0.000244    4.958896 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005334    0.431474    0.336331    5.295227 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.431474    0.000107    5.295333 v _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006357    0.585984    0.449734    5.745067 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.585984    0.000094    5.745161 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.745161   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.028087    0.254144    0.114721   20.114721 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000   20.114721 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452454   20.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000677   20.567852 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134   20.995987 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000822   20.996809 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896809   clock uncertainty
                                  0.000000   20.896809   clock reconvergence pessimism
                                 -0.673050   20.223757   library setup time
                                             20.223757   data required time
---------------------------------------------------------------------------------------------
                                             20.223757   data required time
                                             -5.745161   data arrival time
---------------------------------------------------------------------------------------------
                                             14.478597   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
