Classic Timing Analyzer report for controller
Thu Dec 12 22:00:05 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                   ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.460 ns                         ; alu_z                  ; presState.fetch_only   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.849 ns                        ; presState.fetch_dec_ex ; wr_dc_en               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.370 ns                        ; instr[10]              ; wr_en                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.242 ns                        ; instr[13]              ; presState.fetch_dec_ex ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 271.00 MHz ( period = 3.690 ns ) ; presState.fetch_dec_ex ; presState.fetch_only   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                        ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 271.00 MHz ( period = 3.690 ns )               ; presState.fetch_dec_ex ; presState.fetch_only   ; clk        ; clk      ; None                        ; None                      ; 3.476 ns                ;
; N/A   ; 271.52 MHz ( period = 3.683 ns )               ; presState.fetch_dec_ex ; presState.fetch_dec_ex ; clk        ; clk      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; presState.rst          ; presState.fetch_only   ; clk        ; clk      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; presState.fetch_only   ; presState.fetch_dec_ex ; clk        ; clk      ; None                        ; None                      ; 1.002 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+-----------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                     ; To Clock ;
+-------+--------------+------------+-----------+------------------------+----------+
; N/A   ; None         ; 6.460 ns   ; alu_z     ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 6.452 ns   ; alu_z     ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 6.410 ns   ; instr[13] ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 6.403 ns   ; instr[13] ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 6.154 ns   ; instr[12] ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 6.146 ns   ; instr[12] ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 6.070 ns   ; instr[10] ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 6.063 ns   ; instr[10] ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 6.031 ns   ; instr[11] ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 6.024 ns   ; instr[11] ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 6.000 ns   ; instr[9]  ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 5.993 ns   ; instr[9]  ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 5.916 ns   ; instr[8]  ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 5.909 ns   ; instr[8]  ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 5.644 ns   ; instr[7]  ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 5.636 ns   ; instr[7]  ; presState.fetch_dec_ex ; clk      ;
; N/A   ; None         ; 5.581 ns   ; instr[3]  ; presState.fetch_only   ; clk      ;
; N/A   ; None         ; 5.573 ns   ; instr[3]  ; presState.fetch_dec_ex ; clk      ;
+-------+--------------+------------+-----------+------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To          ; From Clock ;
+-------+--------------+------------+------------------------+-------------+------------+
; N/A   ; None         ; 10.849 ns  ; presState.fetch_dec_ex ; wr_dc_en    ; clk        ;
; N/A   ; None         ; 10.778 ns  ; presState.fetch_dec_ex ; stack_pop   ; clk        ;
; N/A   ; None         ; 10.370 ns  ; presState.fetch_dec_ex ; wr_w_reg_en ; clk        ;
; N/A   ; None         ; 10.315 ns  ; presState.fetch_dec_ex ; op_sel[1]   ; clk        ;
; N/A   ; None         ; 10.219 ns  ; presState.fetch_dec_ex ; rd_en       ; clk        ;
; N/A   ; None         ; 10.196 ns  ; presState.fetch_dec_ex ; wr_en       ; clk        ;
; N/A   ; None         ; 9.869 ns   ; presState.fetch_dec_ex ; wr_c_en     ; clk        ;
; N/A   ; None         ; 9.518 ns   ; presState.fetch_dec_ex ; op_sel[3]   ; clk        ;
; N/A   ; None         ; 9.150 ns   ; presState.fetch_dec_ex ; inc_pc      ; clk        ;
; N/A   ; None         ; 8.435 ns   ; presState.fetch_only   ; inc_pc      ; clk        ;
; N/A   ; None         ; 8.304 ns   ; presState.fetch_dec_ex ; lit_sel     ; clk        ;
; N/A   ; None         ; 7.763 ns   ; presState.fetch_dec_ex ; load_pc     ; clk        ;
; N/A   ; None         ; 7.614 ns   ; presState.fetch_dec_ex ; stack_push  ; clk        ;
; N/A   ; None         ; 7.585 ns   ; presState.fetch_dec_ex ; op_sel[0]   ; clk        ;
; N/A   ; None         ; 7.535 ns   ; presState.fetch_dec_ex ; op_sel[2]   ; clk        ;
; N/A   ; None         ; 7.342 ns   ; presState.fetch_dec_ex ; wr_z_en     ; clk        ;
+-------+--------------+------------+------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 14.370 ns       ; instr[10] ; wr_en       ;
; N/A   ; None              ; 14.275 ns       ; instr[11] ; wr_en       ;
; N/A   ; None              ; 13.740 ns       ; instr[10] ; inc_pc      ;
; N/A   ; None              ; 13.645 ns       ; instr[11] ; inc_pc      ;
; N/A   ; None              ; 13.569 ns       ; instr[13] ; wr_dc_en    ;
; N/A   ; None              ; 13.541 ns       ; instr[9]  ; wr_c_en     ;
; N/A   ; None              ; 13.498 ns       ; instr[13] ; stack_pop   ;
; N/A   ; None              ; 13.475 ns       ; instr[11] ; wr_c_en     ;
; N/A   ; None              ; 13.425 ns       ; instr[10] ; wr_c_en     ;
; N/A   ; None              ; 13.318 ns       ; instr[11] ; wr_dc_en    ;
; N/A   ; None              ; 13.287 ns       ; instr[9]  ; wr_dc_en    ;
; N/A   ; None              ; 13.254 ns       ; instr[12] ; wr_dc_en    ;
; N/A   ; None              ; 13.247 ns       ; instr[11] ; stack_pop   ;
; N/A   ; None              ; 13.236 ns       ; instr[9]  ; rd_en       ;
; N/A   ; None              ; 13.216 ns       ; instr[9]  ; stack_pop   ;
; N/A   ; None              ; 13.183 ns       ; instr[12] ; stack_pop   ;
; N/A   ; None              ; 13.161 ns       ; instr[11] ; rd_en       ;
; N/A   ; None              ; 13.158 ns       ; instr[7]  ; inc_pc      ;
; N/A   ; None              ; 13.137 ns       ; instr[10] ; stack_pop   ;
; N/A   ; None              ; 13.137 ns       ; instr[8]  ; wr_c_en     ;
; N/A   ; None              ; 13.123 ns       ; instr[10] ; rd_en       ;
; N/A   ; None              ; 13.120 ns       ; instr[9]  ; wr_en       ;
; N/A   ; None              ; 13.095 ns       ; instr[3]  ; inc_pc      ;
; N/A   ; None              ; 13.090 ns       ; instr[13] ; wr_w_reg_en ;
; N/A   ; None              ; 13.035 ns       ; instr[13] ; op_sel[1]   ;
; N/A   ; None              ; 12.983 ns       ; instr[8]  ; stack_pop   ;
; N/A   ; None              ; 12.968 ns       ; instr[9]  ; inc_pc      ;
; N/A   ; None              ; 12.957 ns       ; instr[10] ; wr_dc_en    ;
; N/A   ; None              ; 12.899 ns       ; instr[7]  ; wr_en       ;
; N/A   ; None              ; 12.862 ns       ; instr[12] ; rd_en       ;
; N/A   ; None              ; 12.839 ns       ; instr[11] ; wr_w_reg_en ;
; N/A   ; None              ; 12.808 ns       ; instr[9]  ; wr_w_reg_en ;
; N/A   ; None              ; 12.807 ns       ; instr[12] ; inc_pc      ;
; N/A   ; None              ; 12.803 ns       ; instr[8]  ; wr_dc_en    ;
; N/A   ; None              ; 12.784 ns       ; instr[11] ; op_sel[1]   ;
; N/A   ; None              ; 12.775 ns       ; instr[12] ; wr_w_reg_en ;
; N/A   ; None              ; 12.771 ns       ; instr[10] ; lit_sel     ;
; N/A   ; None              ; 12.753 ns       ; instr[9]  ; op_sel[1]   ;
; N/A   ; None              ; 12.729 ns       ; instr[10] ; wr_w_reg_en ;
; N/A   ; None              ; 12.720 ns       ; instr[12] ; op_sel[1]   ;
; N/A   ; None              ; 12.676 ns       ; instr[11] ; lit_sel     ;
; N/A   ; None              ; 12.625 ns       ; instr[13] ; inc_pc      ;
; N/A   ; None              ; 12.575 ns       ; instr[8]  ; wr_w_reg_en ;
; N/A   ; None              ; 12.561 ns       ; instr[8]  ; wr_en       ;
; N/A   ; None              ; 12.419 ns       ; instr[10] ; op_sel[1]   ;
; N/A   ; None              ; 12.402 ns       ; instr[13] ; wr_en       ;
; N/A   ; None              ; 12.314 ns       ; instr[13] ; rd_en       ;
; N/A   ; None              ; 12.265 ns       ; instr[8]  ; op_sel[1]   ;
; N/A   ; None              ; 12.238 ns       ; instr[13] ; op_sel[3]   ;
; N/A   ; None              ; 12.074 ns       ; instr[13] ; wr_c_en     ;
; N/A   ; None              ; 12.061 ns       ; instr[12] ; wr_en       ;
; N/A   ; None              ; 11.992 ns       ; instr[12] ; wr_c_en     ;
; N/A   ; None              ; 11.987 ns       ; instr[11] ; op_sel[3]   ;
; N/A   ; None              ; 11.958 ns       ; instr[8]  ; inc_pc      ;
; N/A   ; None              ; 11.956 ns       ; instr[9]  ; op_sel[3]   ;
; N/A   ; None              ; 11.923 ns       ; instr[12] ; op_sel[3]   ;
; N/A   ; None              ; 11.838 ns       ; instr[12] ; lit_sel     ;
; N/A   ; None              ; 11.656 ns       ; instr[13] ; lit_sel     ;
; N/A   ; None              ; 11.623 ns       ; instr[10] ; op_sel[3]   ;
; N/A   ; None              ; 11.524 ns       ; instr[9]  ; lit_sel     ;
; N/A   ; None              ; 11.520 ns       ; instr[7]  ; stack_pop   ;
; N/A   ; None              ; 11.469 ns       ; instr[8]  ; op_sel[3]   ;
; N/A   ; None              ; 11.457 ns       ; instr[3]  ; stack_pop   ;
; N/A   ; None              ; 11.349 ns       ; instr[9]  ; op_sel[0]   ;
; N/A   ; None              ; 11.239 ns       ; instr[10] ; op_sel[0]   ;
; N/A   ; None              ; 11.223 ns       ; instr[8]  ; op_sel[0]   ;
; N/A   ; None              ; 11.106 ns       ; instr[9]  ; op_sel[2]   ;
; N/A   ; None              ; 11.025 ns       ; instr[12] ; op_sel[0]   ;
; N/A   ; None              ; 11.018 ns       ; instr[13] ; op_sel[0]   ;
; N/A   ; None              ; 10.997 ns       ; instr[10] ; op_sel[2]   ;
; N/A   ; None              ; 10.958 ns       ; instr[8]  ; lit_sel     ;
; N/A   ; None              ; 10.747 ns       ; instr[11] ; op_sel[2]   ;
; N/A   ; None              ; 10.737 ns       ; instr[13] ; op_sel[2]   ;
; N/A   ; None              ; 10.725 ns       ; instr[8]  ; op_sel[2]   ;
; N/A   ; None              ; 10.659 ns       ; instr[9]  ; wr_z_en     ;
; N/A   ; None              ; 10.630 ns       ; instr[12] ; op_sel[2]   ;
; N/A   ; None              ; 10.627 ns       ; instr[11] ; wr_z_en     ;
; N/A   ; None              ; 10.549 ns       ; instr[10] ; wr_z_en     ;
; N/A   ; None              ; 10.315 ns       ; instr[7]  ; wr_w_reg_en ;
; N/A   ; None              ; 10.287 ns       ; instr[8]  ; wr_z_en     ;
; N/A   ; None              ; 10.032 ns       ; instr[11] ; stack_push  ;
; N/A   ; None              ; 10.010 ns       ; instr[12] ; load_pc     ;
; N/A   ; None              ; 9.994 ns        ; instr[13] ; load_pc     ;
; N/A   ; None              ; 9.733 ns        ; instr[12] ; stack_push  ;
; N/A   ; None              ; 9.696 ns        ; instr[11] ; op_sel[0]   ;
; N/A   ; None              ; 9.601 ns        ; instr[12] ; wr_z_en     ;
; N/A   ; None              ; 9.549 ns        ; instr[13] ; wr_z_en     ;
; N/A   ; None              ; 9.469 ns        ; instr[13] ; stack_push  ;
; N/A   ; None              ; 8.892 ns        ; instr[8]  ; bit_sel[1]  ;
; N/A   ; None              ; 8.876 ns        ; instr[9]  ; bit_sel[2]  ;
; N/A   ; None              ; 8.832 ns        ; instr[7]  ; bit_sel[0]  ;
+-------+-------------------+-----------------+-----------+-------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+-----------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                     ; To Clock ;
+---------------+-------------+-----------+-----------+------------------------+----------+
; N/A           ; None        ; -4.242 ns ; instr[13] ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -4.360 ns ; instr[13] ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -4.376 ns ; instr[12] ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -4.412 ns ; instr[12] ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -4.754 ns ; instr[10] ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -4.838 ns ; instr[11] ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -5.143 ns ; instr[11] ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -5.306 ns ; alu_z     ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -5.306 ns ; alu_z     ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -5.338 ns ; instr[10] ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -5.343 ns ; instr[3]  ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -5.351 ns ; instr[3]  ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -5.406 ns ; instr[7]  ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -5.410 ns ; instr[8]  ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -5.414 ns ; instr[7]  ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -5.418 ns ; instr[8]  ; presState.fetch_only   ; clk      ;
; N/A           ; None        ; -5.644 ns ; instr[9]  ; presState.fetch_dec_ex ; clk      ;
; N/A           ; None        ; -5.644 ns ; instr[9]  ; presState.fetch_only   ; clk      ;
+---------------+-------------+-----------+-----------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 12 22:00:04 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controller -c controller --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 271.0 MHz between source register "presState.fetch_dec_ex" and destination register "presState.fetch_only" (period= 3.69 ns)
    Info: + Longest register to register delay is 3.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 25; REG Node = 'presState.fetch_dec_ex'
        Info: 2: + IC(0.371 ns) + CELL(0.275 ns) = 0.646 ns; Loc. = LCCOMB_X30_Y34_N20; Fanout = 5; COMB Node = 'OPtype[1]~1'
        Info: 3: + IC(0.297 ns) + CELL(0.275 ns) = 1.218 ns; Loc. = LCCOMB_X30_Y34_N6; Fanout = 3; COMB Node = 'whichOP[0]~5'
        Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 1.635 ns; Loc. = LCCOMB_X30_Y34_N8; Fanout = 7; COMB Node = 'whichOP[0]~6'
        Info: 5: + IC(0.265 ns) + CELL(0.275 ns) = 2.175 ns; Loc. = LCCOMB_X30_Y34_N12; Fanout = 2; COMB Node = 'Mux36~4'
        Info: 6: + IC(0.262 ns) + CELL(0.150 ns) = 2.587 ns; Loc. = LCCOMB_X30_Y34_N2; Fanout = 1; COMB Node = 'Mux36~5'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 2.990 ns; Loc. = LCCOMB_X30_Y34_N28; Fanout = 1; COMB Node = 'Mux36~6'
        Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 3.392 ns; Loc. = LCCOMB_X30_Y34_N14; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 3.476 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'presState.fetch_only'
        Info: Total cell delay = 1.509 ns ( 43.41 % )
        Info: Total interconnect delay = 1.967 ns ( 56.59 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'presState.fetch_only'
            Info: Total cell delay = 1.536 ns ( 56.95 % )
            Info: Total interconnect delay = 1.161 ns ( 43.05 % )
        Info: - Longest clock path from clock "clk" to source register is 2.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 25; REG Node = 'presState.fetch_dec_ex'
            Info: Total cell delay = 1.536 ns ( 56.95 % )
            Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "presState.fetch_only" (data pin = "alu_z", clock pin = "clk") is 6.460 ns
    Info: + Longest pin to register delay is 9.193 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_H8; Fanout = 2; PIN Node = 'alu_z'
        Info: 2: + IC(5.646 ns) + CELL(0.438 ns) = 6.944 ns; Loc. = LCCOMB_X31_Y34_N26; Fanout = 1; COMB Node = 'Mux37~0'
        Info: 3: + IC(0.434 ns) + CELL(0.245 ns) = 7.623 ns; Loc. = LCCOMB_X30_Y34_N26; Fanout = 2; COMB Node = 'Mux37~1'
        Info: 4: + IC(0.262 ns) + CELL(0.419 ns) = 8.304 ns; Loc. = LCCOMB_X30_Y34_N2; Fanout = 1; COMB Node = 'Mux36~5'
        Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 8.707 ns; Loc. = LCCOMB_X30_Y34_N28; Fanout = 1; COMB Node = 'Mux36~6'
        Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 9.109 ns; Loc. = LCCOMB_X30_Y34_N14; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.193 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'presState.fetch_only'
        Info: Total cell delay = 2.346 ns ( 25.52 % )
        Info: Total interconnect delay = 6.847 ns ( 74.48 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'presState.fetch_only'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
Info: tco from clock "clk" to destination pin "wr_dc_en" through register "presState.fetch_dec_ex" is 10.849 ns
    Info: + Longest clock path from clock "clk" to source register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 25; REG Node = 'presState.fetch_dec_ex'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 25; REG Node = 'presState.fetch_dec_ex'
        Info: 2: + IC(0.371 ns) + CELL(0.275 ns) = 0.646 ns; Loc. = LCCOMB_X30_Y34_N20; Fanout = 5; COMB Node = 'OPtype[1]~1'
        Info: 3: + IC(0.297 ns) + CELL(0.275 ns) = 1.218 ns; Loc. = LCCOMB_X30_Y34_N10; Fanout = 3; COMB Node = 'whichOP[1]~7'
        Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 1.635 ns; Loc. = LCCOMB_X30_Y34_N4; Fanout = 6; COMB Node = 'whichOP[1]~8'
        Info: 5: + IC(0.488 ns) + CELL(0.416 ns) = 2.539 ns; Loc. = LCCOMB_X31_Y34_N22; Fanout = 1; COMB Node = 'Mux12~0'
        Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 2.935 ns; Loc. = LCCOMB_X31_Y34_N20; Fanout = 1; COMB Node = 'wr_dc_en~2'
        Info: 7: + IC(2.305 ns) + CELL(2.662 ns) = 7.902 ns; Loc. = PIN_B2; Fanout = 0; PIN Node = 'wr_dc_en'
        Info: Total cell delay = 3.928 ns ( 49.71 % )
        Info: Total interconnect delay = 3.974 ns ( 50.29 % )
Info: Longest tpd from source pin "instr[10]" to destination pin "wr_en" is 14.370 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F14; Fanout = 14; PIN Node = 'instr[10]'
    Info: 2: + IC(5.412 ns) + CELL(0.150 ns) = 6.392 ns; Loc. = LCCOMB_X29_Y34_N12; Fanout = 2; COMB Node = 'wr_en~0'
    Info: 3: + IC(1.314 ns) + CELL(0.150 ns) = 7.856 ns; Loc. = LCCOMB_X28_Y34_N28; Fanout = 1; COMB Node = 'wr_en~1'
    Info: 4: + IC(0.244 ns) + CELL(0.389 ns) = 8.489 ns; Loc. = LCCOMB_X28_Y34_N30; Fanout = 1; COMB Node = 'wr_en~2'
    Info: 5: + IC(3.093 ns) + CELL(2.788 ns) = 14.370 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'wr_en'
    Info: Total cell delay = 4.307 ns ( 29.97 % )
    Info: Total interconnect delay = 10.063 ns ( 70.03 % )
Info: th for register "presState.fetch_dec_ex" (data pin = "instr[13]", clock pin = "clk") is -4.242 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 25; REG Node = 'presState.fetch_dec_ex'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.205 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 24; PIN Node = 'instr[13]'
        Info: 2: + IC(4.948 ns) + CELL(0.275 ns) = 6.033 ns; Loc. = LCCOMB_X28_Y34_N22; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.668 ns) + CELL(0.420 ns) = 7.121 ns; Loc. = LCCOMB_X30_Y34_N24; Fanout = 1; COMB Node = 'Selector1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.205 ns; Loc. = LCFF_X30_Y34_N25; Fanout = 25; REG Node = 'presState.fetch_dec_ex'
        Info: Total cell delay = 1.589 ns ( 22.05 % )
        Info: Total interconnect delay = 5.616 ns ( 77.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 88 megabytes
    Info: Processing ended: Thu Dec 12 22:00:05 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


