Record=TopLevelDocument|FileName=FPGA Board Top.SchDoc|SheetNumber=1
Record=SheetSymbol|SourceDocument=FPGA Board Top.SchDoc|Designator=A200T FPGA|SchDesignator=A200T FPGA|FileName=A200T Top Level.SchDoc|SheetNumber=2|SymbolType=Normal|RawFileName=A200T Top Level.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA Board Top.SchDoc|Designator=RAM (DDR3L)|SchDesignator=RAM (DDR3L)|FileName=FPGA RAM.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=FPGA RAM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA Board Top.SchDoc|Designator=SODIMM Motherboard Connector|SchDesignator=SODIMM Motherboard Connector|FileName=Motherboard Connection.SchDoc|SheetNumber=4|SymbolType=Normal|RawFileName=Motherboard Connection.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=NoMainPathDocument|SourceDocument=FPGA Board Top.SchDoc|FileName=FPGA Power.SchDoc|SheetNumber=5
