
bin/Debug/proj2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000da  00800100  000027d6  0000286a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000027ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .siminfo      00000028  000027ae  000027ae  00002842  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          000001ba  008001da  008001da  00002944  2**0
                  ALLOC
  4 .stab         00003420  00000000  00000000  00002944  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00001e44  00000000  00000000  00005d64  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .comment      00000011  00000000  00000000  00007ba8  2**0
                  CONTENTS, READONLY
  7 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007bbc  2**2
                  CONTENTS, READONLY
  8 .debug_info   000005f4  00000000  00000000  00007bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000005a2  00000000  00000000  000081f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000001a  00000000  00000000  00008792  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000208  00000000  00000000  000087ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 82 06 	jmp	0xd04	; 0xd04 <__vector_11>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 ab 02 	jmp	0x556	; 0x556 <__vector_14>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 01 0f 	jmp	0x1e02	; 0x1e02 <__vector_18>
      4c:	0c 94 32 0f 	jmp	0x1e64	; 0x1e64 <__vector_19>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 da 03 	jmp	0x7b4	; 0x7b4 <__vector_22>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 ed       	ldi	r30, 0xD6	; 214
      7c:	f7 e2       	ldi	r31, 0x27	; 39
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	aa 3d       	cpi	r26, 0xDA	; 218
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	23 e0       	ldi	r18, 0x03	; 3
      8c:	aa ed       	ldi	r26, 0xDA	; 218
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a4 39       	cpi	r26, 0x94	; 148
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 6f 05 	call	0xade	; 0xade <main>
      9e:	0c 94 d5 13 	jmp	0x27aa	; 0x27aa <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <config_init>:
    .use_static_ip=0,
    .static_ip={192, 168, 1, 100},
    .checksum=0};

void config_init()
{
      a6:	ef 92       	push	r14
      a8:	ff 92       	push	r15
      aa:	0f 93       	push	r16
      ac:	1f 93       	push	r17
      ae:	cf 93       	push	r28
      b0:	df 93       	push	r29
      b2:	cd b7       	in	r28, 0x3d	; 61
      b4:	de b7       	in	r29, 0x3e	; 62
      b6:	28 97       	sbiw	r28, 0x08	; 8
      b8:	0f b6       	in	r0, 0x3f	; 63
      ba:	f8 94       	cli
      bc:	de bf       	out	0x3e, r29	; 62
      be:	0f be       	out	0x3f, r0	; 63
      c0:	cd bf       	out	0x3d, r28	; 61

    }

    //uart_writedec32(write_busy);
    //get_writebusy();
}
      c2:	0d b7       	in	r16, 0x3d	; 61
      c4:	1e b7       	in	r17, 0x3e	; 62
    .static_ip={192, 168, 1, 100},
    .checksum=0};

void config_init()
{
    while(eeprom_isbusy());  //waits for EEPROM to get out of busy state
      c6:	00 00       	nop
      c8:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
      cc:	89 2b       	or	r24, r25
      ce:	e1 f7       	brne	.-8      	; 0xc8 <config_init+0x22>

    //initialize config
    unsigned int base_addr=0x040;
      d0:	80 e4       	ldi	r24, 0x40	; 64
      d2:	90 e0       	ldi	r25, 0x00	; 0
      d4:	9a 83       	std	Y+2, r25	; 0x02
      d6:	89 83       	std	Y+1, r24	; 0x01
    int size = sizeof(config_struct)+1;
      d8:	83 e1       	ldi	r24, 0x13	; 19
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	9c 83       	std	Y+4, r25	; 0x04
      de:	8b 83       	std	Y+3, r24	; 0x03
    unsigned char buf[size];
      e0:	8b 81       	ldd	r24, Y+3	; 0x03
      e2:	9c 81       	ldd	r25, Y+4	; 0x04
      e4:	2d b7       	in	r18, 0x3d	; 61
      e6:	3e b7       	in	r19, 0x3e	; 62
      e8:	79 01       	movw	r14, r18
      ea:	9c 01       	movw	r18, r24
      ec:	21 50       	subi	r18, 0x01	; 1
      ee:	31 09       	sbc	r19, r1
      f0:	3e 83       	std	Y+6, r19	; 0x06
      f2:	2d 83       	std	Y+5, r18	; 0x05
      f4:	2d b7       	in	r18, 0x3d	; 61
      f6:	3e b7       	in	r19, 0x3e	; 62
      f8:	28 1b       	sub	r18, r24
      fa:	39 0b       	sbc	r19, r25
      fc:	0f b6       	in	r0, 0x3f	; 63
      fe:	f8 94       	cli
     100:	3e bf       	out	0x3e, r19	; 62
     102:	0f be       	out	0x3f, r0	; 63
     104:	2d bf       	out	0x3d, r18	; 61
     106:	8d b7       	in	r24, 0x3d	; 61
     108:	9e b7       	in	r25, 0x3e	; 62
     10a:	01 96       	adiw	r24, 0x01	; 1
     10c:	98 87       	std	Y+8, r25	; 0x08
     10e:	8f 83       	std	Y+7, r24	; 0x07
    eeprom_readbuf(base_addr, buf, size);
     110:	4b 81       	ldd	r20, Y+3	; 0x03
     112:	2f 81       	ldd	r18, Y+7	; 0x07
     114:	38 85       	ldd	r19, Y+8	; 0x08
     116:	89 81       	ldd	r24, Y+1	; 0x01
     118:	9a 81       	ldd	r25, Y+2	; 0x02
     11a:	b9 01       	movw	r22, r18
     11c:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>

    memcpy((unsigned char*)&config, (unsigned char*)buf, size);
     120:	2b 81       	ldd	r18, Y+3	; 0x03
     122:	3c 81       	ldd	r19, Y+4	; 0x04
     124:	8f 81       	ldd	r24, Y+7	; 0x07
     126:	98 85       	ldd	r25, Y+8	; 0x08
     128:	a9 01       	movw	r20, r18
     12a:	bc 01       	movw	r22, r24
     12c:	83 e8       	ldi	r24, 0x83	; 131
     12e:	92 e0       	ldi	r25, 0x02	; 2
     130:	0e 94 c3 13 	call	0x2786	; 0x2786 <memcpy>

    if(!config_is_data_valid())
     134:	0e 94 cc 00 	call	0x198	; 0x198 <config_is_data_valid>
     138:	89 2b       	or	r24, r25
     13a:	b1 f4       	brne	.+44     	; 0x168 <config_init+0xc2>
    {

        //Write default values to EEPROM location 0x040
        config_write_defaults();
     13c:	0e 94 50 01 	call	0x2a0	; 0x2a0 <config_write_defaults>

        //Initialize config by reading location 0x040
        eeprom_readbuf(base_addr, (unsigned char*)buf, size);
     140:	4b 81       	ldd	r20, Y+3	; 0x03
     142:	2f 81       	ldd	r18, Y+7	; 0x07
     144:	38 85       	ldd	r19, Y+8	; 0x08
     146:	89 81       	ldd	r24, Y+1	; 0x01
     148:	9a 81       	ldd	r25, Y+2	; 0x02
     14a:	b9 01       	movw	r22, r18
     14c:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
        memcpy((unsigned char*)&config, (unsigned char*)buf, size);
     150:	2b 81       	ldd	r18, Y+3	; 0x03
     152:	3c 81       	ldd	r19, Y+4	; 0x04
     154:	8f 81       	ldd	r24, Y+7	; 0x07
     156:	98 85       	ldd	r25, Y+8	; 0x08
     158:	a9 01       	movw	r20, r18
     15a:	bc 01       	movw	r22, r24
     15c:	83 e8       	ldi	r24, 0x83	; 131
     15e:	92 e0       	ldi	r25, 0x02	; 2
     160:	0e 94 c3 13 	call	0x2786	; 0x2786 <memcpy>

        //Clearing modified flag
        modified=0;
     164:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <modified>
     168:	0f b6       	in	r0, 0x3f	; 63
     16a:	f8 94       	cli
     16c:	fe be       	out	0x3e, r15	; 62
     16e:	0f be       	out	0x3f, r0	; 63
     170:	ed be       	out	0x3d, r14	; 61

    }

    //uart_writedec32(write_busy);
    //get_writebusy();
}
     172:	00 00       	nop
     174:	0f b6       	in	r0, 0x3f	; 63
     176:	f8 94       	cli
     178:	1e bf       	out	0x3e, r17	; 62
     17a:	0f be       	out	0x3f, r0	; 63
     17c:	0d bf       	out	0x3d, r16	; 61
     17e:	28 96       	adiw	r28, 0x08	; 8
     180:	0f b6       	in	r0, 0x3f	; 63
     182:	f8 94       	cli
     184:	de bf       	out	0x3e, r29	; 62
     186:	0f be       	out	0x3f, r0	; 63
     188:	cd bf       	out	0x3d, r28	; 61
     18a:	df 91       	pop	r29
     18c:	cf 91       	pop	r28
     18e:	1f 91       	pop	r17
     190:	0f 91       	pop	r16
     192:	ff 90       	pop	r15
     194:	ef 90       	pop	r14
     196:	08 95       	ret

00000198 <config_is_data_valid>:

int config_is_data_valid()
{
     198:	cf 93       	push	r28
     19a:	df 93       	push	r29
     19c:	cd b7       	in	r28, 0x3d	; 61
     19e:	de b7       	in	r29, 0x3e	; 62
    return (config.token=="ASU") && is_checksum_valid((unsigned char*)&config, sizeof(config_struct));
     1a0:	83 e8       	ldi	r24, 0x83	; 131
     1a2:	92 e0       	ldi	r25, 0x02	; 2
     1a4:	8d 55       	subi	r24, 0x5D	; 93
     1a6:	91 40       	sbci	r25, 0x01	; 1
     1a8:	59 f4       	brne	.+22     	; 0x1c0 <config_is_data_valid+0x28>
     1aa:	62 e1       	ldi	r22, 0x12	; 18
     1ac:	70 e0       	ldi	r23, 0x00	; 0
     1ae:	83 e8       	ldi	r24, 0x83	; 131
     1b0:	92 e0       	ldi	r25, 0x02	; 2
     1b2:	0e 94 1b 07 	call	0xe36	; 0xe36 <is_checksum_valid>
     1b6:	89 2b       	or	r24, r25
     1b8:	19 f0       	breq	.+6      	; 0x1c0 <config_is_data_valid+0x28>
     1ba:	81 e0       	ldi	r24, 0x01	; 1
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	02 c0       	rjmp	.+4      	; 0x1c4 <config_is_data_valid+0x2c>
     1c0:	80 e0       	ldi	r24, 0x00	; 0
     1c2:	90 e0       	ldi	r25, 0x00	; 0
}
     1c4:	df 91       	pop	r29
     1c6:	cf 91       	pop	r28
     1c8:	08 95       	ret

000001ca <config_set_modified>:

void config_set_modified()
{
     1ca:	cf 93       	push	r28
     1cc:	df 93       	push	r29
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
    modified=1;
     1d2:	81 e0       	ldi	r24, 0x01	; 1
     1d4:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <modified>
}
     1d8:	00 00       	nop
     1da:	df 91       	pop	r29
     1dc:	cf 91       	pop	r28
     1de:	08 95       	ret

000001e0 <config_update>:

void config_update()
{
     1e0:	ef 92       	push	r14
     1e2:	ff 92       	push	r15
     1e4:	0f 93       	push	r16
     1e6:	1f 93       	push	r17
     1e8:	cf 93       	push	r28
     1ea:	df 93       	push	r29
     1ec:	cd b7       	in	r28, 0x3d	; 61
     1ee:	de b7       	in	r29, 0x3e	; 62
     1f0:	28 97       	sbiw	r28, 0x08	; 8
     1f2:	0f b6       	in	r0, 0x3f	; 63
     1f4:	f8 94       	cli
     1f6:	de bf       	out	0x3e, r29	; 62
     1f8:	0f be       	out	0x3f, r0	; 63
     1fa:	cd bf       	out	0x3d, r28	; 61
        //Clearing modified flag
        modified=0;

    }

}
     1fc:	0d b7       	in	r16, 0x3d	; 61
     1fe:	1e b7       	in	r17, 0x3e	; 62
    modified=1;
}

void config_update()
{
    if(!eeprom_isbusy() && modified)
     200:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
     204:	89 2b       	or	r24, r25
     206:	c9 f5       	brne	.+114    	; 0x27a <config_update+0x9a>
     208:	80 91 82 02 	lds	r24, 0x0282	; 0x800282 <modified>
     20c:	88 23       	and	r24, r24
     20e:	a9 f1       	breq	.+106    	; 0x27a <config_update+0x9a>
    {
     210:	8d b7       	in	r24, 0x3d	; 61
     212:	9e b7       	in	r25, 0x3e	; 62
     214:	7c 01       	movw	r14, r24
        //Update the checksum
        update_checksum((unsigned char*)&config, sizeof(config));
     216:	62 e1       	ldi	r22, 0x12	; 18
     218:	70 e0       	ldi	r23, 0x00	; 0
     21a:	83 e8       	ldi	r24, 0x83	; 131
     21c:	92 e0       	ldi	r25, 0x02	; 2
     21e:	0e 94 f1 06 	call	0xde2	; 0xde2 <update_checksum>

        //Write config to eeprom
        unsigned int base_addr = 0x040;
     222:	80 e4       	ldi	r24, 0x40	; 64
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	9a 83       	std	Y+2, r25	; 0x02
     228:	89 83       	std	Y+1, r24	; 0x01
        int size = sizeof(config_struct)+1;
     22a:	83 e1       	ldi	r24, 0x13	; 19
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	9c 83       	std	Y+4, r25	; 0x04
     230:	8b 83       	std	Y+3, r24	; 0x03
        unsigned char buf[size];
     232:	8b 81       	ldd	r24, Y+3	; 0x03
     234:	9c 81       	ldd	r25, Y+4	; 0x04
     236:	9c 01       	movw	r18, r24
     238:	21 50       	subi	r18, 0x01	; 1
     23a:	31 09       	sbc	r19, r1
     23c:	3e 83       	std	Y+6, r19	; 0x06
     23e:	2d 83       	std	Y+5, r18	; 0x05
     240:	2d b7       	in	r18, 0x3d	; 61
     242:	3e b7       	in	r19, 0x3e	; 62
     244:	28 1b       	sub	r18, r24
     246:	39 0b       	sbc	r19, r25
     248:	0f b6       	in	r0, 0x3f	; 63
     24a:	f8 94       	cli
     24c:	3e bf       	out	0x3e, r19	; 62
     24e:	0f be       	out	0x3f, r0	; 63
     250:	2d bf       	out	0x3d, r18	; 61
     252:	8d b7       	in	r24, 0x3d	; 61
     254:	9e b7       	in	r25, 0x3e	; 62
     256:	01 96       	adiw	r24, 0x01	; 1
     258:	98 87       	std	Y+8, r25	; 0x08
     25a:	8f 83       	std	Y+7, r24	; 0x07
        eeprom_writebuf(base_addr, (unsigned char*)buf, size);
     25c:	4b 81       	ldd	r20, Y+3	; 0x03
     25e:	2f 81       	ldd	r18, Y+7	; 0x07
     260:	38 85       	ldd	r19, Y+8	; 0x08
     262:	89 81       	ldd	r24, Y+1	; 0x01
     264:	9a 81       	ldd	r25, Y+2	; 0x02
     266:	b9 01       	movw	r22, r18
     268:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>

        //Clearing modified flag
        modified=0;
     26c:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <modified>
     270:	0f b6       	in	r0, 0x3f	; 63
     272:	f8 94       	cli
     274:	fe be       	out	0x3e, r15	; 62
     276:	0f be       	out	0x3f, r0	; 63
     278:	ed be       	out	0x3d, r14	; 61

    }

}
     27a:	00 00       	nop
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	1e bf       	out	0x3e, r17	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	0d bf       	out	0x3d, r16	; 61
     286:	28 96       	adiw	r28, 0x08	; 8
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	f8 94       	cli
     28c:	de bf       	out	0x3e, r29	; 62
     28e:	0f be       	out	0x3f, r0	; 63
     290:	cd bf       	out	0x3d, r28	; 61
     292:	df 91       	pop	r29
     294:	cf 91       	pop	r28
     296:	1f 91       	pop	r17
     298:	0f 91       	pop	r16
     29a:	ff 90       	pop	r15
     29c:	ef 90       	pop	r14
     29e:	08 95       	ret

000002a0 <config_write_defaults>:

void config_write_defaults()
{
     2a0:	ef 92       	push	r14
     2a2:	ff 92       	push	r15
     2a4:	0f 93       	push	r16
     2a6:	1f 93       	push	r17
     2a8:	cf 93       	push	r28
     2aa:	df 93       	push	r29
     2ac:	cd b7       	in	r28, 0x3d	; 61
     2ae:	de b7       	in	r29, 0x3e	; 62
     2b0:	28 97       	sbiw	r28, 0x08	; 8
     2b2:	0f b6       	in	r0, 0x3f	; 63
     2b4:	f8 94       	cli
     2b6:	de bf       	out	0x3e, r29	; 62
     2b8:	0f be       	out	0x3f, r0	; 63
     2ba:	cd bf       	out	0x3d, r28	; 61
    int size = sizeof(config_struct);
    unsigned char buf[size];
    memcpy((unsigned char*)buf, (unsigned char*)&config_defaults, size);

    eeprom_writebuf(base_addr, (unsigned char*)buf, size);
}
     2bc:	0d b7       	in	r16, 0x3d	; 61
     2be:	1e b7       	in	r17, 0x3e	; 62
    }

}

void config_write_defaults()
{
     2c0:	8d b7       	in	r24, 0x3d	; 61
     2c2:	9e b7       	in	r25, 0x3e	; 62
     2c4:	7c 01       	movw	r14, r24
    update_checksum((unsigned char*)&config, sizeof(config));
     2c6:	62 e1       	ldi	r22, 0x12	; 18
     2c8:	70 e0       	ldi	r23, 0x00	; 0
     2ca:	83 e8       	ldi	r24, 0x83	; 131
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	0e 94 f1 06 	call	0xde2	; 0xde2 <update_checksum>

    //Writing defaults to eeprom
    unsigned int base_addr = 0x040;
     2d2:	80 e4       	ldi	r24, 0x40	; 64
     2d4:	90 e0       	ldi	r25, 0x00	; 0
     2d6:	9a 83       	std	Y+2, r25	; 0x02
     2d8:	89 83       	std	Y+1, r24	; 0x01
    int size = sizeof(config_struct);
     2da:	82 e1       	ldi	r24, 0x12	; 18
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	9c 83       	std	Y+4, r25	; 0x04
     2e0:	8b 83       	std	Y+3, r24	; 0x03
    unsigned char buf[size];
     2e2:	8b 81       	ldd	r24, Y+3	; 0x03
     2e4:	9c 81       	ldd	r25, Y+4	; 0x04
     2e6:	9c 01       	movw	r18, r24
     2e8:	21 50       	subi	r18, 0x01	; 1
     2ea:	31 09       	sbc	r19, r1
     2ec:	3e 83       	std	Y+6, r19	; 0x06
     2ee:	2d 83       	std	Y+5, r18	; 0x05
     2f0:	2d b7       	in	r18, 0x3d	; 61
     2f2:	3e b7       	in	r19, 0x3e	; 62
     2f4:	28 1b       	sub	r18, r24
     2f6:	39 0b       	sbc	r19, r25
     2f8:	0f b6       	in	r0, 0x3f	; 63
     2fa:	f8 94       	cli
     2fc:	3e bf       	out	0x3e, r19	; 62
     2fe:	0f be       	out	0x3f, r0	; 63
     300:	2d bf       	out	0x3d, r18	; 61
     302:	8d b7       	in	r24, 0x3d	; 61
     304:	9e b7       	in	r25, 0x3e	; 62
     306:	01 96       	adiw	r24, 0x01	; 1
     308:	98 87       	std	Y+8, r25	; 0x08
     30a:	8f 83       	std	Y+7, r24	; 0x07
    memcpy((unsigned char*)buf, (unsigned char*)&config_defaults, size);
     30c:	2b 81       	ldd	r18, Y+3	; 0x03
     30e:	3c 81       	ldd	r19, Y+4	; 0x04
     310:	8f 81       	ldd	r24, Y+7	; 0x07
     312:	98 85       	ldd	r25, Y+8	; 0x08
     314:	a9 01       	movw	r20, r18
     316:	60 e0       	ldi	r22, 0x00	; 0
     318:	71 e0       	ldi	r23, 0x01	; 1
     31a:	0e 94 c3 13 	call	0x2786	; 0x2786 <memcpy>

    eeprom_writebuf(base_addr, (unsigned char*)buf, size);
     31e:	4b 81       	ldd	r20, Y+3	; 0x03
     320:	2f 81       	ldd	r18, Y+7	; 0x07
     322:	38 85       	ldd	r19, Y+8	; 0x08
     324:	89 81       	ldd	r24, Y+1	; 0x01
     326:	9a 81       	ldd	r25, Y+2	; 0x02
     328:	b9 01       	movw	r22, r18
     32a:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>
     32e:	0f b6       	in	r0, 0x3f	; 63
     330:	f8 94       	cli
     332:	fe be       	out	0x3e, r15	; 62
     334:	0f be       	out	0x3f, r0	; 63
     336:	ed be       	out	0x3d, r14	; 61
}
     338:	00 00       	nop
     33a:	0f b6       	in	r0, 0x3f	; 63
     33c:	f8 94       	cli
     33e:	1e bf       	out	0x3e, r17	; 62
     340:	0f be       	out	0x3f, r0	; 63
     342:	0d bf       	out	0x3d, r16	; 61
     344:	28 96       	adiw	r28, 0x08	; 8
     346:	0f b6       	in	r0, 0x3f	; 63
     348:	f8 94       	cli
     34a:	de bf       	out	0x3e, r29	; 62
     34c:	0f be       	out	0x3f, r0	; 63
     34e:	cd bf       	out	0x3d, r28	; 61
     350:	df 91       	pop	r29
     352:	cf 91       	pop	r28
     354:	1f 91       	pop	r17
     356:	0f 91       	pop	r16
     358:	ff 90       	pop	r15
     35a:	ef 90       	pop	r14
     35c:	08 95       	ret

0000035e <delay_init>:
static unsigned int limit[2] = {0, 0};
static unsigned char initialized = 0;

//typedef void (*func_t)(void);

void delay_init() {
     35e:	cf 93       	push	r28
     360:	df 93       	push	r29
     362:	00 d0       	rcall	.+0      	; 0x364 <delay_init+0x6>
     364:	cd b7       	in	r28, 0x3d	; 61
     366:	de b7       	in	r29, 0x3e	; 62
    if (!initialized) {
     368:	80 91 e2 01 	lds	r24, 0x01E2	; 0x8001e2 <initialized>
     36c:	88 23       	and	r24, r24
     36e:	89 f5       	brne	.+98     	; 0x3d2 <delay_init+0x74>
        /*

        unsigned int PRESCALER_VALUE = 64;
        */

        unsigned int COMPARE_VALUE = 250;
     370:	8a ef       	ldi	r24, 0xFA	; 250
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	9a 83       	std	Y+2, r25	; 0x02
     376:	89 83       	std	Y+1, r24	; 0x01



        OCR0A = COMPARE_VALUE-1; // Set timer0 compare value to 250-1 = 249
     378:	87 e4       	ldi	r24, 0x47	; 71
     37a:	90 e0       	ldi	r25, 0x00	; 0
     37c:	29 81       	ldd	r18, Y+1	; 0x01
     37e:	21 50       	subi	r18, 0x01	; 1
     380:	fc 01       	movw	r30, r24
     382:	20 83       	st	Z, r18

        // Set CTC mode and correct clock divisor
        TCCR0A |= (1 << WGM01); // Set CTC mode //WGM01
     384:	84 e4       	ldi	r24, 0x44	; 68
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	24 e4       	ldi	r18, 0x44	; 68
     38a:	30 e0       	ldi	r19, 0x00	; 0
     38c:	f9 01       	movw	r30, r18
     38e:	20 81       	ld	r18, Z
     390:	22 60       	ori	r18, 0x02	; 2
     392:	fc 01       	movw	r30, r24
     394:	20 83       	st	Z, r18
        TCCR0B |= (1 << CS01) | (1 << CS00); // Set clock divisor (prescaler value = 64)  CS00/CS01
     396:	85 e4       	ldi	r24, 0x45	; 69
     398:	90 e0       	ldi	r25, 0x00	; 0
     39a:	25 e4       	ldi	r18, 0x45	; 69
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	f9 01       	movw	r30, r18
     3a0:	20 81       	ld	r18, Z
     3a2:	23 60       	ori	r18, 0x03	; 3
     3a4:	fc 01       	movw	r30, r24
     3a6:	20 83       	st	Z, r18

        // Enable global interrupts
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     3a8:	8f e5       	ldi	r24, 0x5F	; 95
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	2f e5       	ldi	r18, 0x5F	; 95
     3ae:	30 e0       	ldi	r19, 0x00	; 0
     3b0:	f9 01       	movw	r30, r18
     3b2:	20 81       	ld	r18, Z
     3b4:	20 68       	ori	r18, 0x80	; 128
     3b6:	fc 01       	movw	r30, r24
     3b8:	20 83       	st	Z, r18

        // Enable interrupts on output compare A
        TIMSK0 |= (1 << OCIE0A);  //OCIE0A
     3ba:	8e e6       	ldi	r24, 0x6E	; 110
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	2e e6       	ldi	r18, 0x6E	; 110
     3c0:	30 e0       	ldi	r19, 0x00	; 0
     3c2:	f9 01       	movw	r30, r18
     3c4:	20 81       	ld	r18, Z
     3c6:	22 60       	ori	r18, 0x02	; 2
     3c8:	fc 01       	movw	r30, r24
     3ca:	20 83       	st	Z, r18

        // Stop further initialization by setting initialized to 1
        initialized = 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	80 93 e2 01 	sts	0x01E2, r24	; 0x8001e2 <initialized>
    }
}
     3d2:	00 00       	nop
     3d4:	0f 90       	pop	r0
     3d6:	0f 90       	pop	r0
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	08 95       	ret

000003de <delay_get>:


unsigned int delay_get(unsigned int num) {
     3de:	cf 93       	push	r28
     3e0:	df 93       	push	r29
     3e2:	00 d0       	rcall	.+0      	; 0x3e4 <delay_get+0x6>
     3e4:	00 d0       	rcall	.+0      	; 0x3e6 <delay_get+0x8>
     3e6:	00 d0       	rcall	.+0      	; 0x3e8 <delay_get+0xa>
     3e8:	cd b7       	in	r28, 0x3d	; 61
     3ea:	de b7       	in	r29, 0x3e	; 62
     3ec:	9e 83       	std	Y+6, r25	; 0x06
     3ee:	8d 83       	std	Y+5, r24	; 0x05

    unsigned int count_value;

    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     3f0:	8f e5       	ldi	r24, 0x5F	; 95
     3f2:	90 e0       	ldi	r25, 0x00	; 0
     3f4:	fc 01       	movw	r30, r24
     3f6:	80 81       	ld	r24, Z
     3f8:	08 2e       	mov	r0, r24
     3fa:	00 0c       	add	r0, r0
     3fc:	99 0b       	sbc	r25, r25
     3fe:	80 78       	andi	r24, 0x80	; 128
     400:	99 27       	eor	r25, r25
     402:	9a 83       	std	Y+2, r25	; 0x02
     404:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli(); //
    SREG &= ~(1<<I_SREG);
     406:	8f e5       	ldi	r24, 0x5F	; 95
     408:	90 e0       	ldi	r25, 0x00	; 0
     40a:	2f e5       	ldi	r18, 0x5F	; 95
     40c:	30 e0       	ldi	r19, 0x00	; 0
     40e:	f9 01       	movw	r30, r18
     410:	20 81       	ld	r18, Z
     412:	2f 77       	andi	r18, 0x7F	; 127
     414:	fc 01       	movw	r30, r24
     416:	20 83       	st	Z, r18

    // Get the delay_count[num] value
    count_value = delay_count[num];
     418:	8d 81       	ldd	r24, Y+5	; 0x05
     41a:	9e 81       	ldd	r25, Y+6	; 0x06
     41c:	88 0f       	add	r24, r24
     41e:	99 1f       	adc	r25, r25
     420:	86 52       	subi	r24, 0x26	; 38
     422:	9e 4f       	sbci	r25, 0xFE	; 254
     424:	fc 01       	movw	r30, r24
     426:	80 81       	ld	r24, Z
     428:	91 81       	ldd	r25, Z+1	; 0x01
     42a:	9c 83       	std	Y+4, r25	; 0x04
     42c:	8b 83       	std	Y+3, r24	; 0x03

    // Restore global interrupt state
    if (sreg_state) {
     42e:	89 81       	ldd	r24, Y+1	; 0x01
     430:	9a 81       	ldd	r25, Y+2	; 0x02
     432:	89 2b       	or	r24, r25
     434:	49 f0       	breq	.+18     	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
        SREG |= (1<<I_SREG); //Enable interrupts
     436:	8f e5       	ldi	r24, 0x5F	; 95
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	2f e5       	ldi	r18, 0x5F	; 95
     43c:	30 e0       	ldi	r19, 0x00	; 0
     43e:	f9 01       	movw	r30, r18
     440:	20 81       	ld	r18, Z
     442:	20 68       	ori	r18, 0x80	; 128
     444:	fc 01       	movw	r30, r24
     446:	20 83       	st	Z, r18
    }

    // Return the count value
    return count_value;
     448:	8b 81       	ldd	r24, Y+3	; 0x03
     44a:	9c 81       	ldd	r25, Y+4	; 0x04
}
     44c:	26 96       	adiw	r28, 0x06	; 6
     44e:	0f b6       	in	r0, 0x3f	; 63
     450:	f8 94       	cli
     452:	de bf       	out	0x3e, r29	; 62
     454:	0f be       	out	0x3f, r0	; 63
     456:	cd bf       	out	0x3d, r28	; 61
     458:	df 91       	pop	r29
     45a:	cf 91       	pop	r28
     45c:	08 95       	ret

0000045e <delay_set>:


void delay_set(unsigned int num, unsigned int time) {
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	00 d0       	rcall	.+0      	; 0x464 <delay_set+0x6>
     464:	00 d0       	rcall	.+0      	; 0x466 <delay_set+0x8>
     466:	00 d0       	rcall	.+0      	; 0x468 <delay_set+0xa>
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
     46c:	9c 83       	std	Y+4, r25	; 0x04
     46e:	8b 83       	std	Y+3, r24	; 0x03
     470:	7e 83       	std	Y+6, r23	; 0x06
     472:	6d 83       	std	Y+5, r22	; 0x05

    // If not initialized, initialize the delay counter
    if (!initialized) {
     474:	80 91 e2 01 	lds	r24, 0x01E2	; 0x8001e2 <initialized>
     478:	88 23       	and	r24, r24
     47a:	11 f4       	brne	.+4      	; 0x480 <delay_set+0x22>
        delay_init();
     47c:	0e 94 af 01 	call	0x35e	; 0x35e <delay_init>
    }
    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << 7);
     480:	8f e5       	ldi	r24, 0x5F	; 95
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	fc 01       	movw	r30, r24
     486:	80 81       	ld	r24, Z
     488:	08 2e       	mov	r0, r24
     48a:	00 0c       	add	r0, r0
     48c:	99 0b       	sbc	r25, r25
     48e:	80 78       	andi	r24, 0x80	; 128
     490:	99 27       	eor	r25, r25
     492:	9a 83       	std	Y+2, r25	; 0x02
     494:	89 83       	std	Y+1, r24	; 0x01

    // Disable Interrupts
    SREG &= ~(1<<I_SREG); //cli()
     496:	8f e5       	ldi	r24, 0x5F	; 95
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	2f e5       	ldi	r18, 0x5F	; 95
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	f9 01       	movw	r30, r18
     4a0:	20 81       	ld	r18, Z
     4a2:	2f 77       	andi	r18, 0x7F	; 127
     4a4:	fc 01       	movw	r30, r24
     4a6:	20 83       	st	Z, r18

    // Set the limit for delay[num] and clear the count for delay[num]
    limit[num] = time;
     4a8:	8b 81       	ldd	r24, Y+3	; 0x03
     4aa:	9c 81       	ldd	r25, Y+4	; 0x04
     4ac:	88 0f       	add	r24, r24
     4ae:	99 1f       	adc	r25, r25
     4b0:	82 52       	subi	r24, 0x22	; 34
     4b2:	9e 4f       	sbci	r25, 0xFE	; 254
     4b4:	2d 81       	ldd	r18, Y+5	; 0x05
     4b6:	3e 81       	ldd	r19, Y+6	; 0x06
     4b8:	fc 01       	movw	r30, r24
     4ba:	31 83       	std	Z+1, r19	; 0x01
     4bc:	20 83       	st	Z, r18
    delay_count[num] = 0;
     4be:	8b 81       	ldd	r24, Y+3	; 0x03
     4c0:	9c 81       	ldd	r25, Y+4	; 0x04
     4c2:	88 0f       	add	r24, r24
     4c4:	99 1f       	adc	r25, r25
     4c6:	86 52       	subi	r24, 0x26	; 38
     4c8:	9e 4f       	sbci	r25, 0xFE	; 254
     4ca:	fc 01       	movw	r30, r24
     4cc:	11 82       	std	Z+1, r1	; 0x01
     4ce:	10 82       	st	Z, r1

    // Restore global interrupt state
    if (sreg_state) {
     4d0:	89 81       	ldd	r24, Y+1	; 0x01
     4d2:	9a 81       	ldd	r25, Y+2	; 0x02
     4d4:	89 2b       	or	r24, r25
     4d6:	49 f0       	breq	.+18     	; 0x4ea <delay_set+0x8c>
        SREG |= (1<<I_SREG);   //sei()
     4d8:	8f e5       	ldi	r24, 0x5F	; 95
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	2f e5       	ldi	r18, 0x5F	; 95
     4de:	30 e0       	ldi	r19, 0x00	; 0
     4e0:	f9 01       	movw	r30, r18
     4e2:	20 81       	ld	r18, Z
     4e4:	20 68       	ori	r18, 0x80	; 128
     4e6:	fc 01       	movw	r30, r24
     4e8:	20 83       	st	Z, r18
    }
}
     4ea:	00 00       	nop
     4ec:	26 96       	adiw	r28, 0x06	; 6
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	f8 94       	cli
     4f2:	de bf       	out	0x3e, r29	; 62
     4f4:	0f be       	out	0x3f, r0	; 63
     4f6:	cd bf       	out	0x3d, r28	; 61
     4f8:	df 91       	pop	r29
     4fa:	cf 91       	pop	r28
     4fc:	08 95       	ret

000004fe <delay_isdone>:


unsigned int delay_isdone(unsigned int num) {
     4fe:	cf 93       	push	r28
     500:	df 93       	push	r29
     502:	00 d0       	rcall	.+0      	; 0x504 <delay_isdone+0x6>
     504:	00 d0       	rcall	.+0      	; 0x506 <delay_isdone+0x8>
     506:	cd b7       	in	r28, 0x3d	; 61
     508:	de b7       	in	r29, 0x3e	; 62
     50a:	9c 83       	std	Y+4, r25	; 0x04
     50c:	8b 83       	std	Y+3, r24	; 0x03
    unsigned int result = 0;
     50e:	1a 82       	std	Y+2, r1	; 0x02
     510:	19 82       	std	Y+1, r1	; 0x01

    // If delay_count[num] equals limit[num], set result to 1
    if (delay_count[num] == limit[num]) {
     512:	8b 81       	ldd	r24, Y+3	; 0x03
     514:	9c 81       	ldd	r25, Y+4	; 0x04
     516:	88 0f       	add	r24, r24
     518:	99 1f       	adc	r25, r25
     51a:	86 52       	subi	r24, 0x26	; 38
     51c:	9e 4f       	sbci	r25, 0xFE	; 254
     51e:	fc 01       	movw	r30, r24
     520:	20 81       	ld	r18, Z
     522:	31 81       	ldd	r19, Z+1	; 0x01
     524:	8b 81       	ldd	r24, Y+3	; 0x03
     526:	9c 81       	ldd	r25, Y+4	; 0x04
     528:	88 0f       	add	r24, r24
     52a:	99 1f       	adc	r25, r25
     52c:	82 52       	subi	r24, 0x22	; 34
     52e:	9e 4f       	sbci	r25, 0xFE	; 254
     530:	fc 01       	movw	r30, r24
     532:	80 81       	ld	r24, Z
     534:	91 81       	ldd	r25, Z+1	; 0x01
     536:	28 17       	cp	r18, r24
     538:	39 07       	cpc	r19, r25
     53a:	21 f4       	brne	.+8      	; 0x544 <delay_isdone+0x46>
        result = 1;
     53c:	81 e0       	ldi	r24, 0x01	; 1
     53e:	90 e0       	ldi	r25, 0x00	; 0
     540:	9a 83       	std	Y+2, r25	; 0x02
     542:	89 83       	std	Y+1, r24	; 0x01
    }

    // Return the result
    return result;
     544:	89 81       	ldd	r24, Y+1	; 0x01
     546:	9a 81       	ldd	r25, Y+2	; 0x02
}
     548:	0f 90       	pop	r0
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	0f 90       	pop	r0
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <__vector_14>:

//map to ivt

void __vector_14(void) __attribute__ ((signal, used, externally_visible));

void __vector_14(void) {
     556:	1f 92       	push	r1
     558:	0f 92       	push	r0
     55a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     55e:	0f 92       	push	r0
     560:	11 24       	eor	r1, r1
     562:	2f 93       	push	r18
     564:	3f 93       	push	r19
     566:	8f 93       	push	r24
     568:	9f 93       	push	r25
     56a:	ef 93       	push	r30
     56c:	ff 93       	push	r31
     56e:	cf 93       	push	r28
     570:	df 93       	push	r29
     572:	00 d0       	rcall	.+0      	; 0x574 <__vector_14+0x1e>
     574:	cd b7       	in	r28, 0x3d	; 61
     576:	de b7       	in	r29, 0x3e	; 62
    for (unsigned int i = 0; i < sizeof(delay_count) / sizeof(delay_count[0]); i++) {
     578:	1a 82       	std	Y+2, r1	; 0x02
     57a:	19 82       	std	Y+1, r1	; 0x01
     57c:	2f c0       	rjmp	.+94     	; 0x5dc <__vector_14+0x86>
        if (delay_count[i] < limit[i]) {
     57e:	89 81       	ldd	r24, Y+1	; 0x01
     580:	9a 81       	ldd	r25, Y+2	; 0x02
     582:	88 0f       	add	r24, r24
     584:	99 1f       	adc	r25, r25
     586:	86 52       	subi	r24, 0x26	; 38
     588:	9e 4f       	sbci	r25, 0xFE	; 254
     58a:	fc 01       	movw	r30, r24
     58c:	20 81       	ld	r18, Z
     58e:	31 81       	ldd	r19, Z+1	; 0x01
     590:	89 81       	ldd	r24, Y+1	; 0x01
     592:	9a 81       	ldd	r25, Y+2	; 0x02
     594:	88 0f       	add	r24, r24
     596:	99 1f       	adc	r25, r25
     598:	82 52       	subi	r24, 0x22	; 34
     59a:	9e 4f       	sbci	r25, 0xFE	; 254
     59c:	fc 01       	movw	r30, r24
     59e:	80 81       	ld	r24, Z
     5a0:	91 81       	ldd	r25, Z+1	; 0x01
     5a2:	28 17       	cp	r18, r24
     5a4:	39 07       	cpc	r19, r25
     5a6:	a8 f4       	brcc	.+42     	; 0x5d2 <__vector_14+0x7c>
            delay_count[i]++;
     5a8:	89 81       	ldd	r24, Y+1	; 0x01
     5aa:	9a 81       	ldd	r25, Y+2	; 0x02
     5ac:	88 0f       	add	r24, r24
     5ae:	99 1f       	adc	r25, r25
     5b0:	86 52       	subi	r24, 0x26	; 38
     5b2:	9e 4f       	sbci	r25, 0xFE	; 254
     5b4:	fc 01       	movw	r30, r24
     5b6:	80 81       	ld	r24, Z
     5b8:	91 81       	ldd	r25, Z+1	; 0x01
     5ba:	9c 01       	movw	r18, r24
     5bc:	2f 5f       	subi	r18, 0xFF	; 255
     5be:	3f 4f       	sbci	r19, 0xFF	; 255
     5c0:	89 81       	ldd	r24, Y+1	; 0x01
     5c2:	9a 81       	ldd	r25, Y+2	; 0x02
     5c4:	88 0f       	add	r24, r24
     5c6:	99 1f       	adc	r25, r25
     5c8:	86 52       	subi	r24, 0x26	; 38
     5ca:	9e 4f       	sbci	r25, 0xFE	; 254
     5cc:	fc 01       	movw	r30, r24
     5ce:	31 83       	std	Z+1, r19	; 0x01
     5d0:	20 83       	st	Z, r18
//map to ivt

void __vector_14(void) __attribute__ ((signal, used, externally_visible));

void __vector_14(void) {
    for (unsigned int i = 0; i < sizeof(delay_count) / sizeof(delay_count[0]); i++) {
     5d2:	89 81       	ldd	r24, Y+1	; 0x01
     5d4:	9a 81       	ldd	r25, Y+2	; 0x02
     5d6:	01 96       	adiw	r24, 0x01	; 1
     5d8:	9a 83       	std	Y+2, r25	; 0x02
     5da:	89 83       	std	Y+1, r24	; 0x01
     5dc:	89 81       	ldd	r24, Y+1	; 0x01
     5de:	9a 81       	ldd	r25, Y+2	; 0x02
     5e0:	02 97       	sbiw	r24, 0x02	; 2
     5e2:	68 f2       	brcs	.-102    	; 0x57e <__vector_14+0x28>
        if (delay_count[i] < limit[i]) {
            delay_count[i]++;
        }
    }
}
     5e4:	00 00       	nop
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	ff 91       	pop	r31
     5f0:	ef 91       	pop	r30
     5f2:	9f 91       	pop	r25
     5f4:	8f 91       	pop	r24
     5f6:	3f 91       	pop	r19
     5f8:	2f 91       	pop	r18
     5fa:	0f 90       	pop	r0
     5fc:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     600:	0f 90       	pop	r0
     602:	1f 90       	pop	r1
     604:	18 95       	reti

00000606 <eeprom_unlock>:
#pragma GCC push_options
#pragma GCC optimize ("Os")
void eeprom_unlock()
{
    //EECR &= ~(1<<EEPE);
    EECR |= (1<<EEMPE);                     //enable master write
     606:	fa 9a       	sbi	0x1f, 2	; 31
    EECR |= (1<<EEPE);                      //enable write
     608:	f9 9a       	sbi	0x1f, 1	; 31
     60a:	08 95       	ret

0000060c <eeprom_readenable>:

#pragma GCC push_options
#pragma GCC optimize ("Os")
void eeprom_readenable()
{
    EECR |= (1<<EERE);
     60c:	f8 9a       	sbi	0x1f, 0	; 31
     60e:	08 95       	ret

00000610 <eeprom_isbusy>:
}
#pragma GCC pop_options

int eeprom_isbusy(){
     610:	cf 93       	push	r28
     612:	df 93       	push	r29
     614:	cd b7       	in	r28, 0x3d	; 61
     616:	de b7       	in	r29, 0x3e	; 62
    //if(write_busy==1)
    //{
    //    int i=0;
    //}
    return write_busy==1;
     618:	90 91 e3 01 	lds	r25, 0x01E3	; 0x8001e3 <write_busy>
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	91 30       	cpi	r25, 0x01	; 1
     620:	09 f0       	breq	.+2      	; 0x624 <eeprom_isbusy+0x14>
     622:	80 e0       	ldi	r24, 0x00	; 0
     624:	88 2f       	mov	r24, r24
     626:	90 e0       	ldi	r25, 0x00	; 0
    //return 0;
}
     628:	df 91       	pop	r29
     62a:	cf 91       	pop	r28
     62c:	08 95       	ret

0000062e <eeprom_writebuf>:

void eeprom_writebuf(unsigned int addr, unsigned char* buf, unsigned char size){
     62e:	cf 93       	push	r28
     630:	df 93       	push	r29
     632:	cd b7       	in	r28, 0x3d	; 61
     634:	de b7       	in	r29, 0x3e	; 62
     636:	27 97       	sbiw	r28, 0x07	; 7
     638:	0f b6       	in	r0, 0x3f	; 63
     63a:	f8 94       	cli
     63c:	de bf       	out	0x3e, r29	; 62
     63e:	0f be       	out	0x3f, r0	; 63
     640:	cd bf       	out	0x3d, r28	; 61
     642:	9c 83       	std	Y+4, r25	; 0x04
     644:	8b 83       	std	Y+3, r24	; 0x03
     646:	7e 83       	std	Y+6, r23	; 0x06
     648:	6d 83       	std	Y+5, r22	; 0x05
     64a:	4f 83       	std	Y+7, r20	; 0x07
    writeaddr = addr;
     64c:	8b 81       	ldd	r24, Y+3	; 0x03
     64e:	9c 81       	ldd	r25, Y+4	; 0x04
     650:	90 93 96 02 	sts	0x0296, r25	; 0x800296 <writeaddr+0x1>
     654:	80 93 95 02 	sts	0x0295, r24	; 0x800295 <writeaddr>
    write_busy = 1;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <write_busy>
    bufidx = 0;
     65e:	10 92 d8 02 	sts	0x02D8, r1	; 0x8002d8 <bufidx>

    //Copying
    for (int i=0;i<size;i++)
     662:	1a 82       	std	Y+2, r1	; 0x02
     664:	19 82       	std	Y+1, r1	; 0x01
     666:	13 c0       	rjmp	.+38     	; 0x68e <eeprom_writebuf+0x60>
    {
        writebuf[i] = buf[i];
     668:	89 81       	ldd	r24, Y+1	; 0x01
     66a:	9a 81       	ldd	r25, Y+2	; 0x02
     66c:	2d 81       	ldd	r18, Y+5	; 0x05
     66e:	3e 81       	ldd	r19, Y+6	; 0x06
     670:	82 0f       	add	r24, r18
     672:	93 1f       	adc	r25, r19
     674:	fc 01       	movw	r30, r24
     676:	20 81       	ld	r18, Z
     678:	89 81       	ldd	r24, Y+1	; 0x01
     67a:	9a 81       	ldd	r25, Y+2	; 0x02
     67c:	88 56       	subi	r24, 0x68	; 104
     67e:	9d 4f       	sbci	r25, 0xFD	; 253
     680:	fc 01       	movw	r30, r24
     682:	20 83       	st	Z, r18
    writeaddr = addr;
    write_busy = 1;
    bufidx = 0;

    //Copying
    for (int i=0;i<size;i++)
     684:	89 81       	ldd	r24, Y+1	; 0x01
     686:	9a 81       	ldd	r25, Y+2	; 0x02
     688:	01 96       	adiw	r24, 0x01	; 1
     68a:	9a 83       	std	Y+2, r25	; 0x02
     68c:	89 83       	std	Y+1, r24	; 0x01
     68e:	8f 81       	ldd	r24, Y+7	; 0x07
     690:	28 2f       	mov	r18, r24
     692:	30 e0       	ldi	r19, 0x00	; 0
     694:	89 81       	ldd	r24, Y+1	; 0x01
     696:	9a 81       	ldd	r25, Y+2	; 0x02
     698:	82 17       	cp	r24, r18
     69a:	93 07       	cpc	r25, r19
     69c:	2c f3       	brlt	.-54     	; 0x668 <eeprom_writebuf+0x3a>
    }

    //uart_writestr(writebuf);


    writesize = size;
     69e:	8f 81       	ldd	r24, Y+7	; 0x07
     6a0:	80 93 97 02 	sts	0x0297, r24	; 0x800297 <writesize>

    //init EEPROM
    EECR |= (1<<EEPM1);
     6a4:	8f e3       	ldi	r24, 0x3F	; 63
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	2f e3       	ldi	r18, 0x3F	; 63
     6aa:	30 e0       	ldi	r19, 0x00	; 0
     6ac:	f9 01       	movw	r30, r18
     6ae:	20 81       	ld	r18, Z
     6b0:	20 62       	ori	r18, 0x20	; 32
     6b2:	fc 01       	movw	r30, r24
     6b4:	20 83       	st	Z, r18
    EECR &= ~(1<<EEPM0);
     6b6:	8f e3       	ldi	r24, 0x3F	; 63
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	2f e3       	ldi	r18, 0x3F	; 63
     6bc:	30 e0       	ldi	r19, 0x00	; 0
     6be:	f9 01       	movw	r30, r18
     6c0:	20 81       	ld	r18, Z
     6c2:	2f 7e       	andi	r18, 0xEF	; 239
     6c4:	fc 01       	movw	r30, r24
     6c6:	20 83       	st	Z, r18

    //EEARH &= ~(1<<EEAR8);

    SREG |= (1<<I_SREG);        //Global interrupt enable
     6c8:	8f e5       	ldi	r24, 0x5F	; 95
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	2f e5       	ldi	r18, 0x5F	; 95
     6ce:	30 e0       	ldi	r19, 0x00	; 0
     6d0:	f9 01       	movw	r30, r18
     6d2:	20 81       	ld	r18, Z
     6d4:	20 68       	ori	r18, 0x80	; 128
     6d6:	fc 01       	movw	r30, r24
     6d8:	20 83       	st	Z, r18
    EECR |= (1<<EERIE);         //Enabling EEPROM ready interrupt
     6da:	8f e3       	ldi	r24, 0x3F	; 63
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	2f e3       	ldi	r18, 0x3F	; 63
     6e0:	30 e0       	ldi	r19, 0x00	; 0
     6e2:	f9 01       	movw	r30, r18
     6e4:	20 81       	ld	r18, Z
     6e6:	28 60       	ori	r18, 0x08	; 8
     6e8:	fc 01       	movw	r30, r24
     6ea:	20 83       	st	Z, r18

    while(write_busy);
     6ec:	00 00       	nop
     6ee:	80 91 e3 01 	lds	r24, 0x01E3	; 0x8001e3 <write_busy>
     6f2:	88 23       	and	r24, r24
     6f4:	e1 f7       	brne	.-8      	; 0x6ee <eeprom_writebuf+0xc0>
}
     6f6:	00 00       	nop
     6f8:	27 96       	adiw	r28, 0x07	; 7
     6fa:	0f b6       	in	r0, 0x3f	; 63
     6fc:	f8 94       	cli
     6fe:	de bf       	out	0x3e, r29	; 62
     700:	0f be       	out	0x3f, r0	; 63
     702:	cd bf       	out	0x3d, r28	; 61
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	08 95       	ret

0000070a <eeprom_readbuf>:

void eeprom_readbuf(unsigned int addr, unsigned char* buf, unsigned char size)
{
     70a:	cf 93       	push	r28
     70c:	df 93       	push	r29
     70e:	cd b7       	in	r28, 0x3d	; 61
     710:	de b7       	in	r29, 0x3e	; 62
     712:	29 97       	sbiw	r28, 0x09	; 9
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	f8 94       	cli
     718:	de bf       	out	0x3e, r29	; 62
     71a:	0f be       	out	0x3f, r0	; 63
     71c:	cd bf       	out	0x3d, r28	; 61
     71e:	9e 83       	std	Y+6, r25	; 0x06
     720:	8d 83       	std	Y+5, r24	; 0x05
     722:	78 87       	std	Y+8, r23	; 0x08
     724:	6f 83       	std	Y+7, r22	; 0x07
     726:	49 87       	std	Y+9, r20	; 0x09
    unsigned int read_addr=addr;
     728:	8d 81       	ldd	r24, Y+5	; 0x05
     72a:	9e 81       	ldd	r25, Y+6	; 0x06
     72c:	9a 83       	std	Y+2, r25	; 0x02
     72e:	89 83       	std	Y+1, r24	; 0x01
    for(int i=0;i<size;i++)
     730:	1c 82       	std	Y+4, r1	; 0x04
     732:	1b 82       	std	Y+3, r1	; 0x03
     734:	2d c0       	rjmp	.+90     	; 0x790 <eeprom_readbuf+0x86>
    {
        //Read from EEPROM and store in buf[0:size-1]
        while(EECR & (1<<EEPE));     //waiting until EEPE becomes 0
     736:	00 00       	nop
     738:	8f e3       	ldi	r24, 0x3F	; 63
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	fc 01       	movw	r30, r24
     73e:	80 81       	ld	r24, Z
     740:	08 2e       	mov	r0, r24
     742:	00 0c       	add	r0, r0
     744:	99 0b       	sbc	r25, r25
     746:	82 70       	andi	r24, 0x02	; 2
     748:	99 27       	eor	r25, r25
     74a:	89 2b       	or	r24, r25
     74c:	a9 f7       	brne	.-22     	; 0x738 <eeprom_readbuf+0x2e>

        EEAR = read_addr;
     74e:	81 e4       	ldi	r24, 0x41	; 65
     750:	90 e0       	ldi	r25, 0x00	; 0
     752:	29 81       	ldd	r18, Y+1	; 0x01
     754:	3a 81       	ldd	r19, Y+2	; 0x02
     756:	fc 01       	movw	r30, r24
     758:	31 83       	std	Z+1, r19	; 0x01
     75a:	20 83       	st	Z, r18

        eeprom_readenable();
     75c:	0e 94 06 03 	call	0x60c	; 0x60c <eeprom_readenable>

        //Wait for 4 cycles
        __builtin_avr_delay_cycles(4);
     760:	00 c0       	rjmp	.+0      	; 0x762 <eeprom_readbuf+0x58>
     762:	00 c0       	rjmp	.+0      	; 0x764 <eeprom_readbuf+0x5a>

        buf[i] = EEDR;
     764:	8b 81       	ldd	r24, Y+3	; 0x03
     766:	9c 81       	ldd	r25, Y+4	; 0x04
     768:	2f 81       	ldd	r18, Y+7	; 0x07
     76a:	38 85       	ldd	r19, Y+8	; 0x08
     76c:	82 0f       	add	r24, r18
     76e:	93 1f       	adc	r25, r19
     770:	20 e4       	ldi	r18, 0x40	; 64
     772:	30 e0       	ldi	r19, 0x00	; 0
     774:	f9 01       	movw	r30, r18
     776:	20 81       	ld	r18, Z
     778:	fc 01       	movw	r30, r24
     77a:	20 83       	st	Z, r18
        read_addr++;
     77c:	89 81       	ldd	r24, Y+1	; 0x01
     77e:	9a 81       	ldd	r25, Y+2	; 0x02
     780:	01 96       	adiw	r24, 0x01	; 1
     782:	9a 83       	std	Y+2, r25	; 0x02
     784:	89 83       	std	Y+1, r24	; 0x01
}

void eeprom_readbuf(unsigned int addr, unsigned char* buf, unsigned char size)
{
    unsigned int read_addr=addr;
    for(int i=0;i<size;i++)
     786:	8b 81       	ldd	r24, Y+3	; 0x03
     788:	9c 81       	ldd	r25, Y+4	; 0x04
     78a:	01 96       	adiw	r24, 0x01	; 1
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	8b 83       	std	Y+3, r24	; 0x03
     790:	89 85       	ldd	r24, Y+9	; 0x09
     792:	28 2f       	mov	r18, r24
     794:	30 e0       	ldi	r19, 0x00	; 0
     796:	8b 81       	ldd	r24, Y+3	; 0x03
     798:	9c 81       	ldd	r25, Y+4	; 0x04
     79a:	82 17       	cp	r24, r18
     79c:	93 07       	cpc	r25, r19
     79e:	5c f2       	brlt	.-106    	; 0x736 <eeprom_readbuf+0x2c>
        __builtin_avr_delay_cycles(4);

        buf[i] = EEDR;
        read_addr++;
    }
}
     7a0:	00 00       	nop
     7a2:	29 96       	adiw	r28, 0x09	; 9
     7a4:	0f b6       	in	r0, 0x3f	; 63
     7a6:	f8 94       	cli
     7a8:	de bf       	out	0x3e, r29	; 62
     7aa:	0f be       	out	0x3f, r0	; 63
     7ac:	cd bf       	out	0x3d, r28	; 61
     7ae:	df 91       	pop	r29
     7b0:	cf 91       	pop	r28
     7b2:	08 95       	ret

000007b4 <__vector_22>:

void __vector_22(void) __attribute__ ((signal, used, externally_visible));

void __vector_22(){
     7b4:	1f 92       	push	r1
     7b6:	0f 92       	push	r0
     7b8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     7bc:	0f 92       	push	r0
     7be:	11 24       	eor	r1, r1
     7c0:	2f 93       	push	r18
     7c2:	3f 93       	push	r19
     7c4:	4f 93       	push	r20
     7c6:	5f 93       	push	r21
     7c8:	6f 93       	push	r22
     7ca:	7f 93       	push	r23
     7cc:	8f 93       	push	r24
     7ce:	9f 93       	push	r25
     7d0:	af 93       	push	r26
     7d2:	bf 93       	push	r27
     7d4:	ef 93       	push	r30
     7d6:	ff 93       	push	r31
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	cd b7       	in	r28, 0x3d	; 61
     7de:	de b7       	in	r29, 0x3e	; 62
    //EEPROM ready
    if(bufidx<writesize)
     7e0:	90 91 d8 02 	lds	r25, 0x02D8	; 0x8002d8 <bufidx>
     7e4:	80 91 97 02 	lds	r24, 0x0297	; 0x800297 <writesize>
     7e8:	98 17       	cp	r25, r24
     7ea:	d8 f5       	brcc	.+118    	; 0x862 <__vector_22+0xae>
    {
        //Clear the global interrupt flag
        SREG &= ~(1<<I_SREG);
     7ec:	8f e5       	ldi	r24, 0x5F	; 95
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	2f e5       	ldi	r18, 0x5F	; 95
     7f2:	30 e0       	ldi	r19, 0x00	; 0
     7f4:	f9 01       	movw	r30, r18
     7f6:	20 81       	ld	r18, Z
     7f8:	2f 77       	andi	r18, 0x7F	; 127
     7fa:	fc 01       	movw	r30, r24
     7fc:	20 83       	st	Z, r18

        //Write writebuf[bufidx] to EEPROM writeaddr

        while (EECR & (1<<EEPE));     //waiting until EEPE becomes 0
     7fe:	00 00       	nop
     800:	8f e3       	ldi	r24, 0x3F	; 63
     802:	90 e0       	ldi	r25, 0x00	; 0
     804:	fc 01       	movw	r30, r24
     806:	80 81       	ld	r24, Z
     808:	08 2e       	mov	r0, r24
     80a:	00 0c       	add	r0, r0
     80c:	99 0b       	sbc	r25, r25
     80e:	82 70       	andi	r24, 0x02	; 2
     810:	99 27       	eor	r25, r25
     812:	89 2b       	or	r24, r25
     814:	a9 f7       	brne	.-22     	; 0x800 <__vector_22+0x4c>

        //while (SPMCSR & (1<<SELFPRGEN));     //waiting until SELFPRGEN becomes 0

        EEAR = writeaddr;                      //Writes address to EEARL register
     816:	81 e4       	ldi	r24, 0x41	; 65
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	20 91 95 02 	lds	r18, 0x0295	; 0x800295 <writeaddr>
     81e:	30 91 96 02 	lds	r19, 0x0296	; 0x800296 <writeaddr+0x1>
     822:	fc 01       	movw	r30, r24
     824:	31 83       	std	Z+1, r19	; 0x01
     826:	20 83       	st	Z, r18
        EEDR = writebuf[bufidx];                //Writes data to EEDR register
     828:	80 e4       	ldi	r24, 0x40	; 64
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	20 91 d8 02 	lds	r18, 0x02D8	; 0x8002d8 <bufidx>
     830:	22 2f       	mov	r18, r18
     832:	30 e0       	ldi	r19, 0x00	; 0
     834:	28 56       	subi	r18, 0x68	; 104
     836:	3d 4f       	sbci	r19, 0xFD	; 253
     838:	f9 01       	movw	r30, r18
     83a:	20 81       	ld	r18, Z
     83c:	fc 01       	movw	r30, r24
     83e:	20 83       	st	Z, r18

        eeprom_unlock();
     840:	0e 94 03 03 	call	0x606	; 0x606 <eeprom_unlock>

        writeaddr++;
     844:	80 91 95 02 	lds	r24, 0x0295	; 0x800295 <writeaddr>
     848:	90 91 96 02 	lds	r25, 0x0296	; 0x800296 <writeaddr+0x1>
     84c:	01 96       	adiw	r24, 0x01	; 1
     84e:	90 93 96 02 	sts	0x0296, r25	; 0x800296 <writeaddr+0x1>
     852:	80 93 95 02 	sts	0x0295, r24	; 0x800295 <writeaddr>
        bufidx++;
     856:	80 91 d8 02 	lds	r24, 0x02D8	; 0x8002d8 <bufidx>
     85a:	8f 5f       	subi	r24, 0xFF	; 255
     85c:	80 93 d8 02 	sts	0x02D8, r24	; 0x8002d8 <bufidx>
    {
        //Disable EEPROM ready interrupts
        EECR &= ~(1<<EERIE);
        write_busy=0;
    }
}
     860:	11 c0       	rjmp	.+34     	; 0x884 <__vector_22+0xd0>
        //Re-enable eeprom ready interrupt (just in case)
        //EECR |= (1<<EERIE);

        //while(EECR & (1<<EEPE)); //wait until EEPE becomes 0
    }
    else if (bufidx>=writesize)
     862:	90 91 d8 02 	lds	r25, 0x02D8	; 0x8002d8 <bufidx>
     866:	80 91 97 02 	lds	r24, 0x0297	; 0x800297 <writesize>
     86a:	98 17       	cp	r25, r24
     86c:	58 f0       	brcs	.+22     	; 0x884 <__vector_22+0xd0>
    {
        //Disable EEPROM ready interrupts
        EECR &= ~(1<<EERIE);
     86e:	8f e3       	ldi	r24, 0x3F	; 63
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	2f e3       	ldi	r18, 0x3F	; 63
     874:	30 e0       	ldi	r19, 0x00	; 0
     876:	f9 01       	movw	r30, r18
     878:	20 81       	ld	r18, Z
     87a:	27 7f       	andi	r18, 0xF7	; 247
     87c:	fc 01       	movw	r30, r24
     87e:	20 83       	st	Z, r18
        write_busy=0;
     880:	10 92 e3 01 	sts	0x01E3, r1	; 0x8001e3 <write_busy>
    }
}
     884:	00 00       	nop
     886:	df 91       	pop	r29
     888:	cf 91       	pop	r28
     88a:	ff 91       	pop	r31
     88c:	ef 91       	pop	r30
     88e:	bf 91       	pop	r27
     890:	af 91       	pop	r26
     892:	9f 91       	pop	r25
     894:	8f 91       	pop	r24
     896:	7f 91       	pop	r23
     898:	6f 91       	pop	r22
     89a:	5f 91       	pop	r21
     89c:	4f 91       	pop	r20
     89e:	3f 91       	pop	r19
     8a0:	2f 91       	pop	r18
     8a2:	0f 90       	pop	r0
     8a4:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     8a8:	0f 90       	pop	r0
     8aa:	1f 90       	pop	r1
     8ac:	18 95       	reti

000008ae <EEPROM_set_write_mode>:

void EEPROM_set_write_mode(){
     8ae:	cf 93       	push	r28
     8b0:	df 93       	push	r29
     8b2:	cd b7       	in	r28, 0x3d	; 61
     8b4:	de b7       	in	r29, 0x3e	; 62
    EECR |= (1<<EEPM1);
     8b6:	8f e3       	ldi	r24, 0x3F	; 63
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	2f e3       	ldi	r18, 0x3F	; 63
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	f9 01       	movw	r30, r18
     8c0:	20 81       	ld	r18, Z
     8c2:	20 62       	ori	r18, 0x20	; 32
     8c4:	fc 01       	movw	r30, r24
     8c6:	20 83       	st	Z, r18
}
     8c8:	00 00       	nop
     8ca:	df 91       	pop	r29
     8cc:	cf 91       	pop	r28
     8ce:	08 95       	ret

000008d0 <led_init>:

const char *Blink_msg;
unsigned int Blink_pos;
enum Blink_state { phase1, phase2 } blink_state;

void led_init() {
     8d0:	cf 93       	push	r28
     8d2:	df 93       	push	r29
     8d4:	cd b7       	in	r28, 0x3d	; 61
     8d6:	de b7       	in	r29, 0x3e	; 62
    DDRB |= LED_PIN; // Set LED pin as output
     8d8:	84 e2       	ldi	r24, 0x24	; 36
     8da:	90 e0       	ldi	r25, 0x00	; 0
     8dc:	24 e2       	ldi	r18, 0x24	; 36
     8de:	30 e0       	ldi	r19, 0x00	; 0
     8e0:	f9 01       	movw	r30, r18
     8e2:	20 81       	ld	r18, Z
     8e4:	22 60       	ori	r18, 0x02	; 2
     8e6:	fc 01       	movw	r30, r24
     8e8:	20 83       	st	Z, r18
    PORTB &= ~LED_PIN; // Turn off the LED
     8ea:	85 e2       	ldi	r24, 0x25	; 37
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	25 e2       	ldi	r18, 0x25	; 37
     8f0:	30 e0       	ldi	r19, 0x00	; 0
     8f2:	f9 01       	movw	r30, r18
     8f4:	20 81       	ld	r18, Z
     8f6:	2d 7f       	andi	r18, 0xFD	; 253
     8f8:	fc 01       	movw	r30, r24
     8fa:	20 83       	st	Z, r18
}
     8fc:	00 00       	nop
     8fe:	df 91       	pop	r29
     900:	cf 91       	pop	r28
     902:	08 95       	ret

00000904 <led_on>:

void led_on() {
     904:	cf 93       	push	r28
     906:	df 93       	push	r29
     908:	cd b7       	in	r28, 0x3d	; 61
     90a:	de b7       	in	r29, 0x3e	; 62
    PORTB |= LED_PIN;
     90c:	85 e2       	ldi	r24, 0x25	; 37
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	25 e2       	ldi	r18, 0x25	; 37
     912:	30 e0       	ldi	r19, 0x00	; 0
     914:	f9 01       	movw	r30, r18
     916:	20 81       	ld	r18, Z
     918:	22 60       	ori	r18, 0x02	; 2
     91a:	fc 01       	movw	r30, r24
     91c:	20 83       	st	Z, r18
}
     91e:	00 00       	nop
     920:	df 91       	pop	r29
     922:	cf 91       	pop	r28
     924:	08 95       	ret

00000926 <led_off>:

void led_off() {
     926:	cf 93       	push	r28
     928:	df 93       	push	r29
     92a:	cd b7       	in	r28, 0x3d	; 61
     92c:	de b7       	in	r29, 0x3e	; 62
    PORTB &= ~LED_PIN;
     92e:	85 e2       	ldi	r24, 0x25	; 37
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	25 e2       	ldi	r18, 0x25	; 37
     934:	30 e0       	ldi	r19, 0x00	; 0
     936:	f9 01       	movw	r30, r18
     938:	20 81       	ld	r18, Z
     93a:	2d 7f       	andi	r18, 0xFD	; 253
     93c:	fc 01       	movw	r30, r24
     93e:	20 83       	st	Z, r18
}
     940:	00 00       	nop
     942:	df 91       	pop	r29
     944:	cf 91       	pop	r28
     946:	08 95       	ret

00000948 <led_is_on>:

int led_is_on() {
     948:	cf 93       	push	r28
     94a:	df 93       	push	r29
     94c:	cd b7       	in	r28, 0x3d	; 61
     94e:	de b7       	in	r29, 0x3e	; 62
    return (PORTB & LED_PIN) ? 1 : 0;
     950:	85 e2       	ldi	r24, 0x25	; 37
     952:	90 e0       	ldi	r25, 0x00	; 0
     954:	fc 01       	movw	r30, r24
     956:	80 81       	ld	r24, Z
     958:	88 2f       	mov	r24, r24
     95a:	90 e0       	ldi	r25, 0x00	; 0
     95c:	82 70       	andi	r24, 0x02	; 2
     95e:	99 27       	eor	r25, r25
     960:	21 e0       	ldi	r18, 0x01	; 1
     962:	89 2b       	or	r24, r25
     964:	09 f4       	brne	.+2      	; 0x968 <led_is_on+0x20>
     966:	20 e0       	ldi	r18, 0x00	; 0
     968:	82 2f       	mov	r24, r18
     96a:	90 e0       	ldi	r25, 0x00	; 0
}
     96c:	df 91       	pop	r29
     96e:	cf 91       	pop	r28
     970:	08 95       	ret

00000972 <led_set_blink>:

void led_set_blink(char *msg) {
     972:	cf 93       	push	r28
     974:	df 93       	push	r29
     976:	00 d0       	rcall	.+0      	; 0x978 <led_set_blink+0x6>
     978:	cd b7       	in	r28, 0x3d	; 61
     97a:	de b7       	in	r29, 0x3e	; 62
     97c:	9a 83       	std	Y+2, r25	; 0x02
     97e:	89 83       	std	Y+1, r24	; 0x01
    Blink_msg = msg;
     980:	89 81       	ldd	r24, Y+1	; 0x01
     982:	9a 81       	ldd	r25, Y+2	; 0x02
     984:	90 93 79 02 	sts	0x0279, r25	; 0x800279 <Blink_msg+0x1>
     988:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <Blink_msg>
    Blink_pos = 0;
     98c:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <Blink_pos+0x1>
     990:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <Blink_pos>
    blink_state = phase1;
     994:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <blink_state+0x1>
     998:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <blink_state>
    delay_set(0, 0);
     99c:	60 e0       	ldi	r22, 0x00	; 0
     99e:	70 e0       	ldi	r23, 0x00	; 0
     9a0:	80 e0       	ldi	r24, 0x00	; 0
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
    led_off();
     9a8:	0e 94 93 04 	call	0x926	; 0x926 <led_off>
}
     9ac:	00 00       	nop
     9ae:	0f 90       	pop	r0
     9b0:	0f 90       	pop	r0
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	08 95       	ret

000009b8 <led_update>:

void led_update() {
     9b8:	cf 93       	push	r28
     9ba:	df 93       	push	r29
     9bc:	cd b7       	in	r28, 0x3d	; 61
     9be:	de b7       	in	r29, 0x3e	; 62
    switch (blink_state) {
     9c0:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <blink_state>
     9c4:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <blink_state+0x1>
     9c8:	00 97       	sbiw	r24, 0x00	; 0
     9ca:	21 f0       	breq	.+8      	; 0x9d4 <led_update+0x1c>
     9cc:	01 97       	sbiw	r24, 0x01	; 1
     9ce:	09 f4       	brne	.+2      	; 0x9d2 <led_update+0x1a>
     9d0:	51 c0       	rjmp	.+162    	; 0xa74 <led_update+0xbc>
                blink_state = phase1;
            }
            break;

        default:
            break;
     9d2:	81 c0       	rjmp	.+258    	; 0xad6 <led_update+0x11e>
}

void led_update() {
    switch (blink_state) {
        case phase1:
            if (delay_isdone(0)) {
     9d4:	80 e0       	ldi	r24, 0x00	; 0
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	0e 94 7f 02 	call	0x4fe	; 0x4fe <delay_isdone>
     9dc:	89 2b       	or	r24, r25
     9de:	09 f4       	brne	.+2      	; 0x9e2 <led_update+0x2a>
     9e0:	77 c0       	rjmp	.+238    	; 0xad0 <led_update+0x118>
                switch (Blink_msg[Blink_pos]) {
     9e2:	20 91 78 02 	lds	r18, 0x0278	; 0x800278 <Blink_msg>
     9e6:	30 91 79 02 	lds	r19, 0x0279	; 0x800279 <Blink_msg+0x1>
     9ea:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_pos>
     9ee:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_pos+0x1>
     9f2:	82 0f       	add	r24, r18
     9f4:	93 1f       	adc	r25, r19
     9f6:	fc 01       	movw	r30, r24
     9f8:	80 81       	ld	r24, Z
     9fa:	08 2e       	mov	r0, r24
     9fc:	00 0c       	add	r0, r0
     9fe:	99 0b       	sbc	r25, r25
     a00:	8d 32       	cpi	r24, 0x2D	; 45
     a02:	91 05       	cpc	r25, r1
     a04:	31 f0       	breq	.+12     	; 0xa12 <led_update+0x5a>
     a06:	8e 32       	cpi	r24, 0x2E	; 46
     a08:	91 05       	cpc	r25, r1
     a0a:	91 f0       	breq	.+36     	; 0xa30 <led_update+0x78>
     a0c:	80 97       	sbiw	r24, 0x20	; 32
     a0e:	f9 f0       	breq	.+62     	; 0xa4e <led_update+0x96>
     a10:	27 c0       	rjmp	.+78     	; 0xa60 <led_update+0xa8>
                    case '-':
                        led_on();
     a12:	0e 94 82 04 	call	0x904	; 0x904 <led_on>
                        delay_set(0, 750);
     a16:	6e ee       	ldi	r22, 0xEE	; 238
     a18:	72 e0       	ldi	r23, 0x02	; 2
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        //delay_set(0,7);
                        blink_state = phase2;
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <blink_state+0x1>
     a2a:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <blink_state>
                        break;
     a2e:	21 c0       	rjmp	.+66     	; 0xa72 <led_update+0xba>
                    case '.':
                        led_on();
     a30:	0e 94 82 04 	call	0x904	; 0x904 <led_on>
                        delay_set(0, 250);
     a34:	6a ef       	ldi	r22, 0xFA	; 250
     a36:	70 e0       	ldi	r23, 0x00	; 0
     a38:	80 e0       	ldi	r24, 0x00	; 0
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        //delay_set(0,2);
                        blink_state = phase2;
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <blink_state+0x1>
     a48:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <blink_state>
                        break;
     a4c:	12 c0       	rjmp	.+36     	; 0xa72 <led_update+0xba>
                    case ' ':
                        led_off();
     a4e:	0e 94 93 04 	call	0x926	; 0x926 <led_off>
                        delay_set(0, 1000);
     a52:	68 ee       	ldi	r22, 0xE8	; 232
     a54:	73 e0       	ldi	r23, 0x03	; 3
     a56:	80 e0       	ldi	r24, 0x00	; 0
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        //blink_state = phase2;
                        break;
     a5e:	09 c0       	rjmp	.+18     	; 0xa72 <led_update+0xba>
                    default:
                        led_off();
     a60:	0e 94 93 04 	call	0x926	; 0x926 <led_off>
                        delay_set(0, 0);
     a64:	60 e0       	ldi	r22, 0x00	; 0
     a66:	70 e0       	ldi	r23, 0x00	; 0
     a68:	80 e0       	ldi	r24, 0x00	; 0
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                        break;
     a70:	00 00       	nop
                }
            }
            break;
     a72:	2e c0       	rjmp	.+92     	; 0xad0 <led_update+0x118>

        case phase2:
            if (delay_isdone(0)) {
     a74:	80 e0       	ldi	r24, 0x00	; 0
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	0e 94 7f 02 	call	0x4fe	; 0x4fe <delay_isdone>
     a7c:	89 2b       	or	r24, r25
     a7e:	51 f1       	breq	.+84     	; 0xad4 <led_update+0x11c>
                led_off();
     a80:	0e 94 93 04 	call	0x926	; 0x926 <led_off>
                delay_set(0, 100);
     a84:	64 e6       	ldi	r22, 0x64	; 100
     a86:	70 e0       	ldi	r23, 0x00	; 0
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	90 e0       	ldi	r25, 0x00	; 0
     a8c:	0e 94 2f 02 	call	0x45e	; 0x45e <delay_set>
                //delay_set(0, 1);
                Blink_pos++;
     a90:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_pos>
     a94:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_pos+0x1>
     a98:	01 96       	adiw	r24, 0x01	; 1
     a9a:	90 93 7b 02 	sts	0x027B, r25	; 0x80027b <Blink_pos+0x1>
     a9e:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <Blink_pos>
                if (Blink_pos >= strlen(Blink_msg)) {
     aa2:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <Blink_msg>
     aa6:	90 91 79 02 	lds	r25, 0x0279	; 0x800279 <Blink_msg+0x1>
     aaa:	0e 94 cc 13 	call	0x2798	; 0x2798 <strlen>
     aae:	9c 01       	movw	r18, r24
     ab0:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_pos>
     ab4:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_pos+0x1>
     ab8:	82 17       	cp	r24, r18
     aba:	93 07       	cpc	r25, r19
     abc:	20 f0       	brcs	.+8      	; 0xac6 <led_update+0x10e>
                    Blink_pos = 0;
     abe:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <Blink_pos+0x1>
     ac2:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <Blink_pos>
                }
                blink_state = phase1;
     ac6:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <blink_state+0x1>
     aca:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <blink_state>
            }
            break;
     ace:	02 c0       	rjmp	.+4      	; 0xad4 <led_update+0x11c>
                        led_off();
                        delay_set(0, 0);
                        break;
                }
            }
            break;
     ad0:	00 00       	nop
     ad2:	01 c0       	rjmp	.+2      	; 0xad6 <led_update+0x11e>
                if (Blink_pos >= strlen(Blink_msg)) {
                    Blink_pos = 0;
                }
                blink_state = phase1;
            }
            break;
     ad4:	00 00       	nop

        default:
            break;
    }
}
     ad6:	00 00       	nop
     ad8:	df 91       	pop	r29
     ada:	cf 91       	pop	r28
     adc:	08 95       	ret

00000ade <main>:
 #include "vpd.h"
 #include "uart.h"
 #include "log.h"

int main(void)
{
     ade:	cf 93       	push	r28
     ae0:	df 93       	push	r29
     ae2:	00 d0       	rcall	.+0      	; 0xae4 <main+0x6>
     ae4:	cd b7       	in	r28, 0x3d	; 61
     ae6:	de b7       	in	r29, 0x3e	; 62
    /* Initialize uart, led, and rtc hardware */
    uart_init();
     ae8:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <uart_init>
    config_init();
     aec:	0e 94 53 00 	call	0xa6	; 0xa6 <config_init>
    led_init();
     af0:	0e 94 68 04 	call	0x8d0	; 0x8d0 <led_init>
    log_init();
     af4:	0e 94 35 08 	call	0x106a	; 0x106a <log_init>
    rtc_init();
     af8:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <rtc_init>
    vpd_init();
     afc:	0e 94 3e 07 	call	0xe7c	; 0xe7c <vpd_init>
    //timer1_init();
    delay_init();
     b00:	0e 94 af 01 	call	0x35e	; 0x35e <delay_init>

    /* Initialize led blink pattern to "--- -.-" in Morse Code */
    led_set_blink("-");
     b04:	81 e6       	ldi	r24, 0x61	; 97
     b06:	91 e0       	ldi	r25, 0x01	; 1
     b08:	0e 94 b9 04 	call	0x972	; 0x972 <led_set_blink>

    /* Set RTC date/time to "01/01/2019 00:00:00" */
    rtc_set_by_datestr("01/01/2019 00:00:00");
     b0c:	83 e6       	ldi	r24, 0x63	; 99
     b0e:	91 e0       	ldi	r25, 0x01	; 1
     b10:	0e 94 2a 0a 	call	0x1454	; 0x1454 <rtc_set_by_datestr>

    /* Output project information to the console */
    uart_writestr("SER 486 Project 2 - Manish Mysore Rajesh Gangadhar\n\r");
     b14:	87 e7       	ldi	r24, 0x77	; 119
     b16:	91 e0       	ldi	r25, 0x01	; 1
     b18:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>

    uart_writestr(vpd.model);
     b1c:	8d ed       	ldi	r24, 0xDD	; 221
     b1e:	92 e0       	ldi	r25, 0x02	; 2
     b20:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    uart_writestr("\n\r");
     b24:	8c ea       	ldi	r24, 0xAC	; 172
     b26:	91 e0       	ldi	r25, 0x01	; 1
     b28:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    uart_writestr(vpd.manufacturer);
     b2c:	89 ee       	ldi	r24, 0xE9	; 233
     b2e:	92 e0       	ldi	r25, 0x02	; 2
     b30:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    uart_writestr("\n\r");
     b34:	8c ea       	ldi	r24, 0xAC	; 172
     b36:	91 e0       	ldi	r25, 0x01	; 1
     b38:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    uart_writestr(vpd.token);
     b3c:	89 ed       	ldi	r24, 0xD9	; 217
     b3e:	92 e0       	ldi	r25, 0x02	; 2
     b40:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    uart_writestr("\n\r");
     b44:	8c ea       	ldi	r24, 0xAC	; 172
     b46:	91 e0       	ldi	r25, 0x01	; 1
     b48:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>

    //Set the config.use_static_ip=1 and set modified
    config.use_static_ip=1;
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <config+0xc>
    config_set_modified();
     b52:	0e 94 e5 00 	call	0x1ca	; 0x1ca <config_set_modified>

    //Clear event log and add three records to it
    log_clear();
     b56:	0e 94 81 09 	call	0x1302	; 0x1302 <log_clear>
    log_add_record(0xaa);
     b5a:	8a ea       	ldi	r24, 0xAA	; 170
     b5c:	0e 94 30 09 	call	0x1260	; 0x1260 <log_add_record>
    log_add_record(0xbb);
     b60:	8b eb       	ldi	r24, 0xBB	; 187
     b62:	0e 94 30 09 	call	0x1260	; 0x1260 <log_add_record>
    log_add_record(0xcc);
     b66:	8c ec       	ldi	r24, 0xCC	; 204
     b68:	0e 94 30 09 	call	0x1260	; 0x1260 <log_add_record>

    int dumped=0;
     b6c:	1a 82       	std	Y+2, r1	; 0x02
     b6e:	19 82       	std	Y+1, r1	; 0x01


    while(1)
    {
        led_update();
     b70:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <led_update>
        log_update();
     b74:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <log_update>
        config_update();
     b78:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <config_update>

        if(!eeprom_isbusy() && (!dumped))
     b7c:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
     b80:	89 2b       	or	r24, r25
     b82:	b1 f7       	brne	.-20     	; 0xb70 <main+0x92>
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	9a 81       	ldd	r25, Y+2	; 0x02
     b88:	89 2b       	or	r24, r25
     b8a:	91 f7       	brne	.-28     	; 0xb70 <main+0x92>
        {
            dump_eeprom(0, 0x100);
     b8c:	60 e0       	ldi	r22, 0x00	; 0
     b8e:	71 e0       	ldi	r23, 0x01	; 1
     b90:	80 e0       	ldi	r24, 0x00	; 0
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <dump_eeprom>
            dumped=1;
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	9a 83       	std	Y+2, r25	; 0x02
     b9e:	89 83       	std	Y+1, r24	; 0x01
        }
    }
     ba0:	e7 cf       	rjmp	.-50     	; 0xb70 <main+0x92>

00000ba2 <timer1_init>:
#define OCIE1A 1

#define I_SREG 7
static volatile unsigned long count = 0;

void timer1_init() {
     ba2:	cf 93       	push	r28
     ba4:	df 93       	push	r29
     ba6:	00 d0       	rcall	.+0      	; 0xba8 <timer1_init+0x6>
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
    // Example: (16,000,000 / 1024 / 15625) = 1 Hz

    /*
    unsigned int PRESCALER_VALUE = 1024;
    */
    unsigned int COMPARE_VALUE = 15625;  //16 bit max value = 2^16 - 65535
     bac:	89 e0       	ldi	r24, 0x09	; 9
     bae:	9d e3       	ldi	r25, 0x3D	; 61
     bb0:	9a 83       	std	Y+2, r25	; 0x02
     bb2:	89 83       	std	Y+1, r24	; 0x01

    // Set CTC mode
    TCCR1B |= (1 << WGM12); // WGM12
     bb4:	81 e8       	ldi	r24, 0x81	; 129
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	21 e8       	ldi	r18, 0x81	; 129
     bba:	30 e0       	ldi	r19, 0x00	; 0
     bbc:	f9 01       	movw	r30, r18
     bbe:	20 81       	ld	r18, Z
     bc0:	28 60       	ori	r18, 0x08	; 8
     bc2:	fc 01       	movw	r30, r24
     bc4:	20 83       	st	Z, r18

    // Set clock divisor (prescaler value = 1024)
    TCCR1B |= (1 << CS12) | (1 << CS10); // CS12 and CS10
     bc6:	81 e8       	ldi	r24, 0x81	; 129
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	21 e8       	ldi	r18, 0x81	; 129
     bcc:	30 e0       	ldi	r19, 0x00	; 0
     bce:	f9 01       	movw	r30, r18
     bd0:	20 81       	ld	r18, Z
     bd2:	25 60       	ori	r18, 0x05	; 5
     bd4:	fc 01       	movw	r30, r24
     bd6:	20 83       	st	Z, r18

    // Set compare value
    OCR1A = COMPARE_VALUE - 1;
     bd8:	88 e8       	ldi	r24, 0x88	; 136
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	29 81       	ldd	r18, Y+1	; 0x01
     bde:	3a 81       	ldd	r19, Y+2	; 0x02
     be0:	21 50       	subi	r18, 0x01	; 1
     be2:	31 09       	sbc	r19, r1
     be4:	fc 01       	movw	r30, r24
     be6:	31 83       	std	Z+1, r19	; 0x01
     be8:	20 83       	st	Z, r18

    // Enable interrupts on output compare A
    TIMSK1 |= (1 << OCIE1A); // OCIE1A
     bea:	8f e6       	ldi	r24, 0x6F	; 111
     bec:	90 e0       	ldi	r25, 0x00	; 0
     bee:	2f e6       	ldi	r18, 0x6F	; 111
     bf0:	30 e0       	ldi	r19, 0x00	; 0
     bf2:	f9 01       	movw	r30, r18
     bf4:	20 81       	ld	r18, Z
     bf6:	22 60       	ori	r18, 0x02	; 2
     bf8:	fc 01       	movw	r30, r24
     bfa:	20 83       	st	Z, r18

    // Enable global interrupts
    // __builtin_avr_sei();
    SREG |= (1<<I_SREG);
     bfc:	8f e5       	ldi	r24, 0x5F	; 95
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	2f e5       	ldi	r18, 0x5F	; 95
     c02:	30 e0       	ldi	r19, 0x00	; 0
     c04:	f9 01       	movw	r30, r18
     c06:	20 81       	ld	r18, Z
     c08:	20 68       	ori	r18, 0x80	; 128
     c0a:	fc 01       	movw	r30, r24
     c0c:	20 83       	st	Z, r18
}
     c0e:	00 00       	nop
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	08 95       	ret

00000c1a <timer1_get>:

unsigned long timer1_get() {
     c1a:	cf 93       	push	r28
     c1c:	df 93       	push	r29
     c1e:	00 d0       	rcall	.+0      	; 0xc20 <timer1_get+0x6>
     c20:	00 d0       	rcall	.+0      	; 0xc22 <timer1_get+0x8>
     c22:	00 d0       	rcall	.+0      	; 0xc24 <timer1_get+0xa>
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
    unsigned long count_value;

    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     c28:	8f e5       	ldi	r24, 0x5F	; 95
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	fc 01       	movw	r30, r24
     c2e:	80 81       	ld	r24, Z
     c30:	88 2f       	mov	r24, r24
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	80 78       	andi	r24, 0x80	; 128
     c36:	99 27       	eor	r25, r25
     c38:	9a 83       	std	Y+2, r25	; 0x02
     c3a:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli();
    SREG &= ~(1<<I_SREG);
     c3c:	8f e5       	ldi	r24, 0x5F	; 95
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	2f e5       	ldi	r18, 0x5F	; 95
     c42:	30 e0       	ldi	r19, 0x00	; 0
     c44:	f9 01       	movw	r30, r18
     c46:	20 81       	ld	r18, Z
     c48:	2f 77       	andi	r18, 0x7F	; 127
     c4a:	fc 01       	movw	r30, r24
     c4c:	20 83       	st	Z, r18

    // Get the count value
    count_value = count;
     c4e:	80 91 e4 01 	lds	r24, 0x01E4	; 0x8001e4 <count>
     c52:	90 91 e5 01 	lds	r25, 0x01E5	; 0x8001e5 <count+0x1>
     c56:	a0 91 e6 01 	lds	r26, 0x01E6	; 0x8001e6 <count+0x2>
     c5a:	b0 91 e7 01 	lds	r27, 0x01E7	; 0x8001e7 <count+0x3>
     c5e:	8b 83       	std	Y+3, r24	; 0x03
     c60:	9c 83       	std	Y+4, r25	; 0x04
     c62:	ad 83       	std	Y+5, r26	; 0x05
     c64:	be 83       	std	Y+6, r27	; 0x06

    // Restore global interrupt state
    if (sreg_state) {
     c66:	89 81       	ldd	r24, Y+1	; 0x01
     c68:	9a 81       	ldd	r25, Y+2	; 0x02
     c6a:	89 2b       	or	r24, r25
     c6c:	49 f0       	breq	.+18     	; 0xc80 <timer1_get+0x66>
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     c6e:	8f e5       	ldi	r24, 0x5F	; 95
     c70:	90 e0       	ldi	r25, 0x00	; 0
     c72:	2f e5       	ldi	r18, 0x5F	; 95
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	f9 01       	movw	r30, r18
     c78:	20 81       	ld	r18, Z
     c7a:	20 68       	ori	r18, 0x80	; 128
     c7c:	fc 01       	movw	r30, r24
     c7e:	20 83       	st	Z, r18
    }

    // Return the count value
    return count_value;
     c80:	8b 81       	ldd	r24, Y+3	; 0x03
     c82:	9c 81       	ldd	r25, Y+4	; 0x04
     c84:	ad 81       	ldd	r26, Y+5	; 0x05
     c86:	be 81       	ldd	r27, Y+6	; 0x06
}
     c88:	bc 01       	movw	r22, r24
     c8a:	cd 01       	movw	r24, r26
     c8c:	26 96       	adiw	r28, 0x06	; 6
     c8e:	0f b6       	in	r0, 0x3f	; 63
     c90:	f8 94       	cli
     c92:	de bf       	out	0x3e, r29	; 62
     c94:	0f be       	out	0x3f, r0	; 63
     c96:	cd bf       	out	0x3d, r28	; 61
     c98:	df 91       	pop	r29
     c9a:	cf 91       	pop	r28
     c9c:	08 95       	ret

00000c9e <timer1_clear>:

void timer1_clear() {
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <timer1_clear+0x6>
     ca4:	cd b7       	in	r28, 0x3d	; 61
     ca6:	de b7       	in	r29, 0x3e	; 62
    // Get global interrupt enable bit state
    unsigned int sreg_state = SREG & (1 << I_SREG);
     ca8:	8f e5       	ldi	r24, 0x5F	; 95
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	fc 01       	movw	r30, r24
     cae:	80 81       	ld	r24, Z
     cb0:	88 2f       	mov	r24, r24
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	80 78       	andi	r24, 0x80	; 128
     cb6:	99 27       	eor	r25, r25
     cb8:	9a 83       	std	Y+2, r25	; 0x02
     cba:	89 83       	std	Y+1, r24	; 0x01

    // Disable interrupts
    // __builtin_avr_cli();
    SREG &= ~(1<<I_SREG);
     cbc:	8f e5       	ldi	r24, 0x5F	; 95
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	2f e5       	ldi	r18, 0x5F	; 95
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	f9 01       	movw	r30, r18
     cc6:	20 81       	ld	r18, Z
     cc8:	2f 77       	andi	r18, 0x7F	; 127
     cca:	fc 01       	movw	r30, r24
     ccc:	20 83       	st	Z, r18

    // Clear count value
    count = 0;
     cce:	10 92 e4 01 	sts	0x01E4, r1	; 0x8001e4 <count>
     cd2:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <count+0x1>
     cd6:	10 92 e6 01 	sts	0x01E6, r1	; 0x8001e6 <count+0x2>
     cda:	10 92 e7 01 	sts	0x01E7, r1	; 0x8001e7 <count+0x3>

    // Restore global interrupt state
    if (sreg_state) {
     cde:	89 81       	ldd	r24, Y+1	; 0x01
     ce0:	9a 81       	ldd	r25, Y+2	; 0x02
     ce2:	89 2b       	or	r24, r25
     ce4:	49 f0       	breq	.+18     	; 0xcf8 <timer1_clear+0x5a>
        // __builtin_avr_sei();
        SREG |= (1<<I_SREG);
     ce6:	8f e5       	ldi	r24, 0x5F	; 95
     ce8:	90 e0       	ldi	r25, 0x00	; 0
     cea:	2f e5       	ldi	r18, 0x5F	; 95
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	f9 01       	movw	r30, r18
     cf0:	20 81       	ld	r18, Z
     cf2:	20 68       	ori	r18, 0x80	; 128
     cf4:	fc 01       	movw	r30, r24
     cf6:	20 83       	st	Z, r18
    }
}
     cf8:	00 00       	nop
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	df 91       	pop	r29
     d00:	cf 91       	pop	r28
     d02:	08 95       	ret

00000d04 <__vector_11>:


void __vector_11(void) __attribute__ ((signal, used, externally_visible));

void __vector_11(void)
{
     d04:	1f 92       	push	r1
     d06:	0f 92       	push	r0
     d08:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     d0c:	0f 92       	push	r0
     d0e:	11 24       	eor	r1, r1
     d10:	8f 93       	push	r24
     d12:	9f 93       	push	r25
     d14:	af 93       	push	r26
     d16:	bf 93       	push	r27
     d18:	cf 93       	push	r28
     d1a:	df 93       	push	r29
     d1c:	cd b7       	in	r28, 0x3d	; 61
     d1e:	de b7       	in	r29, 0x3e	; 62
    // Increment the count by 1
    count++;
     d20:	80 91 e4 01 	lds	r24, 0x01E4	; 0x8001e4 <count>
     d24:	90 91 e5 01 	lds	r25, 0x01E5	; 0x8001e5 <count+0x1>
     d28:	a0 91 e6 01 	lds	r26, 0x01E6	; 0x8001e6 <count+0x2>
     d2c:	b0 91 e7 01 	lds	r27, 0x01E7	; 0x8001e7 <count+0x3>
     d30:	01 96       	adiw	r24, 0x01	; 1
     d32:	a1 1d       	adc	r26, r1
     d34:	b1 1d       	adc	r27, r1
     d36:	80 93 e4 01 	sts	0x01E4, r24	; 0x8001e4 <count>
     d3a:	90 93 e5 01 	sts	0x01E5, r25	; 0x8001e5 <count+0x1>
     d3e:	a0 93 e6 01 	sts	0x01E6, r26	; 0x8001e6 <count+0x2>
     d42:	b0 93 e7 01 	sts	0x01E7, r27	; 0x8001e7 <count+0x3>
}
     d46:	00 00       	nop
     d48:	df 91       	pop	r29
     d4a:	cf 91       	pop	r28
     d4c:	bf 91       	pop	r27
     d4e:	af 91       	pop	r26
     d50:	9f 91       	pop	r25
     d52:	8f 91       	pop	r24
     d54:	0f 90       	pop	r0
     d56:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     d5a:	0f 90       	pop	r0
     d5c:	1f 90       	pop	r1
     d5e:	18 95       	reti

00000d60 <calc_checksum>:
#define SREG    *((volatile char*) 0x5F)

#define C_SREG 0

unsigned char calc_checksum(unsigned char *data, unsigned int dsize)
{
     d60:	cf 93       	push	r28
     d62:	df 93       	push	r29
     d64:	cd b7       	in	r28, 0x3d	; 61
     d66:	de b7       	in	r29, 0x3e	; 62
     d68:	27 97       	sbiw	r28, 0x07	; 7
     d6a:	0f b6       	in	r0, 0x3f	; 63
     d6c:	f8 94       	cli
     d6e:	de bf       	out	0x3e, r29	; 62
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	cd bf       	out	0x3d, r28	; 61
     d74:	9d 83       	std	Y+5, r25	; 0x05
     d76:	8c 83       	std	Y+4, r24	; 0x04
     d78:	7f 83       	std	Y+7, r23	; 0x07
     d7a:	6e 83       	std	Y+6, r22	; 0x06
    //Storing checksum result in unsigned byte
    unsigned char checksum_result;

    for(int i=0;i<dsize;i++)
     d7c:	1b 82       	std	Y+3, r1	; 0x03
     d7e:	1a 82       	std	Y+2, r1	; 0x02
     d80:	1e c0       	rjmp	.+60     	; 0xdbe <calc_checksum+0x5e>
    {
        checksum_result += data[i];
     d82:	8a 81       	ldd	r24, Y+2	; 0x02
     d84:	9b 81       	ldd	r25, Y+3	; 0x03
     d86:	2c 81       	ldd	r18, Y+4	; 0x04
     d88:	3d 81       	ldd	r19, Y+5	; 0x05
     d8a:	82 0f       	add	r24, r18
     d8c:	93 1f       	adc	r25, r19
     d8e:	fc 01       	movw	r30, r24
     d90:	80 81       	ld	r24, Z
     d92:	99 81       	ldd	r25, Y+1	; 0x01
     d94:	89 0f       	add	r24, r25
     d96:	89 83       	std	Y+1, r24	; 0x01
        if(SREG & (1<<C_SREG))
     d98:	8f e5       	ldi	r24, 0x5F	; 95
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	fc 01       	movw	r30, r24
     d9e:	80 81       	ld	r24, Z
     da0:	08 2e       	mov	r0, r24
     da2:	00 0c       	add	r0, r0
     da4:	99 0b       	sbc	r25, r25
     da6:	81 70       	andi	r24, 0x01	; 1
     da8:	99 27       	eor	r25, r25
     daa:	89 2b       	or	r24, r25
     dac:	19 f0       	breq	.+6      	; 0xdb4 <calc_checksum+0x54>
        {
            //carry wraparound
            checksum_result+=1;
     dae:	89 81       	ldd	r24, Y+1	; 0x01
     db0:	8f 5f       	subi	r24, 0xFF	; 255
     db2:	89 83       	std	Y+1, r24	; 0x01
unsigned char calc_checksum(unsigned char *data, unsigned int dsize)
{
    //Storing checksum result in unsigned byte
    unsigned char checksum_result;

    for(int i=0;i<dsize;i++)
     db4:	8a 81       	ldd	r24, Y+2	; 0x02
     db6:	9b 81       	ldd	r25, Y+3	; 0x03
     db8:	01 96       	adiw	r24, 0x01	; 1
     dba:	9b 83       	std	Y+3, r25	; 0x03
     dbc:	8a 83       	std	Y+2, r24	; 0x02
     dbe:	2a 81       	ldd	r18, Y+2	; 0x02
     dc0:	3b 81       	ldd	r19, Y+3	; 0x03
     dc2:	8e 81       	ldd	r24, Y+6	; 0x06
     dc4:	9f 81       	ldd	r25, Y+7	; 0x07
     dc6:	28 17       	cp	r18, r24
     dc8:	39 07       	cpc	r19, r25
     dca:	d8 f2       	brcs	.-74     	; 0xd82 <calc_checksum+0x22>
            checksum_result+=1;
        }

    }

    return ~checksum_result;
     dcc:	89 81       	ldd	r24, Y+1	; 0x01
     dce:	80 95       	com	r24

}
     dd0:	27 96       	adiw	r28, 0x07	; 7
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	f8 94       	cli
     dd6:	de bf       	out	0x3e, r29	; 62
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	cd bf       	out	0x3d, r28	; 61
     ddc:	df 91       	pop	r29
     dde:	cf 91       	pop	r28
     de0:	08 95       	ret

00000de2 <update_checksum>:

void update_checksum(unsigned char *data, unsigned int dsize)
{
     de2:	cf 93       	push	r28
     de4:	df 93       	push	r29
     de6:	00 d0       	rcall	.+0      	; 0xde8 <update_checksum+0x6>
     de8:	00 d0       	rcall	.+0      	; 0xdea <update_checksum+0x8>
     dea:	00 d0       	rcall	.+0      	; 0xdec <update_checksum+0xa>
     dec:	cd b7       	in	r28, 0x3d	; 61
     dee:	de b7       	in	r29, 0x3e	; 62
     df0:	9c 83       	std	Y+4, r25	; 0x04
     df2:	8b 83       	std	Y+3, r24	; 0x03
     df4:	7e 83       	std	Y+6, r23	; 0x06
     df6:	6d 83       	std	Y+5, r22	; 0x05
    unsigned char checksum_val = calc_checksum(data, dsize);
     df8:	2d 81       	ldd	r18, Y+5	; 0x05
     dfa:	3e 81       	ldd	r19, Y+6	; 0x06
     dfc:	8b 81       	ldd	r24, Y+3	; 0x03
     dfe:	9c 81       	ldd	r25, Y+4	; 0x04
     e00:	b9 01       	movw	r22, r18
     e02:	0e 94 b0 06 	call	0xd60	; 0xd60 <calc_checksum>
     e06:	89 83       	std	Y+1, r24	; 0x01
    unsigned char last_byte = 0b11111111 + (~checksum_val + 0b00000001);
     e08:	89 81       	ldd	r24, Y+1	; 0x01
     e0a:	80 95       	com	r24
     e0c:	8a 83       	std	Y+2, r24	; 0x02
    data[dsize-1]=last_byte;
     e0e:	8d 81       	ldd	r24, Y+5	; 0x05
     e10:	9e 81       	ldd	r25, Y+6	; 0x06
     e12:	01 97       	sbiw	r24, 0x01	; 1
     e14:	2b 81       	ldd	r18, Y+3	; 0x03
     e16:	3c 81       	ldd	r19, Y+4	; 0x04
     e18:	82 0f       	add	r24, r18
     e1a:	93 1f       	adc	r25, r19
     e1c:	2a 81       	ldd	r18, Y+2	; 0x02
     e1e:	fc 01       	movw	r30, r24
     e20:	20 83       	st	Z, r18
}
     e22:	00 00       	nop
     e24:	26 96       	adiw	r28, 0x06	; 6
     e26:	0f b6       	in	r0, 0x3f	; 63
     e28:	f8 94       	cli
     e2a:	de bf       	out	0x3e, r29	; 62
     e2c:	0f be       	out	0x3f, r0	; 63
     e2e:	cd bf       	out	0x3d, r28	; 61
     e30:	df 91       	pop	r29
     e32:	cf 91       	pop	r28
     e34:	08 95       	ret

00000e36 <is_checksum_valid>:


int is_checksum_valid(unsigned char* data, unsigned int dsize)
{
     e36:	cf 93       	push	r28
     e38:	df 93       	push	r29
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <is_checksum_valid+0x6>
     e3c:	00 d0       	rcall	.+0      	; 0xe3e <is_checksum_valid+0x8>
     e3e:	1f 92       	push	r1
     e40:	cd b7       	in	r28, 0x3d	; 61
     e42:	de b7       	in	r29, 0x3e	; 62
     e44:	9b 83       	std	Y+3, r25	; 0x03
     e46:	8a 83       	std	Y+2, r24	; 0x02
     e48:	7d 83       	std	Y+5, r23	; 0x05
     e4a:	6c 83       	std	Y+4, r22	; 0x04
    unsigned char checksum_val = calc_checksum(data, dsize);
     e4c:	2c 81       	ldd	r18, Y+4	; 0x04
     e4e:	3d 81       	ldd	r19, Y+5	; 0x05
     e50:	8a 81       	ldd	r24, Y+2	; 0x02
     e52:	9b 81       	ldd	r25, Y+3	; 0x03
     e54:	b9 01       	movw	r22, r18
     e56:	0e 94 b0 06 	call	0xd60	; 0xd60 <calc_checksum>
     e5a:	89 83       	std	Y+1, r24	; 0x01

    if(checksum_val==0)
     e5c:	89 81       	ldd	r24, Y+1	; 0x01
     e5e:	88 23       	and	r24, r24
     e60:	19 f4       	brne	.+6      	; 0xe68 <is_checksum_valid+0x32>
        return 1;
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	02 c0       	rjmp	.+4      	; 0xe6c <is_checksum_valid+0x36>
    else
        return 0;
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	90 e0       	ldi	r25, 0x00	; 0
}
     e6c:	0f 90       	pop	r0
     e6e:	0f 90       	pop	r0
     e70:	0f 90       	pop	r0
     e72:	0f 90       	pop	r0
     e74:	0f 90       	pop	r0
     e76:	df 91       	pop	r29
     e78:	cf 91       	pop	r28
     e7a:	08 95       	ret

00000e7c <vpd_init>:
*/

vpd_struct vpd_defaults = {"SER", "Manish", "Mani", "abcd1234", 0, {0x4C,0x41, 0x4E, 0x4D, 0x41, 0x4E}, "USA", 0};

void vpd_init()
{
     e7c:	ef 92       	push	r14
     e7e:	ff 92       	push	r15
     e80:	0f 93       	push	r16
     e82:	1f 93       	push	r17
     e84:	cf 93       	push	r28
     e86:	df 93       	push	r29
     e88:	cd b7       	in	r28, 0x3d	; 61
     e8a:	de b7       	in	r29, 0x3e	; 62
     e8c:	2c 97       	sbiw	r28, 0x0c	; 12
     e8e:	0f b6       	in	r0, 0x3f	; 63
     e90:	f8 94       	cli
     e92:	de bf       	out	0x3e, r29	; 62
     e94:	0f be       	out	0x3f, r0	; 63
     e96:	cd bf       	out	0x3d, r28	; 61
        //Initialize data by reading default values
        eeprom_readbuf(base_addr, (unsigned char*)buf, size);
        memcpy((unsigned char*)&vpd, buf, size);

    }
}
     e98:	0d b7       	in	r16, 0x3d	; 61
     e9a:	1e b7       	in	r17, 0x3e	; 62

vpd_struct vpd_defaults = {"SER", "Manish", "Mani", "abcd1234", 0, {0x4C,0x41, 0x4E, 0x4D, 0x41, 0x4E}, "USA", 0};

void vpd_init()
{
    while(eeprom_isbusy());  //waits for EEPROM to get out of busy state
     e9c:	00 00       	nop
     e9e:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
     ea2:	89 2b       	or	r24, r25
     ea4:	e1 f7       	brne	.-8      	; 0xe9e <vpd_init+0x22>

    //Read 43 bytes from 0x000
    unsigned int base_addr=0x000;
     ea6:	1c 82       	std	Y+4, r1	; 0x04
     ea8:	1b 82       	std	Y+3, r1	; 0x03
    int size = sizeof(vpd_struct);
     eaa:	87 e3       	ldi	r24, 0x37	; 55
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	9e 83       	std	Y+6, r25	; 0x06
     eb0:	8d 83       	std	Y+5, r24	; 0x05
    unsigned char buf[size+10];
     eb2:	8d 81       	ldd	r24, Y+5	; 0x05
     eb4:	9e 81       	ldd	r25, Y+6	; 0x06
     eb6:	0a 96       	adiw	r24, 0x0a	; 10
     eb8:	2d b7       	in	r18, 0x3d	; 61
     eba:	3e b7       	in	r19, 0x3e	; 62
     ebc:	79 01       	movw	r14, r18
     ebe:	9c 01       	movw	r18, r24
     ec0:	21 50       	subi	r18, 0x01	; 1
     ec2:	31 09       	sbc	r19, r1
     ec4:	38 87       	std	Y+8, r19	; 0x08
     ec6:	2f 83       	std	Y+7, r18	; 0x07
     ec8:	2d b7       	in	r18, 0x3d	; 61
     eca:	3e b7       	in	r19, 0x3e	; 62
     ecc:	28 1b       	sub	r18, r24
     ece:	39 0b       	sbc	r19, r25
     ed0:	0f b6       	in	r0, 0x3f	; 63
     ed2:	f8 94       	cli
     ed4:	3e bf       	out	0x3e, r19	; 62
     ed6:	0f be       	out	0x3f, r0	; 63
     ed8:	2d bf       	out	0x3d, r18	; 61
     eda:	8d b7       	in	r24, 0x3d	; 61
     edc:	9e b7       	in	r25, 0x3e	; 62
     ede:	01 96       	adiw	r24, 0x01	; 1
     ee0:	9a 87       	std	Y+10, r25	; 0x0a
     ee2:	89 87       	std	Y+9, r24	; 0x09
    unsigned char* p = (unsigned char*)&vpd;
     ee4:	89 ed       	ldi	r24, 0xD9	; 217
     ee6:	92 e0       	ldi	r25, 0x02	; 2
     ee8:	9c 87       	std	Y+12, r25	; 0x0c
     eea:	8b 87       	std	Y+11, r24	; 0x0b


    eeprom_readbuf(base_addr, (unsigned char*)buf, size);
     eec:	4d 81       	ldd	r20, Y+5	; 0x05
     eee:	29 85       	ldd	r18, Y+9	; 0x09
     ef0:	3a 85       	ldd	r19, Y+10	; 0x0a
     ef2:	8b 81       	ldd	r24, Y+3	; 0x03
     ef4:	9c 81       	ldd	r25, Y+4	; 0x04
     ef6:	b9 01       	movw	r22, r18
     ef8:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
    //memcpy((unsigned char*)&vpd, (unsigned char*)buf, size);

    for(int i=0;i<size;i++)
     efc:	1a 82       	std	Y+2, r1	; 0x02
     efe:	19 82       	std	Y+1, r1	; 0x01
     f00:	15 c0       	rjmp	.+42     	; 0xf2c <vpd_init+0xb0>
    {
        p[i]=buf[i];
     f02:	89 81       	ldd	r24, Y+1	; 0x01
     f04:	9a 81       	ldd	r25, Y+2	; 0x02
     f06:	2b 85       	ldd	r18, Y+11	; 0x0b
     f08:	3c 85       	ldd	r19, Y+12	; 0x0c
     f0a:	82 0f       	add	r24, r18
     f0c:	93 1f       	adc	r25, r19
     f0e:	49 85       	ldd	r20, Y+9	; 0x09
     f10:	5a 85       	ldd	r21, Y+10	; 0x0a
     f12:	29 81       	ldd	r18, Y+1	; 0x01
     f14:	3a 81       	ldd	r19, Y+2	; 0x02
     f16:	24 0f       	add	r18, r20
     f18:	35 1f       	adc	r19, r21
     f1a:	f9 01       	movw	r30, r18
     f1c:	20 81       	ld	r18, Z
     f1e:	fc 01       	movw	r30, r24
     f20:	20 83       	st	Z, r18


    eeprom_readbuf(base_addr, (unsigned char*)buf, size);
    //memcpy((unsigned char*)&vpd, (unsigned char*)buf, size);

    for(int i=0;i<size;i++)
     f22:	89 81       	ldd	r24, Y+1	; 0x01
     f24:	9a 81       	ldd	r25, Y+2	; 0x02
     f26:	01 96       	adiw	r24, 0x01	; 1
     f28:	9a 83       	std	Y+2, r25	; 0x02
     f2a:	89 83       	std	Y+1, r24	; 0x01
     f2c:	29 81       	ldd	r18, Y+1	; 0x01
     f2e:	3a 81       	ldd	r19, Y+2	; 0x02
     f30:	8d 81       	ldd	r24, Y+5	; 0x05
     f32:	9e 81       	ldd	r25, Y+6	; 0x06
     f34:	28 17       	cp	r18, r24
     f36:	39 07       	cpc	r19, r25
     f38:	24 f3       	brlt	.-56     	; 0xf02 <vpd_init+0x86>
    }


    //eeprom_readbuf(base_addr, (unsigned char*)&vpd, size);

    if(!vpd_is_data_valid())
     f3a:	0e 94 cd 07 	call	0xf9a	; 0xf9a <vpd_is_data_valid>
     f3e:	89 2b       	or	r24, r25
     f40:	a1 f4       	brne	.+40     	; 0xf6a <vpd_init+0xee>
    {
        vpd_write_defaults();
     f42:	0e 94 e6 07 	call	0xfcc	; 0xfcc <vpd_write_defaults>

        //Initialize data by reading default values
        eeprom_readbuf(base_addr, (unsigned char*)buf, size);
     f46:	4d 81       	ldd	r20, Y+5	; 0x05
     f48:	29 85       	ldd	r18, Y+9	; 0x09
     f4a:	3a 85       	ldd	r19, Y+10	; 0x0a
     f4c:	8b 81       	ldd	r24, Y+3	; 0x03
     f4e:	9c 81       	ldd	r25, Y+4	; 0x04
     f50:	b9 01       	movw	r22, r18
     f52:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
        memcpy((unsigned char*)&vpd, buf, size);
     f56:	2d 81       	ldd	r18, Y+5	; 0x05
     f58:	3e 81       	ldd	r19, Y+6	; 0x06
     f5a:	89 85       	ldd	r24, Y+9	; 0x09
     f5c:	9a 85       	ldd	r25, Y+10	; 0x0a
     f5e:	a9 01       	movw	r20, r18
     f60:	bc 01       	movw	r22, r24
     f62:	89 ed       	ldi	r24, 0xD9	; 217
     f64:	92 e0       	ldi	r25, 0x02	; 2
     f66:	0e 94 c3 13 	call	0x2786	; 0x2786 <memcpy>
     f6a:	0f b6       	in	r0, 0x3f	; 63
     f6c:	f8 94       	cli
     f6e:	fe be       	out	0x3e, r15	; 62
     f70:	0f be       	out	0x3f, r0	; 63
     f72:	ed be       	out	0x3d, r14	; 61

    }
}
     f74:	00 00       	nop
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	f8 94       	cli
     f7a:	1e bf       	out	0x3e, r17	; 62
     f7c:	0f be       	out	0x3f, r0	; 63
     f7e:	0d bf       	out	0x3d, r16	; 61
     f80:	2c 96       	adiw	r28, 0x0c	; 12
     f82:	0f b6       	in	r0, 0x3f	; 63
     f84:	f8 94       	cli
     f86:	de bf       	out	0x3e, r29	; 62
     f88:	0f be       	out	0x3f, r0	; 63
     f8a:	cd bf       	out	0x3d, r28	; 61
     f8c:	df 91       	pop	r29
     f8e:	cf 91       	pop	r28
     f90:	1f 91       	pop	r17
     f92:	0f 91       	pop	r16
     f94:	ff 90       	pop	r15
     f96:	ef 90       	pop	r14
     f98:	08 95       	ret

00000f9a <vpd_is_data_valid>:

int vpd_is_data_valid()
{
     f9a:	cf 93       	push	r28
     f9c:	df 93       	push	r29
     f9e:	cd b7       	in	r28, 0x3d	; 61
     fa0:	de b7       	in	r29, 0x3e	; 62
    return (vpd.token == "SER") && is_checksum_valid((unsigned char*)&vpd, sizeof(vpd_struct));
     fa2:	89 ed       	ldi	r24, 0xD9	; 217
     fa4:	92 e0       	ldi	r25, 0x02	; 2
     fa6:	8f 5a       	subi	r24, 0xAF	; 175
     fa8:	91 40       	sbci	r25, 0x01	; 1
     faa:	59 f4       	brne	.+22     	; 0xfc2 <vpd_is_data_valid+0x28>
     fac:	67 e3       	ldi	r22, 0x37	; 55
     fae:	70 e0       	ldi	r23, 0x00	; 0
     fb0:	89 ed       	ldi	r24, 0xD9	; 217
     fb2:	92 e0       	ldi	r25, 0x02	; 2
     fb4:	0e 94 1b 07 	call	0xe36	; 0xe36 <is_checksum_valid>
     fb8:	89 2b       	or	r24, r25
     fba:	19 f0       	breq	.+6      	; 0xfc2 <vpd_is_data_valid+0x28>
     fbc:	81 e0       	ldi	r24, 0x01	; 1
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	02 c0       	rjmp	.+4      	; 0xfc6 <vpd_is_data_valid+0x2c>
     fc2:	80 e0       	ldi	r24, 0x00	; 0
     fc4:	90 e0       	ldi	r25, 0x00	; 0
}
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	08 95       	ret

00000fcc <vpd_write_defaults>:

void vpd_write_defaults()
{
     fcc:	cf 93       	push	r28
     fce:	df 93       	push	r29
     fd0:	00 d0       	rcall	.+0      	; 0xfd2 <vpd_write_defaults+0x6>
     fd2:	00 d0       	rcall	.+0      	; 0xfd4 <vpd_write_defaults+0x8>
     fd4:	00 d0       	rcall	.+0      	; 0xfd6 <vpd_write_defaults+0xa>
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62
    update_checksum((unsigned char*)&vpd, sizeof(vpd));
     fda:	67 e3       	ldi	r22, 0x37	; 55
     fdc:	70 e0       	ldi	r23, 0x00	; 0
     fde:	89 ed       	ldi	r24, 0xD9	; 217
     fe0:	92 e0       	ldi	r25, 0x02	; 2
     fe2:	0e 94 f1 06 	call	0xde2	; 0xde2 <update_checksum>

    //Writing defaults to eeprom
    unsigned int base_addr = 0x000;
     fe6:	1a 82       	std	Y+2, r1	; 0x02
     fe8:	19 82       	std	Y+1, r1	; 0x01
    int size = sizeof(vpd_struct);
     fea:	87 e3       	ldi	r24, 0x37	; 55
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	9c 83       	std	Y+4, r25	; 0x04
     ff0:	8b 83       	std	Y+3, r24	; 0x03
    //unsigned char buf[size+10];
    unsigned char* p = (unsigned char*)&vpd_defaults;
     ff2:	82 e1       	ldi	r24, 0x12	; 18
     ff4:	91 e0       	ldi	r25, 0x01	; 1
     ff6:	9e 83       	std	Y+6, r25	; 0x06
     ff8:	8d 83       	std	Y+5, r24	; 0x05

    //memcpy((unsigned char*)buf, (unsigned char*)&vpd_defaults, size);
    eeprom_writebuf(base_addr, p, size);
     ffa:	4b 81       	ldd	r20, Y+3	; 0x03
     ffc:	2d 81       	ldd	r18, Y+5	; 0x05
     ffe:	3e 81       	ldd	r19, Y+6	; 0x06
    1000:	89 81       	ldd	r24, Y+1	; 0x01
    1002:	9a 81       	ldd	r25, Y+2	; 0x02
    1004:	b9 01       	movw	r22, r18
    1006:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>


    //eeprom_writebuf(base_addr, (unsigned char*)&vpd, size);
}
    100a:	00 00       	nop
    100c:	26 96       	adiw	r28, 0x06	; 6
    100e:	0f b6       	in	r0, 0x3f	; 63
    1010:	f8 94       	cli
    1012:	de bf       	out	0x3e, r29	; 62
    1014:	0f be       	out	0x3f, r0	; 63
    1016:	cd bf       	out	0x3d, r28	; 61
    1018:	df 91       	pop	r29
    101a:	cf 91       	pop	r28
    101c:	08 95       	ret

0000101e <log_is_data_valid>:
    101e:	80 31       	cpi	r24, 0x10	; 16
    1020:	91 05       	cpc	r25, r1
    1022:	04 f5       	brge	.+64     	; 0x1064 <log_is_data_valid+0x46>
    1024:	27 e0       	ldi	r18, 0x07	; 7
    1026:	28 9f       	mul	r18, r24
    1028:	a0 01       	movw	r20, r0
    102a:	29 9f       	mul	r18, r25
    102c:	50 0d       	add	r21, r0
    102e:	11 24       	eor	r1, r1
    1030:	fa 01       	movw	r30, r20
    1032:	e5 51       	subi	r30, 0x15	; 21
    1034:	fe 4f       	sbci	r31, 0xFE	; 254
    1036:	80 81       	ld	r24, Z
    1038:	81 32       	cpi	r24, 0x21	; 33
    103a:	a0 f4       	brcc	.+40     	; 0x1064 <log_is_data_valid+0x46>
    103c:	80 e0       	ldi	r24, 0x00	; 0
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	20 e0       	ldi	r18, 0x00	; 0
    1042:	fa 01       	movw	r30, r20
    1044:	e8 0f       	add	r30, r24
    1046:	f9 1f       	adc	r31, r25
    1048:	e5 51       	subi	r30, 0x15	; 21
    104a:	fe 4f       	sbci	r31, 0xFE	; 254
    104c:	30 81       	ld	r19, Z
    104e:	23 0f       	add	r18, r19
    1050:	01 96       	adiw	r24, 0x01	; 1
    1052:	87 30       	cpi	r24, 0x07	; 7
    1054:	91 05       	cpc	r25, r1
    1056:	a9 f7       	brne	.-22     	; 0x1042 <log_is_data_valid+0x24>
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	22 23       	and	r18, r18
    105e:	21 f0       	breq	.+8      	; 0x1068 <log_is_data_valid+0x4a>
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	08 95       	ret
    1064:	80 e0       	ldi	r24, 0x00	; 0
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	08 95       	ret

0000106a <log_init>:
    106a:	6f 92       	push	r6
    106c:	7f 92       	push	r7
    106e:	8f 92       	push	r8
    1070:	9f 92       	push	r9
    1072:	af 92       	push	r10
    1074:	bf 92       	push	r11
    1076:	cf 92       	push	r12
    1078:	df 92       	push	r13
    107a:	ef 92       	push	r14
    107c:	ff 92       	push	r15
    107e:	0f 93       	push	r16
    1080:	1f 93       	push	r17
    1082:	cf 93       	push	r28
    1084:	df 93       	push	r29
    1086:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
    108a:	89 2b       	or	r24, r25
    108c:	e1 f7       	brne	.-8      	; 0x1086 <log_init+0x1c>
    108e:	0b e5       	ldi	r16, 0x5B	; 91
    1090:	12 e0       	ldi	r17, 0x02	; 2
    1092:	c0 e8       	ldi	r28, 0x80	; 128
    1094:	d0 e0       	ldi	r29, 0x00	; 0
    1096:	be 01       	movw	r22, r28
    1098:	65 59       	subi	r22, 0x95	; 149
    109a:	7e 4f       	sbci	r23, 0xFE	; 254
    109c:	47 e0       	ldi	r20, 0x07	; 7
    109e:	ce 01       	movw	r24, r28
    10a0:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
    10a4:	f8 01       	movw	r30, r16
    10a6:	11 92       	st	Z+, r1
    10a8:	8f 01       	movw	r16, r30
    10aa:	27 96       	adiw	r28, 0x07	; 7
    10ac:	c0 3f       	cpi	r28, 0xF0	; 240
    10ae:	d1 05       	cpc	r29, r1
    10b0:	91 f7       	brne	.-28     	; 0x1096 <log_init+0x2c>
    10b2:	4b ee       	ldi	r20, 0xEB	; 235
    10b4:	e4 2e       	mov	r14, r20
    10b6:	41 e0       	ldi	r20, 0x01	; 1
    10b8:	f4 2e       	mov	r15, r20
    10ba:	87 01       	movw	r16, r14
    10bc:	c0 e0       	ldi	r28, 0x00	; 0
    10be:	d0 e0       	ldi	r29, 0x00	; 0
    10c0:	d1 2c       	mov	r13, r1
    10c2:	b1 2c       	mov	r11, r1
    10c4:	77 24       	eor	r7, r7
    10c6:	7a 94       	dec	r7
    10c8:	ce 01       	movw	r24, r28
    10ca:	0e 94 0f 08 	call	0x101e	; 0x101e <log_is_data_valid>
    10ce:	89 2b       	or	r24, r25
    10d0:	41 f0       	breq	.+16     	; 0x10e2 <log_init+0x78>
    10d2:	f8 01       	movw	r30, r16
    10d4:	80 81       	ld	r24, Z
    10d6:	87 15       	cp	r24, r7
    10d8:	20 f4       	brcc	.+8      	; 0x10e2 <log_init+0x78>
    10da:	bc 2e       	mov	r11, r28
    10dc:	78 2e       	mov	r7, r24
    10de:	dd 24       	eor	r13, r13
    10e0:	d3 94       	inc	r13
    10e2:	21 96       	adiw	r28, 0x01	; 1
    10e4:	09 5f       	subi	r16, 0xF9	; 249
    10e6:	1f 4f       	sbci	r17, 0xFF	; 255
    10e8:	c0 31       	cpi	r28, 0x10	; 16
    10ea:	d1 05       	cpc	r29, r1
    10ec:	69 f7       	brne	.-38     	; 0x10c8 <log_init+0x5e>
    10ee:	dd 20       	and	r13, r13
    10f0:	09 f4       	brne	.+2      	; 0x10f4 <log_init+0x8a>
    10f2:	6a c0       	rjmp	.+212    	; 0x11c8 <log_init+0x15e>
    10f4:	b0 92 ea 01 	sts	0x01EA, r11	; 0x8001ea <last_written>
    10f8:	70 92 e9 01 	sts	0x01E9, r7	; 0x8001e9 <last_transaction_written>
    10fc:	cb 2d       	mov	r28, r11
    10fe:	d0 e0       	ldi	r29, 0x00	; 0
    1100:	8e 01       	movw	r16, r28
    1102:	0f 5f       	subi	r16, 0xFF	; 255
    1104:	1f 4f       	sbci	r17, 0xFF	; 255
    1106:	87 2c       	mov	r8, r7
    1108:	2f e0       	ldi	r18, 0x0F	; 15
    110a:	a2 2e       	mov	r10, r18
    110c:	37 e0       	ldi	r19, 0x07	; 7
    110e:	93 2e       	mov	r9, r19
    1110:	68 01       	movw	r12, r16
    1112:	ff e0       	ldi	r31, 0x0F	; 15
    1114:	cf 22       	and	r12, r31
    1116:	dd 24       	eor	r13, r13
    1118:	c6 01       	movw	r24, r12
    111a:	0e 94 0f 08 	call	0x101e	; 0x101e <log_is_data_valid>
    111e:	89 2b       	or	r24, r25
    1120:	61 f4       	brne	.+24     	; 0x113a <log_init+0xd0>
    1122:	b0 92 e8 01 	sts	0x01E8, r11	; 0x8001e8 <tail>
    1126:	8e 01       	movw	r16, r28
    1128:	01 50       	subi	r16, 0x01	; 1
    112a:	11 09       	sbc	r17, r1
    112c:	60 97       	sbiw	r28, 0x10	; 16
    112e:	80 e1       	ldi	r24, 0x10	; 16
    1130:	a8 2e       	mov	r10, r24
    1132:	b1 2c       	mov	r11, r1
    1134:	97 e0       	ldi	r25, 0x07	; 7
    1136:	69 2e       	mov	r6, r25
    1138:	3a c0       	rjmp	.+116    	; 0x11ae <log_init+0x144>
    113a:	9c 9c       	mul	r9, r12
    113c:	f0 01       	movw	r30, r0
    113e:	9d 9c       	mul	r9, r13
    1140:	f0 0d       	add	r31, r0
    1142:	11 24       	eor	r1, r1
    1144:	e5 51       	subi	r30, 0x15	; 21
    1146:	fe 4f       	sbci	r31, 0xFE	; 254
    1148:	40 81       	ld	r20, Z
    114a:	24 2f       	mov	r18, r20
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	88 2d       	mov	r24, r8
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	01 96       	adiw	r24, 0x01	; 1
    1154:	8f 71       	andi	r24, 0x1F	; 31
    1156:	99 27       	eor	r25, r25
    1158:	28 17       	cp	r18, r24
    115a:	39 07       	cpc	r19, r25
    115c:	11 f7       	brne	.-60     	; 0x1122 <log_init+0xb8>
    115e:	c0 92 ea 01 	sts	0x01EA, r12	; 0x8001ea <last_written>
    1162:	40 93 e9 01 	sts	0x01E9, r20	; 0x8001e9 <last_transaction_written>
    1166:	aa 94       	dec	r10
    1168:	0f 5f       	subi	r16, 0xFF	; 255
    116a:	1f 4f       	sbci	r17, 0xFF	; 255
    116c:	aa 20       	and	r10, r10
    116e:	c9 f2       	breq	.-78     	; 0x1122 <log_init+0xb8>
    1170:	84 2e       	mov	r8, r20
    1172:	ce cf       	rjmp	.-100    	; 0x1110 <log_init+0xa6>
    1174:	f7 01       	movw	r30, r14
    1176:	20 81       	ld	r18, Z
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	87 2d       	mov	r24, r7
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	4f 96       	adiw	r24, 0x1f	; 31
    1180:	8f 71       	andi	r24, 0x1F	; 31
    1182:	99 27       	eor	r25, r25
    1184:	28 17       	cp	r18, r24
    1186:	39 07       	cpc	r19, r25
    1188:	31 f5       	brne	.+76     	; 0x11d6 <log_init+0x16c>
    118a:	c0 92 e8 01 	sts	0x01E8, r12	; 0x8001e8 <tail>
    118e:	68 9c       	mul	r6, r8
    1190:	f0 01       	movw	r30, r0
    1192:	69 9c       	mul	r6, r9
    1194:	f0 0d       	add	r31, r0
    1196:	11 24       	eor	r1, r1
    1198:	e5 51       	subi	r30, 0x15	; 21
    119a:	fe 4f       	sbci	r31, 0xFE	; 254
    119c:	70 80       	ld	r7, Z
    119e:	01 50       	subi	r16, 0x01	; 1
    11a0:	11 09       	sbc	r17, r1
    11a2:	f7 e0       	ldi	r31, 0x07	; 7
    11a4:	ef 0e       	add	r14, r31
    11a6:	f1 1c       	adc	r15, r1
    11a8:	0c 17       	cp	r16, r28
    11aa:	1d 07       	cpc	r17, r29
    11ac:	a1 f0       	breq	.+40     	; 0x11d6 <log_init+0x16c>
    11ae:	c8 01       	movw	r24, r16
    11b0:	b5 01       	movw	r22, r10
    11b2:	0e 94 54 13 	call	0x26a8	; 0x26a8 <__divmodhi4>
    11b6:	6c 01       	movw	r12, r24
    11b8:	4c 01       	movw	r8, r24
    11ba:	99 24       	eor	r9, r9
    11bc:	c4 01       	movw	r24, r8
    11be:	0e 94 0f 08 	call	0x101e	; 0x101e <log_is_data_valid>
    11c2:	89 2b       	or	r24, r25
    11c4:	b9 f6       	brne	.-82     	; 0x1174 <log_init+0x10a>
    11c6:	07 c0       	rjmp	.+14     	; 0x11d6 <log_init+0x16c>
    11c8:	8f e0       	ldi	r24, 0x0F	; 15
    11ca:	80 93 ea 01 	sts	0x01EA, r24	; 0x8001ea <last_written>
    11ce:	10 92 e9 01 	sts	0x01E9, r1	; 0x8001e9 <last_transaction_written>
    11d2:	10 92 e8 01 	sts	0x01E8, r1	; 0x8001e8 <tail>
    11d6:	df 91       	pop	r29
    11d8:	cf 91       	pop	r28
    11da:	1f 91       	pop	r17
    11dc:	0f 91       	pop	r16
    11de:	ff 90       	pop	r15
    11e0:	ef 90       	pop	r14
    11e2:	df 90       	pop	r13
    11e4:	cf 90       	pop	r12
    11e6:	bf 90       	pop	r11
    11e8:	af 90       	pop	r10
    11ea:	9f 90       	pop	r9
    11ec:	8f 90       	pop	r8
    11ee:	7f 90       	pop	r7
    11f0:	6f 90       	pop	r6
    11f2:	08 95       	ret

000011f4 <log_update>:
    11f4:	ef 92       	push	r14
    11f6:	ff 92       	push	r15
    11f8:	1f 93       	push	r17
    11fa:	cf 93       	push	r28
    11fc:	df 93       	push	r29
    11fe:	0e 94 08 03 	call	0x610	; 0x610 <eeprom_isbusy>
    1202:	89 2b       	or	r24, r25
    1204:	39 f5       	brne	.+78     	; 0x1254 <log_update+0x60>
    1206:	eb e5       	ldi	r30, 0x5B	; 91
    1208:	f2 e0       	ldi	r31, 0x02	; 2
    120a:	c0 e0       	ldi	r28, 0x00	; 0
    120c:	d0 e0       	ldi	r29, 0x00	; 0
    120e:	81 91       	ld	r24, Z+
    1210:	88 23       	and	r24, r24
    1212:	e1 f0       	breq	.+56     	; 0x124c <log_update+0x58>
    1214:	17 e0       	ldi	r17, 0x07	; 7
    1216:	1c 9f       	mul	r17, r28
    1218:	c0 01       	movw	r24, r0
    121a:	1d 9f       	mul	r17, r29
    121c:	90 0d       	add	r25, r0
    121e:	11 24       	eor	r1, r1
    1220:	9c 01       	movw	r18, r24
    1222:	25 51       	subi	r18, 0x15	; 21
    1224:	3e 4f       	sbci	r19, 0xFE	; 254
    1226:	79 01       	movw	r14, r18
    1228:	67 e0       	ldi	r22, 0x07	; 7
    122a:	70 e0       	ldi	r23, 0x00	; 0
    122c:	c9 01       	movw	r24, r18
    122e:	0e 94 f1 06 	call	0xde2	; 0xde2 <update_checksum>
    1232:	c1 9f       	mul	r28, r17
    1234:	c0 01       	movw	r24, r0
    1236:	11 24       	eor	r1, r1
    1238:	47 e0       	ldi	r20, 0x07	; 7
    123a:	b7 01       	movw	r22, r14
    123c:	80 58       	subi	r24, 0x80	; 128
    123e:	9f 4f       	sbci	r25, 0xFF	; 255
    1240:	0e 94 17 03 	call	0x62e	; 0x62e <eeprom_writebuf>
    1244:	c5 5a       	subi	r28, 0xA5	; 165
    1246:	dd 4f       	sbci	r29, 0xFD	; 253
    1248:	18 82       	st	Y, r1
    124a:	04 c0       	rjmp	.+8      	; 0x1254 <log_update+0x60>
    124c:	21 96       	adiw	r28, 0x01	; 1
    124e:	c0 31       	cpi	r28, 0x10	; 16
    1250:	d1 05       	cpc	r29, r1
    1252:	e9 f6       	brne	.-70     	; 0x120e <log_update+0x1a>
    1254:	df 91       	pop	r29
    1256:	cf 91       	pop	r28
    1258:	1f 91       	pop	r17
    125a:	ff 90       	pop	r15
    125c:	ef 90       	pop	r14
    125e:	08 95       	ret

00001260 <log_add_record>:
    1260:	ef 92       	push	r14
    1262:	ff 92       	push	r15
    1264:	0f 93       	push	r16
    1266:	1f 93       	push	r17
    1268:	cf 93       	push	r28
    126a:	df 93       	push	r29
    126c:	e8 2e       	mov	r14, r24
    126e:	c0 91 ea 01 	lds	r28, 0x01EA	; 0x8001ea <last_written>
    1272:	d0 e0       	ldi	r29, 0x00	; 0
    1274:	21 96       	adiw	r28, 0x01	; 1
    1276:	cf 70       	andi	r28, 0x0F	; 15
    1278:	dd 27       	eor	r29, r29
    127a:	80 91 e8 01 	lds	r24, 0x01E8	; 0x8001e8 <tail>
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	0e 94 0f 08 	call	0x101e	; 0x101e <log_is_data_valid>
    1284:	f8 2e       	mov	r15, r24
    1286:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <last_transaction_written>
    128a:	8f 5f       	subi	r24, 0xFF	; 255
    128c:	81 32       	cpi	r24, 0x21	; 33
    128e:	18 f4       	brcc	.+6      	; 0x1296 <log_add_record+0x36>
    1290:	80 93 e9 01 	sts	0x01E9, r24	; 0x8001e9 <last_transaction_written>
    1294:	02 c0       	rjmp	.+4      	; 0x129a <log_add_record+0x3a>
    1296:	10 92 e9 01 	sts	0x01E9, r1	; 0x8001e9 <last_transaction_written>
    129a:	87 e0       	ldi	r24, 0x07	; 7
    129c:	8c 9f       	mul	r24, r28
    129e:	80 01       	movw	r16, r0
    12a0:	8d 9f       	mul	r24, r29
    12a2:	10 0d       	add	r17, r0
    12a4:	11 24       	eor	r1, r1
    12a6:	05 51       	subi	r16, 0x15	; 21
    12a8:	1e 4f       	sbci	r17, 0xFE	; 254
    12aa:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <last_transaction_written>
    12ae:	f8 01       	movw	r30, r16
    12b0:	80 83       	st	Z, r24
    12b2:	0e 94 fd 09 	call	0x13fa	; 0x13fa <rtc_get_date>
    12b6:	f8 01       	movw	r30, r16
    12b8:	61 83       	std	Z+1, r22	; 0x01
    12ba:	72 83       	std	Z+2, r23	; 0x02
    12bc:	83 83       	std	Z+3, r24	; 0x03
    12be:	94 83       	std	Z+4, r25	; 0x04
    12c0:	e5 82       	std	Z+5, r14	; 0x05
    12c2:	c0 93 ea 01 	sts	0x01EA, r28	; 0x8001ea <last_written>
    12c6:	67 e0       	ldi	r22, 0x07	; 7
    12c8:	70 e0       	ldi	r23, 0x00	; 0
    12ca:	c8 01       	movw	r24, r16
    12cc:	0e 94 f1 06 	call	0xde2	; 0xde2 <update_checksum>
    12d0:	c5 5a       	subi	r28, 0xA5	; 165
    12d2:	dd 4f       	sbci	r29, 0xFD	; 253
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	88 83       	st	Y, r24
    12d8:	80 91 ea 01 	lds	r24, 0x01EA	; 0x8001ea <last_written>
    12dc:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <tail>
    12e0:	89 13       	cpse	r24, r25
    12e2:	08 c0       	rjmp	.+16     	; 0x12f4 <log_add_record+0x94>
    12e4:	ff 20       	and	r15, r15
    12e6:	31 f0       	breq	.+12     	; 0x12f4 <log_add_record+0x94>
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	01 96       	adiw	r24, 0x01	; 1
    12ec:	8f 70       	andi	r24, 0x0F	; 15
    12ee:	99 27       	eor	r25, r25
    12f0:	80 93 e8 01 	sts	0x01E8, r24	; 0x8001e8 <tail>
    12f4:	df 91       	pop	r29
    12f6:	cf 91       	pop	r28
    12f8:	1f 91       	pop	r17
    12fa:	0f 91       	pop	r16
    12fc:	ff 90       	pop	r15
    12fe:	ef 90       	pop	r14
    1300:	08 95       	ret

00001302 <log_clear>:
    1302:	eb ee       	ldi	r30, 0xEB	; 235
    1304:	f1 e0       	ldi	r31, 0x01	; 1
    1306:	ab e5       	ldi	r26, 0x5B	; 91
    1308:	b2 e0       	ldi	r27, 0x02	; 2
    130a:	8f ef       	ldi	r24, 0xFF	; 255
    130c:	4f ef       	ldi	r20, 0xFF	; 255
    130e:	5f ef       	ldi	r21, 0xFF	; 255
    1310:	ba 01       	movw	r22, r20
    1312:	91 e0       	ldi	r25, 0x01	; 1
    1314:	80 83       	st	Z, r24
    1316:	85 83       	std	Z+5, r24	; 0x05
    1318:	41 83       	std	Z+1, r20	; 0x01
    131a:	52 83       	std	Z+2, r21	; 0x02
    131c:	63 83       	std	Z+3, r22	; 0x03
    131e:	74 83       	std	Z+4, r23	; 0x04
    1320:	9d 93       	st	X+, r25
    1322:	37 96       	adiw	r30, 0x07	; 7
    1324:	22 e0       	ldi	r18, 0x02	; 2
    1326:	eb 35       	cpi	r30, 0x5B	; 91
    1328:	f2 07       	cpc	r31, r18
    132a:	a1 f7       	brne	.-24     	; 0x1314 <log_clear+0x12>
    132c:	8f e0       	ldi	r24, 0x0F	; 15
    132e:	80 93 ea 01 	sts	0x01EA, r24	; 0x8001ea <last_written>
    1332:	10 92 e8 01 	sts	0x01E8, r1	; 0x8001e8 <tail>
    1336:	10 92 e9 01 	sts	0x01E9, r1	; 0x8001e9 <last_transaction_written>
    133a:	08 95       	ret

0000133c <log_get_num_entries>:
    133c:	0f 93       	push	r16
    133e:	1f 93       	push	r17
    1340:	cf 93       	push	r28
    1342:	df 93       	push	r29
    1344:	00 91 e8 01 	lds	r16, 0x01E8	; 0x8001e8 <tail>
    1348:	c0 2f       	mov	r28, r16
    134a:	10 e0       	ldi	r17, 0x00	; 0
    134c:	d0 e0       	ldi	r29, 0x00	; 0
    134e:	ce 01       	movw	r24, r28
    1350:	0e 94 0f 08 	call	0x101e	; 0x101e <log_is_data_valid>
    1354:	89 2b       	or	r24, r25
    1356:	29 f0       	breq	.+10     	; 0x1362 <log_get_num_entries+0x26>
    1358:	21 96       	adiw	r28, 0x01	; 1
    135a:	cf 70       	andi	r28, 0x0F	; 15
    135c:	1f 5f       	subi	r17, 0xFF	; 255
    135e:	0c 13       	cpse	r16, r28
    1360:	f5 cf       	rjmp	.-22     	; 0x134c <log_get_num_entries+0x10>
    1362:	81 2f       	mov	r24, r17
    1364:	df 91       	pop	r29
    1366:	cf 91       	pop	r28
    1368:	1f 91       	pop	r17
    136a:	0f 91       	pop	r16
    136c:	08 95       	ret

0000136e <log_get_record>:
    136e:	af 92       	push	r10
    1370:	bf 92       	push	r11
    1372:	cf 92       	push	r12
    1374:	df 92       	push	r13
    1376:	ef 92       	push	r14
    1378:	ff 92       	push	r15
    137a:	0f 93       	push	r16
    137c:	1f 93       	push	r17
    137e:	cf 93       	push	r28
    1380:	df 93       	push	r29
    1382:	6b 01       	movw	r12, r22
    1384:	7c 01       	movw	r14, r24
    1386:	8a 01       	movw	r16, r20
    1388:	59 01       	movw	r10, r18
    138a:	0e 94 9e 09 	call	0x133c	; 0x133c <log_get_num_entries>
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	a0 e0       	ldi	r26, 0x00	; 0
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	c8 16       	cp	r12, r24
    1396:	d9 06       	cpc	r13, r25
    1398:	ea 06       	cpc	r14, r26
    139a:	fb 06       	cpc	r15, r27
    139c:	f8 f4       	brcc	.+62     	; 0x13dc <log_get_record+0x6e>
    139e:	80 91 e8 01 	lds	r24, 0x01E8	; 0x8001e8 <tail>
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	c8 0e       	add	r12, r24
    13a6:	d9 1e       	adc	r13, r25
    13a8:	8f e0       	ldi	r24, 0x0F	; 15
    13aa:	c8 22       	and	r12, r24
    13ac:	dd 24       	eor	r13, r13
    13ae:	87 e0       	ldi	r24, 0x07	; 7
    13b0:	8c 9d       	mul	r24, r12
    13b2:	f0 01       	movw	r30, r0
    13b4:	8d 9d       	mul	r24, r13
    13b6:	f0 0d       	add	r31, r0
    13b8:	11 24       	eor	r1, r1
    13ba:	e5 51       	subi	r30, 0x15	; 21
    13bc:	fe 4f       	sbci	r31, 0xFE	; 254
    13be:	81 81       	ldd	r24, Z+1	; 0x01
    13c0:	92 81       	ldd	r25, Z+2	; 0x02
    13c2:	a3 81       	ldd	r26, Z+3	; 0x03
    13c4:	b4 81       	ldd	r27, Z+4	; 0x04
    13c6:	e8 01       	movw	r28, r16
    13c8:	88 83       	st	Y, r24
    13ca:	99 83       	std	Y+1, r25	; 0x01
    13cc:	aa 83       	std	Y+2, r26	; 0x02
    13ce:	bb 83       	std	Y+3, r27	; 0x03
    13d0:	85 81       	ldd	r24, Z+5	; 0x05
    13d2:	f5 01       	movw	r30, r10
    13d4:	80 83       	st	Z, r24
    13d6:	81 e0       	ldi	r24, 0x01	; 1
    13d8:	90 e0       	ldi	r25, 0x00	; 0
    13da:	02 c0       	rjmp	.+4      	; 0x13e0 <log_get_record+0x72>
    13dc:	80 e0       	ldi	r24, 0x00	; 0
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	df 91       	pop	r29
    13e2:	cf 91       	pop	r28
    13e4:	1f 91       	pop	r17
    13e6:	0f 91       	pop	r16
    13e8:	ff 90       	pop	r15
    13ea:	ef 90       	pop	r14
    13ec:	df 90       	pop	r13
    13ee:	cf 90       	pop	r12
    13f0:	bf 90       	pop	r11
    13f2:	af 90       	pop	r10
    13f4:	08 95       	ret

000013f6 <rtc_init>:
    13f6:	0c 94 d1 05 	jmp	0xba2	; 0xba2 <timer1_init>

000013fa <rtc_get_date>:
    13fa:	0f 93       	push	r16
    13fc:	1f 93       	push	r17
    13fe:	0e 94 0d 06 	call	0xc1a	; 0xc1a <timer1_get>
    1402:	00 91 10 03 	lds	r16, 0x0310	; 0x800310 <rtc_base>
    1406:	10 91 11 03 	lds	r17, 0x0311	; 0x800311 <rtc_base+0x1>
    140a:	20 91 12 03 	lds	r18, 0x0312	; 0x800312 <rtc_base+0x2>
    140e:	30 91 13 03 	lds	r19, 0x0313	; 0x800313 <rtc_base+0x3>
    1412:	60 0f       	add	r22, r16
    1414:	71 1f       	adc	r23, r17
    1416:	82 1f       	adc	r24, r18
    1418:	93 1f       	adc	r25, r19
    141a:	1f 91       	pop	r17
    141c:	0f 91       	pop	r16
    141e:	08 95       	ret

00001420 <is_leapyear>:
    1420:	9c 01       	movw	r18, r24
    1422:	60 e9       	ldi	r22, 0x90	; 144
    1424:	71 e0       	ldi	r23, 0x01	; 1
    1426:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    142a:	89 2b       	or	r24, r25
    142c:	79 f0       	breq	.+30     	; 0x144c <is_leapyear+0x2c>
    142e:	c9 01       	movw	r24, r18
    1430:	83 70       	andi	r24, 0x03	; 3
    1432:	99 27       	eor	r25, r25
    1434:	89 2b       	or	r24, r25
    1436:	61 f4       	brne	.+24     	; 0x1450 <is_leapyear+0x30>
    1438:	c9 01       	movw	r24, r18
    143a:	64 e6       	ldi	r22, 0x64	; 100
    143c:	70 e0       	ldi	r23, 0x00	; 0
    143e:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    1442:	9c 01       	movw	r18, r24
    1444:	81 e0       	ldi	r24, 0x01	; 1
    1446:	23 2b       	or	r18, r19
    1448:	21 f4       	brne	.+8      	; 0x1452 <is_leapyear+0x32>
    144a:	02 c0       	rjmp	.+4      	; 0x1450 <is_leapyear+0x30>
    144c:	81 e0       	ldi	r24, 0x01	; 1
    144e:	08 95       	ret
    1450:	80 e0       	ldi	r24, 0x00	; 0
    1452:	08 95       	ret

00001454 <rtc_set_by_datestr>:
    1454:	2f 92       	push	r2
    1456:	3f 92       	push	r3
    1458:	4f 92       	push	r4
    145a:	5f 92       	push	r5
    145c:	6f 92       	push	r6
    145e:	7f 92       	push	r7
    1460:	8f 92       	push	r8
    1462:	9f 92       	push	r9
    1464:	af 92       	push	r10
    1466:	bf 92       	push	r11
    1468:	cf 92       	push	r12
    146a:	df 92       	push	r13
    146c:	ef 92       	push	r14
    146e:	ff 92       	push	r15
    1470:	0f 93       	push	r16
    1472:	1f 93       	push	r17
    1474:	cf 93       	push	r28
    1476:	df 93       	push	r29
    1478:	cd b7       	in	r28, 0x3d	; 61
    147a:	de b7       	in	r29, 0x3e	; 62
    147c:	67 97       	sbiw	r28, 0x17	; 23
    147e:	0f b6       	in	r0, 0x3f	; 63
    1480:	f8 94       	cli
    1482:	de bf       	out	0x3e, r29	; 62
    1484:	0f be       	out	0x3f, r0	; 63
    1486:	cd bf       	out	0x3d, r28	; 61
    1488:	2c e0       	ldi	r18, 0x0C	; 12
    148a:	e3 eb       	ldi	r30, 0xB3	; 179
    148c:	f1 e0       	ldi	r31, 0x01	; 1
    148e:	ae 01       	movw	r20, r28
    1490:	4f 5f       	subi	r20, 0xFF	; 255
    1492:	5f 4f       	sbci	r21, 0xFF	; 255
    1494:	1a 01       	movw	r2, r20
    1496:	da 01       	movw	r26, r20
    1498:	01 90       	ld	r0, Z+
    149a:	0d 92       	st	X+, r0
    149c:	2a 95       	dec	r18
    149e:	e1 f7       	brne	.-8      	; 0x1498 <rtc_set_by_datestr+0x44>
    14a0:	dc 01       	movw	r26, r24
    14a2:	2c 91       	ld	r18, X
    14a4:	22 0f       	add	r18, r18
    14a6:	20 56       	subi	r18, 0x60	; 96
    14a8:	32 2f       	mov	r19, r18
    14aa:	33 0f       	add	r19, r19
    14ac:	33 0f       	add	r19, r19
    14ae:	23 0f       	add	r18, r19
    14b0:	11 96       	adiw	r26, 0x01	; 1
    14b2:	3c 91       	ld	r19, X
    14b4:	11 97       	sbiw	r26, 0x01	; 1
    14b6:	31 53       	subi	r19, 0x31	; 49
    14b8:	23 0f       	add	r18, r19
    14ba:	2d 87       	std	Y+13, r18	; 0x0d
    14bc:	13 96       	adiw	r26, 0x03	; 3
    14be:	2c 91       	ld	r18, X
    14c0:	13 97       	sbiw	r26, 0x03	; 3
    14c2:	02 2e       	mov	r0, r18
    14c4:	00 0c       	add	r0, r0
    14c6:	33 0b       	sbc	r19, r19
    14c8:	20 53       	subi	r18, 0x30	; 48
    14ca:	31 09       	sbc	r19, r1
    14cc:	6a e0       	ldi	r22, 0x0A	; 10
    14ce:	62 9f       	mul	r22, r18
    14d0:	a0 01       	movw	r20, r0
    14d2:	63 9f       	mul	r22, r19
    14d4:	50 0d       	add	r21, r0
    14d6:	11 24       	eor	r1, r1
    14d8:	14 96       	adiw	r26, 0x04	; 4
    14da:	cc 90       	ld	r12, X
    14dc:	0c 2c       	mov	r0, r12
    14de:	00 0c       	add	r0, r0
    14e0:	dd 08       	sbc	r13, r13
    14e2:	b0 e3       	ldi	r27, 0x30	; 48
    14e4:	cb 1a       	sub	r12, r27
    14e6:	d1 08       	sbc	r13, r1
    14e8:	c4 0e       	add	r12, r20
    14ea:	d5 1e       	adc	r13, r21
    14ec:	86 01       	movw	r16, r12
    14ee:	01 50       	subi	r16, 0x01	; 1
    14f0:	11 09       	sbc	r17, r1
    14f2:	fc 01       	movw	r30, r24
    14f4:	26 81       	ldd	r18, Z+6	; 0x06
    14f6:	02 2e       	mov	r0, r18
    14f8:	00 0c       	add	r0, r0
    14fa:	33 0b       	sbc	r19, r19
    14fc:	20 53       	subi	r18, 0x30	; 48
    14fe:	31 09       	sbc	r19, r1
    1500:	e8 ee       	ldi	r30, 0xE8	; 232
    1502:	f3 e0       	ldi	r31, 0x03	; 3
    1504:	2e 9f       	mul	r18, r30
    1506:	a0 01       	movw	r20, r0
    1508:	2f 9f       	mul	r18, r31
    150a:	50 0d       	add	r21, r0
    150c:	3e 9f       	mul	r19, r30
    150e:	50 0d       	add	r21, r0
    1510:	11 24       	eor	r1, r1
    1512:	dc 01       	movw	r26, r24
    1514:	17 96       	adiw	r26, 0x07	; 7
    1516:	2c 91       	ld	r18, X
    1518:	17 97       	sbiw	r26, 0x07	; 7
    151a:	02 2e       	mov	r0, r18
    151c:	00 0c       	add	r0, r0
    151e:	33 0b       	sbc	r19, r19
    1520:	20 53       	subi	r18, 0x30	; 48
    1522:	31 09       	sbc	r19, r1
    1524:	74 e6       	ldi	r23, 0x64	; 100
    1526:	72 9f       	mul	r23, r18
    1528:	70 01       	movw	r14, r0
    152a:	73 9f       	mul	r23, r19
    152c:	f0 0c       	add	r15, r0
    152e:	11 24       	eor	r1, r1
    1530:	e4 0e       	add	r14, r20
    1532:	f5 1e       	adc	r15, r21
    1534:	18 96       	adiw	r26, 0x08	; 8
    1536:	4c 91       	ld	r20, X
    1538:	18 97       	sbiw	r26, 0x08	; 8
    153a:	04 2e       	mov	r0, r20
    153c:	00 0c       	add	r0, r0
    153e:	55 0b       	sbc	r21, r21
    1540:	40 53       	subi	r20, 0x30	; 48
    1542:	51 09       	sbc	r21, r1
    1544:	64 9f       	mul	r22, r20
    1546:	90 01       	movw	r18, r0
    1548:	65 9f       	mul	r22, r21
    154a:	30 0d       	add	r19, r0
    154c:	11 24       	eor	r1, r1
    154e:	e2 0e       	add	r14, r18
    1550:	f3 1e       	adc	r15, r19
    1552:	19 96       	adiw	r26, 0x09	; 9
    1554:	2c 91       	ld	r18, X
    1556:	19 97       	sbiw	r26, 0x09	; 9
    1558:	f7 01       	movw	r30, r14
    155a:	e2 0f       	add	r30, r18
    155c:	f1 1d       	adc	r31, r1
    155e:	27 fd       	sbrc	r18, 7
    1560:	fa 95       	dec	r31
    1562:	af 01       	movw	r20, r30
    1564:	58 50       	subi	r21, 0x08	; 8
    1566:	7a 01       	movw	r14, r20
    1568:	1b 96       	adiw	r26, 0x0b	; 11
    156a:	2c 91       	ld	r18, X
    156c:	1b 97       	sbiw	r26, 0x0b	; 11
    156e:	22 0f       	add	r18, r18
    1570:	20 56       	subi	r18, 0x60	; 96
    1572:	32 2f       	mov	r19, r18
    1574:	33 0f       	add	r19, r19
    1576:	33 0f       	add	r19, r19
    1578:	23 0f       	add	r18, r19
    157a:	1c 96       	adiw	r26, 0x0c	; 12
    157c:	3c 91       	ld	r19, X
    157e:	1c 97       	sbiw	r26, 0x0c	; 12
    1580:	30 53       	subi	r19, 0x30	; 48
    1582:	23 0f       	add	r18, r19
    1584:	29 8b       	std	Y+17, r18	; 0x11
    1586:	1e 96       	adiw	r26, 0x0e	; 14
    1588:	2c 91       	ld	r18, X
    158a:	1e 97       	sbiw	r26, 0x0e	; 14
    158c:	22 0f       	add	r18, r18
    158e:	20 56       	subi	r18, 0x60	; 96
    1590:	32 2f       	mov	r19, r18
    1592:	33 0f       	add	r19, r19
    1594:	33 0f       	add	r19, r19
    1596:	23 0f       	add	r18, r19
    1598:	1f 96       	adiw	r26, 0x0f	; 15
    159a:	3c 91       	ld	r19, X
    159c:	1f 97       	sbiw	r26, 0x0f	; 15
    159e:	30 53       	subi	r19, 0x30	; 48
    15a0:	23 0f       	add	r18, r19
    15a2:	2a 8b       	std	Y+18, r18	; 0x12
    15a4:	51 96       	adiw	r26, 0x11	; 17
    15a6:	2c 91       	ld	r18, X
    15a8:	51 97       	sbiw	r26, 0x11	; 17
    15aa:	22 0f       	add	r18, r18
    15ac:	20 56       	subi	r18, 0x60	; 96
    15ae:	32 2f       	mov	r19, r18
    15b0:	33 0f       	add	r19, r19
    15b2:	33 0f       	add	r19, r19
    15b4:	23 0f       	add	r18, r19
    15b6:	52 96       	adiw	r26, 0x12	; 18
    15b8:	8c 91       	ld	r24, X
    15ba:	80 53       	subi	r24, 0x30	; 48
    15bc:	28 0f       	add	r18, r24
    15be:	2b 8b       	std	Y+19, r18	; 0x13
    15c0:	ca 01       	movw	r24, r20
    15c2:	0e 94 10 0a 	call	0x1420	; 0x1420 <is_leapyear>
    15c6:	88 23       	and	r24, r24
    15c8:	21 f0       	breq	.+8      	; 0x15d2 <rtc_set_by_datestr+0x17e>
    15ca:	5d 85       	ldd	r21, Y+13	; 0x0d
    15cc:	52 30       	cpi	r21, 0x02	; 2
    15ce:	08 f0       	brcs	.+2      	; 0x15d2 <rtc_set_by_datestr+0x17e>
    15d0:	86 01       	movw	r16, r12
    15d2:	c7 01       	movw	r24, r14
    15d4:	60 e9       	ldi	r22, 0x90	; 144
    15d6:	71 e0       	ldi	r23, 0x01	; 1
    15d8:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    15dc:	fc 01       	movw	r30, r24
    15de:	db 01       	movw	r26, r22
    15e0:	20 e8       	ldi	r18, 0x80	; 128
    15e2:	39 e5       	ldi	r19, 0x59	; 89
    15e4:	40 e6       	ldi	r20, 0x60	; 96
    15e6:	50 ef       	ldi	r21, 0xF0	; 240
    15e8:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    15ec:	2b 01       	movw	r4, r22
    15ee:	3c 01       	movw	r6, r24
    15f0:	cf 01       	movw	r24, r30
    15f2:	64 e6       	ldi	r22, 0x64	; 100
    15f4:	70 e0       	ldi	r23, 0x00	; 0
    15f6:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    15fa:	fc 01       	movw	r30, r24
    15fc:	db 01       	movw	r26, r22
    15fe:	20 e0       	ldi	r18, 0x00	; 0
    1600:	32 ec       	ldi	r19, 0xC2	; 194
    1602:	47 e1       	ldi	r20, 0x17	; 23
    1604:	5c eb       	ldi	r21, 0xBC	; 188
    1606:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    160a:	4b 01       	movw	r8, r22
    160c:	5c 01       	movw	r10, r24
    160e:	df 01       	movw	r26, r30
    1610:	b6 95       	lsr	r27
    1612:	a7 95       	ror	r26
    1614:	b6 95       	lsr	r27
    1616:	a7 95       	ror	r26
    1618:	20 e8       	ldi	r18, 0x80	; 128
    161a:	3f e1       	ldi	r19, 0x1F	; 31
    161c:	46 e8       	ldi	r20, 0x86	; 134
    161e:	57 e0       	ldi	r21, 0x07	; 7
    1620:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    1624:	6b 01       	movw	r12, r22
    1626:	7c 01       	movw	r14, r24
    1628:	df 01       	movw	r26, r30
    162a:	a3 70       	andi	r26, 0x03	; 3
    162c:	bb 27       	eor	r27, r27
    162e:	20 e8       	ldi	r18, 0x80	; 128
    1630:	33 e3       	ldi	r19, 0x33	; 51
    1632:	41 ee       	ldi	r20, 0xE1	; 225
    1634:	51 e0       	ldi	r21, 0x01	; 1
    1636:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    163a:	6c 8b       	std	Y+20, r22	; 0x14
    163c:	7d 8b       	std	Y+21, r23	; 0x15
    163e:	8e 8b       	std	Y+22, r24	; 0x16
    1640:	9f 8b       	std	Y+23, r25	; 0x17
    1642:	f1 01       	movw	r30, r2
    1644:	8e 2f       	mov	r24, r30
    1646:	82 19       	sub	r24, r2
    1648:	9d 85       	ldd	r25, Y+13	; 0x0d
    164a:	89 17       	cp	r24, r25
    164c:	20 f4       	brcc	.+8      	; 0x1656 <rtc_set_by_datestr+0x202>
    164e:	81 91       	ld	r24, Z+
    1650:	08 0f       	add	r16, r24
    1652:	11 1d       	adc	r17, r1
    1654:	f7 cf       	rjmp	.-18     	; 0x1644 <rtc_set_by_datestr+0x1f0>
    1656:	a9 89       	ldd	r26, Y+17	; 0x11
    1658:	2a 2f       	mov	r18, r26
    165a:	30 e0       	ldi	r19, 0x00	; 0
    165c:	a0 e1       	ldi	r26, 0x10	; 16
    165e:	be e0       	ldi	r27, 0x0E	; 14
    1660:	0e 94 a9 13 	call	0x2752	; 0x2752 <__umulhisi3>
    1664:	6d 87       	std	Y+13, r22	; 0x0d
    1666:	7e 87       	std	Y+14, r23	; 0x0e
    1668:	8f 87       	std	Y+15, r24	; 0x0f
    166a:	98 8b       	std	Y+16, r25	; 0x10
    166c:	ba 89       	ldd	r27, Y+18	; 0x12
    166e:	2b 2f       	mov	r18, r27
    1670:	30 e0       	ldi	r19, 0x00	; 0
    1672:	ac e3       	ldi	r26, 0x3C	; 60
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	0e 94 a9 13 	call	0x2752	; 0x2752 <__umulhisi3>
    167a:	2d 85       	ldd	r18, Y+13	; 0x0d
    167c:	3e 85       	ldd	r19, Y+14	; 0x0e
    167e:	4f 85       	ldd	r20, Y+15	; 0x0f
    1680:	58 89       	ldd	r21, Y+16	; 0x10
    1682:	26 0f       	add	r18, r22
    1684:	37 1f       	adc	r19, r23
    1686:	48 1f       	adc	r20, r24
    1688:	59 1f       	adc	r21, r25
    168a:	da 01       	movw	r26, r20
    168c:	c9 01       	movw	r24, r18
    168e:	3b 89       	ldd	r19, Y+19	; 0x13
    1690:	83 0f       	add	r24, r19
    1692:	91 1d       	adc	r25, r1
    1694:	a1 1d       	adc	r26, r1
    1696:	b1 1d       	adc	r27, r1
    1698:	48 0e       	add	r4, r24
    169a:	59 1e       	adc	r5, r25
    169c:	6a 1e       	adc	r6, r26
    169e:	7b 1e       	adc	r7, r27
    16a0:	84 0c       	add	r8, r4
    16a2:	95 1c       	adc	r9, r5
    16a4:	a6 1c       	adc	r10, r6
    16a6:	b7 1c       	adc	r11, r7
    16a8:	c8 0c       	add	r12, r8
    16aa:	d9 1c       	adc	r13, r9
    16ac:	ea 1c       	adc	r14, r10
    16ae:	fb 1c       	adc	r15, r11
    16b0:	8c 89       	ldd	r24, Y+20	; 0x14
    16b2:	9d 89       	ldd	r25, Y+21	; 0x15
    16b4:	ae 89       	ldd	r26, Y+22	; 0x16
    16b6:	bf 89       	ldd	r27, Y+23	; 0x17
    16b8:	c8 0e       	add	r12, r24
    16ba:	d9 1e       	adc	r13, r25
    16bc:	ea 1e       	adc	r14, r26
    16be:	fb 1e       	adc	r15, r27
    16c0:	d8 01       	movw	r26, r16
    16c2:	20 e8       	ldi	r18, 0x80	; 128
    16c4:	31 e5       	ldi	r19, 0x51	; 81
    16c6:	41 e0       	ldi	r20, 0x01	; 1
    16c8:	50 e0       	ldi	r21, 0x00	; 0
    16ca:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    16ce:	dc 01       	movw	r26, r24
    16d0:	cb 01       	movw	r24, r22
    16d2:	8c 0d       	add	r24, r12
    16d4:	9d 1d       	adc	r25, r13
    16d6:	ae 1d       	adc	r26, r14
    16d8:	bf 1d       	adc	r27, r15
    16da:	80 93 10 03 	sts	0x0310, r24	; 0x800310 <rtc_base>
    16de:	90 93 11 03 	sts	0x0311, r25	; 0x800311 <rtc_base+0x1>
    16e2:	a0 93 12 03 	sts	0x0312, r26	; 0x800312 <rtc_base+0x2>
    16e6:	b0 93 13 03 	sts	0x0313, r27	; 0x800313 <rtc_base+0x3>
    16ea:	67 96       	adiw	r28, 0x17	; 23
    16ec:	0f b6       	in	r0, 0x3f	; 63
    16ee:	f8 94       	cli
    16f0:	de bf       	out	0x3e, r29	; 62
    16f2:	0f be       	out	0x3f, r0	; 63
    16f4:	cd bf       	out	0x3d, r28	; 61
    16f6:	df 91       	pop	r29
    16f8:	cf 91       	pop	r28
    16fa:	1f 91       	pop	r17
    16fc:	0f 91       	pop	r16
    16fe:	ff 90       	pop	r15
    1700:	ef 90       	pop	r14
    1702:	df 90       	pop	r13
    1704:	cf 90       	pop	r12
    1706:	bf 90       	pop	r11
    1708:	af 90       	pop	r10
    170a:	9f 90       	pop	r9
    170c:	8f 90       	pop	r8
    170e:	7f 90       	pop	r7
    1710:	6f 90       	pop	r6
    1712:	5f 90       	pop	r5
    1714:	4f 90       	pop	r4
    1716:	3f 90       	pop	r3
    1718:	2f 90       	pop	r2
    171a:	0c 94 4f 06 	jmp	0xc9e	; 0xc9e <timer1_clear>

0000171e <get_month>:
    171e:	ef 92       	push	r14
    1720:	ff 92       	push	r15
    1722:	0f 93       	push	r16
    1724:	1f 93       	push	r17
    1726:	cf 93       	push	r28
    1728:	df 93       	push	r29
    172a:	cd b7       	in	r28, 0x3d	; 61
    172c:	de b7       	in	r29, 0x3e	; 62
    172e:	68 97       	sbiw	r28, 0x18	; 24
    1730:	0f b6       	in	r0, 0x3f	; 63
    1732:	f8 94       	cli
    1734:	de bf       	out	0x3e, r29	; 62
    1736:	0f be       	out	0x3f, r0	; 63
    1738:	cd bf       	out	0x3d, r28	; 61
    173a:	7b 01       	movw	r14, r22
    173c:	2c e0       	ldi	r18, 0x0C	; 12
    173e:	e3 eb       	ldi	r30, 0xB3	; 179
    1740:	f1 e0       	ldi	r31, 0x01	; 1
    1742:	de 01       	movw	r26, r28
    1744:	1d 96       	adiw	r26, 0x0d	; 13
    1746:	01 90       	ld	r0, Z+
    1748:	0d 92       	st	X+, r0
    174a:	2a 95       	dec	r18
    174c:	e1 f7       	brne	.-8      	; 0x1746 <get_month+0x28>
    174e:	8e 01       	movw	r16, r28
    1750:	0f 5f       	subi	r16, 0xFF	; 255
    1752:	1f 4f       	sbci	r17, 0xFF	; 255
    1754:	2c e0       	ldi	r18, 0x0C	; 12
    1756:	f8 01       	movw	r30, r16
    1758:	11 92       	st	Z+, r1
    175a:	2a 95       	dec	r18
    175c:	e9 f7       	brne	.-6      	; 0x1758 <get_month+0x3a>
    175e:	0e 94 10 0a 	call	0x1420	; 0x1420 <is_leapyear>
    1762:	8a 83       	std	Y+2, r24	; 0x02
    1764:	de 01       	movw	r26, r28
    1766:	1d 96       	adiw	r26, 0x0d	; 13
    1768:	80 e0       	ldi	r24, 0x00	; 0
    176a:	f7 01       	movw	r30, r14
    176c:	40 81       	ld	r20, Z
    176e:	51 81       	ldd	r21, Z+1	; 0x01
    1770:	9d 91       	ld	r25, X+
    1772:	f8 01       	movw	r30, r16
    1774:	21 91       	ld	r18, Z+
    1776:	8f 01       	movw	r16, r30
    1778:	30 e0       	ldi	r19, 0x00	; 0
    177a:	29 0f       	add	r18, r25
    177c:	31 1d       	adc	r19, r1
    177e:	42 17       	cp	r20, r18
    1780:	53 07       	cpc	r21, r19
    1782:	40 f0       	brcs	.+16     	; 0x1794 <get_month+0x76>
    1784:	42 1b       	sub	r20, r18
    1786:	53 0b       	sbc	r21, r19
    1788:	f7 01       	movw	r30, r14
    178a:	51 83       	std	Z+1, r21	; 0x01
    178c:	40 83       	st	Z, r20
    178e:	8f 5f       	subi	r24, 0xFF	; 255
    1790:	8c 30       	cpi	r24, 0x0C	; 12
    1792:	59 f7       	brne	.-42     	; 0x176a <get_month+0x4c>
    1794:	68 96       	adiw	r28, 0x18	; 24
    1796:	0f b6       	in	r0, 0x3f	; 63
    1798:	f8 94       	cli
    179a:	de bf       	out	0x3e, r29	; 62
    179c:	0f be       	out	0x3f, r0	; 63
    179e:	cd bf       	out	0x3d, r28	; 61
    17a0:	df 91       	pop	r29
    17a2:	cf 91       	pop	r28
    17a4:	1f 91       	pop	r17
    17a6:	0f 91       	pop	r16
    17a8:	ff 90       	pop	r15
    17aa:	ef 90       	pop	r14
    17ac:	08 95       	ret

000017ae <rtc_num2datestr>:
    17ae:	4f 92       	push	r4
    17b0:	5f 92       	push	r5
    17b2:	6f 92       	push	r6
    17b4:	7f 92       	push	r7
    17b6:	8f 92       	push	r8
    17b8:	9f 92       	push	r9
    17ba:	af 92       	push	r10
    17bc:	bf 92       	push	r11
    17be:	cf 92       	push	r12
    17c0:	df 92       	push	r13
    17c2:	ef 92       	push	r14
    17c4:	ff 92       	push	r15
    17c6:	cf 93       	push	r28
    17c8:	df 93       	push	r29
    17ca:	00 d0       	rcall	.+0      	; 0x17cc <rtc_num2datestr+0x1e>
    17cc:	cd b7       	in	r28, 0x3d	; 61
    17ce:	de b7       	in	r29, 0x3e	; 62
    17d0:	2b 01       	movw	r4, r22
    17d2:	3c 01       	movw	r6, r24
    17d4:	81 e0       	ldi	r24, 0x01	; 1
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	a0 e0       	ldi	r26, 0x00	; 0
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	20 e8       	ldi	r18, 0x80	; 128
    17de:	42 16       	cp	r4, r18
    17e0:	29 e5       	ldi	r18, 0x59	; 89
    17e2:	52 06       	cpc	r5, r18
    17e4:	20 e6       	ldi	r18, 0x60	; 96
    17e6:	62 06       	cpc	r6, r18
    17e8:	20 ef       	ldi	r18, 0xF0	; 240
    17ea:	72 06       	cpc	r7, r18
    17ec:	18 f4       	brcc	.+6      	; 0x17f4 <rtc_num2datestr+0x46>
    17ee:	80 e0       	ldi	r24, 0x00	; 0
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	dc 01       	movw	r26, r24
    17f4:	20 e9       	ldi	r18, 0x90	; 144
    17f6:	31 e0       	ldi	r19, 0x01	; 1
    17f8:	82 9f       	mul	r24, r18
    17fa:	50 01       	movw	r10, r0
    17fc:	83 9f       	mul	r24, r19
    17fe:	b0 0c       	add	r11, r0
    1800:	92 9f       	mul	r25, r18
    1802:	b0 0c       	add	r11, r0
    1804:	11 24       	eor	r1, r1
    1806:	80 e3       	ldi	r24, 0x30	; 48
    1808:	a8 1a       	sub	r10, r24
    180a:	88 ef       	ldi	r24, 0xF8	; 248
    180c:	b8 0a       	sbc	r11, r24
    180e:	c1 2c       	mov	r12, r1
    1810:	d1 2c       	mov	r13, r1
    1812:	76 01       	movw	r14, r12
    1814:	c3 94       	inc	r12
    1816:	20 e8       	ldi	r18, 0x80	; 128
    1818:	42 16       	cp	r4, r18
    181a:	29 e5       	ldi	r18, 0x59	; 89
    181c:	52 06       	cpc	r5, r18
    181e:	20 e6       	ldi	r18, 0x60	; 96
    1820:	62 06       	cpc	r6, r18
    1822:	20 ef       	ldi	r18, 0xF0	; 240
    1824:	72 06       	cpc	r7, r18
    1826:	18 f4       	brcc	.+6      	; 0x182e <rtc_num2datestr+0x80>
    1828:	c1 2c       	mov	r12, r1
    182a:	d1 2c       	mov	r13, r1
    182c:	76 01       	movw	r14, r12
    182e:	a7 01       	movw	r20, r14
    1830:	96 01       	movw	r18, r12
    1832:	60 e8       	ldi	r22, 0x80	; 128
    1834:	79 e5       	ldi	r23, 0x59	; 89
    1836:	80 e6       	ldi	r24, 0x60	; 96
    1838:	90 ef       	ldi	r25, 0xF0	; 240
    183a:	0e 94 30 13 	call	0x2660	; 0x2660 <__mulsi3>
    183e:	73 01       	movw	r14, r6
    1840:	62 01       	movw	r12, r4
    1842:	c6 1a       	sub	r12, r22
    1844:	d7 0a       	sbc	r13, r23
    1846:	e8 0a       	sbc	r14, r24
    1848:	f9 0a       	sbc	r15, r25
    184a:	81 e0       	ldi	r24, 0x01	; 1
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	a0 e0       	ldi	r26, 0x00	; 0
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	c1 14       	cp	r12, r1
    1854:	22 ec       	ldi	r18, 0xC2	; 194
    1856:	d2 06       	cpc	r13, r18
    1858:	27 e1       	ldi	r18, 0x17	; 23
    185a:	e2 06       	cpc	r14, r18
    185c:	2c eb       	ldi	r18, 0xBC	; 188
    185e:	f2 06       	cpc	r15, r18
    1860:	18 f4       	brcc	.+6      	; 0x1868 <rtc_num2datestr+0xba>
    1862:	80 e0       	ldi	r24, 0x00	; 0
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	dc 01       	movw	r26, r24
    1868:	44 e6       	ldi	r20, 0x64	; 100
    186a:	48 9f       	mul	r20, r24
    186c:	90 01       	movw	r18, r0
    186e:	49 9f       	mul	r20, r25
    1870:	30 0d       	add	r19, r0
    1872:	11 24       	eor	r1, r1
    1874:	a2 0e       	add	r10, r18
    1876:	b3 1e       	adc	r11, r19
    1878:	21 e0       	ldi	r18, 0x01	; 1
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	40 e0       	ldi	r20, 0x00	; 0
    187e:	50 e0       	ldi	r21, 0x00	; 0
    1880:	c1 14       	cp	r12, r1
    1882:	82 ec       	ldi	r24, 0xC2	; 194
    1884:	d8 06       	cpc	r13, r24
    1886:	87 e1       	ldi	r24, 0x17	; 23
    1888:	e8 06       	cpc	r14, r24
    188a:	8c eb       	ldi	r24, 0xBC	; 188
    188c:	f8 06       	cpc	r15, r24
    188e:	18 f4       	brcc	.+6      	; 0x1896 <rtc_num2datestr+0xe8>
    1890:	20 e0       	ldi	r18, 0x00	; 0
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	a9 01       	movw	r20, r18
    1896:	60 e0       	ldi	r22, 0x00	; 0
    1898:	72 ec       	ldi	r23, 0xC2	; 194
    189a:	87 e1       	ldi	r24, 0x17	; 23
    189c:	9c eb       	ldi	r25, 0xBC	; 188
    189e:	0e 94 30 13 	call	0x2660	; 0x2660 <__mulsi3>
    18a2:	a7 01       	movw	r20, r14
    18a4:	96 01       	movw	r18, r12
    18a6:	26 1b       	sub	r18, r22
    18a8:	37 0b       	sbc	r19, r23
    18aa:	48 0b       	sbc	r20, r24
    18ac:	59 0b       	sbc	r21, r25
    18ae:	ca 01       	movw	r24, r20
    18b0:	b9 01       	movw	r22, r18
    18b2:	20 e8       	ldi	r18, 0x80	; 128
    18b4:	3f e1       	ldi	r19, 0x1F	; 31
    18b6:	46 e8       	ldi	r20, 0x86	; 134
    18b8:	57 e0       	ldi	r21, 0x07	; 7
    18ba:	0e 94 68 13 	call	0x26d0	; 0x26d0 <__udivmodsi4>
    18be:	22 0f       	add	r18, r18
    18c0:	33 1f       	adc	r19, r19
    18c2:	22 0f       	add	r18, r18
    18c4:	33 1f       	adc	r19, r19
    18c6:	a2 0e       	add	r10, r18
    18c8:	b3 1e       	adc	r11, r19
    18ca:	20 e8       	ldi	r18, 0x80	; 128
    18cc:	33 e3       	ldi	r19, 0x33	; 51
    18ce:	41 ee       	ldi	r20, 0xE1	; 225
    18d0:	51 e0       	ldi	r21, 0x01	; 1
    18d2:	0e 94 68 13 	call	0x26d0	; 0x26d0 <__udivmodsi4>
    18d6:	75 01       	movw	r14, r10
    18d8:	e2 0e       	add	r14, r18
    18da:	f3 1e       	adc	r15, r19
    18dc:	20 e8       	ldi	r18, 0x80	; 128
    18de:	31 e5       	ldi	r19, 0x51	; 81
    18e0:	41 e0       	ldi	r20, 0x01	; 1
    18e2:	50 e0       	ldi	r21, 0x00	; 0
    18e4:	0e 94 68 13 	call	0x26d0	; 0x26d0 <__udivmodsi4>
    18e8:	4b 01       	movw	r8, r22
    18ea:	5c 01       	movw	r10, r24
    18ec:	3a 83       	std	Y+2, r19	; 0x02
    18ee:	29 83       	std	Y+1, r18	; 0x01
    18f0:	be 01       	movw	r22, r28
    18f2:	6f 5f       	subi	r22, 0xFF	; 255
    18f4:	7f 4f       	sbci	r23, 0xFF	; 255
    18f6:	c7 01       	movw	r24, r14
    18f8:	0e 94 8f 0b 	call	0x171e	; 0x171e <get_month>
    18fc:	d8 2e       	mov	r13, r24
    18fe:	c5 01       	movw	r24, r10
    1900:	b4 01       	movw	r22, r8
    1902:	20 e1       	ldi	r18, 0x10	; 16
    1904:	3e e0       	ldi	r19, 0x0E	; 14
    1906:	40 e0       	ldi	r20, 0x00	; 0
    1908:	50 e0       	ldi	r21, 0x00	; 0
    190a:	0e 94 68 13 	call	0x26d0	; 0x26d0 <__udivmodsi4>
    190e:	29 01       	movw	r4, r18
    1910:	3a 01       	movw	r6, r20
    1912:	4b 01       	movw	r8, r22
    1914:	5c 01       	movw	r10, r24
    1916:	6f eb       	ldi	r22, 0xBF	; 191
    1918:	71 e0       	ldi	r23, 0x01	; 1
    191a:	89 e4       	ldi	r24, 0x49	; 73
    191c:	91 e0       	ldi	r25, 0x01	; 1
    191e:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <str_cpy>
    1922:	6d 2d       	mov	r22, r13
    1924:	70 e0       	ldi	r23, 0x00	; 0
    1926:	6f 5f       	subi	r22, 0xFF	; 255
    1928:	7f 4f       	sbci	r23, 0xFF	; 255
    192a:	42 e0       	ldi	r20, 0x02	; 2
    192c:	89 e4       	ldi	r24, 0x49	; 73
    192e:	91 e0       	ldi	r25, 0x01	; 1
    1930:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <str_writeudec16>
    1934:	69 81       	ldd	r22, Y+1	; 0x01
    1936:	7a 81       	ldd	r23, Y+2	; 0x02
    1938:	6f 5f       	subi	r22, 0xFF	; 255
    193a:	7f 4f       	sbci	r23, 0xFF	; 255
    193c:	42 e0       	ldi	r20, 0x02	; 2
    193e:	8c e4       	ldi	r24, 0x4C	; 76
    1940:	91 e0       	ldi	r25, 0x01	; 1
    1942:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <str_writeudec16>
    1946:	44 e0       	ldi	r20, 0x04	; 4
    1948:	b7 01       	movw	r22, r14
    194a:	8f e4       	ldi	r24, 0x4F	; 79
    194c:	91 e0       	ldi	r25, 0x01	; 1
    194e:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <str_writeudec16>
    1952:	42 e0       	ldi	r20, 0x02	; 2
    1954:	b2 01       	movw	r22, r4
    1956:	84 e5       	ldi	r24, 0x54	; 84
    1958:	91 e0       	ldi	r25, 0x01	; 1
    195a:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <str_writeudec16>
    195e:	c5 01       	movw	r24, r10
    1960:	b4 01       	movw	r22, r8
    1962:	2c e3       	ldi	r18, 0x3C	; 60
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	40 e0       	ldi	r20, 0x00	; 0
    1968:	50 e0       	ldi	r21, 0x00	; 0
    196a:	0e 94 68 13 	call	0x26d0	; 0x26d0 <__udivmodsi4>
    196e:	49 01       	movw	r8, r18
    1970:	5a 01       	movw	r10, r20
    1972:	6b 01       	movw	r12, r22
    1974:	7c 01       	movw	r14, r24
    1976:	42 e0       	ldi	r20, 0x02	; 2
    1978:	b4 01       	movw	r22, r8
    197a:	87 e5       	ldi	r24, 0x57	; 87
    197c:	91 e0       	ldi	r25, 0x01	; 1
    197e:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <str_writeudec16>
    1982:	42 e0       	ldi	r20, 0x02	; 2
    1984:	b6 01       	movw	r22, r12
    1986:	8a e5       	ldi	r24, 0x5A	; 90
    1988:	91 e0       	ldi	r25, 0x01	; 1
    198a:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <str_writeudec16>
    198e:	89 e4       	ldi	r24, 0x49	; 73
    1990:	91 e0       	ldi	r25, 0x01	; 1
    1992:	0f 90       	pop	r0
    1994:	0f 90       	pop	r0
    1996:	df 91       	pop	r29
    1998:	cf 91       	pop	r28
    199a:	ff 90       	pop	r15
    199c:	ef 90       	pop	r14
    199e:	df 90       	pop	r13
    19a0:	cf 90       	pop	r12
    19a2:	bf 90       	pop	r11
    19a4:	af 90       	pop	r10
    19a6:	9f 90       	pop	r9
    19a8:	8f 90       	pop	r8
    19aa:	7f 90       	pop	r7
    19ac:	6f 90       	pop	r6
    19ae:	5f 90       	pop	r5
    19b0:	4f 90       	pop	r4
    19b2:	08 95       	ret

000019b4 <rtc_get_date_string>:
    19b4:	0f 93       	push	r16
    19b6:	1f 93       	push	r17
    19b8:	0e 94 0d 06 	call	0xc1a	; 0xc1a <timer1_get>
    19bc:	00 91 10 03 	lds	r16, 0x0310	; 0x800310 <rtc_base>
    19c0:	10 91 11 03 	lds	r17, 0x0311	; 0x800311 <rtc_base+0x1>
    19c4:	20 91 12 03 	lds	r18, 0x0312	; 0x800312 <rtc_base+0x2>
    19c8:	30 91 13 03 	lds	r19, 0x0313	; 0x800313 <rtc_base+0x3>
    19cc:	60 0f       	add	r22, r16
    19ce:	71 1f       	adc	r23, r17
    19d0:	82 1f       	adc	r24, r18
    19d2:	93 1f       	adc	r25, r19
    19d4:	1f 91       	pop	r17
    19d6:	0f 91       	pop	r16
    19d8:	0c 94 d7 0b 	jmp	0x17ae	; 0x17ae <rtc_num2datestr>

000019dc <str_cpy>:
    19dc:	fc 01       	movw	r30, r24
    19de:	db 01       	movw	r26, r22
    19e0:	8d 91       	ld	r24, X+
    19e2:	bd 01       	movw	r22, r26
    19e4:	88 23       	and	r24, r24
    19e6:	11 f0       	breq	.+4      	; 0x19ec <str_cpy+0x10>
    19e8:	81 93       	st	Z+, r24
    19ea:	f9 cf       	rjmp	.-14     	; 0x19de <str_cpy+0x2>
    19ec:	10 82       	st	Z, r1
    19ee:	08 95       	ret

000019f0 <str_writeudec16>:
    19f0:	9f 92       	push	r9
    19f2:	af 92       	push	r10
    19f4:	bf 92       	push	r11
    19f6:	cf 92       	push	r12
    19f8:	df 92       	push	r13
    19fa:	ef 92       	push	r14
    19fc:	ff 92       	push	r15
    19fe:	0f 93       	push	r16
    1a00:	1f 93       	push	r17
    1a02:	cf 93       	push	r28
    1a04:	df 93       	push	r29
    1a06:	00 d0       	rcall	.+0      	; 0x1a08 <str_writeudec16+0x18>
    1a08:	00 d0       	rcall	.+0      	; 0x1a0a <str_writeudec16+0x1a>
    1a0a:	1f 92       	push	r1
    1a0c:	cd b7       	in	r28, 0x3d	; 61
    1a0e:	de b7       	in	r29, 0x3e	; 62
    1a10:	fc 01       	movw	r30, r24
    1a12:	6b 01       	movw	r12, r22
    1a14:	9e 01       	movw	r18, r28
    1a16:	2f 5f       	subi	r18, 0xFF	; 255
    1a18:	3f 4f       	sbci	r19, 0xFF	; 255
    1a1a:	8e 01       	movw	r16, r28
    1a1c:	0a 5f       	subi	r16, 0xFA	; 250
    1a1e:	1f 4f       	sbci	r17, 0xFF	; 255
    1a20:	ee 24       	eor	r14, r14
    1a22:	e3 94       	inc	r14
    1a24:	f1 2c       	mov	r15, r1
    1a26:	9a e0       	ldi	r25, 0x0A	; 10
    1a28:	99 2e       	mov	r9, r25
    1a2a:	9e 9c       	mul	r9, r14
    1a2c:	50 01       	movw	r10, r0
    1a2e:	9f 9c       	mul	r9, r15
    1a30:	b0 0c       	add	r11, r0
    1a32:	11 24       	eor	r1, r1
    1a34:	c6 01       	movw	r24, r12
    1a36:	b5 01       	movw	r22, r10
    1a38:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    1a3c:	b7 01       	movw	r22, r14
    1a3e:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    1a42:	d9 01       	movw	r26, r18
    1a44:	6d 93       	st	X+, r22
    1a46:	9d 01       	movw	r18, r26
    1a48:	c6 1a       	sub	r12, r22
    1a4a:	d1 08       	sbc	r13, r1
    1a4c:	67 fd       	sbrc	r22, 7
    1a4e:	d3 94       	inc	r13
    1a50:	75 01       	movw	r14, r10
    1a52:	a0 17       	cp	r26, r16
    1a54:	b1 07       	cpc	r27, r17
    1a56:	49 f7       	brne	.-46     	; 0x1a2a <str_writeudec16+0x3a>
    1a58:	60 e0       	ldi	r22, 0x00	; 0
    1a5a:	70 e0       	ldi	r23, 0x00	; 0
    1a5c:	84 e0       	ldi	r24, 0x04	; 4
    1a5e:	90 e0       	ldi	r25, 0x00	; 0
    1a60:	50 e0       	ldi	r21, 0x00	; 0
    1a62:	d8 01       	movw	r26, r16
    1a64:	2e 91       	ld	r18, -X
    1a66:	8d 01       	movw	r16, r26
    1a68:	21 11       	cpse	r18, r1
    1a6a:	05 c0       	rjmp	.+10     	; 0x1a76 <str_writeudec16+0x86>
    1a6c:	61 15       	cp	r22, r1
    1a6e:	71 05       	cpc	r23, r1
    1a70:	11 f4       	brne	.+4      	; 0x1a76 <str_writeudec16+0x86>
    1a72:	00 97       	sbiw	r24, 0x00	; 0
    1a74:	41 f4       	brne	.+16     	; 0x1a86 <str_writeudec16+0x96>
    1a76:	84 17       	cp	r24, r20
    1a78:	95 07       	cpc	r25, r21
    1a7a:	2c f4       	brge	.+10     	; 0x1a86 <str_writeudec16+0x96>
    1a7c:	20 5d       	subi	r18, 0xD0	; 208
    1a7e:	21 93       	st	Z+, r18
    1a80:	61 e0       	ldi	r22, 0x01	; 1
    1a82:	70 e0       	ldi	r23, 0x00	; 0
    1a84:	04 c0       	rjmp	.+8      	; 0x1a8e <str_writeudec16+0x9e>
    1a86:	84 17       	cp	r24, r20
    1a88:	95 07       	cpc	r25, r21
    1a8a:	0c f4       	brge	.+2      	; 0x1a8e <str_writeudec16+0x9e>
    1a8c:	31 96       	adiw	r30, 0x01	; 1
    1a8e:	01 97       	sbiw	r24, 0x01	; 1
    1a90:	40 f7       	brcc	.-48     	; 0x1a62 <str_writeudec16+0x72>
    1a92:	0f 90       	pop	r0
    1a94:	0f 90       	pop	r0
    1a96:	0f 90       	pop	r0
    1a98:	0f 90       	pop	r0
    1a9a:	0f 90       	pop	r0
    1a9c:	df 91       	pop	r29
    1a9e:	cf 91       	pop	r28
    1aa0:	1f 91       	pop	r17
    1aa2:	0f 91       	pop	r16
    1aa4:	ff 90       	pop	r15
    1aa6:	ef 90       	pop	r14
    1aa8:	df 90       	pop	r13
    1aaa:	cf 90       	pop	r12
    1aac:	bf 90       	pop	r11
    1aae:	af 90       	pop	r10
    1ab0:	9f 90       	pop	r9
    1ab2:	08 95       	ret

00001ab4 <uart_init>:
    1ab4:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <serial_init>
    1ab8:	78 94       	sei
    1aba:	08 95       	ret

00001abc <uart_writechar>:
    1abc:	0c 94 86 0f 	jmp	0x1f0c	; 0x1f0c <serial_writechar>

00001ac0 <uart_writestr>:
    1ac0:	cf 93       	push	r28
    1ac2:	df 93       	push	r29
    1ac4:	ec 01       	movw	r28, r24
    1ac6:	89 91       	ld	r24, Y+
    1ac8:	88 23       	and	r24, r24
    1aca:	19 f0       	breq	.+6      	; 0x1ad2 <uart_writestr+0x12>
    1acc:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <serial_writechar>
    1ad0:	fa cf       	rjmp	.-12     	; 0x1ac6 <uart_writestr+0x6>
    1ad2:	df 91       	pop	r29
    1ad4:	cf 91       	pop	r28
    1ad6:	08 95       	ret

00001ad8 <uart_writehex8>:
    1ad8:	cf 93       	push	r28
    1ada:	c8 2f       	mov	r28, r24
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	24 e0       	ldi	r18, 0x04	; 4
    1ae0:	95 95       	asr	r25
    1ae2:	87 95       	ror	r24
    1ae4:	2a 95       	dec	r18
    1ae6:	e1 f7       	brne	.-8      	; 0x1ae0 <uart_writehex8+0x8>
    1ae8:	8a 30       	cpi	r24, 0x0A	; 10
    1aea:	10 f4       	brcc	.+4      	; 0x1af0 <uart_writehex8+0x18>
    1aec:	80 5d       	subi	r24, 0xD0	; 208
    1aee:	01 c0       	rjmp	.+2      	; 0x1af2 <uart_writehex8+0x1a>
    1af0:	89 5c       	subi	r24, 0xC9	; 201
    1af2:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <serial_writechar>
    1af6:	8c 2f       	mov	r24, r28
    1af8:	8f 70       	andi	r24, 0x0F	; 15
    1afa:	8a 30       	cpi	r24, 0x0A	; 10
    1afc:	10 f0       	brcs	.+4      	; 0x1b02 <uart_writehex8+0x2a>
    1afe:	89 5c       	subi	r24, 0xC9	; 201
    1b00:	01 c0       	rjmp	.+2      	; 0x1b04 <uart_writehex8+0x2c>
    1b02:	80 5d       	subi	r24, 0xD0	; 208
    1b04:	cf 91       	pop	r28
    1b06:	0c 94 86 0f 	jmp	0x1f0c	; 0x1f0c <serial_writechar>

00001b0a <uart_writehex16>:
    1b0a:	cf 93       	push	r28
    1b0c:	c8 2f       	mov	r28, r24
    1b0e:	89 2f       	mov	r24, r25
    1b10:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <uart_writehex8>
    1b14:	8c 2f       	mov	r24, r28
    1b16:	cf 91       	pop	r28
    1b18:	0c 94 6c 0d 	jmp	0x1ad8	; 0x1ad8 <uart_writehex8>

00001b1c <uart_writedec32>:
    1b1c:	2f 92       	push	r2
    1b1e:	3f 92       	push	r3
    1b20:	4f 92       	push	r4
    1b22:	5f 92       	push	r5
    1b24:	6f 92       	push	r6
    1b26:	7f 92       	push	r7
    1b28:	8f 92       	push	r8
    1b2a:	9f 92       	push	r9
    1b2c:	af 92       	push	r10
    1b2e:	bf 92       	push	r11
    1b30:	cf 92       	push	r12
    1b32:	df 92       	push	r13
    1b34:	ef 92       	push	r14
    1b36:	ff 92       	push	r15
    1b38:	0f 93       	push	r16
    1b3a:	1f 93       	push	r17
    1b3c:	cf 93       	push	r28
    1b3e:	df 93       	push	r29
    1b40:	cd b7       	in	r28, 0x3d	; 61
    1b42:	de b7       	in	r29, 0x3e	; 62
    1b44:	63 97       	sbiw	r28, 0x13	; 19
    1b46:	0f b6       	in	r0, 0x3f	; 63
    1b48:	f8 94       	cli
    1b4a:	de bf       	out	0x3e, r29	; 62
    1b4c:	0f be       	out	0x3f, r0	; 63
    1b4e:	cd bf       	out	0x3d, r28	; 61
    1b50:	6b 01       	movw	r12, r22
    1b52:	7c 01       	movw	r14, r24
    1b54:	97 ff       	sbrs	r25, 7
    1b56:	0d c0       	rjmp	.+26     	; 0x1b72 <uart_writedec32+0x56>
    1b58:	f0 94       	com	r15
    1b5a:	e0 94       	com	r14
    1b5c:	d0 94       	com	r13
    1b5e:	c0 94       	com	r12
    1b60:	c1 1c       	adc	r12, r1
    1b62:	d1 1c       	adc	r13, r1
    1b64:	e1 1c       	adc	r14, r1
    1b66:	f1 1c       	adc	r15, r1
    1b68:	81 e0       	ldi	r24, 0x01	; 1
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	9b 8b       	std	Y+19, r25	; 0x13
    1b6e:	8a 8b       	std	Y+18, r24	; 0x12
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <uart_writedec32+0x5a>
    1b72:	1b 8a       	std	Y+19, r1	; 0x13
    1b74:	1a 8a       	std	Y+18, r1	; 0x12
    1b76:	fe 01       	movw	r30, r28
    1b78:	31 96       	adiw	r30, 0x01	; 1
    1b7a:	5f 01       	movw	r10, r30
    1b7c:	8e 01       	movw	r16, r28
    1b7e:	05 5f       	subi	r16, 0xF5	; 245
    1b80:	1f 4f       	sbci	r17, 0xFF	; 255
    1b82:	f9 8b       	std	Y+17, r31	; 0x11
    1b84:	e8 8b       	std	Y+16, r30	; 0x10
    1b86:	66 24       	eor	r6, r6
    1b88:	63 94       	inc	r6
    1b8a:	71 2c       	mov	r7, r1
    1b8c:	81 2c       	mov	r8, r1
    1b8e:	91 2c       	mov	r9, r1
    1b90:	aa e0       	ldi	r26, 0x0A	; 10
    1b92:	b0 e0       	ldi	r27, 0x00	; 0
    1b94:	93 01       	movw	r18, r6
    1b96:	a4 01       	movw	r20, r8
    1b98:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    1b9c:	1b 01       	movw	r2, r22
    1b9e:	2c 01       	movw	r4, r24
    1ba0:	c7 01       	movw	r24, r14
    1ba2:	b6 01       	movw	r22, r12
    1ba4:	91 01       	movw	r18, r2
    1ba6:	a2 01       	movw	r20, r4
    1ba8:	0e 94 8a 13 	call	0x2714	; 0x2714 <__divmodsi4>
    1bac:	93 01       	movw	r18, r6
    1bae:	a4 01       	movw	r20, r8
    1bb0:	0e 94 8a 13 	call	0x2714	; 0x2714 <__divmodsi4>
    1bb4:	e8 89       	ldd	r30, Y+16	; 0x10
    1bb6:	f9 89       	ldd	r31, Y+17	; 0x11
    1bb8:	21 93       	st	Z+, r18
    1bba:	f9 8b       	std	Y+17, r31	; 0x11
    1bbc:	e8 8b       	std	Y+16, r30	; 0x10
    1bbe:	82 2f       	mov	r24, r18
    1bc0:	22 0f       	add	r18, r18
    1bc2:	99 0b       	sbc	r25, r25
    1bc4:	aa 0b       	sbc	r26, r26
    1bc6:	bb 0b       	sbc	r27, r27
    1bc8:	c8 1a       	sub	r12, r24
    1bca:	d9 0a       	sbc	r13, r25
    1bcc:	ea 0a       	sbc	r14, r26
    1bce:	fb 0a       	sbc	r15, r27
    1bd0:	31 01       	movw	r6, r2
    1bd2:	42 01       	movw	r8, r4
    1bd4:	0e 17       	cp	r16, r30
    1bd6:	1f 07       	cpc	r17, r31
    1bd8:	d9 f6       	brne	.-74     	; 0x1b90 <uart_writedec32+0x74>
    1bda:	8a 89       	ldd	r24, Y+18	; 0x12
    1bdc:	9b 89       	ldd	r25, Y+19	; 0x13
    1bde:	89 2b       	or	r24, r25
    1be0:	11 f0       	breq	.+4      	; 0x1be6 <uart_writedec32+0xca>
    1be2:	8d e2       	ldi	r24, 0x2D	; 45
    1be4:	01 c0       	rjmp	.+2      	; 0x1be8 <uart_writedec32+0xcc>
    1be6:	80 e2       	ldi	r24, 0x20	; 32
    1be8:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <serial_writechar>
    1bec:	20 e0       	ldi	r18, 0x00	; 0
    1bee:	30 e0       	ldi	r19, 0x00	; 0
    1bf0:	f8 01       	movw	r30, r16
    1bf2:	82 91       	ld	r24, -Z
    1bf4:	8f 01       	movw	r16, r30
    1bf6:	81 11       	cpse	r24, r1
    1bf8:	06 c0       	rjmp	.+12     	; 0x1c06 <uart_writedec32+0xea>
    1bfa:	21 15       	cp	r18, r1
    1bfc:	31 05       	cpc	r19, r1
    1bfe:	19 f4       	brne	.+6      	; 0x1c06 <uart_writedec32+0xea>
    1c00:	ea 15       	cp	r30, r10
    1c02:	fb 05       	cpc	r31, r11
    1c04:	29 f4       	brne	.+10     	; 0x1c10 <uart_writedec32+0xf4>
    1c06:	80 5d       	subi	r24, 0xD0	; 208
    1c08:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <serial_writechar>
    1c0c:	21 e0       	ldi	r18, 0x01	; 1
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	0a 15       	cp	r16, r10
    1c12:	1b 05       	cpc	r17, r11
    1c14:	69 f7       	brne	.-38     	; 0x1bf0 <uart_writedec32+0xd4>
    1c16:	63 96       	adiw	r28, 0x13	; 19
    1c18:	0f b6       	in	r0, 0x3f	; 63
    1c1a:	f8 94       	cli
    1c1c:	de bf       	out	0x3e, r29	; 62
    1c1e:	0f be       	out	0x3f, r0	; 63
    1c20:	cd bf       	out	0x3d, r28	; 61
    1c22:	df 91       	pop	r29
    1c24:	cf 91       	pop	r28
    1c26:	1f 91       	pop	r17
    1c28:	0f 91       	pop	r16
    1c2a:	ff 90       	pop	r15
    1c2c:	ef 90       	pop	r14
    1c2e:	df 90       	pop	r13
    1c30:	cf 90       	pop	r12
    1c32:	bf 90       	pop	r11
    1c34:	af 90       	pop	r10
    1c36:	9f 90       	pop	r9
    1c38:	8f 90       	pop	r8
    1c3a:	7f 90       	pop	r7
    1c3c:	6f 90       	pop	r6
    1c3e:	5f 90       	pop	r5
    1c40:	4f 90       	pop	r4
    1c42:	3f 90       	pop	r3
    1c44:	2f 90       	pop	r2
    1c46:	08 95       	ret

00001c48 <dump_eeprom>:
    1c48:	2f 92       	push	r2
    1c4a:	3f 92       	push	r3
    1c4c:	4f 92       	push	r4
    1c4e:	5f 92       	push	r5
    1c50:	6f 92       	push	r6
    1c52:	7f 92       	push	r7
    1c54:	8f 92       	push	r8
    1c56:	9f 92       	push	r9
    1c58:	af 92       	push	r10
    1c5a:	bf 92       	push	r11
    1c5c:	cf 92       	push	r12
    1c5e:	df 92       	push	r13
    1c60:	ef 92       	push	r14
    1c62:	ff 92       	push	r15
    1c64:	0f 93       	push	r16
    1c66:	1f 93       	push	r17
    1c68:	cf 93       	push	r28
    1c6a:	df 93       	push	r29
    1c6c:	cd b7       	in	r28, 0x3d	; 61
    1c6e:	de b7       	in	r29, 0x3e	; 62
    1c70:	64 97       	sbiw	r28, 0x14	; 20
    1c72:	0f b6       	in	r0, 0x3f	; 63
    1c74:	f8 94       	cli
    1c76:	de bf       	out	0x3e, r29	; 62
    1c78:	0f be       	out	0x3f, r0	; 63
    1c7a:	cd bf       	out	0x3d, r28	; 61
    1c7c:	8c 01       	movw	r16, r24
    1c7e:	61 15       	cp	r22, r1
    1c80:	71 05       	cpc	r23, r1
    1c82:	09 f4       	brne	.+2      	; 0x1c86 <dump_eeprom+0x3e>
    1c84:	92 c0       	rjmp	.+292    	; 0x1daa <dump_eeprom+0x162>
    1c86:	81 2c       	mov	r8, r1
    1c88:	91 2c       	mov	r9, r1
    1c8a:	54 01       	movw	r10, r8
    1c8c:	cb 01       	movw	r24, r22
    1c8e:	a0 e0       	ldi	r26, 0x00	; 0
    1c90:	b0 e0       	ldi	r27, 0x00	; 0
    1c92:	89 8b       	std	Y+17, r24	; 0x11
    1c94:	9a 8b       	std	Y+18, r25	; 0x12
    1c96:	ab 8b       	std	Y+19, r26	; 0x13
    1c98:	bc 8b       	std	Y+20, r27	; 0x14
    1c9a:	de 01       	movw	r26, r28
    1c9c:	11 96       	adiw	r26, 0x01	; 1
    1c9e:	1d 01       	movw	r2, r26
    1ca0:	89 89       	ldd	r24, Y+17	; 0x11
    1ca2:	9a 89       	ldd	r25, Y+18	; 0x12
    1ca4:	ab 89       	ldd	r26, Y+19	; 0x13
    1ca6:	bc 89       	ldd	r27, Y+20	; 0x14
    1ca8:	88 16       	cp	r8, r24
    1caa:	99 06       	cpc	r9, r25
    1cac:	aa 06       	cpc	r10, r26
    1cae:	bb 06       	cpc	r11, r27
    1cb0:	08 f0       	brcs	.+2      	; 0x1cb4 <dump_eeprom+0x6c>
    1cb2:	7b c0       	rjmp	.+246    	; 0x1daa <dump_eeprom+0x162>
    1cb4:	81 2f       	mov	r24, r17
    1cb6:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <uart_writehex8>
    1cba:	80 2f       	mov	r24, r16
    1cbc:	80 7f       	andi	r24, 0xF0	; 240
    1cbe:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <uart_writehex8>
    1cc2:	80 e2       	ldi	r24, 0x20	; 32
    1cc4:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <uart_writechar>
    1cc8:	61 01       	movw	r12, r2
    1cca:	78 01       	movw	r14, r16
    1ccc:	41 2c       	mov	r4, r1
    1cce:	51 2c       	mov	r5, r1
    1cd0:	32 01       	movw	r6, r4
    1cd2:	41 e0       	ldi	r20, 0x01	; 1
    1cd4:	b6 01       	movw	r22, r12
    1cd6:	c7 01       	movw	r24, r14
    1cd8:	0e 94 85 03 	call	0x70a	; 0x70a <eeprom_readbuf>
    1cdc:	bf ef       	ldi	r27, 0xFF	; 255
    1cde:	eb 1a       	sub	r14, r27
    1ce0:	fb 0a       	sbc	r15, r27
    1ce2:	ef ef       	ldi	r30, 0xFF	; 255
    1ce4:	4e 1a       	sub	r4, r30
    1ce6:	5e 0a       	sbc	r5, r30
    1ce8:	6e 0a       	sbc	r6, r30
    1cea:	7e 0a       	sbc	r7, r30
    1cec:	ff ef       	ldi	r31, 0xFF	; 255
    1cee:	8f 1a       	sub	r8, r31
    1cf0:	9f 0a       	sbc	r9, r31
    1cf2:	af 0a       	sbc	r10, r31
    1cf4:	bf 0a       	sbc	r11, r31
    1cf6:	89 89       	ldd	r24, Y+17	; 0x11
    1cf8:	9a 89       	ldd	r25, Y+18	; 0x12
    1cfa:	ab 89       	ldd	r26, Y+19	; 0x13
    1cfc:	bc 89       	ldd	r27, Y+20	; 0x14
    1cfe:	88 16       	cp	r8, r24
    1d00:	99 06       	cpc	r9, r25
    1d02:	aa 06       	cpc	r10, r26
    1d04:	bb 06       	cpc	r11, r27
    1d06:	50 f0       	brcs	.+20     	; 0x1d1c <dump_eeprom+0xd4>
    1d08:	68 01       	movw	r12, r16
    1d0a:	9f e0       	ldi	r25, 0x0F	; 15
    1d0c:	c9 22       	and	r12, r25
    1d0e:	dd 24       	eor	r13, r13
    1d10:	00 e0       	ldi	r16, 0x00	; 0
    1d12:	10 e0       	ldi	r17, 0x00	; 0
    1d14:	32 01       	movw	r6, r4
    1d16:	6c 0c       	add	r6, r12
    1d18:	7d 1c       	adc	r7, r13
    1d1a:	09 c0       	rjmp	.+18     	; 0x1d2e <dump_eeprom+0xe6>
    1d1c:	af ef       	ldi	r26, 0xFF	; 255
    1d1e:	ca 1a       	sub	r12, r26
    1d20:	da 0a       	sbc	r13, r26
    1d22:	c7 01       	movw	r24, r14
    1d24:	8f 70       	andi	r24, 0x0F	; 15
    1d26:	99 27       	eor	r25, r25
    1d28:	89 2b       	or	r24, r25
    1d2a:	99 f6       	brne	.-90     	; 0x1cd2 <dump_eeprom+0x8a>
    1d2c:	ed cf       	rjmp	.-38     	; 0x1d08 <dump_eeprom+0xc0>
    1d2e:	0c 15       	cp	r16, r12
    1d30:	1d 05       	cpc	r17, r13
    1d32:	18 f0       	brcs	.+6      	; 0x1d3a <dump_eeprom+0xf2>
    1d34:	06 15       	cp	r16, r6
    1d36:	17 05       	cpc	r17, r7
    1d38:	28 f0       	brcs	.+10     	; 0x1d44 <dump_eeprom+0xfc>
    1d3a:	83 ed       	ldi	r24, 0xD3	; 211
    1d3c:	91 e0       	ldi	r25, 0x01	; 1
    1d3e:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    1d42:	0b c0       	rjmp	.+22     	; 0x1d5a <dump_eeprom+0x112>
    1d44:	f8 01       	movw	r30, r16
    1d46:	ec 19       	sub	r30, r12
    1d48:	fd 09       	sbc	r31, r13
    1d4a:	e2 0d       	add	r30, r2
    1d4c:	f3 1d       	adc	r31, r3
    1d4e:	80 81       	ld	r24, Z
    1d50:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <uart_writehex8>
    1d54:	80 e2       	ldi	r24, 0x20	; 32
    1d56:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <uart_writechar>
    1d5a:	0f 5f       	subi	r16, 0xFF	; 255
    1d5c:	1f 4f       	sbci	r17, 0xFF	; 255
    1d5e:	00 31       	cpi	r16, 0x10	; 16
    1d60:	11 05       	cpc	r17, r1
    1d62:	29 f7       	brne	.-54     	; 0x1d2e <dump_eeprom+0xe6>
    1d64:	00 e0       	ldi	r16, 0x00	; 0
    1d66:	10 e0       	ldi	r17, 0x00	; 0
    1d68:	c0 16       	cp	r12, r16
    1d6a:	d1 06       	cpc	r13, r17
    1d6c:	31 f0       	breq	.+12     	; 0x1d7a <dump_eeprom+0x132>
    1d6e:	80 e2       	ldi	r24, 0x20	; 32
    1d70:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <uart_writechar>
    1d74:	0f 5f       	subi	r16, 0xFF	; 255
    1d76:	1f 4f       	sbci	r17, 0xFF	; 255
    1d78:	f7 cf       	rjmp	.-18     	; 0x1d68 <dump_eeprom+0x120>
    1d7a:	81 01       	movw	r16, r2
    1d7c:	c8 01       	movw	r24, r16
    1d7e:	82 19       	sub	r24, r2
    1d80:	93 09       	sbc	r25, r3
    1d82:	84 15       	cp	r24, r4
    1d84:	95 05       	cpc	r25, r5
    1d86:	58 f4       	brcc	.+22     	; 0x1d9e <dump_eeprom+0x156>
    1d88:	f8 01       	movw	r30, r16
    1d8a:	81 91       	ld	r24, Z+
    1d8c:	8f 01       	movw	r16, r30
    1d8e:	90 ee       	ldi	r25, 0xE0	; 224
    1d90:	98 0f       	add	r25, r24
    1d92:	90 36       	cpi	r25, 0x60	; 96
    1d94:	08 f0       	brcs	.+2      	; 0x1d98 <dump_eeprom+0x150>
    1d96:	8e e2       	ldi	r24, 0x2E	; 46
    1d98:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <uart_writechar>
    1d9c:	ef cf       	rjmp	.-34     	; 0x1d7c <dump_eeprom+0x134>
    1d9e:	87 ed       	ldi	r24, 0xD7	; 215
    1da0:	91 e0       	ldi	r25, 0x01	; 1
    1da2:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <uart_writestr>
    1da6:	87 01       	movw	r16, r14
    1da8:	7b cf       	rjmp	.-266    	; 0x1ca0 <dump_eeprom+0x58>
    1daa:	64 96       	adiw	r28, 0x14	; 20
    1dac:	0f b6       	in	r0, 0x3f	; 63
    1dae:	f8 94       	cli
    1db0:	de bf       	out	0x3e, r29	; 62
    1db2:	0f be       	out	0x3f, r0	; 63
    1db4:	cd bf       	out	0x3d, r28	; 61
    1db6:	df 91       	pop	r29
    1db8:	cf 91       	pop	r28
    1dba:	1f 91       	pop	r17
    1dbc:	0f 91       	pop	r16
    1dbe:	ff 90       	pop	r15
    1dc0:	ef 90       	pop	r14
    1dc2:	df 90       	pop	r13
    1dc4:	cf 90       	pop	r12
    1dc6:	bf 90       	pop	r11
    1dc8:	af 90       	pop	r10
    1dca:	9f 90       	pop	r9
    1dcc:	8f 90       	pop	r8
    1dce:	7f 90       	pop	r7
    1dd0:	6f 90       	pop	r6
    1dd2:	5f 90       	pop	r5
    1dd4:	4f 90       	pop	r4
    1dd6:	3f 90       	pop	r3
    1dd8:	2f 90       	pop	r2
    1dda:	08 95       	ret

00001ddc <serial_init>:
    1ddc:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    1de0:	87 e6       	ldi	r24, 0x67	; 103
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    1de8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    1dec:	e1 ec       	ldi	r30, 0xC1	; 193
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	88 e1       	ldi	r24, 0x18	; 24
    1df2:	80 83       	st	Z, r24
    1df4:	86 e0       	ldi	r24, 0x06	; 6
    1df6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
    1dfa:	80 81       	ld	r24, Z
    1dfc:	80 6a       	ori	r24, 0xA0	; 160
    1dfe:	80 83       	st	Z, r24
    1e00:	08 95       	ret

00001e02 <__vector_18>:
    1e02:	1f 92       	push	r1
    1e04:	0f 92       	push	r0
    1e06:	0f b6       	in	r0, 0x3f	; 63
    1e08:	0f 92       	push	r0
    1e0a:	11 24       	eor	r1, r1
    1e0c:	2f 93       	push	r18
    1e0e:	8f 93       	push	r24
    1e10:	9f 93       	push	r25
    1e12:	ef 93       	push	r30
    1e14:	ff 93       	push	r31
    1e16:	80 91 6d 02 	lds	r24, 0x026D	; 0x80026d <rxtail>
    1e1a:	20 91 6e 02 	lds	r18, 0x026E	; 0x80026e <rxhead>
    1e1e:	90 e0       	ldi	r25, 0x00	; 0
    1e20:	82 1b       	sub	r24, r18
    1e22:	91 09       	sbc	r25, r1
    1e24:	01 97       	sbiw	r24, 0x01	; 1
    1e26:	8f 73       	andi	r24, 0x3F	; 63
    1e28:	99 27       	eor	r25, r25
    1e2a:	89 2b       	or	r24, r25
    1e2c:	79 f0       	breq	.+30     	; 0x1e4c <__vector_18+0x4a>
    1e2e:	e0 91 6e 02 	lds	r30, 0x026E	; 0x80026e <rxhead>
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1e38:	ec 5e       	subi	r30, 0xEC	; 236
    1e3a:	fc 4f       	sbci	r31, 0xFC	; 252
    1e3c:	80 83       	st	Z, r24
    1e3e:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <rxhead>
    1e42:	8f 5f       	subi	r24, 0xFF	; 255
    1e44:	8f 73       	andi	r24, 0x3F	; 63
    1e46:	80 93 6e 02 	sts	0x026E, r24	; 0x80026e <rxhead>
    1e4a:	02 c0       	rjmp	.+4      	; 0x1e50 <__vector_18+0x4e>
    1e4c:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1e50:	ff 91       	pop	r31
    1e52:	ef 91       	pop	r30
    1e54:	9f 91       	pop	r25
    1e56:	8f 91       	pop	r24
    1e58:	2f 91       	pop	r18
    1e5a:	0f 90       	pop	r0
    1e5c:	0f be       	out	0x3f, r0	; 63
    1e5e:	0f 90       	pop	r0
    1e60:	1f 90       	pop	r1
    1e62:	18 95       	reti

00001e64 <__vector_19>:
    1e64:	1f 92       	push	r1
    1e66:	0f 92       	push	r0
    1e68:	0f b6       	in	r0, 0x3f	; 63
    1e6a:	0f 92       	push	r0
    1e6c:	11 24       	eor	r1, r1
    1e6e:	2f 93       	push	r18
    1e70:	8f 93       	push	r24
    1e72:	9f 93       	push	r25
    1e74:	ef 93       	push	r30
    1e76:	ff 93       	push	r31
    1e78:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <txhead>
    1e7c:	20 91 6b 02 	lds	r18, 0x026B	; 0x80026b <txtail>
    1e80:	90 e0       	ldi	r25, 0x00	; 0
    1e82:	82 1b       	sub	r24, r18
    1e84:	91 09       	sbc	r25, r1
    1e86:	8f 73       	andi	r24, 0x3F	; 63
    1e88:	99 27       	eor	r25, r25
    1e8a:	89 2b       	or	r24, r25
    1e8c:	79 f0       	breq	.+30     	; 0x1eac <__vector_19+0x48>
    1e8e:	e0 91 6b 02 	lds	r30, 0x026B	; 0x80026b <txtail>
    1e92:	f0 e0       	ldi	r31, 0x00	; 0
    1e94:	ec 5a       	subi	r30, 0xAC	; 172
    1e96:	fc 4f       	sbci	r31, 0xFC	; 252
    1e98:	80 81       	ld	r24, Z
    1e9a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1e9e:	80 91 6b 02 	lds	r24, 0x026B	; 0x80026b <txtail>
    1ea2:	8f 5f       	subi	r24, 0xFF	; 255
    1ea4:	8f 73       	andi	r24, 0x3F	; 63
    1ea6:	80 93 6b 02 	sts	0x026B, r24	; 0x80026b <txtail>
    1eaa:	05 c0       	rjmp	.+10     	; 0x1eb6 <__vector_19+0x52>
    1eac:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1eb0:	8f 7d       	andi	r24, 0xDF	; 223
    1eb2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1eb6:	ff 91       	pop	r31
    1eb8:	ef 91       	pop	r30
    1eba:	9f 91       	pop	r25
    1ebc:	8f 91       	pop	r24
    1ebe:	2f 91       	pop	r18
    1ec0:	0f 90       	pop	r0
    1ec2:	0f be       	out	0x3f, r0	; 63
    1ec4:	0f 90       	pop	r0
    1ec6:	1f 90       	pop	r1
    1ec8:	18 95       	reti

00001eca <serial_rxchars>:
    1eca:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <rxhead>
    1ece:	90 91 6d 02 	lds	r25, 0x026D	; 0x80026d <rxtail>
    1ed2:	89 1b       	sub	r24, r25
    1ed4:	8f 73       	andi	r24, 0x3F	; 63
    1ed6:	08 95       	ret

00001ed8 <serial_popchar>:
    1ed8:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <rxhead>
    1edc:	20 91 6d 02 	lds	r18, 0x026D	; 0x80026d <rxtail>
    1ee0:	90 e0       	ldi	r25, 0x00	; 0
    1ee2:	82 1b       	sub	r24, r18
    1ee4:	91 09       	sbc	r25, r1
    1ee6:	8f 73       	andi	r24, 0x3F	; 63
    1ee8:	99 27       	eor	r25, r25
    1eea:	89 2b       	or	r24, r25
    1eec:	69 f0       	breq	.+26     	; 0x1f08 <serial_popchar+0x30>
    1eee:	e0 91 6d 02 	lds	r30, 0x026D	; 0x80026d <rxtail>
    1ef2:	f0 e0       	ldi	r31, 0x00	; 0
    1ef4:	ec 5e       	subi	r30, 0xEC	; 236
    1ef6:	fc 4f       	sbci	r31, 0xFC	; 252
    1ef8:	80 81       	ld	r24, Z
    1efa:	90 91 6d 02 	lds	r25, 0x026D	; 0x80026d <rxtail>
    1efe:	9f 5f       	subi	r25, 0xFF	; 255
    1f00:	9f 73       	andi	r25, 0x3F	; 63
    1f02:	90 93 6d 02 	sts	0x026D, r25	; 0x80026d <rxtail>
    1f06:	08 95       	ret
    1f08:	80 e0       	ldi	r24, 0x00	; 0
    1f0a:	08 95       	ret

00001f0c <serial_writechar>:
    1f0c:	0f b6       	in	r0, 0x3f	; 63
    1f0e:	07 fe       	sbrs	r0, 7
    1f10:	0e c0       	rjmp	.+28     	; 0x1f2e <serial_writechar+0x22>
    1f12:	20 91 6b 02 	lds	r18, 0x026B	; 0x80026b <txtail>
    1f16:	90 91 6c 02 	lds	r25, 0x026C	; 0x80026c <txhead>
    1f1a:	30 e0       	ldi	r19, 0x00	; 0
    1f1c:	29 1b       	sub	r18, r25
    1f1e:	31 09       	sbc	r19, r1
    1f20:	21 50       	subi	r18, 0x01	; 1
    1f22:	31 09       	sbc	r19, r1
    1f24:	2f 73       	andi	r18, 0x3F	; 63
    1f26:	33 27       	eor	r19, r19
    1f28:	23 2b       	or	r18, r19
    1f2a:	99 f3       	breq	.-26     	; 0x1f12 <serial_writechar+0x6>
    1f2c:	0d c0       	rjmp	.+26     	; 0x1f48 <serial_writechar+0x3c>
    1f2e:	20 91 6b 02 	lds	r18, 0x026B	; 0x80026b <txtail>
    1f32:	90 91 6c 02 	lds	r25, 0x026C	; 0x80026c <txhead>
    1f36:	30 e0       	ldi	r19, 0x00	; 0
    1f38:	29 1b       	sub	r18, r25
    1f3a:	31 09       	sbc	r19, r1
    1f3c:	21 50       	subi	r18, 0x01	; 1
    1f3e:	31 09       	sbc	r19, r1
    1f40:	2f 73       	andi	r18, 0x3F	; 63
    1f42:	33 27       	eor	r19, r19
    1f44:	23 2b       	or	r18, r19
    1f46:	61 f0       	breq	.+24     	; 0x1f60 <serial_writechar+0x54>
    1f48:	e0 91 6c 02 	lds	r30, 0x026C	; 0x80026c <txhead>
    1f4c:	f0 e0       	ldi	r31, 0x00	; 0
    1f4e:	ec 5a       	subi	r30, 0xAC	; 172
    1f50:	fc 4f       	sbci	r31, 0xFC	; 252
    1f52:	80 83       	st	Z, r24
    1f54:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <txhead>
    1f58:	8f 5f       	subi	r24, 0xFF	; 255
    1f5a:	8f 73       	andi	r24, 0x3F	; 63
    1f5c:	80 93 6c 02 	sts	0x026C, r24	; 0x80026c <txhead>
    1f60:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1f64:	80 62       	ori	r24, 0x20	; 32
    1f66:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1f6a:	08 95       	ret

00001f6c <serial_writestr>:
    1f6c:	1f 93       	push	r17
    1f6e:	cf 93       	push	r28
    1f70:	df 93       	push	r29
    1f72:	ec 01       	movw	r28, r24
    1f74:	80 e0       	ldi	r24, 0x00	; 0
    1f76:	11 e0       	ldi	r17, 0x01	; 1
    1f78:	18 0f       	add	r17, r24
    1f7a:	fe 01       	movw	r30, r28
    1f7c:	e8 0f       	add	r30, r24
    1f7e:	f1 1d       	adc	r31, r1
    1f80:	80 81       	ld	r24, Z
    1f82:	88 23       	and	r24, r24
    1f84:	21 f0       	breq	.+8      	; 0x1f8e <serial_writestr+0x22>
    1f86:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <serial_writechar>
    1f8a:	81 2f       	mov	r24, r17
    1f8c:	f4 cf       	rjmp	.-24     	; 0x1f76 <serial_writestr+0xa>
    1f8e:	df 91       	pop	r29
    1f90:	cf 91       	pop	r28
    1f92:	1f 91       	pop	r17
    1f94:	08 95       	ret

00001f96 <serial_writestr_P>:
    1f96:	1f 93       	push	r17
    1f98:	cf 93       	push	r28
    1f9a:	df 93       	push	r29
    1f9c:	ec 01       	movw	r28, r24
    1f9e:	80 e0       	ldi	r24, 0x00	; 0
    1fa0:	11 e0       	ldi	r17, 0x01	; 1
    1fa2:	18 0f       	add	r17, r24
    1fa4:	fe 01       	movw	r30, r28
    1fa6:	e8 0f       	add	r30, r24
    1fa8:	f1 1d       	adc	r31, r1
    1faa:	84 91       	lpm	r24, Z
    1fac:	88 23       	and	r24, r24
    1fae:	21 f0       	breq	.+8      	; 0x1fb8 <serial_writestr_P+0x22>
    1fb0:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <serial_writechar>
    1fb4:	81 2f       	mov	r24, r17
    1fb6:	f4 cf       	rjmp	.-24     	; 0x1fa0 <serial_writestr_P+0xa>
    1fb8:	df 91       	pop	r29
    1fba:	cf 91       	pop	r28
    1fbc:	1f 91       	pop	r17
    1fbe:	08 95       	ret

00001fc0 <_Z10delay_initv>:
    1fc0:	cf 93       	push	r28
    1fc2:	df 93       	push	r29
    1fc4:	00 d0       	rcall	.+0      	; 0x1fc6 <_Z10delay_initv+0x6>
    1fc6:	cd b7       	in	r28, 0x3d	; 61
    1fc8:	de b7       	in	r29, 0x3e	; 62
    1fca:	80 91 77 02 	lds	r24, 0x0277	; 0x800277 <_ZL11initialized>
    1fce:	88 23       	and	r24, r24
    1fd0:	89 f5       	brne	.+98     	; 0x2034 <_Z10delay_initv+0x74>
    1fd2:	8a ef       	ldi	r24, 0xFA	; 250
    1fd4:	90 e0       	ldi	r25, 0x00	; 0
    1fd6:	9a 83       	std	Y+2, r25	; 0x02
    1fd8:	89 83       	std	Y+1, r24	; 0x01
    1fda:	87 e4       	ldi	r24, 0x47	; 71
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	29 81       	ldd	r18, Y+1	; 0x01
    1fe0:	21 50       	subi	r18, 0x01	; 1
    1fe2:	fc 01       	movw	r30, r24
    1fe4:	20 83       	st	Z, r18
    1fe6:	84 e4       	ldi	r24, 0x44	; 68
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	24 e4       	ldi	r18, 0x44	; 68
    1fec:	30 e0       	ldi	r19, 0x00	; 0
    1fee:	f9 01       	movw	r30, r18
    1ff0:	20 81       	ld	r18, Z
    1ff2:	22 60       	ori	r18, 0x02	; 2
    1ff4:	fc 01       	movw	r30, r24
    1ff6:	20 83       	st	Z, r18
    1ff8:	85 e4       	ldi	r24, 0x45	; 69
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	25 e4       	ldi	r18, 0x45	; 69
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	f9 01       	movw	r30, r18
    2002:	20 81       	ld	r18, Z
    2004:	23 60       	ori	r18, 0x03	; 3
    2006:	fc 01       	movw	r30, r24
    2008:	20 83       	st	Z, r18
    200a:	8f e5       	ldi	r24, 0x5F	; 95
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	2f e5       	ldi	r18, 0x5F	; 95
    2010:	30 e0       	ldi	r19, 0x00	; 0
    2012:	f9 01       	movw	r30, r18
    2014:	20 81       	ld	r18, Z
    2016:	20 68       	ori	r18, 0x80	; 128
    2018:	fc 01       	movw	r30, r24
    201a:	20 83       	st	Z, r18
    201c:	8e e6       	ldi	r24, 0x6E	; 110
    201e:	90 e0       	ldi	r25, 0x00	; 0
    2020:	2e e6       	ldi	r18, 0x6E	; 110
    2022:	30 e0       	ldi	r19, 0x00	; 0
    2024:	f9 01       	movw	r30, r18
    2026:	20 81       	ld	r18, Z
    2028:	22 60       	ori	r18, 0x02	; 2
    202a:	fc 01       	movw	r30, r24
    202c:	20 83       	st	Z, r18
    202e:	81 e0       	ldi	r24, 0x01	; 1
    2030:	80 93 77 02 	sts	0x0277, r24	; 0x800277 <_ZL11initialized>
    2034:	00 00       	nop
    2036:	0f 90       	pop	r0
    2038:	0f 90       	pop	r0
    203a:	df 91       	pop	r29
    203c:	cf 91       	pop	r28
    203e:	08 95       	ret

00002040 <_Z9delay_getj>:
    2040:	cf 93       	push	r28
    2042:	df 93       	push	r29
    2044:	00 d0       	rcall	.+0      	; 0x2046 <_Z9delay_getj+0x6>
    2046:	00 d0       	rcall	.+0      	; 0x2048 <_Z9delay_getj+0x8>
    2048:	00 d0       	rcall	.+0      	; 0x204a <_Z9delay_getj+0xa>
    204a:	cd b7       	in	r28, 0x3d	; 61
    204c:	de b7       	in	r29, 0x3e	; 62
    204e:	9e 83       	std	Y+6, r25	; 0x06
    2050:	8d 83       	std	Y+5, r24	; 0x05
    2052:	8f e5       	ldi	r24, 0x5F	; 95
    2054:	90 e0       	ldi	r25, 0x00	; 0
    2056:	fc 01       	movw	r30, r24
    2058:	80 81       	ld	r24, Z
    205a:	08 2e       	mov	r0, r24
    205c:	00 0c       	add	r0, r0
    205e:	99 0b       	sbc	r25, r25
    2060:	80 78       	andi	r24, 0x80	; 128
    2062:	99 27       	eor	r25, r25
    2064:	9a 83       	std	Y+2, r25	; 0x02
    2066:	89 83       	std	Y+1, r24	; 0x01
    2068:	8f e5       	ldi	r24, 0x5F	; 95
    206a:	90 e0       	ldi	r25, 0x00	; 0
    206c:	2f e5       	ldi	r18, 0x5F	; 95
    206e:	30 e0       	ldi	r19, 0x00	; 0
    2070:	f9 01       	movw	r30, r18
    2072:	20 81       	ld	r18, Z
    2074:	2f 77       	andi	r18, 0x7F	; 127
    2076:	fc 01       	movw	r30, r24
    2078:	20 83       	st	Z, r18
    207a:	8d 81       	ldd	r24, Y+5	; 0x05
    207c:	9e 81       	ldd	r25, Y+6	; 0x06
    207e:	88 0f       	add	r24, r24
    2080:	99 1f       	adc	r25, r25
    2082:	81 59       	subi	r24, 0x91	; 145
    2084:	9d 4f       	sbci	r25, 0xFD	; 253
    2086:	fc 01       	movw	r30, r24
    2088:	80 81       	ld	r24, Z
    208a:	91 81       	ldd	r25, Z+1	; 0x01
    208c:	9c 83       	std	Y+4, r25	; 0x04
    208e:	8b 83       	std	Y+3, r24	; 0x03
    2090:	89 81       	ldd	r24, Y+1	; 0x01
    2092:	9a 81       	ldd	r25, Y+2	; 0x02
    2094:	89 2b       	or	r24, r25
    2096:	49 f0       	breq	.+18     	; 0x20aa <_Z9delay_getj+0x6a>
    2098:	8f e5       	ldi	r24, 0x5F	; 95
    209a:	90 e0       	ldi	r25, 0x00	; 0
    209c:	2f e5       	ldi	r18, 0x5F	; 95
    209e:	30 e0       	ldi	r19, 0x00	; 0
    20a0:	f9 01       	movw	r30, r18
    20a2:	20 81       	ld	r18, Z
    20a4:	20 68       	ori	r18, 0x80	; 128
    20a6:	fc 01       	movw	r30, r24
    20a8:	20 83       	st	Z, r18
    20aa:	8b 81       	ldd	r24, Y+3	; 0x03
    20ac:	9c 81       	ldd	r25, Y+4	; 0x04
    20ae:	26 96       	adiw	r28, 0x06	; 6
    20b0:	0f b6       	in	r0, 0x3f	; 63
    20b2:	f8 94       	cli
    20b4:	de bf       	out	0x3e, r29	; 62
    20b6:	0f be       	out	0x3f, r0	; 63
    20b8:	cd bf       	out	0x3d, r28	; 61
    20ba:	df 91       	pop	r29
    20bc:	cf 91       	pop	r28
    20be:	08 95       	ret

000020c0 <_Z9delay_setjj>:
    20c0:	cf 93       	push	r28
    20c2:	df 93       	push	r29
    20c4:	00 d0       	rcall	.+0      	; 0x20c6 <_Z9delay_setjj+0x6>
    20c6:	00 d0       	rcall	.+0      	; 0x20c8 <_Z9delay_setjj+0x8>
    20c8:	00 d0       	rcall	.+0      	; 0x20ca <_Z9delay_setjj+0xa>
    20ca:	cd b7       	in	r28, 0x3d	; 61
    20cc:	de b7       	in	r29, 0x3e	; 62
    20ce:	9c 83       	std	Y+4, r25	; 0x04
    20d0:	8b 83       	std	Y+3, r24	; 0x03
    20d2:	7e 83       	std	Y+6, r23	; 0x06
    20d4:	6d 83       	std	Y+5, r22	; 0x05
    20d6:	80 91 77 02 	lds	r24, 0x0277	; 0x800277 <_ZL11initialized>
    20da:	88 23       	and	r24, r24
    20dc:	11 f4       	brne	.+4      	; 0x20e2 <_Z9delay_setjj+0x22>
    20de:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <_Z10delay_initv>
    20e2:	8f e5       	ldi	r24, 0x5F	; 95
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	fc 01       	movw	r30, r24
    20e8:	80 81       	ld	r24, Z
    20ea:	08 2e       	mov	r0, r24
    20ec:	00 0c       	add	r0, r0
    20ee:	99 0b       	sbc	r25, r25
    20f0:	80 78       	andi	r24, 0x80	; 128
    20f2:	99 27       	eor	r25, r25
    20f4:	9a 83       	std	Y+2, r25	; 0x02
    20f6:	89 83       	std	Y+1, r24	; 0x01
    20f8:	8f e5       	ldi	r24, 0x5F	; 95
    20fa:	90 e0       	ldi	r25, 0x00	; 0
    20fc:	2f e5       	ldi	r18, 0x5F	; 95
    20fe:	30 e0       	ldi	r19, 0x00	; 0
    2100:	f9 01       	movw	r30, r18
    2102:	20 81       	ld	r18, Z
    2104:	2f 77       	andi	r18, 0x7F	; 127
    2106:	fc 01       	movw	r30, r24
    2108:	20 83       	st	Z, r18
    210a:	8b 81       	ldd	r24, Y+3	; 0x03
    210c:	9c 81       	ldd	r25, Y+4	; 0x04
    210e:	88 0f       	add	r24, r24
    2110:	99 1f       	adc	r25, r25
    2112:	8d 58       	subi	r24, 0x8D	; 141
    2114:	9d 4f       	sbci	r25, 0xFD	; 253
    2116:	2d 81       	ldd	r18, Y+5	; 0x05
    2118:	3e 81       	ldd	r19, Y+6	; 0x06
    211a:	fc 01       	movw	r30, r24
    211c:	31 83       	std	Z+1, r19	; 0x01
    211e:	20 83       	st	Z, r18
    2120:	8b 81       	ldd	r24, Y+3	; 0x03
    2122:	9c 81       	ldd	r25, Y+4	; 0x04
    2124:	88 0f       	add	r24, r24
    2126:	99 1f       	adc	r25, r25
    2128:	81 59       	subi	r24, 0x91	; 145
    212a:	9d 4f       	sbci	r25, 0xFD	; 253
    212c:	fc 01       	movw	r30, r24
    212e:	11 82       	std	Z+1, r1	; 0x01
    2130:	10 82       	st	Z, r1
    2132:	89 81       	ldd	r24, Y+1	; 0x01
    2134:	9a 81       	ldd	r25, Y+2	; 0x02
    2136:	89 2b       	or	r24, r25
    2138:	49 f0       	breq	.+18     	; 0x214c <_Z9delay_setjj+0x8c>
    213a:	8f e5       	ldi	r24, 0x5F	; 95
    213c:	90 e0       	ldi	r25, 0x00	; 0
    213e:	2f e5       	ldi	r18, 0x5F	; 95
    2140:	30 e0       	ldi	r19, 0x00	; 0
    2142:	f9 01       	movw	r30, r18
    2144:	20 81       	ld	r18, Z
    2146:	20 68       	ori	r18, 0x80	; 128
    2148:	fc 01       	movw	r30, r24
    214a:	20 83       	st	Z, r18
    214c:	00 00       	nop
    214e:	26 96       	adiw	r28, 0x06	; 6
    2150:	0f b6       	in	r0, 0x3f	; 63
    2152:	f8 94       	cli
    2154:	de bf       	out	0x3e, r29	; 62
    2156:	0f be       	out	0x3f, r0	; 63
    2158:	cd bf       	out	0x3d, r28	; 61
    215a:	df 91       	pop	r29
    215c:	cf 91       	pop	r28
    215e:	08 95       	ret

00002160 <_Z12delay_isdonej>:
    2160:	cf 93       	push	r28
    2162:	df 93       	push	r29
    2164:	00 d0       	rcall	.+0      	; 0x2166 <_Z12delay_isdonej+0x6>
    2166:	00 d0       	rcall	.+0      	; 0x2168 <_Z12delay_isdonej+0x8>
    2168:	cd b7       	in	r28, 0x3d	; 61
    216a:	de b7       	in	r29, 0x3e	; 62
    216c:	9c 83       	std	Y+4, r25	; 0x04
    216e:	8b 83       	std	Y+3, r24	; 0x03
    2170:	1a 82       	std	Y+2, r1	; 0x02
    2172:	19 82       	std	Y+1, r1	; 0x01
    2174:	8b 81       	ldd	r24, Y+3	; 0x03
    2176:	9c 81       	ldd	r25, Y+4	; 0x04
    2178:	88 0f       	add	r24, r24
    217a:	99 1f       	adc	r25, r25
    217c:	81 59       	subi	r24, 0x91	; 145
    217e:	9d 4f       	sbci	r25, 0xFD	; 253
    2180:	fc 01       	movw	r30, r24
    2182:	20 81       	ld	r18, Z
    2184:	31 81       	ldd	r19, Z+1	; 0x01
    2186:	8b 81       	ldd	r24, Y+3	; 0x03
    2188:	9c 81       	ldd	r25, Y+4	; 0x04
    218a:	88 0f       	add	r24, r24
    218c:	99 1f       	adc	r25, r25
    218e:	8d 58       	subi	r24, 0x8D	; 141
    2190:	9d 4f       	sbci	r25, 0xFD	; 253
    2192:	fc 01       	movw	r30, r24
    2194:	80 81       	ld	r24, Z
    2196:	91 81       	ldd	r25, Z+1	; 0x01
    2198:	41 e0       	ldi	r20, 0x01	; 1
    219a:	28 17       	cp	r18, r24
    219c:	39 07       	cpc	r19, r25
    219e:	09 f0       	breq	.+2      	; 0x21a2 <_Z12delay_isdonej+0x42>
    21a0:	40 e0       	ldi	r20, 0x00	; 0
    21a2:	44 23       	and	r20, r20
    21a4:	21 f0       	breq	.+8      	; 0x21ae <_Z12delay_isdonej+0x4e>
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	9a 83       	std	Y+2, r25	; 0x02
    21ac:	89 83       	std	Y+1, r24	; 0x01
    21ae:	89 81       	ldd	r24, Y+1	; 0x01
    21b0:	9a 81       	ldd	r25, Y+2	; 0x02
    21b2:	0f 90       	pop	r0
    21b4:	0f 90       	pop	r0
    21b6:	0f 90       	pop	r0
    21b8:	0f 90       	pop	r0
    21ba:	df 91       	pop	r29
    21bc:	cf 91       	pop	r28
    21be:	08 95       	ret

000021c0 <_Z11__vector_14v>:
    21c0:	1f 92       	push	r1
    21c2:	0f 92       	push	r0
    21c4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    21c8:	0f 92       	push	r0
    21ca:	11 24       	eor	r1, r1
    21cc:	2f 93       	push	r18
    21ce:	3f 93       	push	r19
    21d0:	4f 93       	push	r20
    21d2:	8f 93       	push	r24
    21d4:	9f 93       	push	r25
    21d6:	ef 93       	push	r30
    21d8:	ff 93       	push	r31
    21da:	cf 93       	push	r28
    21dc:	df 93       	push	r29
    21de:	00 d0       	rcall	.+0      	; 0x21e0 <_Z11__vector_14v+0x20>
    21e0:	cd b7       	in	r28, 0x3d	; 61
    21e2:	de b7       	in	r29, 0x3e	; 62
    21e4:	1a 82       	std	Y+2, r1	; 0x02
    21e6:	19 82       	std	Y+1, r1	; 0x01
    21e8:	22 e0       	ldi	r18, 0x02	; 2
    21ea:	30 e0       	ldi	r19, 0x00	; 0
    21ec:	89 81       	ldd	r24, Y+1	; 0x01
    21ee:	9a 81       	ldd	r25, Y+2	; 0x02
    21f0:	82 17       	cp	r24, r18
    21f2:	93 07       	cpc	r25, r19
    21f4:	a0 f5       	brcc	.+104    	; 0x225e <_Z11__vector_14v+0x9e>
    21f6:	89 81       	ldd	r24, Y+1	; 0x01
    21f8:	9a 81       	ldd	r25, Y+2	; 0x02
    21fa:	88 0f       	add	r24, r24
    21fc:	99 1f       	adc	r25, r25
    21fe:	81 59       	subi	r24, 0x91	; 145
    2200:	9d 4f       	sbci	r25, 0xFD	; 253
    2202:	fc 01       	movw	r30, r24
    2204:	20 81       	ld	r18, Z
    2206:	31 81       	ldd	r19, Z+1	; 0x01
    2208:	89 81       	ldd	r24, Y+1	; 0x01
    220a:	9a 81       	ldd	r25, Y+2	; 0x02
    220c:	88 0f       	add	r24, r24
    220e:	99 1f       	adc	r25, r25
    2210:	8d 58       	subi	r24, 0x8D	; 141
    2212:	9d 4f       	sbci	r25, 0xFD	; 253
    2214:	fc 01       	movw	r30, r24
    2216:	80 81       	ld	r24, Z
    2218:	91 81       	ldd	r25, Z+1	; 0x01
    221a:	41 e0       	ldi	r20, 0x01	; 1
    221c:	28 17       	cp	r18, r24
    221e:	39 07       	cpc	r19, r25
    2220:	08 f0       	brcs	.+2      	; 0x2224 <_Z11__vector_14v+0x64>
    2222:	40 e0       	ldi	r20, 0x00	; 0
    2224:	44 23       	and	r20, r20
    2226:	a9 f0       	breq	.+42     	; 0x2252 <_Z11__vector_14v+0x92>
    2228:	89 81       	ldd	r24, Y+1	; 0x01
    222a:	9a 81       	ldd	r25, Y+2	; 0x02
    222c:	88 0f       	add	r24, r24
    222e:	99 1f       	adc	r25, r25
    2230:	81 59       	subi	r24, 0x91	; 145
    2232:	9d 4f       	sbci	r25, 0xFD	; 253
    2234:	fc 01       	movw	r30, r24
    2236:	80 81       	ld	r24, Z
    2238:	91 81       	ldd	r25, Z+1	; 0x01
    223a:	9c 01       	movw	r18, r24
    223c:	2f 5f       	subi	r18, 0xFF	; 255
    223e:	3f 4f       	sbci	r19, 0xFF	; 255
    2240:	89 81       	ldd	r24, Y+1	; 0x01
    2242:	9a 81       	ldd	r25, Y+2	; 0x02
    2244:	88 0f       	add	r24, r24
    2246:	99 1f       	adc	r25, r25
    2248:	81 59       	subi	r24, 0x91	; 145
    224a:	9d 4f       	sbci	r25, 0xFD	; 253
    224c:	fc 01       	movw	r30, r24
    224e:	31 83       	std	Z+1, r19	; 0x01
    2250:	20 83       	st	Z, r18
    2252:	89 81       	ldd	r24, Y+1	; 0x01
    2254:	9a 81       	ldd	r25, Y+2	; 0x02
    2256:	01 96       	adiw	r24, 0x01	; 1
    2258:	9a 83       	std	Y+2, r25	; 0x02
    225a:	89 83       	std	Y+1, r24	; 0x01
    225c:	c5 cf       	rjmp	.-118    	; 0x21e8 <_Z11__vector_14v+0x28>
    225e:	00 00       	nop
    2260:	0f 90       	pop	r0
    2262:	0f 90       	pop	r0
    2264:	df 91       	pop	r29
    2266:	cf 91       	pop	r28
    2268:	ff 91       	pop	r31
    226a:	ef 91       	pop	r30
    226c:	9f 91       	pop	r25
    226e:	8f 91       	pop	r24
    2270:	4f 91       	pop	r20
    2272:	3f 91       	pop	r19
    2274:	2f 91       	pop	r18
    2276:	0f 90       	pop	r0
    2278:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    227c:	0f 90       	pop	r0
    227e:	1f 90       	pop	r1
    2280:	18 95       	reti

00002282 <_Z8led_initv>:
    2282:	cf 93       	push	r28
    2284:	df 93       	push	r29
    2286:	cd b7       	in	r28, 0x3d	; 61
    2288:	de b7       	in	r29, 0x3e	; 62
    228a:	84 e2       	ldi	r24, 0x24	; 36
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	24 e2       	ldi	r18, 0x24	; 36
    2290:	30 e0       	ldi	r19, 0x00	; 0
    2292:	f9 01       	movw	r30, r18
    2294:	20 81       	ld	r18, Z
    2296:	22 60       	ori	r18, 0x02	; 2
    2298:	fc 01       	movw	r30, r24
    229a:	20 83       	st	Z, r18
    229c:	85 e2       	ldi	r24, 0x25	; 37
    229e:	90 e0       	ldi	r25, 0x00	; 0
    22a0:	25 e2       	ldi	r18, 0x25	; 37
    22a2:	30 e0       	ldi	r19, 0x00	; 0
    22a4:	f9 01       	movw	r30, r18
    22a6:	20 81       	ld	r18, Z
    22a8:	2d 7f       	andi	r18, 0xFD	; 253
    22aa:	fc 01       	movw	r30, r24
    22ac:	20 83       	st	Z, r18
    22ae:	00 00       	nop
    22b0:	df 91       	pop	r29
    22b2:	cf 91       	pop	r28
    22b4:	08 95       	ret

000022b6 <_Z6led_onv>:
    22b6:	cf 93       	push	r28
    22b8:	df 93       	push	r29
    22ba:	cd b7       	in	r28, 0x3d	; 61
    22bc:	de b7       	in	r29, 0x3e	; 62
    22be:	85 e2       	ldi	r24, 0x25	; 37
    22c0:	90 e0       	ldi	r25, 0x00	; 0
    22c2:	25 e2       	ldi	r18, 0x25	; 37
    22c4:	30 e0       	ldi	r19, 0x00	; 0
    22c6:	f9 01       	movw	r30, r18
    22c8:	20 81       	ld	r18, Z
    22ca:	22 60       	ori	r18, 0x02	; 2
    22cc:	fc 01       	movw	r30, r24
    22ce:	20 83       	st	Z, r18
    22d0:	00 00       	nop
    22d2:	df 91       	pop	r29
    22d4:	cf 91       	pop	r28
    22d6:	08 95       	ret

000022d8 <_Z7led_offv>:
    22d8:	cf 93       	push	r28
    22da:	df 93       	push	r29
    22dc:	cd b7       	in	r28, 0x3d	; 61
    22de:	de b7       	in	r29, 0x3e	; 62
    22e0:	85 e2       	ldi	r24, 0x25	; 37
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	25 e2       	ldi	r18, 0x25	; 37
    22e6:	30 e0       	ldi	r19, 0x00	; 0
    22e8:	f9 01       	movw	r30, r18
    22ea:	20 81       	ld	r18, Z
    22ec:	2d 7f       	andi	r18, 0xFD	; 253
    22ee:	fc 01       	movw	r30, r24
    22f0:	20 83       	st	Z, r18
    22f2:	00 00       	nop
    22f4:	df 91       	pop	r29
    22f6:	cf 91       	pop	r28
    22f8:	08 95       	ret

000022fa <_Z9led_is_onv>:
    22fa:	cf 93       	push	r28
    22fc:	df 93       	push	r29
    22fe:	cd b7       	in	r28, 0x3d	; 61
    2300:	de b7       	in	r29, 0x3e	; 62
    2302:	85 e2       	ldi	r24, 0x25	; 37
    2304:	90 e0       	ldi	r25, 0x00	; 0
    2306:	fc 01       	movw	r30, r24
    2308:	80 81       	ld	r24, Z
    230a:	88 2f       	mov	r24, r24
    230c:	90 e0       	ldi	r25, 0x00	; 0
    230e:	82 70       	andi	r24, 0x02	; 2
    2310:	99 27       	eor	r25, r25
    2312:	89 2b       	or	r24, r25
    2314:	19 f0       	breq	.+6      	; 0x231c <_Z9led_is_onv+0x22>
    2316:	81 e0       	ldi	r24, 0x01	; 1
    2318:	90 e0       	ldi	r25, 0x00	; 0
    231a:	02 c0       	rjmp	.+4      	; 0x2320 <_Z9led_is_onv+0x26>
    231c:	80 e0       	ldi	r24, 0x00	; 0
    231e:	90 e0       	ldi	r25, 0x00	; 0
    2320:	df 91       	pop	r29
    2322:	cf 91       	pop	r28
    2324:	08 95       	ret

00002326 <_Z13led_set_blinkPc>:
    2326:	cf 93       	push	r28
    2328:	df 93       	push	r29
    232a:	00 d0       	rcall	.+0      	; 0x232c <_Z13led_set_blinkPc+0x6>
    232c:	cd b7       	in	r28, 0x3d	; 61
    232e:	de b7       	in	r29, 0x3e	; 62
    2330:	9a 83       	std	Y+2, r25	; 0x02
    2332:	89 83       	std	Y+1, r24	; 0x01
    2334:	89 81       	ldd	r24, Y+1	; 0x01
    2336:	9a 81       	ldd	r25, Y+2	; 0x02
    2338:	90 93 79 02 	sts	0x0279, r25	; 0x800279 <Blink_msg+0x1>
    233c:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <Blink_msg>
    2340:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <Blink_pos+0x1>
    2344:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <Blink_pos>
    2348:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <blink_state+0x1>
    234c:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <blink_state>
    2350:	60 e0       	ldi	r22, 0x00	; 0
    2352:	70 e0       	ldi	r23, 0x00	; 0
    2354:	80 e0       	ldi	r24, 0x00	; 0
    2356:	90 e0       	ldi	r25, 0x00	; 0
    2358:	0e 94 60 10 	call	0x20c0	; 0x20c0 <_Z9delay_setjj>
    235c:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <_Z7led_offv>
    2360:	00 00       	nop
    2362:	0f 90       	pop	r0
    2364:	0f 90       	pop	r0
    2366:	df 91       	pop	r29
    2368:	cf 91       	pop	r28
    236a:	08 95       	ret

0000236c <_Z10led_updatev>:
    236c:	cf 93       	push	r28
    236e:	df 93       	push	r29
    2370:	cd b7       	in	r28, 0x3d	; 61
    2372:	de b7       	in	r29, 0x3e	; 62
    2374:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <blink_state>
    2378:	90 91 7d 02 	lds	r25, 0x027D	; 0x80027d <blink_state+0x1>
    237c:	00 97       	sbiw	r24, 0x00	; 0
    237e:	21 f0       	breq	.+8      	; 0x2388 <_Z10led_updatev+0x1c>
    2380:	01 97       	sbiw	r24, 0x01	; 1
    2382:	09 f4       	brne	.+2      	; 0x2386 <_Z10led_updatev+0x1a>
    2384:	55 c0       	rjmp	.+170    	; 0x2430 <_Z10led_updatev+0xc4>
    2386:	89 c0       	rjmp	.+274    	; 0x249a <_Z10led_updatev+0x12e>
    2388:	80 e0       	ldi	r24, 0x00	; 0
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	0e 94 b0 10 	call	0x2160	; 0x2160 <_Z12delay_isdonej>
    2390:	21 e0       	ldi	r18, 0x01	; 1
    2392:	89 2b       	or	r24, r25
    2394:	09 f4       	brne	.+2      	; 0x2398 <_Z10led_updatev+0x2c>
    2396:	20 e0       	ldi	r18, 0x00	; 0
    2398:	22 23       	and	r18, r18
    239a:	09 f4       	brne	.+2      	; 0x239e <_Z10led_updatev+0x32>
    239c:	7b c0       	rjmp	.+246    	; 0x2494 <_Z10led_updatev+0x128>
    239e:	20 91 78 02 	lds	r18, 0x0278	; 0x800278 <Blink_msg>
    23a2:	30 91 79 02 	lds	r19, 0x0279	; 0x800279 <Blink_msg+0x1>
    23a6:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_pos>
    23aa:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_pos+0x1>
    23ae:	82 0f       	add	r24, r18
    23b0:	93 1f       	adc	r25, r19
    23b2:	fc 01       	movw	r30, r24
    23b4:	80 81       	ld	r24, Z
    23b6:	08 2e       	mov	r0, r24
    23b8:	00 0c       	add	r0, r0
    23ba:	99 0b       	sbc	r25, r25
    23bc:	8d 32       	cpi	r24, 0x2D	; 45
    23be:	91 05       	cpc	r25, r1
    23c0:	31 f0       	breq	.+12     	; 0x23ce <_Z10led_updatev+0x62>
    23c2:	8e 32       	cpi	r24, 0x2E	; 46
    23c4:	91 05       	cpc	r25, r1
    23c6:	91 f0       	breq	.+36     	; 0x23ec <_Z10led_updatev+0x80>
    23c8:	80 97       	sbiw	r24, 0x20	; 32
    23ca:	f9 f0       	breq	.+62     	; 0x240a <_Z10led_updatev+0x9e>
    23cc:	27 c0       	rjmp	.+78     	; 0x241c <_Z10led_updatev+0xb0>
    23ce:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <_Z6led_onv>
    23d2:	6e ee       	ldi	r22, 0xEE	; 238
    23d4:	72 e0       	ldi	r23, 0x02	; 2
    23d6:	80 e0       	ldi	r24, 0x00	; 0
    23d8:	90 e0       	ldi	r25, 0x00	; 0
    23da:	0e 94 60 10 	call	0x20c0	; 0x20c0 <_Z9delay_setjj>
    23de:	81 e0       	ldi	r24, 0x01	; 1
    23e0:	90 e0       	ldi	r25, 0x00	; 0
    23e2:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <blink_state+0x1>
    23e6:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <blink_state>
    23ea:	21 c0       	rjmp	.+66     	; 0x242e <_Z10led_updatev+0xc2>
    23ec:	0e 94 5b 11 	call	0x22b6	; 0x22b6 <_Z6led_onv>
    23f0:	6a ef       	ldi	r22, 0xFA	; 250
    23f2:	70 e0       	ldi	r23, 0x00	; 0
    23f4:	80 e0       	ldi	r24, 0x00	; 0
    23f6:	90 e0       	ldi	r25, 0x00	; 0
    23f8:	0e 94 60 10 	call	0x20c0	; 0x20c0 <_Z9delay_setjj>
    23fc:	81 e0       	ldi	r24, 0x01	; 1
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	90 93 7d 02 	sts	0x027D, r25	; 0x80027d <blink_state+0x1>
    2404:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <blink_state>
    2408:	12 c0       	rjmp	.+36     	; 0x242e <_Z10led_updatev+0xc2>
    240a:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <_Z7led_offv>
    240e:	68 ee       	ldi	r22, 0xE8	; 232
    2410:	73 e0       	ldi	r23, 0x03	; 3
    2412:	80 e0       	ldi	r24, 0x00	; 0
    2414:	90 e0       	ldi	r25, 0x00	; 0
    2416:	0e 94 60 10 	call	0x20c0	; 0x20c0 <_Z9delay_setjj>
    241a:	09 c0       	rjmp	.+18     	; 0x242e <_Z10led_updatev+0xc2>
    241c:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <_Z7led_offv>
    2420:	60 e0       	ldi	r22, 0x00	; 0
    2422:	70 e0       	ldi	r23, 0x00	; 0
    2424:	80 e0       	ldi	r24, 0x00	; 0
    2426:	90 e0       	ldi	r25, 0x00	; 0
    2428:	0e 94 60 10 	call	0x20c0	; 0x20c0 <_Z9delay_setjj>
    242c:	00 00       	nop
    242e:	32 c0       	rjmp	.+100    	; 0x2494 <_Z10led_updatev+0x128>
    2430:	80 e0       	ldi	r24, 0x00	; 0
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	0e 94 b0 10 	call	0x2160	; 0x2160 <_Z12delay_isdonej>
    2438:	21 e0       	ldi	r18, 0x01	; 1
    243a:	89 2b       	or	r24, r25
    243c:	09 f4       	brne	.+2      	; 0x2440 <_Z10led_updatev+0xd4>
    243e:	20 e0       	ldi	r18, 0x00	; 0
    2440:	22 23       	and	r18, r18
    2442:	51 f1       	breq	.+84     	; 0x2498 <_Z10led_updatev+0x12c>
    2444:	0e 94 6c 11 	call	0x22d8	; 0x22d8 <_Z7led_offv>
    2448:	64 e6       	ldi	r22, 0x64	; 100
    244a:	70 e0       	ldi	r23, 0x00	; 0
    244c:	80 e0       	ldi	r24, 0x00	; 0
    244e:	90 e0       	ldi	r25, 0x00	; 0
    2450:	0e 94 60 10 	call	0x20c0	; 0x20c0 <_Z9delay_setjj>
    2454:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_pos>
    2458:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_pos+0x1>
    245c:	01 96       	adiw	r24, 0x01	; 1
    245e:	90 93 7b 02 	sts	0x027B, r25	; 0x80027b <Blink_pos+0x1>
    2462:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <Blink_pos>
    2466:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <Blink_msg>
    246a:	90 91 79 02 	lds	r25, 0x0279	; 0x800279 <Blink_msg+0x1>
    246e:	0e 94 cc 13 	call	0x2798	; 0x2798 <strlen>
    2472:	9c 01       	movw	r18, r24
    2474:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <Blink_pos>
    2478:	90 91 7b 02 	lds	r25, 0x027B	; 0x80027b <Blink_pos+0x1>
    247c:	82 17       	cp	r24, r18
    247e:	93 07       	cpc	r25, r19
    2480:	20 f0       	brcs	.+8      	; 0x248a <_Z10led_updatev+0x11e>
    2482:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <Blink_pos+0x1>
    2486:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <Blink_pos>
    248a:	10 92 7d 02 	sts	0x027D, r1	; 0x80027d <blink_state+0x1>
    248e:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <blink_state>
    2492:	02 c0       	rjmp	.+4      	; 0x2498 <_Z10led_updatev+0x12c>
    2494:	00 00       	nop
    2496:	01 c0       	rjmp	.+2      	; 0x249a <_Z10led_updatev+0x12e>
    2498:	00 00       	nop
    249a:	00 00       	nop
    249c:	df 91       	pop	r29
    249e:	cf 91       	pop	r28
    24a0:	08 95       	ret

000024a2 <_Z11timer1_initv>:
    24a2:	cf 93       	push	r28
    24a4:	df 93       	push	r29
    24a6:	00 d0       	rcall	.+0      	; 0x24a8 <_Z11timer1_initv+0x6>
    24a8:	cd b7       	in	r28, 0x3d	; 61
    24aa:	de b7       	in	r29, 0x3e	; 62
    24ac:	89 e0       	ldi	r24, 0x09	; 9
    24ae:	9d e3       	ldi	r25, 0x3D	; 61
    24b0:	9a 83       	std	Y+2, r25	; 0x02
    24b2:	89 83       	std	Y+1, r24	; 0x01
    24b4:	81 e8       	ldi	r24, 0x81	; 129
    24b6:	90 e0       	ldi	r25, 0x00	; 0
    24b8:	21 e8       	ldi	r18, 0x81	; 129
    24ba:	30 e0       	ldi	r19, 0x00	; 0
    24bc:	f9 01       	movw	r30, r18
    24be:	20 81       	ld	r18, Z
    24c0:	28 60       	ori	r18, 0x08	; 8
    24c2:	fc 01       	movw	r30, r24
    24c4:	20 83       	st	Z, r18
    24c6:	81 e8       	ldi	r24, 0x81	; 129
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	21 e8       	ldi	r18, 0x81	; 129
    24cc:	30 e0       	ldi	r19, 0x00	; 0
    24ce:	f9 01       	movw	r30, r18
    24d0:	20 81       	ld	r18, Z
    24d2:	25 60       	ori	r18, 0x05	; 5
    24d4:	fc 01       	movw	r30, r24
    24d6:	20 83       	st	Z, r18
    24d8:	88 e8       	ldi	r24, 0x88	; 136
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	29 81       	ldd	r18, Y+1	; 0x01
    24de:	3a 81       	ldd	r19, Y+2	; 0x02
    24e0:	21 50       	subi	r18, 0x01	; 1
    24e2:	31 09       	sbc	r19, r1
    24e4:	fc 01       	movw	r30, r24
    24e6:	31 83       	std	Z+1, r19	; 0x01
    24e8:	20 83       	st	Z, r18
    24ea:	8f e6       	ldi	r24, 0x6F	; 111
    24ec:	90 e0       	ldi	r25, 0x00	; 0
    24ee:	2f e6       	ldi	r18, 0x6F	; 111
    24f0:	30 e0       	ldi	r19, 0x00	; 0
    24f2:	f9 01       	movw	r30, r18
    24f4:	20 81       	ld	r18, Z
    24f6:	22 60       	ori	r18, 0x02	; 2
    24f8:	fc 01       	movw	r30, r24
    24fa:	20 83       	st	Z, r18
    24fc:	8f e5       	ldi	r24, 0x5F	; 95
    24fe:	90 e0       	ldi	r25, 0x00	; 0
    2500:	2f e5       	ldi	r18, 0x5F	; 95
    2502:	30 e0       	ldi	r19, 0x00	; 0
    2504:	f9 01       	movw	r30, r18
    2506:	20 81       	ld	r18, Z
    2508:	20 68       	ori	r18, 0x80	; 128
    250a:	fc 01       	movw	r30, r24
    250c:	20 83       	st	Z, r18
    250e:	00 00       	nop
    2510:	0f 90       	pop	r0
    2512:	0f 90       	pop	r0
    2514:	df 91       	pop	r29
    2516:	cf 91       	pop	r28
    2518:	08 95       	ret

0000251a <_Z10timer1_getv>:
    251a:	cf 93       	push	r28
    251c:	df 93       	push	r29
    251e:	00 d0       	rcall	.+0      	; 0x2520 <_Z10timer1_getv+0x6>
    2520:	00 d0       	rcall	.+0      	; 0x2522 <_Z10timer1_getv+0x8>
    2522:	00 d0       	rcall	.+0      	; 0x2524 <_Z10timer1_getv+0xa>
    2524:	cd b7       	in	r28, 0x3d	; 61
    2526:	de b7       	in	r29, 0x3e	; 62
    2528:	8f e5       	ldi	r24, 0x5F	; 95
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	fc 01       	movw	r30, r24
    252e:	80 81       	ld	r24, Z
    2530:	88 2f       	mov	r24, r24
    2532:	90 e0       	ldi	r25, 0x00	; 0
    2534:	80 78       	andi	r24, 0x80	; 128
    2536:	99 27       	eor	r25, r25
    2538:	9a 83       	std	Y+2, r25	; 0x02
    253a:	89 83       	std	Y+1, r24	; 0x01
    253c:	8f e5       	ldi	r24, 0x5F	; 95
    253e:	90 e0       	ldi	r25, 0x00	; 0
    2540:	2f e5       	ldi	r18, 0x5F	; 95
    2542:	30 e0       	ldi	r19, 0x00	; 0
    2544:	f9 01       	movw	r30, r18
    2546:	20 81       	ld	r18, Z
    2548:	2f 77       	andi	r18, 0x7F	; 127
    254a:	fc 01       	movw	r30, r24
    254c:	20 83       	st	Z, r18
    254e:	80 91 7e 02 	lds	r24, 0x027E	; 0x80027e <_ZL5count>
    2552:	90 91 7f 02 	lds	r25, 0x027F	; 0x80027f <_ZL5count+0x1>
    2556:	a0 91 80 02 	lds	r26, 0x0280	; 0x800280 <_ZL5count+0x2>
    255a:	b0 91 81 02 	lds	r27, 0x0281	; 0x800281 <_ZL5count+0x3>
    255e:	8b 83       	std	Y+3, r24	; 0x03
    2560:	9c 83       	std	Y+4, r25	; 0x04
    2562:	ad 83       	std	Y+5, r26	; 0x05
    2564:	be 83       	std	Y+6, r27	; 0x06
    2566:	89 81       	ldd	r24, Y+1	; 0x01
    2568:	9a 81       	ldd	r25, Y+2	; 0x02
    256a:	89 2b       	or	r24, r25
    256c:	49 f0       	breq	.+18     	; 0x2580 <_Z10timer1_getv+0x66>
    256e:	8f e5       	ldi	r24, 0x5F	; 95
    2570:	90 e0       	ldi	r25, 0x00	; 0
    2572:	2f e5       	ldi	r18, 0x5F	; 95
    2574:	30 e0       	ldi	r19, 0x00	; 0
    2576:	f9 01       	movw	r30, r18
    2578:	20 81       	ld	r18, Z
    257a:	20 68       	ori	r18, 0x80	; 128
    257c:	fc 01       	movw	r30, r24
    257e:	20 83       	st	Z, r18
    2580:	8b 81       	ldd	r24, Y+3	; 0x03
    2582:	9c 81       	ldd	r25, Y+4	; 0x04
    2584:	ad 81       	ldd	r26, Y+5	; 0x05
    2586:	be 81       	ldd	r27, Y+6	; 0x06
    2588:	bc 01       	movw	r22, r24
    258a:	cd 01       	movw	r24, r26
    258c:	26 96       	adiw	r28, 0x06	; 6
    258e:	0f b6       	in	r0, 0x3f	; 63
    2590:	f8 94       	cli
    2592:	de bf       	out	0x3e, r29	; 62
    2594:	0f be       	out	0x3f, r0	; 63
    2596:	cd bf       	out	0x3d, r28	; 61
    2598:	df 91       	pop	r29
    259a:	cf 91       	pop	r28
    259c:	08 95       	ret

0000259e <_Z12timer1_clearv>:
    259e:	cf 93       	push	r28
    25a0:	df 93       	push	r29
    25a2:	00 d0       	rcall	.+0      	; 0x25a4 <_Z12timer1_clearv+0x6>
    25a4:	cd b7       	in	r28, 0x3d	; 61
    25a6:	de b7       	in	r29, 0x3e	; 62
    25a8:	8f e5       	ldi	r24, 0x5F	; 95
    25aa:	90 e0       	ldi	r25, 0x00	; 0
    25ac:	fc 01       	movw	r30, r24
    25ae:	80 81       	ld	r24, Z
    25b0:	88 2f       	mov	r24, r24
    25b2:	90 e0       	ldi	r25, 0x00	; 0
    25b4:	80 78       	andi	r24, 0x80	; 128
    25b6:	99 27       	eor	r25, r25
    25b8:	9a 83       	std	Y+2, r25	; 0x02
    25ba:	89 83       	std	Y+1, r24	; 0x01
    25bc:	8f e5       	ldi	r24, 0x5F	; 95
    25be:	90 e0       	ldi	r25, 0x00	; 0
    25c0:	2f e5       	ldi	r18, 0x5F	; 95
    25c2:	30 e0       	ldi	r19, 0x00	; 0
    25c4:	f9 01       	movw	r30, r18
    25c6:	20 81       	ld	r18, Z
    25c8:	2f 77       	andi	r18, 0x7F	; 127
    25ca:	fc 01       	movw	r30, r24
    25cc:	20 83       	st	Z, r18
    25ce:	10 92 7e 02 	sts	0x027E, r1	; 0x80027e <_ZL5count>
    25d2:	10 92 7f 02 	sts	0x027F, r1	; 0x80027f <_ZL5count+0x1>
    25d6:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <_ZL5count+0x2>
    25da:	10 92 81 02 	sts	0x0281, r1	; 0x800281 <_ZL5count+0x3>
    25de:	89 81       	ldd	r24, Y+1	; 0x01
    25e0:	9a 81       	ldd	r25, Y+2	; 0x02
    25e2:	89 2b       	or	r24, r25
    25e4:	49 f0       	breq	.+18     	; 0x25f8 <_Z12timer1_clearv+0x5a>
    25e6:	8f e5       	ldi	r24, 0x5F	; 95
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	2f e5       	ldi	r18, 0x5F	; 95
    25ec:	30 e0       	ldi	r19, 0x00	; 0
    25ee:	f9 01       	movw	r30, r18
    25f0:	20 81       	ld	r18, Z
    25f2:	20 68       	ori	r18, 0x80	; 128
    25f4:	fc 01       	movw	r30, r24
    25f6:	20 83       	st	Z, r18
    25f8:	00 00       	nop
    25fa:	0f 90       	pop	r0
    25fc:	0f 90       	pop	r0
    25fe:	df 91       	pop	r29
    2600:	cf 91       	pop	r28
    2602:	08 95       	ret

00002604 <_Z11__vector_11v>:
    2604:	1f 92       	push	r1
    2606:	0f 92       	push	r0
    2608:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    260c:	0f 92       	push	r0
    260e:	11 24       	eor	r1, r1
    2610:	8f 93       	push	r24
    2612:	9f 93       	push	r25
    2614:	af 93       	push	r26
    2616:	bf 93       	push	r27
    2618:	cf 93       	push	r28
    261a:	df 93       	push	r29
    261c:	cd b7       	in	r28, 0x3d	; 61
    261e:	de b7       	in	r29, 0x3e	; 62
    2620:	80 91 7e 02 	lds	r24, 0x027E	; 0x80027e <_ZL5count>
    2624:	90 91 7f 02 	lds	r25, 0x027F	; 0x80027f <_ZL5count+0x1>
    2628:	a0 91 80 02 	lds	r26, 0x0280	; 0x800280 <_ZL5count+0x2>
    262c:	b0 91 81 02 	lds	r27, 0x0281	; 0x800281 <_ZL5count+0x3>
    2630:	01 96       	adiw	r24, 0x01	; 1
    2632:	a1 1d       	adc	r26, r1
    2634:	b1 1d       	adc	r27, r1
    2636:	80 93 7e 02 	sts	0x027E, r24	; 0x80027e <_ZL5count>
    263a:	90 93 7f 02 	sts	0x027F, r25	; 0x80027f <_ZL5count+0x1>
    263e:	a0 93 80 02 	sts	0x0280, r26	; 0x800280 <_ZL5count+0x2>
    2642:	b0 93 81 02 	sts	0x0281, r27	; 0x800281 <_ZL5count+0x3>
    2646:	00 00       	nop
    2648:	df 91       	pop	r29
    264a:	cf 91       	pop	r28
    264c:	bf 91       	pop	r27
    264e:	af 91       	pop	r26
    2650:	9f 91       	pop	r25
    2652:	8f 91       	pop	r24
    2654:	0f 90       	pop	r0
    2656:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    265a:	0f 90       	pop	r0
    265c:	1f 90       	pop	r1
    265e:	18 95       	reti

00002660 <__mulsi3>:
    2660:	db 01       	movw	r26, r22
    2662:	8f 93       	push	r24
    2664:	9f 93       	push	r25
    2666:	0e 94 b8 13 	call	0x2770	; 0x2770 <__muluhisi3>
    266a:	bf 91       	pop	r27
    266c:	af 91       	pop	r26
    266e:	a2 9f       	mul	r26, r18
    2670:	80 0d       	add	r24, r0
    2672:	91 1d       	adc	r25, r1
    2674:	a3 9f       	mul	r26, r19
    2676:	90 0d       	add	r25, r0
    2678:	b2 9f       	mul	r27, r18
    267a:	90 0d       	add	r25, r0
    267c:	11 24       	eor	r1, r1
    267e:	08 95       	ret

00002680 <__udivmodhi4>:
    2680:	aa 1b       	sub	r26, r26
    2682:	bb 1b       	sub	r27, r27
    2684:	51 e1       	ldi	r21, 0x11	; 17
    2686:	07 c0       	rjmp	.+14     	; 0x2696 <__udivmodhi4_ep>

00002688 <__udivmodhi4_loop>:
    2688:	aa 1f       	adc	r26, r26
    268a:	bb 1f       	adc	r27, r27
    268c:	a6 17       	cp	r26, r22
    268e:	b7 07       	cpc	r27, r23
    2690:	10 f0       	brcs	.+4      	; 0x2696 <__udivmodhi4_ep>
    2692:	a6 1b       	sub	r26, r22
    2694:	b7 0b       	sbc	r27, r23

00002696 <__udivmodhi4_ep>:
    2696:	88 1f       	adc	r24, r24
    2698:	99 1f       	adc	r25, r25
    269a:	5a 95       	dec	r21
    269c:	a9 f7       	brne	.-22     	; 0x2688 <__udivmodhi4_loop>
    269e:	80 95       	com	r24
    26a0:	90 95       	com	r25
    26a2:	bc 01       	movw	r22, r24
    26a4:	cd 01       	movw	r24, r26
    26a6:	08 95       	ret

000026a8 <__divmodhi4>:
    26a8:	97 fb       	bst	r25, 7
    26aa:	07 2e       	mov	r0, r23
    26ac:	16 f4       	brtc	.+4      	; 0x26b2 <__divmodhi4+0xa>
    26ae:	00 94       	com	r0
    26b0:	07 d0       	rcall	.+14     	; 0x26c0 <__divmodhi4_neg1>
    26b2:	77 fd       	sbrc	r23, 7
    26b4:	09 d0       	rcall	.+18     	; 0x26c8 <__divmodhi4_neg2>
    26b6:	0e 94 40 13 	call	0x2680	; 0x2680 <__udivmodhi4>
    26ba:	07 fc       	sbrc	r0, 7
    26bc:	05 d0       	rcall	.+10     	; 0x26c8 <__divmodhi4_neg2>
    26be:	3e f4       	brtc	.+14     	; 0x26ce <__divmodhi4_exit>

000026c0 <__divmodhi4_neg1>:
    26c0:	90 95       	com	r25
    26c2:	81 95       	neg	r24
    26c4:	9f 4f       	sbci	r25, 0xFF	; 255
    26c6:	08 95       	ret

000026c8 <__divmodhi4_neg2>:
    26c8:	70 95       	com	r23
    26ca:	61 95       	neg	r22
    26cc:	7f 4f       	sbci	r23, 0xFF	; 255

000026ce <__divmodhi4_exit>:
    26ce:	08 95       	ret

000026d0 <__udivmodsi4>:
    26d0:	a1 e2       	ldi	r26, 0x21	; 33
    26d2:	1a 2e       	mov	r1, r26
    26d4:	aa 1b       	sub	r26, r26
    26d6:	bb 1b       	sub	r27, r27
    26d8:	fd 01       	movw	r30, r26
    26da:	0d c0       	rjmp	.+26     	; 0x26f6 <__udivmodsi4_ep>

000026dc <__udivmodsi4_loop>:
    26dc:	aa 1f       	adc	r26, r26
    26de:	bb 1f       	adc	r27, r27
    26e0:	ee 1f       	adc	r30, r30
    26e2:	ff 1f       	adc	r31, r31
    26e4:	a2 17       	cp	r26, r18
    26e6:	b3 07       	cpc	r27, r19
    26e8:	e4 07       	cpc	r30, r20
    26ea:	f5 07       	cpc	r31, r21
    26ec:	20 f0       	brcs	.+8      	; 0x26f6 <__udivmodsi4_ep>
    26ee:	a2 1b       	sub	r26, r18
    26f0:	b3 0b       	sbc	r27, r19
    26f2:	e4 0b       	sbc	r30, r20
    26f4:	f5 0b       	sbc	r31, r21

000026f6 <__udivmodsi4_ep>:
    26f6:	66 1f       	adc	r22, r22
    26f8:	77 1f       	adc	r23, r23
    26fa:	88 1f       	adc	r24, r24
    26fc:	99 1f       	adc	r25, r25
    26fe:	1a 94       	dec	r1
    2700:	69 f7       	brne	.-38     	; 0x26dc <__udivmodsi4_loop>
    2702:	60 95       	com	r22
    2704:	70 95       	com	r23
    2706:	80 95       	com	r24
    2708:	90 95       	com	r25
    270a:	9b 01       	movw	r18, r22
    270c:	ac 01       	movw	r20, r24
    270e:	bd 01       	movw	r22, r26
    2710:	cf 01       	movw	r24, r30
    2712:	08 95       	ret

00002714 <__divmodsi4>:
    2714:	05 2e       	mov	r0, r21
    2716:	97 fb       	bst	r25, 7
    2718:	1e f4       	brtc	.+6      	; 0x2720 <__divmodsi4+0xc>
    271a:	00 94       	com	r0
    271c:	0e 94 a1 13 	call	0x2742	; 0x2742 <__negsi2>
    2720:	57 fd       	sbrc	r21, 7
    2722:	07 d0       	rcall	.+14     	; 0x2732 <__divmodsi4_neg2>
    2724:	0e 94 68 13 	call	0x26d0	; 0x26d0 <__udivmodsi4>
    2728:	07 fc       	sbrc	r0, 7
    272a:	03 d0       	rcall	.+6      	; 0x2732 <__divmodsi4_neg2>
    272c:	4e f4       	brtc	.+18     	; 0x2740 <__divmodsi4_exit>
    272e:	0c 94 a1 13 	jmp	0x2742	; 0x2742 <__negsi2>

00002732 <__divmodsi4_neg2>:
    2732:	50 95       	com	r21
    2734:	40 95       	com	r20
    2736:	30 95       	com	r19
    2738:	21 95       	neg	r18
    273a:	3f 4f       	sbci	r19, 0xFF	; 255
    273c:	4f 4f       	sbci	r20, 0xFF	; 255
    273e:	5f 4f       	sbci	r21, 0xFF	; 255

00002740 <__divmodsi4_exit>:
    2740:	08 95       	ret

00002742 <__negsi2>:
    2742:	90 95       	com	r25
    2744:	80 95       	com	r24
    2746:	70 95       	com	r23
    2748:	61 95       	neg	r22
    274a:	7f 4f       	sbci	r23, 0xFF	; 255
    274c:	8f 4f       	sbci	r24, 0xFF	; 255
    274e:	9f 4f       	sbci	r25, 0xFF	; 255
    2750:	08 95       	ret

00002752 <__umulhisi3>:
    2752:	a2 9f       	mul	r26, r18
    2754:	b0 01       	movw	r22, r0
    2756:	b3 9f       	mul	r27, r19
    2758:	c0 01       	movw	r24, r0
    275a:	a3 9f       	mul	r26, r19
    275c:	70 0d       	add	r23, r0
    275e:	81 1d       	adc	r24, r1
    2760:	11 24       	eor	r1, r1
    2762:	91 1d       	adc	r25, r1
    2764:	b2 9f       	mul	r27, r18
    2766:	70 0d       	add	r23, r0
    2768:	81 1d       	adc	r24, r1
    276a:	11 24       	eor	r1, r1
    276c:	91 1d       	adc	r25, r1
    276e:	08 95       	ret

00002770 <__muluhisi3>:
    2770:	0e 94 a9 13 	call	0x2752	; 0x2752 <__umulhisi3>
    2774:	a5 9f       	mul	r26, r21
    2776:	90 0d       	add	r25, r0
    2778:	b4 9f       	mul	r27, r20
    277a:	90 0d       	add	r25, r0
    277c:	a4 9f       	mul	r26, r20
    277e:	80 0d       	add	r24, r0
    2780:	91 1d       	adc	r25, r1
    2782:	11 24       	eor	r1, r1
    2784:	08 95       	ret

00002786 <memcpy>:
    2786:	fb 01       	movw	r30, r22
    2788:	dc 01       	movw	r26, r24
    278a:	02 c0       	rjmp	.+4      	; 0x2790 <memcpy+0xa>
    278c:	01 90       	ld	r0, Z+
    278e:	0d 92       	st	X+, r0
    2790:	41 50       	subi	r20, 0x01	; 1
    2792:	50 40       	sbci	r21, 0x00	; 0
    2794:	d8 f7       	brcc	.-10     	; 0x278c <memcpy+0x6>
    2796:	08 95       	ret

00002798 <strlen>:
    2798:	fc 01       	movw	r30, r24
    279a:	01 90       	ld	r0, Z+
    279c:	00 20       	and	r0, r0
    279e:	e9 f7       	brne	.-6      	; 0x279a <strlen+0x2>
    27a0:	80 95       	com	r24
    27a2:	90 95       	com	r25
    27a4:	8e 0f       	add	r24, r30
    27a6:	9f 1f       	adc	r25, r31
    27a8:	08 95       	ret

000027aa <_exit>:
    27aa:	f8 94       	cli

000027ac <__stop_program>:
    27ac:	ff cf       	rjmp	.-2      	; 0x27ac <__stop_program>
