// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module AXI4Fragmenter(	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  input         clock,	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  input         reset,	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  output        auto_in_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [30:0] auto_in_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_in_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]  auto_in_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_in_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [30:0] auto_in_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_in_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_in_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]  auto_in_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_in_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [30:0] auto_out_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_out_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_aw_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0] auto_out_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_out_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_b_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [30:0] auto_out_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]  auto_out_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]  auto_out_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]  auto_out_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_ar_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output        auto_out_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0] auto_out_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]  auto_out_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_r_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input         auto_out_r_bits_last	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire        nodeOut_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33]
  wire        w_idle;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:30]
  wire        in_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35]
  wire        _in_w_deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _in_w_deq_q_io_deq_bits_last;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _deq_q_1_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] _deq_q_1_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [7:0]  _deq_q_1_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [2:0]  _deq_q_1_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [1:0]  _deq_q_1_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] _deq_q_io_deq_bits_addr;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [7:0]  _deq_q_io_deq_bits_len;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [2:0]  _deq_q_io_deq_bits_size;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [1:0]  _deq_q_io_deq_bits_burst;	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg         busy;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
  reg  [30:0] r_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25]
  reg  [7:0]  r_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25]
  wire [7:0]  len = busy ? r_len : _deq_q_io_deq_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [3:0]  _GEN = {4{{addr[30:29], addr[27], addr[25], addr[20], addr[16], ~(addr[13:12])} == 8'h0 | {addr[30:29] ^ 2'h2, addr[27]} == 3'h0}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :73:23, :84:100, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [5:0]  _GEN_0 = len[6:1] | len[7:2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
  wire [4:0]  _GEN_1 = _GEN_0[4:0] | {len[7], _GEN_0[5:2]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
  wire [7:0]  _wipeHigh_T = ~len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :94:33]
  wire [7:0]  _wipeHigh_T_3 = _wipeHigh_T | {_wipeHigh_T[6:0], 1'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:94:33, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [7:0]  _wipeHigh_T_6 = _wipeHigh_T_3 | {_wipeHigh_T_3[5:0], 2'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [7:0]  _align1_T_2 = addr[9:2] | {addr[8:2], 1'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :77:29, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [7:0]  _align1_T_5 = _align1_T_2 | {_align1_T_2[5:0], 2'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire        fixed = _deq_q_io_deq_bits_burst == 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :100:34, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [7:0]  beats1 = fixed | _deq_q_io_deq_bits_size != 3'h2 ? 8'h0 : ({1'h0, len[7], _GEN_0[5], _GEN_1[4:3], _GEN_1[2:0] | {len[7], _GEN_0[5], _GEN_1[4]}} | ~(_wipeHigh_T_6 | {_wipeHigh_T_6[3:0], 4'h0})) & ~(_align1_T_5 | {_align1_T_5[3:0], 4'h0}) & {_GEN, _GEN | {4{{addr[30:29], addr[27], addr[25], addr[20], addr[16], addr[13]} == 7'h0 | {addr[30:29], addr[27], addr[25], addr[20], ~(addr[16])} == 6'h0 | {addr[30:29], addr[27], addr[25], ~(addr[20]), addr[13:12]} == 7'h0 | {addr[30:29], addr[27], ~(addr[25]), addr[20], addr[16]} == 6'h0 | {addr[30:29], ~(addr[27])} == 3'h0}}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :73:23, :84:100, :94:24, :95:32, :96:24, :97:{37,46}, :100:34, :101:34, :102:25, :105:25, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, :262:{43,48}, src/main/scala/chisel3/util/Decoupled.scala:362:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        ar_last = beats1 == len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :105:25, :118:27]
  wire [30:0] _out_bits_addr_T = ~addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28]
  wire [8:0]  _out_bits_addr_T_1 = 9'h3 << _deq_q_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg         busy_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
  reg  [30:0] r_addr_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:25]
  reg  [7:0]  r_len_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25]
  wire [7:0]  len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :70:25, :72:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :69:25, :73:23, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [3:0]  _GEN_2 = {4{{addr_1[30:29], addr_1[27], addr_1[25], addr_1[20], ~(addr_1[13:12])} == 7'h0 | {addr_1[30:29] ^ 2'h2, addr_1[27]} == 3'h0}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :73:23, :84:100, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [5:0]  _GEN_3 = len_1[6:1] | len_1[7:2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
  wire [4:0]  _GEN_4 = _GEN_3[4:0] | {len_1[7], _GEN_3[5:2]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
  wire [7:0]  _wipeHigh_T_11 = ~len_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :94:33]
  wire [7:0]  _wipeHigh_T_14 = _wipeHigh_T_11 | {_wipeHigh_T_11[6:0], 1'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:94:33, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [7:0]  _wipeHigh_T_17 = _wipeHigh_T_14 | {_wipeHigh_T_14[5:0], 2'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [7:0]  _align1_T_12 = addr_1[9:2] | {addr_1[8:2], 1'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :77:29, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [7:0]  _align1_T_15 = _align1_T_12 | {_align1_T_12[5:0], 2'h0};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire        fixed_1 = _deq_q_1_io_deq_bits_burst == 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :100:34, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [7:0]  beats1_1 = fixed_1 | _deq_q_1_io_deq_bits_size != 3'h2 ? 8'h0 : ({1'h0, len_1[7], _GEN_3[5], _GEN_4[4:3], _GEN_4[2:0] | {len_1[7], _GEN_3[5], _GEN_4[4]}} | ~(_wipeHigh_T_17 | {_wipeHigh_T_17[3:0], 4'h0})) & ~(_align1_T_15 | {_align1_T_15[3:0], 4'h0}) & {_GEN_2, _GEN_2 | {4{{addr_1[30:29], addr_1[27], addr_1[25], addr_1[20], addr_1[13]} == 6'h0 | {addr_1[30:29], addr_1[27], addr_1[25], ~(addr_1[20]), addr_1[13:12]} == 7'h0 | {addr_1[30:29], addr_1[27], ~(addr_1[25]), addr_1[20]} == 5'h0 | {addr_1[30:29], ~(addr_1[27])} == 3'h0}}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :73:23, :84:100, :94:24, :95:32, :96:24, :97:{37,46}, :100:34, :101:34, :102:25, :105:25, generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}, :262:{43,48}, src/main/scala/chisel3/util/Decoupled.scala:362:21, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [8:0]  w_beats = {beats1_1, 1'h1} & {1'h1, ~beats1_1};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:105:25, generators/rocket-chip/src/main/scala/util/package.scala:241:{40,47,49,53}]
  wire        aw_last = beats1_1 == len_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:72:23, :105:25, :118:27]
  wire [30:0] _out_bits_addr_T_6 = ~addr_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :130:28]
  wire [8:0]  _out_bits_addr_T_7 = 9'h3 << _deq_q_1_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg         wbeats_latched;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35]
  wire        _in_aw_ready_T = w_idle | wbeats_latched;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :167:52, :177:30]
  wire        nodeOut_aw_valid = _deq_q_1_io_deq_valid & _in_aw_ready_T;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign in_aw_ready = auto_out_aw_ready & _in_aw_ready_T;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:167:52, :168:35]
  wire        wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :169:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  reg  [8:0]  w_counter;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30]
  assign w_idle = w_counter == 9'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :177:30]
  wire [8:0]  w_todo = w_idle ? (wbeats_valid ? w_beats : 9'h0) : w_counter;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :176:30, :177:30, :178:{23,35}, generators/rocket-chip/src/main/scala/util/package.scala:241:47]
  wire        w_last = w_todo == 9'h1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :179:27]
  wire        _w_counter_T = auto_out_w_ready & nodeOut_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:185:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign nodeOut_w_valid = _in_w_deq_q_io_deq_valid & (~w_idle | wbeats_valid);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
      if (~reset & {~_w_counter_T, w_todo} == 10'h0) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:178:23, :181:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
          $error("Assertion failed\n    at Fragmenter.scala:181 assert (!out.w.fire || w_todo =/= 0.U) // underflow impossible\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:14]
      end
      if (~reset & ~(~nodeOut_w_valid | ~_in_w_deq_q_io_deq_bits_last | w_last)) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:179:27, :181:14, :185:33, :190:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:362:21]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
          $error("Assertion failed\n    at Fragmenter.scala:190 assert (!out.w.valid || !in_w.bits.last || w_last)\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:190:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        nodeOut_b_ready = auto_in_b_ready | ~auto_out_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:{33,36}]
  reg  [1:0]  error_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:211:26]
  wire [8:0]  beats = {beats1, 1'h1} & {1'h1, ~beats1};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:105:25, generators/rocket-chip/src/main/scala/util/package.scala:241:{40,47,49,53}]
  wire [30:0] _inc_addr_T_1 = addr + {15'h0, {7'h0, beats} << _deq_q_io_deq_bits_size};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [22:0] _wrapMask_T_1 = {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] _inc_addr_T_3 = addr_1 + {15'h0, {7'h0, w_beats} << _deq_q_1_io_deq_bits_size};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:73:23, :108:{29,38}, generators/rocket-chip/src/main/scala/util/package.scala:241:47, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [22:0] _wrapMask_T_3 = {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire [30:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:112:49, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  wire        _GEN_5 = auto_out_ar_ready & _deq_q_io_deq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  wire        _GEN_6 = in_aw_ready & _deq_q_1_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:168:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      busy <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
      busy_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29]
      wbeats_latched <= 1'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35]
      w_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30]
      error_0 <= 2'h0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      if (_GEN_5)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        busy <= beats1 != len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :105:25, :118:27, :133:19]
      if (_GEN_6)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        busy_1 <= beats1_1 != len_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:29, :72:23, :105:25, :118:27, :133:19]
      wbeats_latched <= ~(auto_out_aw_ready & nodeOut_aw_valid) & (wbeats_valid & w_idle | wbeats_latched);	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:160:35, :163:{26,43,60}, :164:{26,43}, :167:35, :169:35, :177:30, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      w_counter <= w_todo - {8'h0, _w_counter_T};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:176:30, :178:23, :180:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (nodeOut_b_ready & auto_out_b_valid)	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:208:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        error_0 <= auto_out_b_bits_echo_real_last ? 2'h0 : error_0 | auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :214:{46,64}]
    end
    if (_GEN_5) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      r_addr <= fixed ? _deq_q_io_deq_bits_addr : _deq_q_io_deq_bits_burst == 2'h2 ? {16'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]} | ~{_mux_addr_T_1[30:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]} : _inc_addr_T_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :100:34, :108:29, :110:35, :111:{28,59}, :112:{20,33,45,47,49,62}, :114:60, :115:20, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      r_len <= len - beats[7:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25, generators/rocket-chip/src/main/scala/util/package.scala:241:47]
    end
    if (_GEN_6) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      r_addr_1 <= fixed_1 ? _deq_q_1_io_deq_bits_addr : _deq_q_1_io_deq_bits_burst == 2'h2 ? {16'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]} | ~{_mux_addr_T_6[30:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]} : _inc_addr_T_3;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :100:34, :108:29, :110:35, :111:{28,59}, :112:{20,33,45,47,49,62}, :114:60, :115:20, src/main/scala/chisel3/util/Decoupled.scala:362:21]
      r_len_1 <= len_1 - w_beats[7:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:70:25, :72:23, :135:25, generators/rocket-chip/src/main/scala/util/package.scala:241:47]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    initial begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        end	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
        busy = _RANDOM[2'h0][0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29]
        r_addr = _RANDOM[2'h0][31:1];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :69:25]
        r_len = _RANDOM[2'h1][7:0];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :70:25]
        busy_1 = _RANDOM[2'h1][8];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :68:29, :70:25]
        r_addr_1 = {_RANDOM[2'h1][31:9], _RANDOM[2'h2][7:0]};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25]
        r_len_1 = _RANDOM[2'h2][15:8];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :70:25]
        wbeats_latched = _RANDOM[2'h2][16];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :160:35]
        w_counter = _RANDOM[2'h2][25:17];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :176:30]
        error_0 = _RANDOM[2'h2][27:26];	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :69:25, :211:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_AXI4BundleAR deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_ar_ready),
    .io_enq_valid      (auto_in_ar_valid),
    .io_enq_bits_addr  (auto_in_ar_bits_addr),
    .io_deq_ready      (auto_out_ar_ready & ar_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:118:27, :119:30]
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_ar_bits_id),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst),
    .io_deq_bits_cache (auto_out_ar_bits_cache),
    .io_deq_bits_prot  (auto_out_ar_bits_prot)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_AXI4BundleAW deq_q_1 (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_aw_ready),
    .io_enq_valid      (auto_in_aw_valid),
    .io_enq_bits_addr  (auto_in_aw_bits_addr),
    .io_deq_ready      (in_aw_ready & aw_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:118:27, :119:30, :168:35]
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_aw_bits_id),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst),
    .io_deq_bits_cache (auto_out_aw_bits_cache),
    .io_deq_bits_prot  (auto_out_aw_bits_prot)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  Queue1_AXI4BundleW in_w_deq_q (	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (1'h0),
    .io_deq_ready     (auto_out_w_ready & (~w_idle | wbeats_valid)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:169:35, :177:30, :185:37, :186:{33,51}]
    .io_deq_valid     (_in_w_deq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (_in_w_deq_q_io_deq_bits_last)
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_in_b_valid = auto_out_b_valid & auto_out_b_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :207:33]
  assign auto_in_b_bits_resp = auto_out_b_bits_resp | error_0;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :211:26, :212:41]
  assign auto_in_r_valid = auto_out_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_data = auto_out_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
  assign auto_in_r_bits_last = auto_out_r_bits_last & auto_out_r_bits_echo_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :198:41]
  assign auto_out_aw_valid = nodeOut_aw_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :167:35]
  assign auto_out_aw_bits_addr = ~{_out_bits_addr_T_6[30:2], _out_bits_addr_T_6[1:0] | ~(_out_bits_addr_T_7[1:0])};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  assign auto_out_aw_bits_len = beats1_1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :105:25]
  assign auto_out_aw_bits_size = _deq_q_1_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_aw_bits_echo_real_last = aw_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :118:27]
  assign auto_out_w_valid = nodeOut_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :185:33]
  assign auto_out_w_bits_last = w_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :179:27]
  assign auto_out_b_ready = nodeOut_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :208:33]
  assign auto_out_ar_valid = _deq_q_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_ar_bits_addr = ~{_out_bits_addr_T[30:2], _out_bits_addr_T[1:0] | ~(_out_bits_addr_T_1[1:0])};	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :130:{26,28,34}, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  assign auto_out_ar_bits_len = beats1;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :105:25]
  assign auto_out_ar_bits_size = _deq_q_io_deq_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, src/main/scala/chisel3/util/Decoupled.scala:362:21]
  assign auto_out_ar_bits_echo_real_last = ar_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9, :118:27]
  assign auto_out_r_ready = auto_in_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:37:9]
endmodule

