# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 1.srcs/sources_1/new/my_full_adder.vhd" \
"../../../../../tb_my_full_adder.vhd" \

# Do not sort compile order
nosort
