<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>edgedetect</TopModelName>
        <TargetClockPeriod>6.67</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>18005295</Best-caseLatency>
            <Average-caseLatency>18005295</Average-caseLatency>
            <Worst-caseLatency>18005295</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.120 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.120 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.120 sec</Worst-caseRealTimeLatency>
            <Interval-min>18005296</Interval-min>
            <Interval-max>18005296</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/edgedetect.cpp:214</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>60</BRAM_18K>
            <DSP>29</DSP>
            <FF>93251</FF>
            <LUT>159639</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>edgedetect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>edgedetect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>edgedetect</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>edgedetect</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_213</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>213</ID>
                    <BindInstances>icmp_ln10_fu_325_p2 add_ln10_fu_331_p2 icmp_ln13_fu_346_p2 select_ln10_fu_352_p3 select_ln10_1_fu_360_p3 select_ln10_2_fu_991_p3 add_ln10_1_fu_368_p2 select_ln10_3_fu_374_p3 empty_fu_402_p2 add_ln15_fu_440_p2 add_ln15_1_fu_445_p2 lshr_ln15_fu_604_p2 add_ln15_2_fu_535_p2 lshr_ln15_1_fu_624_p2 add_ln15_3_fu_554_p2 lshr_ln15_2_fu_648_p2 add_ln18_fu_465_p2 sitodp_32ns_64_5_no_dsp_1_U5 dmul_64ns_64ns_64_7_max_dsp_1_U4 sitodp_32ns_64_5_no_dsp_1_U5 dmul_64ns_64ns_64_7_max_dsp_1_U4 dadd_64ns_64ns_64_8_full_dsp_1_U3 sitodp_32ns_64_5_no_dsp_1_U5 dmul_64ns_64ns_64_7_max_dsp_1_U4 dadd_64ns_64ns_64_8_full_dsp_1_U3 fptrunc_64ns_32_2_no_dsp_1_U1 fpext_32ns_64_2_no_dsp_1_U2 icmp_ln18_fu_710_p2 icmp_ln24_fu_715_p2 add_ln36_fu_742_p2 xs_sign_2_fu_770_p2 xs_exp_2_fu_775_p3 xs_sig_2_fu_781_p3 xor_ln39_fu_787_p2 xs_sig_3_fu_793_p2 xor_ln18_fu_813_p2 and_ln24_fu_819_p2 or_ln24_fu_825_p2 xor_ln24_fu_831_p2 icmp_ln19_fu_837_p2 icmp_ln19_1_fu_842_p2 or_ln19_fu_847_p2 and_ln19_fu_853_p2 and_ln19_1_fu_858_p2 sparsemux_9_3_64_1_1_U6 add_ln486_fu_932_p2 sub_ln71_fu_946_p2 select_ln71_fu_956_p3 lshr_ln71_fu_972_p2 shl_ln71_fu_998_p2 icmp_ln21_fu_471_p2 select_ln71_1_fu_1012_p3 add_ln13_fu_477_p2 select_ln21_fu_1044_p3 mask_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_fu_223</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <BindInstances>icmp_ln41_fu_140_p2 add_ln41_fu_146_p2 icmp_ln43_fu_158_p2 select_ln31_fu_164_p3 add_ln41_1_fu_172_p2 select_ln41_fu_178_p3 empty_fu_198_p2 lshr_ln45_fu_283_p2 neg_fu_292_p2 abscond_fu_298_p2 abs_fu_304_p3 normal_factor_fu_316_p2 add_ln43_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_231</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>231</ID>
                    <BindInstances>icmp_ln52_fu_607_p2 add_ln52_fu_613_p2 icmp_ln54_fu_625_p2 select_ln31_fu_631_p3 indvars_iv_next25_i_dup443_fu_639_p2 select_ln52_fu_645_p3 empty_fu_677_p2 add_ln57_fu_687_p2 empty_36_fu_697_p2 lshr_ln61_fu_1062_p2 lshr_ln61_1_fu_1074_p2 add_ln61_fu_753_p2 lshr_ln61_2_fu_1097_p2 lshr_ln61_3_fu_1109_p2 add_ln61_1_fu_788_p2 lshr_ln61_4_fu_1142_p2 lshr_ln61_5_fu_1154_p2 tmp7_fu_823_p2 empty_37_fu_832_p2 lshr_ln61_6_fu_1183_p2 lshr_ln61_7_fu_1195_p2 add_ln61_2_fu_867_p2 lshr_ln61_8_fu_1218_p2 lshr_ln61_9_fu_1230_p2 add_ln61_3_fu_902_p2 lshr_ln61_10_fu_1262_p2 lshr_ln61_11_fu_1286_p2 tmp8_fu_937_p2 empty_38_fu_946_p2 lshr_ln61_12_fu_1309_p2 lshr_ln61_13_fu_1318_p2 add_ln61_4_fu_981_p2 lshr_ln61_14_fu_1340_p2 lshr_ln61_15_fu_1352_p2 add_ln61_5_fu_1016_p2 lshr_ln61_16_fu_1381_p2 lshr_ln61_17_fu_1393_p2 mul_8ns_8ns_16_1_1_U23 mac_muladd_8ns_8ns_16ns_17_4_1_U28 mac_muladd_8ns_8ns_16ns_17_4_1_U28 mul_8ns_8ns_16_1_1_U21 mul_8ns_8ns_16_1_1_U20 mac_muladd_8ns_8ns_16ns_17_4_1_U27 mac_muladd_8ns_8ns_16ns_17_4_1_U27 mac_muladd_8ns_8ns_16ns_17_4_1_U26 mac_muladd_8ns_8ns_16ns_17_4_1_U26 mul_8ns_8ns_16_1_1_U22 mac_muladd_8ns_8ns_17ns_18_4_1_U29 mac_muladd_8ns_8ns_17ns_18_4_1_U29 mac_muladd_8ns_8ns_16ns_17_4_1_U25 mac_muladd_8ns_8ns_16ns_17_4_1_U25 mac_muladd_8ns_8ns_16ns_17_4_1_U25 mac_muladd_8ns_8ns_16ns_17_4_1_U26 add_ln61_8_fu_1277_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U27 mac_muladd_8ns_8ns_16ns_17_4_1_U28 mac_muladd_8ns_8ns_17ns_18_4_1_U29 add_ln61_12_fu_1426_p2 grp_fu_1452_p0 select_ln64_fu_1442_p3 udiv_20ns_12ns_8_24_1_U24 add_ln64_fu_716_p2 add_ln64_3_fu_1469_p2 shl_ln64_fu_1493_p2 shl_ln64_2_fu_1528_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2_fu_259</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>259</ID>
                    <BindInstances>icmp_ln84_fu_140_p2 add_ln84_fu_146_p2 icmp_ln86_fu_158_p2 select_ln74_fu_164_p3 add_ln84_1_fu_172_p2 select_ln84_fu_178_p3 empty_fu_198_p2 lshr_ln88_fu_283_p2 neg2_fu_292_p2 abscond3_fu_298_p2 abs4_fu_304_p3 normal_factor_2_fu_316_p2 add_ln86_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4_fu_267</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>267</ID>
                    <BindInstances>icmp_ln95_fu_607_p2 add_ln95_fu_613_p2 icmp_ln97_fu_625_p2 select_ln74_fu_631_p3 indvars_iv_next25_i33_dup449_fu_639_p2 select_ln95_fu_645_p3 empty_fu_677_p2 add_ln100_fu_687_p2 empty_31_fu_697_p2 lshr_ln104_fu_1062_p2 lshr_ln104_1_fu_1074_p2 add_ln104_fu_753_p2 lshr_ln104_2_fu_1097_p2 lshr_ln104_3_fu_1109_p2 add_ln104_1_fu_788_p2 lshr_ln104_4_fu_1142_p2 lshr_ln104_5_fu_1154_p2 tmp20_fu_823_p2 empty_32_fu_832_p2 lshr_ln104_6_fu_1183_p2 lshr_ln104_7_fu_1195_p2 add_ln104_2_fu_867_p2 lshr_ln104_8_fu_1218_p2 lshr_ln104_9_fu_1230_p2 add_ln104_3_fu_902_p2 lshr_ln104_10_fu_1262_p2 lshr_ln104_11_fu_1286_p2 tmp21_fu_937_p2 empty_33_fu_946_p2 lshr_ln104_12_fu_1309_p2 lshr_ln104_13_fu_1318_p2 add_ln104_4_fu_981_p2 lshr_ln104_14_fu_1340_p2 lshr_ln104_15_fu_1352_p2 add_ln104_5_fu_1016_p2 lshr_ln104_16_fu_1381_p2 lshr_ln104_17_fu_1393_p2 mul_8ns_8ns_16_1_1_U63 mac_muladd_8ns_8ns_16ns_17_4_1_U68 mac_muladd_8ns_8ns_16ns_17_4_1_U68 mul_8ns_8ns_16_1_1_U61 mul_8ns_8ns_16_1_1_U60 mac_muladd_8ns_8ns_16ns_17_4_1_U67 mac_muladd_8ns_8ns_16ns_17_4_1_U67 mac_muladd_8ns_8ns_16ns_17_4_1_U66 mac_muladd_8ns_8ns_16ns_17_4_1_U66 mul_8ns_8ns_16_1_1_U62 mac_muladd_8ns_8ns_17ns_18_4_1_U69 mac_muladd_8ns_8ns_17ns_18_4_1_U69 mac_muladd_8ns_8ns_16ns_17_4_1_U65 mac_muladd_8ns_8ns_16ns_17_4_1_U65 mac_muladd_8ns_8ns_16ns_17_4_1_U65 mac_muladd_8ns_8ns_16ns_17_4_1_U66 add_ln104_8_fu_1277_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U67 mac_muladd_8ns_8ns_16ns_17_4_1_U68 mac_muladd_8ns_8ns_17ns_18_4_1_U69 add_ln104_12_fu_1426_p2 grp_fu_1452_p0 select_ln107_fu_1442_p3 udiv_20ns_12ns_8_24_1_U64 add_ln107_fu_716_p2 add_ln107_3_fu_1469_p2 shl_ln107_fu_1493_p2 shl_ln107_2_fu_1528_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2_fu_295</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>295</ID>
                    <BindInstances>icmp_ln127_fu_140_p2 add_ln127_fu_146_p2 icmp_ln129_fu_158_p2 select_ln117_fu_164_p3 add_ln127_1_fu_172_p2 select_ln127_fu_178_p3 empty_fu_198_p2 lshr_ln131_fu_283_p2 neg5_fu_292_p2 abscond6_fu_298_p2 abs7_fu_304_p3 normal_factor_4_fu_316_p2 add_ln129_fu_238_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4_fu_303</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>303</ID>
                    <BindInstances>icmp_ln138_fu_607_p2 add_ln138_fu_613_p2 icmp_ln140_fu_625_p2 select_ln117_fu_631_p3 indvars_iv_next25_i85_dup455_fu_639_p2 select_ln138_fu_645_p3 empty_fu_677_p2 add_ln143_fu_687_p2 empty_43_fu_697_p2 lshr_ln147_fu_1062_p2 lshr_ln147_1_fu_1074_p2 add_ln147_fu_753_p2 lshr_ln147_2_fu_1097_p2 lshr_ln147_3_fu_1109_p2 add_ln147_1_fu_788_p2 lshr_ln147_4_fu_1142_p2 lshr_ln147_5_fu_1154_p2 tmp33_fu_823_p2 empty_44_fu_832_p2 lshr_ln147_6_fu_1183_p2 lshr_ln147_7_fu_1195_p2 add_ln147_2_fu_867_p2 lshr_ln147_8_fu_1218_p2 lshr_ln147_9_fu_1230_p2 add_ln147_3_fu_902_p2 lshr_ln147_10_fu_1262_p2 lshr_ln147_11_fu_1286_p2 tmp34_fu_937_p2 empty_45_fu_946_p2 lshr_ln147_12_fu_1309_p2 lshr_ln147_13_fu_1318_p2 add_ln147_4_fu_981_p2 lshr_ln147_14_fu_1340_p2 lshr_ln147_15_fu_1352_p2 add_ln147_5_fu_1016_p2 lshr_ln147_16_fu_1381_p2 lshr_ln147_17_fu_1393_p2 mul_8ns_8ns_16_1_1_U99 mac_muladd_8ns_8ns_16ns_17_4_1_U104 mac_muladd_8ns_8ns_16ns_17_4_1_U104 mul_8ns_8ns_16_1_1_U97 mul_8ns_8ns_16_1_1_U96 mac_muladd_8ns_8ns_16ns_17_4_1_U103 mac_muladd_8ns_8ns_16ns_17_4_1_U103 mac_muladd_8ns_8ns_16ns_17_4_1_U102 mac_muladd_8ns_8ns_16ns_17_4_1_U102 mul_8ns_8ns_16_1_1_U98 mac_muladd_8ns_8ns_17ns_18_4_1_U105 mac_muladd_8ns_8ns_17ns_18_4_1_U105 mac_muladd_8ns_8ns_16ns_17_4_1_U101 mac_muladd_8ns_8ns_16ns_17_4_1_U101 mac_muladd_8ns_8ns_16ns_17_4_1_U101 mac_muladd_8ns_8ns_16ns_17_4_1_U102 add_ln147_8_fu_1277_p2 mac_muladd_8ns_8ns_16ns_17_4_1_U103 mac_muladd_8ns_8ns_16ns_17_4_1_U104 mac_muladd_8ns_8ns_17ns_18_4_1_U105 add_ln147_12_fu_1426_p2 grp_fu_1452_p0 select_ln150_fu_1442_p3 udiv_20ns_12ns_8_24_1_U100 add_ln150_fu_716_p2 add_ln150_3_fu_1469_p2 shl_ln150_fu_1493_p2 shl_ln150_2_fu_1528_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2_fu_331</InstName>
                    <ModuleName>edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>331</ID>
                    <BindInstances>icmp_ln162_fu_243_p2 add_ln162_fu_249_p2 icmp_ln164_fu_261_p2 select_ln157_fu_267_p3 select_ln157_1_fu_419_p3 select_ln157_2_fu_426_p3 select_ln157_3_fu_433_p3 add_ln162_1_fu_275_p2 select_ln162_fu_281_p3 icmp_ln167_fu_347_p2 add_ln167_1_fu_353_p2 add_ln168_fu_358_p2 neg8_fu_462_p2 abscond9_fu_468_p2 temp1_fu_474_p3 neg11_fu_496_p2 abscond12_fu_502_p2 temp2_fu_508_p3 icmp_ln169_fu_516_p2 temp3_fu_522_p3 icmp_ln170_fu_530_p2 icmp_ln170_1_fu_363_p2 add_ln164_fu_369_p2 select_ln170_fu_557_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln49_fu_408_p2 empty_52_fu_423_p2 empty_54_fu_452_p2 empty_56_fu_481_p2 empty_58_fu_510_p2 empty_60_fu_539_p2 empty_62_fu_568_p2 empty_64_fu_597_p2 empty_66_fu_626_p2 icmp_ln92_fu_659_p2 icmp_ln135_fu_670_p2 control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
            <Loops>
                <VITIS_LOOP_10_1_VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>921709</Best-caseLatency>
                    <Average-caseLatency>921709</Average-caseLatency>
                    <Worst-caseLatency>921709</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.145 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.145 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.145 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>921603</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>307200</TripCount>
                        <Latency>921707</Latency>
                        <AbsoluteTimeLatency>6.145 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>111</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:13~../src/edgedetect.cpp:221</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                            <Name>VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:10~../src/edgedetect.cpp:221</SourceLocation>
                        </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5357</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10869</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln10_fu_325_p2" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_331_p2" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_346_p2" SOURCE="../src/edgedetect.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_fu_352_p3" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_1_fu_360_p3" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_2_fu_991_p3" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_368_p2" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_3_fu_374_p3" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln10_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_402_p2" SOURCE="../src/edgedetect.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_440_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_445_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_fu_604_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_535_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_1_fu_624_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_554_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln15_2_fu_648_p2" SOURCE="../src/edgedetect.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln15_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_465_p2" SOURCE="../src/edgedetect.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U5" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="conv19_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U4" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U5" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="conv22_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U4" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U3" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U5" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="conv26_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U4" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U3" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fptrunc" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U1" SOURCE="../src/edgedetect.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="gray" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U2" SOURCE="../src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="dc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln18_fu_710_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln24_fu_715_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_742_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="xs_sign_2_fu_770_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="xs_exp_2_fu_775_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="xs_sig_2_fu_781_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_sig_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_787_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="xs_sig_3_fu_793_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:39" STORAGESUBTYPE="" URAM="0" VARIABLE="xs_sig_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_813_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln24_fu_819_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln24_fu_825_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln24_fu_831_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:24" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln19_fu_837_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln19_1_fu_842_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_847_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_853_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_1_fu_858_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:19" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln19_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_64_1_1_U6" SOURCE="../src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_932_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln71_fu_946_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_956_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln71_fu_972_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln71_fu_998_p2" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_471_p2" SOURCE="../src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_1012_p3" SOURCE="/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_477_p2" SOURCE="../src/edgedetect.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_1044_p3" SOURCE="../src/edgedetect.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" STORAGESIZE="52 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="mask_table" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2</Name>
            <Loops>
                <VITIS_LOOP_41_1_VITIS_LOOP_43_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.553 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.553 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.553 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                        <Name>VITIS_LOOP_41_1_VITIS_LOOP_43_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>9</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:32~../src/edgedetect.cpp:225</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                            <Name>VITIS_LOOP_41_1_VITIS_LOOP_43_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:41~../src/edgedetect.cpp:225</SourceLocation>
                        </VITIS_LOOP_41_1_VITIS_LOOP_43_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>872</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2592</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_140_p2" SOURCE="../src/edgedetect.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_146_p2" SOURCE="../src/edgedetect.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_158_p2" SOURCE="../src/edgedetect.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_164_p3" SOURCE="../src/edgedetect.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_172_p2" SOURCE="../src/edgedetect.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_178_p3" SOURCE="../src/edgedetect.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_198_p2" SOURCE="../src/edgedetect.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln45_fu_283_p2" SOURCE="../src/edgedetect.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg_fu_292_p2" SOURCE="../src/edgedetect.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="neg" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond_fu_298_p2" SOURCE="../src/edgedetect.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="select" PRAGMA="" RTLNAME="abs_fu_304_p3" SOURCE="../src/edgedetect.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="abs" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="normal_factor_fu_316_p2" SOURCE="../src/edgedetect.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="normal_factor" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_43_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_238_p2" SOURCE="../src/edgedetect.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4</Name>
            <Loops>
                <VITIS_LOOP_52_3_VITIS_LOOP_54_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5489522</Best-caseLatency>
                    <Average-caseLatency>5489522</Average-caseLatency>
                    <Worst-caseLatency>5489522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.599 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>36.599 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.599 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5489370</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_3_VITIS_LOOP_54_4>
                        <Name>VITIS_LOOP_52_3_VITIS_LOOP_54_4</Name>
                        <Slack>4.87</Slack>
                        <TripCount>304964</TripCount>
                        <Latency>5489520</Latency>
                        <AbsoluteTimeLatency>36.599 ms</AbsoluteTimeLatency>
                        <PipelineII>18</PipelineII>
                        <PipelineDepth>187</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_3_VITIS_LOOP_54_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:30~../src/edgedetect.cpp:225</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_3_VITIS_LOOP_54_4>
                            <Name>VITIS_LOOP_52_3_VITIS_LOOP_54_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:52~../src/edgedetect.cpp:225</SourceLocation>
                        </VITIS_LOOP_52_3_VITIS_LOOP_54_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13395</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>44273</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_607_p2" SOURCE="../src/edgedetect.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_613_p2" SOURCE="../src/edgedetect.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_625_p2" SOURCE="../src/edgedetect.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_631_p3" SOURCE="../src/edgedetect.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next25_i_dup443_fu_639_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next25_i_dup443" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_645_p3" SOURCE="../src/edgedetect.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_677_p2" SOURCE="../src/edgedetect.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_687_p2" SOURCE="../src/edgedetect.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_697_p2" SOURCE="../src/edgedetect.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_fu_1062_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_1_fu_1074_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_753_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_2_fu_1097_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_3_fu_1109_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_788_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_4_fu_1142_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_5_fu_1154_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp7_fu_823_p2" SOURCE="../src/edgedetect.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_832_p2" SOURCE="../src/edgedetect.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_6_fu_1183_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_7_fu_1195_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_867_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_8_fu_1218_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_9_fu_1230_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_902_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_10_fu_1262_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_11_fu_1286_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp8_fu_937_p2" SOURCE="../src/edgedetect.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_946_p2" SOURCE="../src/edgedetect.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_12_fu_1309_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_13_fu_1318_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_981_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_14_fu_1340_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_15_fu_1352_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_1016_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_16_fu_1381_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln61_17_fu_1393_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln61_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U23" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U28" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U28" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln61_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U21" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U20" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U27" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U27" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln61_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U26" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U26" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln61_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U22" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U29" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U29" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln61_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U25" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U25" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln61_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U25" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U26" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_1277_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U27" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U28" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U29" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_1426_p2" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1452_p0" SOURCE="../src/edgedetect.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_1442_p3" SOURCE="../src/edgedetect.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="23" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_20ns_12ns_8_24_1_U24" SOURCE="../src/edgedetect.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_716_p2" SOURCE="../src/edgedetect.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_1469_p2" SOURCE="../src/edgedetect.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln64_fu_1493_p2" SOURCE="../src/edgedetect.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_52_3_VITIS_LOOP_54_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln64_2_fu_1528_p2" SOURCE="../src/edgedetect.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln64_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_86_2</Name>
            <Loops>
                <VITIS_LOOP_84_1_VITIS_LOOP_86_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.553 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.553 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.553 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_1_VITIS_LOOP_86_2>
                        <Name>VITIS_LOOP_84_1_VITIS_LOOP_86_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>9</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_1_VITIS_LOOP_86_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:75~../src/edgedetect.cpp:229</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_84_1_VITIS_LOOP_86_2>
                            <Name>VITIS_LOOP_84_1_VITIS_LOOP_86_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:84~../src/edgedetect.cpp:229</SourceLocation>
                        </VITIS_LOOP_84_1_VITIS_LOOP_86_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>872</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2592</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_140_p2" SOURCE="../src/edgedetect.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_146_p2" SOURCE="../src/edgedetect.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_fu_158_p2" SOURCE="../src/edgedetect.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_164_p3" SOURCE="../src/edgedetect.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_172_p2" SOURCE="../src/edgedetect.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_178_p3" SOURCE="../src/edgedetect.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_198_p2" SOURCE="../src/edgedetect.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_fu_283_p2" SOURCE="../src/edgedetect.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg2_fu_292_p2" SOURCE="../src/edgedetect.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="neg2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond3_fu_298_p2" SOURCE="../src/edgedetect.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="select" PRAGMA="" RTLNAME="abs4_fu_304_p3" SOURCE="../src/edgedetect.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="abs4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="add" PRAGMA="" RTLNAME="normal_factor_2_fu_316_p2" SOURCE="../src/edgedetect.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="normal_factor_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_86_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_238_p2" SOURCE="../src/edgedetect.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_95_3_VITIS_LOOP_97_4</Name>
            <Loops>
                <VITIS_LOOP_95_3_VITIS_LOOP_97_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5489522</Best-caseLatency>
                    <Average-caseLatency>5489522</Average-caseLatency>
                    <Worst-caseLatency>5489522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.599 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>36.599 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.599 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5489370</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_95_3_VITIS_LOOP_97_4>
                        <Name>VITIS_LOOP_95_3_VITIS_LOOP_97_4</Name>
                        <Slack>4.87</Slack>
                        <TripCount>304964</TripCount>
                        <Latency>5489520</Latency>
                        <AbsoluteTimeLatency>36.599 ms</AbsoluteTimeLatency>
                        <PipelineII>18</PipelineII>
                        <PipelineDepth>187</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_95_3_VITIS_LOOP_97_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:73~../src/edgedetect.cpp:229</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_95_3_VITIS_LOOP_97_4>
                            <Name>VITIS_LOOP_95_3_VITIS_LOOP_97_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:95~../src/edgedetect.cpp:229</SourceLocation>
                        </VITIS_LOOP_95_3_VITIS_LOOP_97_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13395</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>44273</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_607_p2" SOURCE="../src/edgedetect.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_613_p2" SOURCE="../src/edgedetect.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln97_fu_625_p2" SOURCE="../src/edgedetect.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_631_p3" SOURCE="../src/edgedetect.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next25_i33_dup449_fu_639_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next25_i33_dup449" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln95_fu_645_p3" SOURCE="../src/edgedetect.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_677_p2" SOURCE="../src/edgedetect.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_687_p2" SOURCE="../src/edgedetect.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_697_p2" SOURCE="../src/edgedetect.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_fu_1062_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_1_fu_1074_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_753_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_2_fu_1097_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_3_fu_1109_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_788_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_4_fu_1142_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_5_fu_1154_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp20_fu_823_p2" SOURCE="../src/edgedetect.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_832_p2" SOURCE="../src/edgedetect.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_6_fu_1183_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_7_fu_1195_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_2_fu_867_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_8_fu_1218_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_9_fu_1230_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_3_fu_902_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_10_fu_1262_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_11_fu_1286_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp21_fu_937_p2" SOURCE="../src/edgedetect.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_946_p2" SOURCE="../src/edgedetect.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_12_fu_1309_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_13_fu_1318_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_4_fu_981_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_14_fu_1340_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_15_fu_1352_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_5_fu_1016_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_16_fu_1381_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln104_17_fu_1393_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln104_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U63" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U68" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U68" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln104_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U61" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U60" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U67" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U67" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln104_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U66" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U66" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln104_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U62" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U69" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U69" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln104_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U65" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U65" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln104_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U65" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U66" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_8_fu_1277_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U67" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U68" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U69" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_12_fu_1426_p2" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1452_p0" SOURCE="../src/edgedetect.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_1442_p3" SOURCE="../src/edgedetect.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="23" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_20ns_12ns_8_24_1_U64" SOURCE="../src/edgedetect.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_716_p2" SOURCE="../src/edgedetect.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_3_fu_1469_p2" SOURCE="../src/edgedetect.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln107_fu_1493_p2" SOURCE="../src/edgedetect.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_95_3_VITIS_LOOP_97_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln107_2_fu_1528_p2" SOURCE="../src/edgedetect.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln107_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2</Name>
            <Loops>
                <VITIS_LOOP_127_1_VITIS_LOOP_129_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.553 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.553 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.553 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1_VITIS_LOOP_129_2>
                        <Name>VITIS_LOOP_127_1_VITIS_LOOP_129_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>9</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1_VITIS_LOOP_129_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:118~../src/edgedetect.cpp:233</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_127_1_VITIS_LOOP_129_2>
                            <Name>VITIS_LOOP_127_1_VITIS_LOOP_129_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:127~../src/edgedetect.cpp:233</SourceLocation>
                        </VITIS_LOOP_127_1_VITIS_LOOP_129_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>872</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2592</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln127_fu_140_p2" SOURCE="../src/edgedetect.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_146_p2" SOURCE="../src/edgedetect.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln129_fu_158_p2" SOURCE="../src/edgedetect.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_fu_164_p3" SOURCE="../src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_172_p2" SOURCE="../src/edgedetect.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln127_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_fu_178_p3" SOURCE="../src/edgedetect.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_198_p2" SOURCE="../src/edgedetect.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln131_fu_283_p2" SOURCE="../src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg5_fu_292_p2" SOURCE="../src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="neg5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond6_fu_298_p2" SOURCE="../src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="select" PRAGMA="" RTLNAME="abs7_fu_304_p3" SOURCE="../src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="abs7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="add" PRAGMA="" RTLNAME="normal_factor_4_fu_316_p2" SOURCE="../src/edgedetect.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="normal_factor_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1_VITIS_LOOP_129_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_238_p2" SOURCE="../src/edgedetect.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_140_4</Name>
            <Loops>
                <VITIS_LOOP_138_3_VITIS_LOOP_140_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5489522</Best-caseLatency>
                    <Average-caseLatency>5489522</Average-caseLatency>
                    <Worst-caseLatency>5489522</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.599 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>36.599 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>36.599 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5489370</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_3_VITIS_LOOP_140_4>
                        <Name>VITIS_LOOP_138_3_VITIS_LOOP_140_4</Name>
                        <Slack>4.87</Slack>
                        <TripCount>304964</TripCount>
                        <Latency>5489520</Latency>
                        <AbsoluteTimeLatency>36.599 ms</AbsoluteTimeLatency>
                        <PipelineII>18</PipelineII>
                        <PipelineDepth>187</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_138_3_VITIS_LOOP_140_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:116~../src/edgedetect.cpp:233</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_138_3_VITIS_LOOP_140_4>
                            <Name>VITIS_LOOP_138_3_VITIS_LOOP_140_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:138~../src/edgedetect.cpp:233</SourceLocation>
                        </VITIS_LOOP_138_3_VITIS_LOOP_140_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13395</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>44273</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_607_p2" SOURCE="../src/edgedetect.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_613_p2" SOURCE="../src/edgedetect.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_625_p2" SOURCE="../src/edgedetect.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_fu_631_p3" SOURCE="../src/edgedetect.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next25_i85_dup455_fu_639_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next25_i85_dup455" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_fu_645_p3" SOURCE="../src/edgedetect.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_677_p2" SOURCE="../src/edgedetect.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_687_p2" SOURCE="../src/edgedetect.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_697_p2" SOURCE="../src/edgedetect.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_fu_1062_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_1_fu_1074_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_753_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_2_fu_1097_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_3_fu_1109_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_788_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_4_fu_1142_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_5_fu_1154_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp33_fu_823_p2" SOURCE="../src/edgedetect.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_832_p2" SOURCE="../src/edgedetect.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_6_fu_1183_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_7_fu_1195_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_867_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_8_fu_1218_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_9_fu_1230_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_3_fu_902_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_10_fu_1262_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_11_fu_1286_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="tmp34_fu_937_p2" SOURCE="../src/edgedetect.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_946_p2" SOURCE="../src/edgedetect.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_12_fu_1309_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_13_fu_1318_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_4_fu_981_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_14_fu_1340_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_15_fu_1352_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_5_fu_1016_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_16_fu_1381_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln147_17_fu_1393_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln147_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U99" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U104" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U104" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln147_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U97" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U96" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U103" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U103" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln147_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U102" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U102" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln147_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U98" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U105" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U105" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln147_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U101" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln147_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U101" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln147_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U101" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U102" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_8_fu_1277_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U103" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U104" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_17ns_18_4_1_U105" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_12_fu_1426_p2" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1452_p0" SOURCE="../src/edgedetect.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_fu_1442_p3" SOURCE="../src/edgedetect.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op udiv" DSP="0" ID="" IMPL="auto" LATENCY="23" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="udiv" PRAGMA="" RTLNAME="udiv_20ns_12ns_8_24_1_U100" SOURCE="../src/edgedetect.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="udiv_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_716_p2" SOURCE="../src/edgedetect.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_3_fu_1469_p2" SOURCE="../src/edgedetect.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln150_fu_1493_p2" SOURCE="../src/edgedetect.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_138_3_VITIS_LOOP_140_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln150_2_fu_1528_p2" SOURCE="../src/edgedetect.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln150_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_164_2</Name>
            <Loops>
                <VITIS_LOOP_162_1_VITIS_LOOP_164_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>614475</Best-caseLatency>
                    <Average-caseLatency>614475</Average-caseLatency>
                    <Worst-caseLatency>614475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.097 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.097 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.097 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>614402</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_162_1_VITIS_LOOP_164_2>
                        <Name>VITIS_LOOP_162_1_VITIS_LOOP_164_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>307200</TripCount>
                        <Latency>614473</Latency>
                        <AbsoluteTimeLatency>4.097 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_162_1_VITIS_LOOP_164_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:157~../src/edgedetect.cpp:235</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_162_1_VITIS_LOOP_164_2>
                            <Name>VITIS_LOOP_162_1_VITIS_LOOP_164_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/edgedetect.cpp:162~../src/edgedetect.cpp:235</SourceLocation>
                        </VITIS_LOOP_162_1_VITIS_LOOP_164_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41528</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>3075</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln162_fu_243_p2" SOURCE="../src/edgedetect.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_249_p2" SOURCE="../src/edgedetect.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln164_fu_261_p2" SOURCE="../src/edgedetect.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_267_p3" SOURCE="../src/edgedetect.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_1_fu_419_p3" SOURCE="../src/edgedetect.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_2_fu_426_p3" SOURCE="../src/edgedetect.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_3_fu_433_p3" SOURCE="../src/edgedetect.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_1_fu_275_p2" SOURCE="../src/edgedetect.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln162_fu_281_p3" SOURCE="../src/edgedetect.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln167_fu_347_p2" SOURCE="../src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_353_p2" SOURCE="../src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_358_p2" SOURCE="../src/edgedetect.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg8_fu_462_p2" SOURCE="../src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="neg8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond9_fu_468_p2" SOURCE="../src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="temp1_fu_474_p3" SOURCE="../src/edgedetect.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="temp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="sub" PRAGMA="" RTLNAME="neg11_fu_496_p2" SOURCE="../src/edgedetect.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="neg11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="setne" PRAGMA="" RTLNAME="abscond12_fu_502_p2" SOURCE="../src/edgedetect.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="abscond12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="temp2_fu_508_p3" SOURCE="../src/edgedetect.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="temp2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln169_fu_516_p2" SOURCE="../src/edgedetect.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="temp3_fu_522_p3" SOURCE="../src/edgedetect.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="temp3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln170_fu_530_p2" SOURCE="../src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_1_fu_363_p2" SOURCE="../src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_369_p2" SOURCE="../src/edgedetect.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_162_1_VITIS_LOOP_164_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln170_fu_557_p3" SOURCE="../src/edgedetect.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln170" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edgedetect</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18005295</Best-caseLatency>
                    <Average-caseLatency>18005295</Average-caseLatency>
                    <Worst-caseLatency>18005295</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18005296</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/edgedetect.cpp:214</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>60</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>29</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>93251</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>159639</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>58</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_408_p2" SOURCE="../src/edgedetect.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_423_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_452_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_481_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_510_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_539_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_568_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_597_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_626_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_659_p2" SOURCE="../src/edgedetect.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln135_fu_670_p2" SOURCE="../src/edgedetect.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="image_rgb" index="0" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="image_rgb_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="image_rgb_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="image_gray" index="1" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="image_gray_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="image_gray_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="temp_buf" index="2" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="temp_buf_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="temp_buf_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="3" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="4" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="image_rgb_1" access="W" description="Data signal of image_rgb" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_rgb" access="W" description="Bit 31 to 0 of image_rgb"/>
                    </fields>
                </register>
                <register offset="0x14" name="image_rgb_2" access="W" description="Data signal of image_rgb" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_rgb" access="W" description="Bit 63 to 32 of image_rgb"/>
                    </fields>
                </register>
                <register offset="0x1c" name="image_gray_1" access="W" description="Data signal of image_gray" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_gray" access="W" description="Bit 31 to 0 of image_gray"/>
                    </fields>
                </register>
                <register offset="0x20" name="image_gray_2" access="W" description="Data signal of image_gray" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_gray" access="W" description="Bit 63 to 32 of image_gray"/>
                    </fields>
                </register>
                <register offset="0x28" name="temp_buf_1" access="W" description="Data signal of temp_buf" range="32">
                    <fields>
                        <field offset="0" width="32" name="temp_buf" access="W" description="Bit 31 to 0 of temp_buf"/>
                    </fields>
                </register>
                <register offset="0x2c" name="temp_buf_2" access="W" description="Data signal of temp_buf" range="32">
                    <fields>
                        <field offset="0" width="32" name="temp_buf" access="W" description="Bit 63 to 32 of temp_buf"/>
                    </fields>
                </register>
                <register offset="0x34" name="filter_1" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 31 to 0 of filter"/>
                    </fields>
                </register>
                <register offset="0x38" name="filter_2" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 63 to 32 of filter"/>
                    </fields>
                </register>
                <register offset="0x40" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x44" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="image_rgb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="image_gray"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="temp_buf"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="image_rgb"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="image_rgb"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="image_gray"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="image_gray"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="temp_buf"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="temp_buf"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 8 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=58</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">image_rgb_1, 0x10, 32, W, Data signal of image_rgb, </column>
                    <column name="s_axi_control">image_rgb_2, 0x14, 32, W, Data signal of image_rgb, </column>
                    <column name="s_axi_control">image_gray_1, 0x1c, 32, W, Data signal of image_gray, </column>
                    <column name="s_axi_control">image_gray_2, 0x20, 32, W, Data signal of image_gray, </column>
                    <column name="s_axi_control">temp_buf_1, 0x28, 32, W, Data signal of temp_buf, </column>
                    <column name="s_axi_control">temp_buf_2, 0x2c, 32, W, Data signal of temp_buf, </column>
                    <column name="s_axi_control">filter_1, 0x34, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">filter_2, 0x38, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">output_r_1, 0x40, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x44, 32, W, Data signal of output_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="image_rgb">inout, unsigned char*</column>
                    <column name="image_gray">inout, unsigned char*</column>
                    <column name="temp_buf">inout, unsigned char*</column>
                    <column name="filter">inout, unsigned char*</column>
                    <column name="output">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="image_rgb">m_axi_gmem, interface, , channel=0</column>
                    <column name="image_rgb">s_axi_control, register, offset, name=image_rgb_1 offset=0x10 range=32</column>
                    <column name="image_rgb">s_axi_control, register, offset, name=image_rgb_2 offset=0x14 range=32</column>
                    <column name="image_gray">m_axi_gmem, interface, , channel=0</column>
                    <column name="image_gray">s_axi_control, register, offset, name=image_gray_1 offset=0x1c range=32</column>
                    <column name="image_gray">s_axi_control, register, offset, name=image_gray_2 offset=0x20 range=32</column>
                    <column name="temp_buf">m_axi_gmem, interface, , channel=0</column>
                    <column name="temp_buf">s_axi_control, register, offset, name=temp_buf_1 offset=0x28 range=32</column>
                    <column name="temp_buf">s_axi_control, register, offset, name=temp_buf_2 offset=0x2c range=32</column>
                    <column name="filter">m_axi_gmem, interface, , channel=0</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_1 offset=0x34 range=32</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_2 offset=0x38 range=32</column>
                    <column name="output">m_axi_gmem, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x40 range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem">write, 4800, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">image_rgb, ../src/edgedetect.cpp:15:31, read, Inferred, 921600, VITIS_LOOP_10_1, ../src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">image_rgb, ../src/edgedetect.cpp:16:31, read, Inferred, 921600, VITIS_LOOP_10_1, ../src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">image_rgb, ../src/edgedetect.cpp:17:31, read, Inferred, 921600, VITIS_LOOP_10_1, ../src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:21:39, write, Widened, 4800, VITIS_LOOP_13_2, ../src/edgedetect.cpp:13:26, , </column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:21:39, write, Inferred, 307200, VITIS_LOOP_10_1, ../src/edgedetect.cpp:10:22, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:45:34, read, Widen Fail, , VITIS_LOOP_43_2, ../src/edgedetect.cpp:43:26, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:45:34, read, Widen Fail, , VITIS_LOOP_43_2, ../src/edgedetect.cpp:43:26, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:45:34, read, Inferred, 9, VITIS_LOOP_41_1, ../src/edgedetect.cpp:41:22, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:61:67, read, Widen Fail, , VITIS_LOOP_59_6, ../src/edgedetect.cpp:59:34, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:61:67, read, Widen Fail, , VITIS_LOOP_59_6, ../src/edgedetect.cpp:59:34, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:61:28, read, Widen Fail, , VITIS_LOOP_59_6, ../src/edgedetect.cpp:59:34, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:61:67, read, Fail, , VITIS_LOOP_54_4, ../src/edgedetect.cpp:54:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:61:28, read, Fail, , VITIS_LOOP_57_5, ../src/edgedetect.cpp:57:30, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:61:67, read, Inferred, 9, VITIS_LOOP_57_5, ../src/edgedetect.cpp:57:30, , </column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:61:28, read, Inferred, 3, VITIS_LOOP_59_6, ../src/edgedetect.cpp:59:34, , </column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:64:67, write, Widen Fail, , VITIS_LOOP_54_4, ../src/edgedetect.cpp:54:26, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:64:67, write, Fail, , VITIS_LOOP_52_3, ../src/edgedetect.cpp:52:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:64:67, write, Inferred, 638, VITIS_LOOP_54_4, ../src/edgedetect.cpp:54:26, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:88:34, read, Widen Fail, , VITIS_LOOP_86_2, ../src/edgedetect.cpp:86:26, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:88:34, read, Widen Fail, , VITIS_LOOP_86_2, ../src/edgedetect.cpp:86:26, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:88:34, read, Inferred, 9, VITIS_LOOP_84_1, ../src/edgedetect.cpp:84:22, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:104:67, read, Widen Fail, , VITIS_LOOP_102_6, ../src/edgedetect.cpp:102:35, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:104:67, read, Widen Fail, , VITIS_LOOP_102_6, ../src/edgedetect.cpp:102:35, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:104:28, read, Widen Fail, , VITIS_LOOP_102_6, ../src/edgedetect.cpp:102:35, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:104:67, read, Fail, , VITIS_LOOP_97_4, ../src/edgedetect.cpp:97:26, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:104:28, read, Fail, , VITIS_LOOP_100_5, ../src/edgedetect.cpp:100:31, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:104:67, read, Inferred, 9, VITIS_LOOP_100_5, ../src/edgedetect.cpp:100:31, , </column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:104:28, read, Inferred, 3, VITIS_LOOP_102_6, ../src/edgedetect.cpp:102:35, , </column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:107:67, write, Widen Fail, , VITIS_LOOP_97_4, ../src/edgedetect.cpp:97:26, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:107:67, write, Fail, , VITIS_LOOP_95_3, ../src/edgedetect.cpp:95:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:107:67, write, Inferred, 638, VITIS_LOOP_97_4, ../src/edgedetect.cpp:97:26, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:131:34, read, Widen Fail, , VITIS_LOOP_129_2, ../src/edgedetect.cpp:129:27, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:131:34, read, Widen Fail, , VITIS_LOOP_129_2, ../src/edgedetect.cpp:129:27, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:131:34, read, Inferred, 9, VITIS_LOOP_127_1, ../src/edgedetect.cpp:127:23, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:147:67, read, Widen Fail, , VITIS_LOOP_145_6, ../src/edgedetect.cpp:145:35, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:147:67, read, Widen Fail, , VITIS_LOOP_145_6, ../src/edgedetect.cpp:145:35, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:147:28, read, Widen Fail, , VITIS_LOOP_145_6, ../src/edgedetect.cpp:145:35, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:147:67, read, Fail, , VITIS_LOOP_140_4, ../src/edgedetect.cpp:140:27, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:147:28, read, Fail, , VITIS_LOOP_143_5, ../src/edgedetect.cpp:143:31, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:147:67, read, Inferred, 9, VITIS_LOOP_143_5, ../src/edgedetect.cpp:143:31, , </column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:147:28, read, Inferred, 3, VITIS_LOOP_145_6, ../src/edgedetect.cpp:145:35, , </column>
                    <column name="m_axi_gmem">temp_buf, ../src/edgedetect.cpp:150:67, write, Widen Fail, , VITIS_LOOP_140_4, ../src/edgedetect.cpp:140:27, 214-307, Could not widen since type i8 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem">temp_buf, ../src/edgedetect.cpp:150:67, write, Fail, , VITIS_LOOP_138_3, ../src/edgedetect.cpp:138:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem">temp_buf, ../src/edgedetect.cpp:150:67, write, Inferred, 638, VITIS_LOOP_140_4, ../src/edgedetect.cpp:140:27, , </column>
                    <column name="m_axi_gmem">, ../src/edgedetect.cpp:162:23, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:167:14, read, Widened, 4800, VITIS_LOOP_164_2, ../src/edgedetect.cpp:164:27, , </column>
                    <column name="m_axi_gmem">image_gray, ../src/edgedetect.cpp:167:14, read, Inferred, 307200, VITIS_LOOP_162_1, ../src/edgedetect.cpp:162:23, , </column>
                    <column name="m_axi_gmem">temp_buf, ../src/edgedetect.cpp:168:25, read, Widened, 4800, VITIS_LOOP_164_2, ../src/edgedetect.cpp:164:27, , </column>
                    <column name="m_axi_gmem">temp_buf, ../src/edgedetect.cpp:168:25, read, Inferred, 307200, VITIS_LOOP_162_1, ../src/edgedetect.cpp:162:23, , </column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:170:33, write, Widened, 4800, VITIS_LOOP_164_2, ../src/edgedetect.cpp:164:27, , </column>
                    <column name="m_axi_gmem">output, ../src/edgedetect.cpp:170:33, write, Inferred, 307200, VITIS_LOOP_162_1, ../src/edgedetect.cpp:162:23, , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:177:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:177:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:178:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:178:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:179:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:179:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:180:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:180:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:181:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:181:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:182:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:182:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:183:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:183:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:184:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:184:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:185:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:185:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:190:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:190:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:191:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:191:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:192:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:192:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:193:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:193:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:194:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:194:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:195:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:195:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:196:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:196:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:197:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:197:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:198:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:198:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:203:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:203:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:204:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:204:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:205:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:205:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:206:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:206:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:207:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:207:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:208:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:208:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:209:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:209:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:210:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:210:15, write, Inferred, 9, , , , </column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:211:15, write, Widen Fail, , , , 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_gmem">filter, ../src/edgedetect.cpp:211:15, write, Inferred, 9, , , , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="../src/edgedetect.cpp:166" status="valid" parentFunction="combthreshold" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

