# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/ec67/hdl" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/cac7/hdl" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/1ddd/hdl/verilog" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/b2d0/hdl/verilog" --include "../../../../NNA.srcs/sources_1/bd/config_mpsoc/ipshared/8713/hdl" --include "../../../../NNA.srcs/PE/bd/PEtest/ipshared/e39a/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../../Simulink/netlist/sysgen/pe_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
