// Seed: 2490716813
module module_0;
  supply0 id_1;
  id_2 :
  assert property (@(posedge 1) id_2 & id_1)
  else $display(id_1, 1);
  module_2(
      id_2, id_1, id_1, id_2
  );
  wire id_3;
endmodule
module module_1;
  logic [7:0] id_1;
  wire id_2;
  wire id_4;
  wire id_5;
  assign id_1[1] = 1;
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
endmodule
