#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 21 23:31:53 2022
# Process ID: 18428
# Current directory: C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1
# Command line: vivado.exe -log fft_auto_us_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_auto_us_1.tcl
# Log file: C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1/fft_auto_us_1.vds
# Journal file: C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1\vivado.jou
# Running On: BenWang, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 29939 MB
#-----------------------------------------------------------
source fft_auto_us_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.652 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Documents/HLS/LabB/FFT/HLS/2_Skeleton_Restructured/hls_restructured'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top fft_auto_us_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1566.215 ; gain = 8.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_auto_us_1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_auto_us_1/synth/fft_auto_us_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_top' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_axi_upsizer' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_r_upsizer' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_r_upsizer' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized2' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_26_a_upsizer' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_a_upsizer' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized3' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized4' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized4' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized5' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axic_register_slice__parameterized5' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_26_axi_register_slice__parameterized0' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_26_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_26_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_axi_upsizer' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_26_top' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'fft_auto_us_1' (0#1) [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_auto_us_1/synth/fft_auto_us_1.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_26_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_26_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_26_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_26_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_26_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_26_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[0] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wvalid in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bready in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awready in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wready in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bvalid in module axi_dwidth_converter_v2_1_26_axi_upsizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1781.504 ; gain = 223.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1781.504 ; gain = 223.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1781.504 ; gain = 223.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1781.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_auto_us_1/fft_auto_us_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ip/fft_auto_us_1/fft_auto_us_1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1833.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1834.363 ; gain = 0.637
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               94 Bit    Registers := 3     
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.gen/sources_1/bd/fft/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[63] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[62] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[61] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[60] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[59] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[58] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[57] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[56] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[55] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[54] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[53] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[52] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[51] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[50] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[49] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[48] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[47] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[46] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[45] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[44] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[43] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[42] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[41] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[40] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[39] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[38] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[37] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[36] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[35] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[34] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[33] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[32] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_dwidth_converter_v2_1_26_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     4|
|2     |LUT2    |    14|
|3     |LUT3    |    87|
|4     |LUT4    |    19|
|5     |LUT5    |    31|
|6     |LUT6    |    89|
|7     |SRLC32E |    28|
|8     |FDRE    |   352|
|9     |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1834.363 ; gain = 223.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.363 ; gain = 276.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1834.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5f960b46
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1834.363 ; gain = 276.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1/fft_auto_us_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fft_auto_us_1, cache-ID = 135c86fa5dc849fa
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/HLS/LabB/FFT/Vivado/FFT.runs/fft_auto_us_1_synth_1/fft_auto_us_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_auto_us_1_utilization_synth.rpt -pb fft_auto_us_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 21 23:33:07 2022...
