<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1719385349">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BITSTR-SYSDEF" Name="design_with_dvb_s2_wrapper.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="design_with_dvb_s2_wrapper.ltx"/>
  <File Type="BG-BGN" Name="design_with_dvb_s2_wrapper.bgn"/>
  <File Type="RNPI_FILE" Name="design_with_dvb_s2_wrapper.rnpi"/>
  <File Type="BG-DRC" Name="design_with_dvb_s2_wrapper.drc"/>
  <File Type="CFI_FILE" Name="design_with_dvb_s2_wrapper.cfi"/>
  <File Type="RCFI_FILE" Name="design_with_dvb_s2_wrapper.rcfi"/>
  <File Type="BITSTR-MMI" Name="design_with_dvb_s2_wrapper.mmi"/>
  <File Type="BITSTR-BMM" Name="design_with_dvb_s2_wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="design_with_dvb_s2_wrapper.nky"/>
  <File Type="BITSTR-RBT" Name="design_with_dvb_s2_wrapper.rbt"/>
  <File Type="RBD_FILE" Name="design_with_dvb_s2_wrapper.rbd"/>
  <File Type="BITSTR-MSK" Name="design_with_dvb_s2_wrapper.msk"/>
  <File Type="NPI_FILE" Name="design_with_dvb_s2_wrapper.npi"/>
  <File Type="BG-BIN" Name="design_with_dvb_s2_wrapper.bin"/>
  <File Type="PDI-FILE" Name="design_with_dvb_s2_wrapper.pdi"/>
  <File Type="BG-BIT" Name="design_with_dvb_s2_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="design_with_dvb_s2_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="design_with_dvb_s2_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="design_with_dvb_s2_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="design_with_dvb_s2_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="RDI-RDI" Name="design_with_dvb_s2_wrapper.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="design_with_dvb_s2_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="design_with_dvb_s2_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="design_with_dvb_s2_wrapper_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="design_with_dvb_s2_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="design_with_dvb_s2_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="design_with_dvb_s2_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="design_with_dvb_s2_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="design_with_dvb_s2_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="design_with_dvb_s2_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="design_with_dvb_s2_wrapper_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="design_with_dvb_s2_wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="design_with_dvb_s2_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="design_with_dvb_s2_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="design_with_dvb_s2_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="design_with_dvb_s2_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="design_with_dvb_s2_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="design_with_dvb_s2_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="design_with_dvb_s2_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="design_with_dvb_s2_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="design_with_dvb_s2_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="design_with_dvb_s2_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="design_with_dvb_s2_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="design_with_dvb_s2_wrapper_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="design_with_dvb_s2_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="design_with_dvb_s2_wrapper_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="design_with_dvb_s2_wrapper_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="design_with_dvb_s2_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="design_with_dvb_s2_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="design_with_dvb_s2_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="design_with_dvb_s2_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="design_with_dvb_s2_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="design_with_dvb_s2_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="design_with_dvb_s2_wrapper_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="design_with_dvb_s2_wrapper_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="design_with_dvb_s2_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="design_with_dvb_s2_wrapper_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="design_with_dvb_s2_wrapper.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="design_with_dvb_s2_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="design_with_dvb_s2_wrapper_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="design_with_dvb_s2_wrapper_opt.dcp"/>
  <File Type="INIT-TIMING" Name="design_with_dvb_s2_wrapper_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="design_with_dvb_s2_wrapper_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="design_with_dvb_s2_wrapper_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="design_with_dvb_s2_wrapper_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="design_with_dvb_s2_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_with_dvb_s2/design_with_dvb_s2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/design_with_dvb_s2/hdl/design_with_dvb_s2_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../library/common/ad_iobuf.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/system_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PGENDIR/sources_1/bd/system/hdl/system_wrapper.v"/>
        <Attr Name="ImportTime" Val="1718880017"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/system_top.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/plframe_header_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Vivado_Project_Files/ZC702/DVB_S2_IMP/adi_adrv9371_zc706-compile-fix/adi_adrv9371_zc706/dvb_fpga/rtl/plframe_header_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1658930251"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/dvb_utils_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Vivado_Project_Files/ZC702/DVB_S2_IMP/adi_adrv9371_zc706-compile-fix/adi_adrv9371_zc706/dvb_fpga/rtl/dvb_utils_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1658930251"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/common_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/dvb_utils_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/hdl_string_format/src/str_format_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="str_format"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/sr_delay.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/ram_inference.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/sync_fifo.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_width_converter.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_demux.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/inline_config_adapter.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/airhdl/dvbs2_encoder_regs_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/skidbuffer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_delay.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/interface_types_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_flow_control.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_debug.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/rom_inference.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_frame_slicer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_frame_padder.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_bbframe_length_enforcer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_baseband_scrambler.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_192x8.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_168x8.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_160x8.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_128x8.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/bch_encoder_mux.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_bch_encoder.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/ldpc/ldpc_tables_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Vivado_Project_Files/ZC702/DVB_S2_IMP/adi_adrv9371_zc706-compile-fix/adi_adrv9371_zc706/dvb_fpga/rtl/ldpc/ldpc_tables_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1658930251"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/ldpc/ldpc_tables_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/rtl/ldpc/ldpc_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Vivado_Project_Files/ZC702/DVB_S2_IMP/adi_adrv9371_zc706-compile-fix/adi_adrv9371_zc706/dvb_fpga/rtl/ldpc/ldpc_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1658930251"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/ldpc/ldpc_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_master_adapter.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_fifo.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_ldpc_table.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_replicate.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/ldpc/ldpc_input_sync.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/pipeline_context_ram.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_ldpc_encoder_core.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_ldpc_encoder.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_bit_interleaver.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_mux.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_arbiter.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/constellation_mapper_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_credit.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_ram.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_constellation_mapper.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/plframe_header_pkg.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_physical_layer_header.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_physical_layer_pilots.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_physical_layer_scrambler.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/dummy_frame_generator.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/axi_physical_layer_framer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/airhdl/dvbs2_encoder_regs.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/rtl/dvbs2_encoder.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/build/vivado/dvbs2_encoder_wrapper.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/sr_delay.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../dvb_fpga/fpga_cores/src/sr_delay.vhd"/>
        <Attr Name="ImportTime" Val="1719143310"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/synchronizer.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/edge_detector.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/pulse_sync.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/async_fifo.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/axi_stream_frame_fifo.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_128x16.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_128x32.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_128x64.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_160x16.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_160x32.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_160x64.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_192x16.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_192x32.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/bch_generated/bch_192x64.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../dvb_fpga/third_party/fpga_cores/src/ram_inference_dport.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="Library" Val="fpga_cores"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/common_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../dvb_fpga/fpga_cores/src/common_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1719143310"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/axi_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../dvb_fpga/fpga_cores/src/axi_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1719143310"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/interface_types_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../dvb_fpga/fpga_cores/src/interface_types_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1719143310"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/src/exponential_golomb/exp_golomb_pkg.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../dvb_fpga/fpga_cores/src/exponential_golomb/exp_golomb_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1719143310"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_with_dvb_s2_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/system_constr.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../common/zc702/zc702_system_constr.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/system_top.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2021"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_dvbs2_encoder_wrapper_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_sys_ps7_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_axi_ad9361_dac_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_axi_ad9361_adc_dma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_axi_fifo_mm_s_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_util_ad9361_dac_upack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_util_reduced_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_ad9361_dac_dma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_dac_upack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_ad9361_dac_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_adc_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_axis_clock_converter_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_adc_pack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_divclk_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_divclk_sel_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_ad9361_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_ad9361_adc_dma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_tdd_sync_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_rom_sys_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_sysid_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_sys_audio_clkgen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_hdmi_dma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_hdmi_core_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_hdmi_clkgen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ad9361_divclk_reset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_sys_200m_rstgen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_with_dvb_s2_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_spdif_tx_core_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_sys_rstgen_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_iic_main_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_sys_ps7_0"/>
</GenRun>
