============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:04:01 am
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock RX_CLK)                launch                                     0 R 
U0_UART_RX
  U0_edge_bit_counter
    edge_count_reg[1]/CK                                 100    +0       0 R 
    edge_count_reg[1]/Q       DFFRHQX1HVT       10  3.0   33  +112     112 F 
    g1357/A                                                     +0     112   
    g1357/Y                   INVX1HVT           4  1.0   17   +23     136 R 
    g1347__1881/A                                               +0     136   
    g1347__1881/Y             MXI2XLHVT          1  0.2   23   +28     163 F 
    g1335__4319/A0                                              +0     163   
    g1335__4319/Y             OAI21XLHVT         1  0.4   29   +33     196 R 
    g1331__5477/C0                                              +0     196   
    g1331__5477/Y             OAI221X1HVT        1  0.2   39   +45     241 F 
    g1330/A                                                     +0     241   
    g1330/Y                   INVXLHVT           1  0.4   14   +24     265 R 
    g1327__1666/B0                                              +0     265   
    g1327__1666/Y             OAI211X1HVT        1  0.4   37   +41     306 F 
    g1326__2346/C0                                              +0     306   
    g1326__2346/Y             AOI221X1HVT        1  0.4   43   +46     352 R 
    g1323__9315/C0                                              +0     352   
    g1323__9315/Y             OAI221X1HVT        1  0.4   46   +54     406 F 
    g1322__6161/C0                                              +0     406   
    g1322__6161/Y             AOI221X1HVT        2  0.6   50   +53     460 R 
    g1319__7482/B                                               +0     460   
    g1319__7482/Y             NAND2X1HVT         4  1.0   33   +40     500 F 
    g1318/A                                                     +0     500   
    g1318/Y                   INVXLHVT           2  0.6   17   +24     524 R 
    g1310__1705/A0N                                             +0     524   
    g1310__1705/Y             OAI2BB1X1HVT       2  0.4   16   +40     564 R 
    g1301__6783/A                                               +0     564   
    g1301__6783/Y             NAND2XLHVT         1  0.4   22   +24     587 F 
    g1298__5526/B0                                              +0     587   
    g1298__5526/Y             OAI31X1HVT         1  0.3   34   +16     603 R 
    bit_count_reg[2]/D   <<<  DFFRHQX1HVT                       +0     603   
    bit_count_reg[2]/CK       setup                      100   +26     629 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock RX_CLK)                capture                                10000 R 
                              uncertainty                      -10    9990 R 
-----------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :    9361ps 
Start-point  : U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D

