# Dynamic_Instruction_Scheduling
•	Constructed a trace-driven simulator to model dynamic instruction execution for an out of order superscalar processor.
•	Utilized Reorder Buffer (ROB), Rename Map Table (RMT) and Issue Queues to facilitate out of order execution.
