/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:18 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_CONV_POW_ONOFF_H__
#define __ADI_APOLLO_BF_CONV_POW_ONOFF_H__

/*============= D E F I N E S ==============*/
#define REG_CONFIG_ADDR(n)                 (0x4C004000 + 1 * (n))
#define BF_MUX_SELECT_INFO(n)              (0x4C004000 + 1 * (n)), 0x00000500
#define BF_COUNTER_BYPASS_EN_INFO(n)       (0x4C004000 + 1 * (n)), 0x00000105
#define BF_POWER_EN_MASK_INFO(n)           (0x4C004000 + 1 * (n)), 0x00000106
#define BF_TRIGGER_POLARITY_INVERT_INFO(n) (0x4C004000 + 1 * (n)), 0x00000107

#define REG_THRESH_HL_BYTE0_ADDR(n)        (0x4C004010 + 3 * (n))
#define BF_THRESH_HL_INFO(n)               (0x4C004010 + 3 * (n)), 0x00001800

#define REG_THRESH_HL_BYTE1_ADDR(n)        (0x4C004011 + 3 * (n))

#define REG_THRESH_HL_BYTE2_ADDR(n)        (0x4C004012 + 3 * (n))

#define REG_THRESH_LH_BYTE0_ADDR(n)        (0x4C004040 + 3 * (n))
#define BF_THRESH_LH_INFO(n)               (0x4C004040 + 3 * (n)), 0x00001800

#define REG_THRESH_LH_BYTE1_ADDR(n)        (0x4C004041 + 3 * (n))

#define REG_THRESH_LH_BYTE2_ADDR(n)        (0x4C004042 + 3 * (n))

#endif /* __ADI_APOLLO_BF_CONV_POW_ONOFF_H__ */
/*! @} */
