// Seed: 4075393023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign {-1, id_5} = id_4;
  logic id_7;
  wire  id_8;
  wire  \id_9 ;
  wire  id_10;
  wire  id_11;
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_1,
      id_8
  );
  wire id_12;
  ;
endmodule
