<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arruk/riscv/RTL/PRIMER25k/impl/gwsynthesis/PRIMER25k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/arruk/riscv/RTL/PRIMER25k/src/soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  8 20:11:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5150</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7617</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2013</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">54.533(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-9289.611</td>
<td>2013</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.337</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_2_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.337</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_5_s0/SET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.335</td>
<td>MI/data_mem/dpb_inst_31/DOA[7]</td>
<td>CPU/reg_file_reg_file_RAMREG_27_G[19]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>18.262</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.310</td>
<td>MI/data_mem/dpb_inst_31/DOA[7]</td>
<td>CPU/reg_file_reg_file_RAMREG_28_G[23]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>18.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.297</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_23_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.028</td>
<td>17.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_12_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_13_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_14_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_26_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_28_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_29_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.286</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_30_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>17.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.284</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.263</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.263</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.263</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.263</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.263</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.263</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_22_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.261</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>18.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.261</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>18.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.241</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>18.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.241</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/b_de_IR_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>18.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.241</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>18.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.241</td>
<td>CPU/a_de_IR_19_s0/Q</td>
<td>CPU/a_de_IR_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>18.176</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>UART/data_0_s3/Q</td>
<td>UART/data_0_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>UART/cnt_5_s0/Q</td>
<td>UART/cnt_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>CPU/instret_3_s3/Q</td>
<td>CPU/instret_3_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>CPU/a_fd_PC_2_s2/Q</td>
<td>CPU/a_fd_PC_2_s2/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>CPU/instret_9_s1/Q</td>
<td>CPU/instret_9_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>CPU/instret_20_s1/Q</td>
<td>CPU/instret_20_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>CPU/instret_61_s1/Q</td>
<td>CPU/instret_61_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>CPU/instret_63_s1/Q</td>
<td>CPU/instret_63_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>UART/cnt_2_s0/Q</td>
<td>UART/cnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>CPU/instret_2_s3/Q</td>
<td>CPU/instret_2_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>CPU/instret_13_s3/Q</td>
<td>CPU/instret_13_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>CPU/instret_4_s1/Q</td>
<td>CPU/instret_4_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>CPU/instret_7_s1/Q</td>
<td>CPU/instret_7_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>CPU/instret_8_s1/Q</td>
<td>CPU/instret_8_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>CPU/instret_10_s1/Q</td>
<td>CPU/instret_10_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>CPU/instret_18_s1/Q</td>
<td>CPU/instret_18_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>CPU/instret_19_s1/Q</td>
<td>CPU/instret_19_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>CPU/instret_27_s1/Q</td>
<td>CPU/instret_27_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>CPU/instret_55_s1/Q</td>
<td>CPU/instret_55_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>CPU/instret_58_s1/Q</td>
<td>CPU/instret_58_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>CPU/cycle_0_s0/Q</td>
<td>CPU/cycle_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.328</td>
<td>CPU/instret_47_s1/Q</td>
<td>CPU/instret_47_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>CPU/instret_57_s1/Q</td>
<td>CPU/instret_57_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>24</td>
<td>0.334</td>
<td>CPU/instret_14_s3/Q</td>
<td>CPU/instret_14_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.359</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>CPU/b_em_RES_1_s0/Q</td>
<td>CPU/b_mw_RES_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_3_s</td>
</tr>
<tr>
<td>2</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_7_s</td>
</tr>
<tr>
<td>3</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/data_mem/dpb_inst_19</td>
</tr>
<tr>
<td>6</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/data_mem/dpb_inst_24</td>
</tr>
<tr>
<td>7</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/data_mem/dpb_inst_29</td>
</tr>
<tr>
<td>8</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/data_mem/dpb_inst_30</td>
</tr>
<tr>
<td>9</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/data_mem/dpb_inst_25</td>
</tr>
<tr>
<td>10</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/data_mem/dpb_inst_0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.593</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>CPU/b_de_IR_2_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>CPU/b_de_IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.188%; route: 12.879, 71.683%; tC2Q: 0.382, 2.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.593</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>CPU/b_de_IR_5_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>CPU/b_de_IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.188%; route: 12.879, 71.683%; tC2Q: 0.382, 2.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/data_mem/dpb_inst_31</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/reg_file_reg_file_RAMREG_27_G[19]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[26]</td>
<td>MI/data_mem/dpb_inst_31/CLKA</td>
</tr>
<tr>
<td>4.831</td>
<td>2.226</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[26]</td>
<td style=" font-weight:bold;">MI/data_mem/dpb_inst_31/DOA[7]</td>
</tr>
<tr>
<td>8.673</td>
<td>3.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][B]</td>
<td>MI/data_mem/mux_inst_352/I1</td>
</tr>
<tr>
<td>8.936</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][B]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_352/O</td>
</tr>
<tr>
<td>9.073</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>MI/data_mem/mux_inst_356/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_356/O</td>
</tr>
<tr>
<td>9.602</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][B]</td>
<td>MI/data_mem/mux_inst_358/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][B]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_358/O</td>
</tr>
<tr>
<td>10.066</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[3][A]</td>
<td>MI/data_mem/mux_inst_359/I1</td>
</tr>
<tr>
<td>10.563</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C30[3][A]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_359/O</td>
</tr>
<tr>
<td>11.070</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>CPU/reg_file_s4577/I1</td>
</tr>
<tr>
<td>11.531</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4577/F</td>
</tr>
<tr>
<td>11.533</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>CPU/reg_file_s4552/I0</td>
</tr>
<tr>
<td>12.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4552/F</td>
</tr>
<tr>
<td>12.212</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>CPU/reg_file_s4553/I2</td>
</tr>
<tr>
<td>12.728</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4553/F</td>
</tr>
<tr>
<td>13.980</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CPU/reg_file_s4465/I2</td>
</tr>
<tr>
<td>14.501</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4465/F</td>
</tr>
<tr>
<td>15.822</td>
<td>1.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>CPU/reg_file_s3387/I1</td>
</tr>
<tr>
<td>16.348</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R31C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s3387/F</td>
</tr>
<tr>
<td>20.406</td>
<td>4.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[2][B]</td>
<td>CPU/reg_file_s4251/I0</td>
</tr>
<tr>
<td>20.867</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C64[2][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4251/F</td>
</tr>
<tr>
<td>20.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[2][B]</td>
<td style=" font-weight:bold;">CPU/reg_file_reg_file_RAMREG_27_G[19]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[2][B]</td>
<td>CPU/reg_file_reg_file_RAMREG_27_G[19]_s0/CLK</td>
</tr>
<tr>
<td>12.533</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C64[2][B]</td>
<td>CPU/reg_file_reg_file_RAMREG_27_G[19]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.750, 26.010%; route: 11.286, 61.800%; tC2Q: 2.226, 12.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>MI/data_mem/dpb_inst_31</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/reg_file_reg_file_RAMREG_28_G[23]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[26]</td>
<td>MI/data_mem/dpb_inst_31/CLKA</td>
</tr>
<tr>
<td>4.831</td>
<td>2.226</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[26]</td>
<td style=" font-weight:bold;">MI/data_mem/dpb_inst_31/DOA[7]</td>
</tr>
<tr>
<td>8.673</td>
<td>3.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][B]</td>
<td>MI/data_mem/mux_inst_352/I1</td>
</tr>
<tr>
<td>8.936</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][B]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_352/O</td>
</tr>
<tr>
<td>9.073</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td>MI/data_mem/mux_inst_356/I1</td>
</tr>
<tr>
<td>9.600</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][A]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_356/O</td>
</tr>
<tr>
<td>9.602</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][B]</td>
<td>MI/data_mem/mux_inst_358/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C30[2][B]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_358/O</td>
</tr>
<tr>
<td>10.066</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[3][A]</td>
<td>MI/data_mem/mux_inst_359/I1</td>
</tr>
<tr>
<td>10.563</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C30[3][A]</td>
<td style=" background: #97FFFF;">MI/data_mem/mux_inst_359/O</td>
</tr>
<tr>
<td>11.070</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>CPU/reg_file_s4577/I1</td>
</tr>
<tr>
<td>11.531</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4577/F</td>
</tr>
<tr>
<td>11.533</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>CPU/reg_file_s4552/I0</td>
</tr>
<tr>
<td>12.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4552/F</td>
</tr>
<tr>
<td>12.212</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][B]</td>
<td>CPU/reg_file_s4553/I2</td>
</tr>
<tr>
<td>12.728</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R8C31[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4553/F</td>
</tr>
<tr>
<td>14.951</td>
<td>2.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>CPU/reg_file_s4473/I2</td>
</tr>
<tr>
<td>15.213</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4473/F</td>
</tr>
<tr>
<td>15.216</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>CPU/reg_file_s3391/I1</td>
</tr>
<tr>
<td>15.677</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R32C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s3391/F</td>
</tr>
<tr>
<td>20.397</td>
<td>4.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>CPU/reg_file_s4287/I0</td>
</tr>
<tr>
<td>20.858</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_s4287/F</td>
</tr>
<tr>
<td>20.858</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td style=" font-weight:bold;">CPU/reg_file_reg_file_RAMREG_28_G[23]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>CPU/reg_file_reg_file_RAMREG_28_G[23]_s0/CLK</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C47[2][A]</td>
<td>CPU/reg_file_reg_file_RAMREG_28_G[23]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 24.248%; route: 11.601, 63.555%; tC2Q: 2.226, 12.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.523</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][A]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][A]</td>
<td>CPU/b_de_IR_23_s0/CLK</td>
</tr>
<tr>
<td>12.226</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C43[1][A]</td>
<td>CPU/b_de_IR_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.290%; route: 12.809, 71.572%; tC2Q: 0.382, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[3][A]</td>
<td>CPU/a_de_IR_12_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[3][A]</td>
<td>CPU/a_de_IR_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>CPU/a_de_IR_13_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][B]</td>
<td>CPU/a_de_IR_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>CPU/a_de_IR_14_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][A]</td>
<td>CPU/a_de_IR_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>CPU/a_de_IR_26_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[1][A]</td>
<td>CPU/a_de_IR_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>CPU/a_de_IR_28_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>CPU/a_de_IR_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>CPU/a_de_IR_29_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>CPU/a_de_IR_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>19.128</td>
<td>1.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>CPU/a_e_flush_s0/I0</td>
</tr>
<tr>
<td>19.393</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s0/F</td>
</tr>
<tr>
<td>20.542</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>CPU/a_de_IR_30_s0/CLK</td>
</tr>
<tr>
<td>12.256</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C44[2][B]</td>
<td>CPU/a_de_IR_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.705, 26.263%; route: 12.827, 71.602%; tC2Q: 0.382, 2.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[3][A]</td>
<td>CPU/n1509_s2/I1</td>
</tr>
<tr>
<td>20.854</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1509_s2/F</td>
</tr>
<tr>
<td>20.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C46[3][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[3][A]</td>
<td>CPU/a_de_IR_16_s0/CLK</td>
</tr>
<tr>
<td>12.569</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[3][A]</td>
<td>CPU/a_de_IR_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.730, 25.951%; route: 13.114, 71.951%; tC2Q: 0.382, 2.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][B]</td>
<td>CPU/n1508_s2/I1</td>
</tr>
<tr>
<td>20.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1508_s2/F</td>
</tr>
<tr>
<td>20.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][B]</td>
<td>CPU/a_de_IR_17_s0/CLK</td>
</tr>
<tr>
<td>12.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[2][B]</td>
<td>CPU/a_de_IR_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.839%; route: 13.114, 72.059%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][B]</td>
<td>CPU/n1507_s2/I1</td>
</tr>
<tr>
<td>20.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1507_s2/F</td>
</tr>
<tr>
<td>20.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][B]</td>
<td>CPU/a_de_IR_18_s0/CLK</td>
</tr>
<tr>
<td>12.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[1][B]</td>
<td>CPU/a_de_IR_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.839%; route: 13.114, 72.059%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/n1506_s2/I1</td>
</tr>
<tr>
<td>20.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1506_s2/F</td>
</tr>
<tr>
<td>20.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>12.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.839%; route: 13.114, 72.059%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][A]</td>
<td>CPU/n1505_s2/I1</td>
</tr>
<tr>
<td>20.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1505_s2/F</td>
</tr>
<tr>
<td>20.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[2][A]</td>
<td>CPU/a_de_IR_20_s0/CLK</td>
</tr>
<tr>
<td>12.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[2][A]</td>
<td>CPU/a_de_IR_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.839%; route: 13.114, 72.059%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>CPU/n1504_s2/I1</td>
</tr>
<tr>
<td>20.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1504_s2/F</td>
</tr>
<tr>
<td>20.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>CPU/a_de_IR_21_s0/CLK</td>
</tr>
<tr>
<td>12.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>CPU/a_de_IR_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.839%; route: 13.114, 72.059%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.564</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>CPU/n1503_s2/I1</td>
</tr>
<tr>
<td>20.826</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1503_s2/F</td>
</tr>
<tr>
<td>20.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>CPU/a_de_IR_22_s0/CLK</td>
</tr>
<tr>
<td>12.563</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[0][A]</td>
<td>CPU/a_de_IR_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.839%; route: 13.114, 72.059%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.556</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>CPU/n1648_s2/I0</td>
</tr>
<tr>
<td>20.818</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1648_s2/F</td>
</tr>
<tr>
<td>20.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>CPU/b_de_IR_8_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[0][B]</td>
<td>CPU/b_de_IR_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.850%; route: 13.106, 72.047%; tC2Q: 0.382, 2.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.040%; route: 1.938, 73.960%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.556</td>
<td>2.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>CPU/n1647_s2/I0</td>
</tr>
<tr>
<td>20.818</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1647_s2/F</td>
</tr>
<tr>
<td>20.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>CPU/b_de_IR_9_s0/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C46[0][A]</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.850%; route: 13.106, 72.047%; tC2Q: 0.382, 2.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.040%; route: 1.938, 73.960%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.540</td>
<td>2.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>CPU/n1636_s2/I0</td>
</tr>
<tr>
<td>20.803</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1636_s2/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>CPU/b_de_IR_20_s0/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>CPU/b_de_IR_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.872%; route: 13.091, 72.023%; tC2Q: 0.382, 2.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.994%; route: 1.943, 74.006%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.540</td>
<td>2.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>CPU/n1635_s2/I0</td>
</tr>
<tr>
<td>20.803</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1635_s2/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>CPU/b_de_IR_21_s0/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>CPU/b_de_IR_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.872%; route: 13.091, 72.023%; tC2Q: 0.382, 2.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.994%; route: 1.943, 74.006%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.540</td>
<td>2.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/n1502_s2/I1</td>
</tr>
<tr>
<td>20.803</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1502_s2/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/a_de_IR_23_s0/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C46[1][B]</td>
<td>CPU/a_de_IR_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.872%; route: 13.091, 72.023%; tC2Q: 0.382, 2.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.994%; route: 1.943, 74.006%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_de_IR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.627</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[1][A]</td>
<td>CPU/a_de_IR_19_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R33C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_19_s0/Q</td>
</tr>
<tr>
<td>6.519</td>
<td>3.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s126/I2</td>
</tr>
<tr>
<td>6.782</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s126/F</td>
</tr>
<tr>
<td>6.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s62/I1</td>
</tr>
<tr>
<td>6.918</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][A]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s62/O</td>
</tr>
<tr>
<td>6.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s30/I1</td>
</tr>
<tr>
<td>7.004</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[0][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s30/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.091</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C55[1][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s14/O</td>
</tr>
<tr>
<td>7.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C55[3][B]</td>
<td>CPU/reg_file_RAMOUT_372_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.177</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C55[3][B]</td>
<td style=" background: #97FFFF;">CPU/reg_file_RAMOUT_372_G[0]_s6/O</td>
</tr>
<tr>
<td>9.907</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[3][A]</td>
<td>CPU/a_e_ALUin1_12_s0/I1</td>
</tr>
<tr>
<td>10.172</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_ALUin1_12_s0/F</td>
</tr>
<tr>
<td>11.318</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[0][A]</td>
<td>CPU/u0/s0/r_add_sub_12_s/I0</td>
</tr>
<tr>
<td>11.881</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_12_s/COUT</td>
</tr>
<tr>
<td>11.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C33[0][B]</td>
<td>CPU/u0/s0/r_add_sub_13_s/CIN</td>
</tr>
<tr>
<td>11.931</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_13_s/COUT</td>
</tr>
<tr>
<td>11.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/CIN</td>
</tr>
<tr>
<td>11.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>12.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>12.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>12.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>12.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>12.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>12.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>12.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>12.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>12.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>12.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>12.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>12.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>12.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>12.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>12.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C34[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>12.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C34[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>12.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>12.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>12.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>12.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/COUT</td>
</tr>
<tr>
<td>12.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>CPU/u0/s0/r_add_sub_26_s/CIN</td>
</tr>
<tr>
<td>12.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_26_s/COUT</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][B]</td>
<td>CPU/u0/s0/r_add_sub_27_s/CIN</td>
</tr>
<tr>
<td>12.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_27_s/COUT</td>
</tr>
<tr>
<td>12.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][A]</td>
<td>CPU/u0/s0/r_add_sub_28_s/CIN</td>
</tr>
<tr>
<td>12.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_28_s/COUT</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/CIN</td>
</tr>
<tr>
<td>12.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/SUM</td>
</tr>
<tr>
<td>13.678</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>CPU/a_e_JoB_s17/I1</td>
</tr>
<tr>
<td>13.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s17/F</td>
</tr>
<tr>
<td>13.943</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>CPU/a_e_JoB_s12/I3</td>
</tr>
<tr>
<td>14.459</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s12/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>CPU/a_e_JoB_s7/I3</td>
</tr>
<tr>
<td>15.448</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s7/F</td>
</tr>
<tr>
<td>15.591</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td>CPU/a_e_JoB_s5/I1</td>
</tr>
<tr>
<td>15.856</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C35[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s5/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td>CPU/a_e_JoB_s2/I2</td>
</tr>
<tr>
<td>16.662</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C35[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s2/F</td>
</tr>
<tr>
<td>17.389</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>CPU/a_e_JoB_s0/I1</td>
</tr>
<tr>
<td>17.652</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>95</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_JoB_s0/F</td>
</tr>
<tr>
<td>20.540</td>
<td>2.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/n1501_s2/I1</td>
</tr>
<tr>
<td>20.803</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1501_s2/F</td>
</tr>
<tr>
<td>20.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/a_de_IR_24_s0/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C46[1][A]</td>
<td>CPU/a_de_IR_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.981%; route: 1.944, 74.019%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.702, 25.872%; route: 13.091, 72.023%; tC2Q: 0.382, 2.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.994%; route: 1.943, 74.006%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C65[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>UART/n67_s3/I0</td>
</tr>
<tr>
<td>1.673</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td style=" background: #97FFFF;">UART/n67_s3/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C65[0][A]</td>
<td>UART/data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>UART/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C65[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>UART/n20_s4/I2</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td style=" background: #97FFFF;">UART/n20_s4/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>UART/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C65[0][A]</td>
<td>UART/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][A]</td>
<td>CPU/instret_3_s3/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C48[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_3_s3/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C48[1][A]</td>
<td>CPU/n3442_s2/I2</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3442_s2/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C48[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C48[1][A]</td>
<td>CPU/instret_3_s3/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C48[1][A]</td>
<td>CPU/instret_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_fd_PC_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_fd_PC_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/a_fd_PC_2_s2/CLK</td>
</tr>
<tr>
<td>1.528</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">CPU/a_fd_PC_2_s2/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/a_imem_addr_Z_2_s2/I0</td>
</tr>
<tr>
<td>1.687</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">CPU/a_imem_addr_Z_2_s2/F</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">CPU/a_fd_PC_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/a_fd_PC_2_s2/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>CPU/a_fd_PC_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.693%; route: 0.712, 51.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.693%; route: 0.712, 51.307%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td>CPU/instret_9_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C60[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_9_s1/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td>CPU/n3436_s0/I2</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3436_s0/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C60[1][A]</td>
<td>CPU/instret_9_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C60[1][A]</td>
<td>CPU/instret_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[1][A]</td>
<td>CPU/instret_20_s1/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C63[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_20_s1/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C63[1][A]</td>
<td>CPU/n3425_s0/I3</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C63[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3425_s0/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C63[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[1][A]</td>
<td>CPU/instret_20_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C63[1][A]</td>
<td>CPU/instret_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_61_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_61_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C64[1][A]</td>
<td>CPU/instret_61_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C64[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_61_s1/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C64[1][A]</td>
<td>CPU/n3384_s0/I3</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C64[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3384_s0/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C64[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_61_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C64[1][A]</td>
<td>CPU/instret_61_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C64[1][A]</td>
<td>CPU/instret_61_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_63_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_63_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][A]</td>
<td>CPU/instret_63_s1/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C64[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_63_s1/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C64[0][A]</td>
<td>CPU/n3382_s0/I3</td>
</tr>
<tr>
<td>1.695</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C64[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3382_s0/F</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C64[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_63_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C64[0][A]</td>
<td>CPU/instret_63_s1/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C64[0][A]</td>
<td>CPU/instret_63_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[0][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C66[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[0][A]</td>
<td>UART/n23_s5/I0</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C66[0][A]</td>
<td style=" background: #97FFFF;">UART/n23_s5/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C66[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C66[0][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C66[0][A]</td>
<td>UART/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td>CPU/instret_2_s3/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C58[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_2_s3/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td>CPU/n3443_s4/I2</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3443_s4/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[0][A]</td>
<td>CPU/instret_2_s3/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C58[0][A]</td>
<td>CPU/instret_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C61[0][A]</td>
<td>CPU/instret_13_s3/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C61[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_13_s3/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C61[0][A]</td>
<td>CPU/n3432_s2/I2</td>
</tr>
<tr>
<td>1.704</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C61[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3432_s2/F</td>
</tr>
<tr>
<td>1.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C61[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C61[0][A]</td>
<td>CPU/instret_13_s3/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C61[0][A]</td>
<td>CPU/instret_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td>CPU/instret_4_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C58[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_4_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td>CPU/n3441_s2/I3</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3441_s2/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C58[1][A]</td>
<td>CPU/instret_4_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C58[1][A]</td>
<td>CPU/instret_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td>CPU/instret_7_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C62[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_7_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td>CPU/n3438_s0/I3</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3438_s0/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C62[0][A]</td>
<td>CPU/instret_7_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C62[0][A]</td>
<td>CPU/instret_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td>CPU/instret_8_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C60[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_8_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td>CPU/n3437_s0/I2</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3437_s0/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C60[0][A]</td>
<td>CPU/instret_8_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C60[0][A]</td>
<td>CPU/instret_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td>CPU/instret_10_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C61[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_10_s1/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td>CPU/n3435_s0/I3</td>
</tr>
<tr>
<td>1.705</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3435_s0/F</td>
</tr>
<tr>
<td>1.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[1][A]</td>
<td>CPU/instret_10_s1/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C61[1][A]</td>
<td>CPU/instret_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C61[1][A]</td>
<td>CPU/instret_18_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C61[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_18_s1/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C61[1][A]</td>
<td>CPU/n3427_s1/I3</td>
</tr>
<tr>
<td>1.704</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C61[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3427_s1/F</td>
</tr>
<tr>
<td>1.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C61[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C61[1][A]</td>
<td>CPU/instret_18_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C61[1][A]</td>
<td>CPU/instret_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td>CPU/instret_19_s1/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C63[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_19_s1/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td>CPU/n3426_s0/I3</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3426_s0/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C63[0][A]</td>
<td>CPU/instret_19_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C63[0][A]</td>
<td>CPU/instret_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C58[0][A]</td>
<td>CPU/instret_27_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C58[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_27_s1/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C58[0][A]</td>
<td>CPU/n3418_s1/I3</td>
</tr>
<tr>
<td>1.700</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C58[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3418_s1/F</td>
</tr>
<tr>
<td>1.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C58[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C58[0][A]</td>
<td>CPU/instret_27_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C58[0][A]</td>
<td>CPU/instret_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_55_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_55_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[1][A]</td>
<td>CPU/instret_55_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C62[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_55_s1/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C62[1][A]</td>
<td>CPU/n3390_s1/I3</td>
</tr>
<tr>
<td>1.700</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C62[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3390_s1/F</td>
</tr>
<tr>
<td>1.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C62[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_55_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[1][A]</td>
<td>CPU/instret_55_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C62[1][A]</td>
<td>CPU/instret_55_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_58_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_58_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td>CPU/instret_58_s1/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C63[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_58_s1/Q</td>
</tr>
<tr>
<td>1.542</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td>CPU/n3387_s0/I3</td>
</tr>
<tr>
<td>1.695</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3387_s0/F</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_58_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C63[1][A]</td>
<td>CPU/instret_58_s1/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C63[1][A]</td>
<td>CPU/instret_58_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C54[0][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C54[0][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C54[0][A]</td>
<td>CPU/n3639_s2/I0</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C54[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3639_s2/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C54[0][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C54[0][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C54[0][A]</td>
<td>CPU/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_47_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_47_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td>CPU/instret_47_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C63[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_47_s1/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td>CPU/n3398_s0/I2</td>
</tr>
<tr>
<td>1.744</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td style=" background: #97FFFF;">CPU/n3398_s0/F</td>
</tr>
<tr>
<td>1.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_47_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C63[2][A]</td>
<td>CPU/instret_47_s1/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C63[2][A]</td>
<td>CPU/instret_47_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_57_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_57_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[2][A]</td>
<td>CPU/instret_57_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C62[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_57_s1/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C62[2][A]</td>
<td>CPU/n3388_s0/I3</td>
</tr>
<tr>
<td>1.750</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C62[2][A]</td>
<td style=" background: #97FFFF;">CPU/n3388_s0/F</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C62[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_57_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C62[2][A]</td>
<td>CPU/instret_57_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C62[2][A]</td>
<td>CPU/instret_57_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td>CPU/instret_14_s3/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C59[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_14_s3/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td>CPU/n3431_s2/I2</td>
</tr>
<tr>
<td>1.751</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td style=" background: #97FFFF;">CPU/n3431_s2/F</td>
</tr>
<tr>
<td>1.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C59[2][A]</td>
<td>CPU/instret_14_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C59[2][A]</td>
<td>CPU/instret_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.382%; route: 0.012, 3.343%; tC2Q: 0.141, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/b_em_RES_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_mw_RES_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td>CPU/b_em_RES_1_s0/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" font-weight:bold;">CPU/b_em_RES_1_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" font-weight:bold;">CPU/b_mw_RES_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1789</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>CPU/b_mw_RES_1_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[2][A]</td>
<td>CPU/b_mw_RES_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_7_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_7_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/data_mem/dpb_inst_19</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/data_mem/dpb_inst_19/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/data_mem/dpb_inst_19/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/data_mem/dpb_inst_24</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/data_mem/dpb_inst_24/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/data_mem/dpb_inst_24/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/data_mem/dpb_inst_29</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/data_mem/dpb_inst_29/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/data_mem/dpb_inst_29/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/data_mem/dpb_inst_30</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/data_mem/dpb_inst_30/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/data_mem/dpb_inst_30/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/data_mem/dpb_inst_25</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/data_mem/dpb_inst_25/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/data_mem/dpb_inst_25/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/data_mem/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/data_mem/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/data_mem/dpb_inst_0/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1789</td>
<td>CLK_d</td>
<td>-8.337</td>
<td>1.985</td>
</tr>
<tr>
<td>517</td>
<td>a_de_IR[24]</td>
<td>-8.336</td>
<td>3.488</td>
</tr>
<tr>
<td>515</td>
<td>b_de_IR[19]</td>
<td>-7.860</td>
<td>6.524</td>
</tr>
<tr>
<td>515</td>
<td>b_de_IR[24]</td>
<td>-4.822</td>
<td>3.774</td>
</tr>
<tr>
<td>514</td>
<td>a_de_IR[19]</td>
<td>-8.337</td>
<td>3.636</td>
</tr>
<tr>
<td>261</td>
<td>a_de_IR[23]</td>
<td>-8.213</td>
<td>4.529</td>
</tr>
<tr>
<td>260</td>
<td>b_de_IR[23]</td>
<td>-6.633</td>
<td>5.413</td>
</tr>
<tr>
<td>259</td>
<td>b_de_IR[18]</td>
<td>-5.291</td>
<td>4.007</td>
</tr>
<tr>
<td>258</td>
<td>a_de_IR[18]</td>
<td>-8.175</td>
<td>5.105</td>
</tr>
<tr>
<td>256</td>
<td>dff_q_3</td>
<td>-5.674</td>
<td>2.154</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C46</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C46</td>
<td>76.39%</td>
</tr>
<tr>
<td>R16C53</td>
<td>69.44%</td>
</tr>
<tr>
<td>R29C46</td>
<td>68.06%</td>
</tr>
<tr>
<td>R16C52</td>
<td>65.28%</td>
</tr>
<tr>
<td>R11C41</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C50</td>
<td>65.28%</td>
</tr>
<tr>
<td>R16C58</td>
<td>63.89%</td>
</tr>
<tr>
<td>R17C50</td>
<td>63.89%</td>
</tr>
<tr>
<td>R10C51</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
