0.7
2020.2
May 22 2024
19:03:11
C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v,1731018712,verilog,C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/lib_fifo_v1_0_rfs.vhd,,,fifo_generator_v13_2_10,,uvm,,,,,,
C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,1731018712,vhdl,,,,axi_reg_slice;bin_cntr;bram_fifo_rstlogic;bram_sync_reg;builtin_extdepth;builtin_extdepth_low_latency;builtin_extdepth_v6;builtin_prim;builtin_prim_v6;builtin_top;builtin_top_v6;clk_x_pntrs_builtin;delay;fifo_generator_top;fifo_generator_v13_2_10_builtin;fifo_generator_v13_2_10_pkg;fifo_generator_v13_2_10_synth;input_blk;logic_builtin;output_blk;rd_pe_as;rd_pe_ss;reset_blk_ramfifo;reset_builtin;shft_ram;shft_wrapper;synchronizer_ff;wr_pf_as;wr_pf_ss,,,,,,,,
C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v,1731018746,verilog,,C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v,,fifo_generator_v13_2_10_CONV_VER;fifo_generator_v13_2_10_axic_reg_slice;fifo_generator_v13_2_10_beh_ver_ll_afifo;fifo_generator_v13_2_10_bhv_ver_as;fifo_generator_v13_2_10_bhv_ver_preload0;fifo_generator_v13_2_10_bhv_ver_ss;fifo_generator_v13_2_10_sync_stage;fifo_generator_vlog_beh,,uvm,,,,,,
