# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../a7_fifo_uart_test.srcs/sources_1/new/data_to_uart.v" \
"../../../../a7_fifo_uart_test.srcs/sources_1/new/fake_xadc.v" \
"../../../../a7_fifo_uart_test.srcs/sources_1/new/fifo_bram.v" \
"../../../../a7_fifo_uart_test.srcs/sources_1/new/top.v" \
"../../../../a7_fifo_uart_test.srcs/sources_1/new/uart.v" \
"../../../../a7_fifo_uart_test.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
