<stg><name>needlemanWunsch</name>


<trans_list>

<trans id="174" from="1" to="2">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="63">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="2" to="28">
<condition id="62">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="5" to="6">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="6" to="25">
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="7" to="8">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="8" to="9">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="11">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="12">
<condition id="76">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="17">
<condition id="83">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="11" to="21">
<condition id="82">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="14">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="14" to="15">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="15" to="16">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="16" to="6">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="17" to="18">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="18" to="19">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="19" to="20">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="20" to="16">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="21" to="22">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="22" to="23">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="23" to="24">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="24" to="16">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="25" to="26">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="26" to="27">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="27" to="2">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="28" to="29">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="29" to="30">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="30" to="31">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="31" to="32">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="32" to="33">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="33" to="34">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="34" to="35">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="35" to="36">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %reads) nounwind, !map !22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([20340 x i8]* %ref_genome) nounwind, !map !26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @needlemanWunsch_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0  %max_1 = phi i15 [ 1, %0 ], [ %i, %._crit_edge ]

]]></node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %max = phi i32 [ 0, %0 ], [ %max_2_max, %._crit_edge ]

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %max_score = phi i32 [ -100, %0 ], [ %max_score_2_max_score, %._crit_edge ]

]]></node>
<StgValue><ssdm name="max_score"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="15">
<![CDATA[
:3  %max_1_cast2 = zext i15 %max_1 to i32

]]></node>
<StgValue><ssdm name="max_1_cast2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="22" op_0_bw="15">
<![CDATA[
:4  %max_1_cast2_cast = zext i15 %max_1 to i22

]]></node>
<StgValue><ssdm name="max_1_cast2_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %exitcond1 = icmp eq i15 %max_1, -12427

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20340, i64 20340, i64 20340) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond1, label %9, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:0  %tmp_1 = add i15 %max_1, -1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="22" op_0_bw="15">
<![CDATA[
.preheader.preheader:3  %tmp_2_trn_cast = zext i15 %tmp_1 to i22

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:4  %nw_matrix_score_addr3 = mul i22 %tmp_2_trn_cast, 101

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:5  %nw_matrix_score_addr4 = mul i22 %max_1_cast2_cast, 101

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:4  %nw_matrix_score_addr3 = mul i22 %tmp_2_trn_cast, 101

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:5  %nw_matrix_score_addr4 = mul i22 %max_1_cast2_cast, 101

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="15">
<![CDATA[
.preheader.preheader:1  %tmp_2 = zext i15 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %ref_genome_addr = getelementptr [20340 x i8]* %ref_genome, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="ref_genome_addr"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:4  %nw_matrix_score_addr3 = mul i22 %tmp_2_trn_cast, 101

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:5  %nw_matrix_score_addr4 = mul i22 %max_1_cast2_cast, 101

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i7 [ %j_1, %8 ], [ 1, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %exitcond = icmp eq i7 %j, -27

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %._crit_edge, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="22" op_0_bw="7">
<![CDATA[
:0  %tmp_6_trn_cast = zext i7 %j to i22

]]></node>
<StgValue><ssdm name="tmp_6_trn_cast"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %nw_matrix_score_addr6 = add i22 %tmp_6_trn_cast, %nw_matrix_score_addr3

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr6"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="15">
<![CDATA[
:19  %ref_genome_load = load i8* %ref_genome_addr, align 1

]]></node>
<StgValue><ssdm name="ref_genome_load"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:0  %nw_matrix_score_addr2 = add i22 %nw_matrix_score_addr4, 100

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:8  %i = add i15 %max_1, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_6 = zext i22 %nw_matrix_score_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nw_matrix_score_addr_1 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="21">
<![CDATA[
:4  %nw_matrix_score_load_1 = load i8* %nw_matrix_score_addr_1, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load_1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp_7 = add i7 %j, -1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="7">
<![CDATA[
:7  %tmp_8 = zext i7 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="22" op_0_bw="7">
<![CDATA[
:8  %tmp_8_trn_cast = zext i7 %tmp_7 to i22

]]></node>
<StgValue><ssdm name="tmp_8_trn_cast"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:9  %nw_matrix_score_addr7 = add i22 %tmp_8_trn_cast, %nw_matrix_score_addr4

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr7"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:14  %nw_matrix_score_addr8 = add i22 %tmp_8_trn_cast, %nw_matrix_score_addr3

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr8"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="15">
<![CDATA[
:19  %ref_genome_load = load i8* %ref_genome_addr, align 1

]]></node>
<StgValue><ssdm name="ref_genome_load"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %reads_addr = getelementptr [100 x i8]* %reads, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="reads_addr"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="7">
<![CDATA[
:21  %reads_load = load i8* %reads_addr, align 1

]]></node>
<StgValue><ssdm name="reads_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="21">
<![CDATA[
:4  %nw_matrix_score_load_1 = load i8* %nw_matrix_score_addr_1, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="22">
<![CDATA[
:10  %tmp_12 = zext i22 %nw_matrix_score_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %nw_matrix_score_addr_2 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr_2"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="21">
<![CDATA[
:12  %nw_matrix_score_load_2 = load i8* %nw_matrix_score_addr_2, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="22">
<![CDATA[
:15  %tmp_13 = zext i22 %nw_matrix_score_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %nw_matrix_score_addr_3 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="21">
<![CDATA[
:17  %nw_matrix_score_load_3 = load i8* %nw_matrix_score_addr_3, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load_3"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="7">
<![CDATA[
:21  %reads_load = load i8* %reads_addr, align 1

]]></node>
<StgValue><ssdm name="reads_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="21">
<![CDATA[
:12  %nw_matrix_score_load_2 = load i8* %nw_matrix_score_addr_2, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load_2"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="21">
<![CDATA[
:17  %nw_matrix_score_load_3 = load i8* %nw_matrix_score_addr_3, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load_3"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_9 = icmp eq i8 %ref_genome_load, %reads_load

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="8">
<![CDATA[
:5  %up_cast = sext i8 %nw_matrix_score_load_1 to i9

]]></node>
<StgValue><ssdm name="up_cast"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="8">
<![CDATA[
:13  %left_cast = sext i8 %nw_matrix_score_load_2 to i9

]]></node>
<StgValue><ssdm name="left_cast"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="9" op_0_bw="8">
<![CDATA[
:18  %diag_cast = sext i8 %nw_matrix_score_load_3 to i9

]]></node>
<StgValue><ssdm name="diag_cast"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:23  %diag_score_0_v_cast_cast = select i1 %tmp_9, i9 1, i9 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_cast_cast"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:24  %diag_score = add i9 %diag_score_0_v_cast_cast, %diag_cast

]]></node>
<StgValue><ssdm name="diag_score"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %left_score = add i9 %left_cast, -1

]]></node>
<StgValue><ssdm name="left_score"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %up_score = add i9 %up_cast, -1

]]></node>
<StgValue><ssdm name="up_score"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:27  %tmp_s = icmp slt i9 %diag_score, %left_score

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:28  %tmp_4 = icmp slt i9 %diag_score, %up_score

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %or_cond = or i1 %tmp_s, %tmp_4

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %or_cond, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="9">
<![CDATA[
:0  %tmp_14 = trunc i9 %diag_score to i8

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %nw_matrix_orig_addr_1 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_10 = icmp slt i9 %left_score, %diag_score

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_11 = icmp slt i9 %left_score, %up_score

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond2 = or i1 %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond2, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="9">
<![CDATA[
:0  %tmp_18 = trunc i9 %left_score to i8

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %nw_matrix_orig_addr_5 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr_5"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="9">
<![CDATA[
:0  %tmp_16 = trunc i9 %up_score to i8

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %nw_matrix_orig_addr_3 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %nw_matrix_score_addr10 = add i22 %nw_matrix_score_addr4, %tmp_6_trn_cast

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr10"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_1 = load i32* %nw_matrix_orig_addr_1, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_15 = zext i22 %nw_matrix_score_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nw_matrix_score_addr_4 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
:4  store i8 %tmp_14, i8* %nw_matrix_score_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %nw_matrix_orig_addr_2 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:8  store i32 %nw_matrix_orig_load_1, i32* %nw_matrix_orig_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:8  store i32 %nw_matrix_orig_load_1, i32* %nw_matrix_orig_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:8  store i32 %nw_matrix_orig_load_3, i32* %nw_matrix_orig_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:8  store i32 %nw_matrix_orig_load_2, i32* %nw_matrix_orig_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="135" st_id="17" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="136" st_id="18" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="137" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %nw_matrix_score_addr9 = add i22 %nw_matrix_score_addr4, %tmp_6_trn_cast

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr9"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_3 = load i32* %nw_matrix_orig_addr_5, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_19 = zext i22 %nw_matrix_score_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nw_matrix_score_addr_6 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr_6"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
:4  store i8 %tmp_18, i8* %nw_matrix_score_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %nw_matrix_orig_addr_6 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:8  store i32 %nw_matrix_orig_load_3, i32* %nw_matrix_orig_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:1  %nw_matrix_score_addr5 = add i22 %nw_matrix_score_addr4, %tmp_6_trn_cast

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr5"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="21">
<![CDATA[
:6  %nw_matrix_orig_load_2 = load i32* %nw_matrix_orig_addr_3, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="22">
<![CDATA[
:2  %tmp_17 = zext i22 %nw_matrix_score_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nw_matrix_score_addr_5 = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="8" op_1_bw="21">
<![CDATA[
:4  store i8 %tmp_16, i8* %nw_matrix_score_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %nw_matrix_orig_addr_4 = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="21">
<![CDATA[
:8  store i32 %nw_matrix_orig_load_2, i32* %nw_matrix_orig_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="22">
<![CDATA[
._crit_edge:1  %tmp_3 = zext i22 %nw_matrix_score_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %nw_matrix_score_addr = getelementptr [2054441 x i8]* @nw_matrix_score, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="nw_matrix_score_addr"/></StgValue>
</operation>

<operation id="155" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="21">
<![CDATA[
._crit_edge:3  %nw_matrix_score_load = load i8* %nw_matrix_score_addr, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="156" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="21">
<![CDATA[
._crit_edge:3  %nw_matrix_score_load = load i8* %nw_matrix_score_addr, align 1

]]></node>
<StgValue><ssdm name="nw_matrix_score_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge:4  %max_score_1 = sext i8 %nw_matrix_score_load to i32

]]></node>
<StgValue><ssdm name="max_score_1"/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_5 = icmp sgt i32 %max_score_1, %max_score

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="159" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:6  %max_2_max = select i1 %tmp_5, i32 %max_1_cast2, i32 %max

]]></node>
<StgValue><ssdm name="max_2_max"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:7  %max_score_2_max_score = select i1 %tmp_5, i32 %max_score_1, i32 %max_score

]]></node>
<StgValue><ssdm name="max_score_2_max_score"/></StgValue>
</operation>

<operation id="161" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="162" st_id="28" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="163" st_id="29" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="164" st_id="30" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="165" st_id="31" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nw_matrix_orig_addr1 = mul i32 %max, 101

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="166" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %nw_matrix_orig_addr2 = add i32 %nw_matrix_orig_addr1, 100

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="167" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp = sext i32 %nw_matrix_orig_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nw_matrix_orig_addr = getelementptr [2054441 x i32]* @nw_matrix_orig, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="nw_matrix_orig_addr"/></StgValue>
</operation>

<operation id="169" st_id="33" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="21">
<![CDATA[
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="170" st_id="34" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="21">
<![CDATA[
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="171" st_id="35" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="21">
<![CDATA[
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="172" st_id="36" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="21">
<![CDATA[
:4  %nw_matrix_orig_load = load i32* %nw_matrix_orig_addr, align 4

]]></node>
<StgValue><ssdm name="nw_matrix_orig_load"/></StgValue>
</operation>

<operation id="173" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32">
<![CDATA[
:5  ret i32 %nw_matrix_orig_load

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
