<profile>

<section name = "Vivado HLS Report for 'sha256'" level="0">
<item name = "Date">Sun Feb 21 21:04:28 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">sha256_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">308, 12678, 308, 12678, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sha256_done_fu_114">sha256_done, 232, 506, 232, 506, none</column>
<column name="grp_sha256_hash_fu_135">sha256_hash, 7, 12103, 7, 12103, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_sha256_buf">63, 63, 1, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 26</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">11, -, 4499, 8530</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 218</column>
<column name="Register">-, -, 559, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">4, 0, 4, 16</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sha256_INPUT_r_m_axi_U">sha256_INPUT_r_m_axi, 2, 0, 548, 700</column>
<column name="sha256_OUTPUT_r_m_axi_U">sha256_OUTPUT_r_m_axi, 2, 0, 548, 700</column>
<column name="sha256_ctrl_bus_s_axi_U">sha256_ctrl_bus_s_axi, 0, 0, 144, 232</column>
<column name="grp_sha256_done_fu_114">sha256_done, 4, 0, 1661, 4175</column>
<column name="grp_sha256_hash_fu_135">sha256_hash, 3, 0, 1598, 2723</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sha256_buf_U">sha256_sha256_buf, 1, 0, 0, 64, 8, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvarinc_fu_146_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_s_fu_157_p2">icmp, 0, 0, 11, 6, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_ARVALID">9, 2, 1, 2</column>
<column name="INPUT_r_RREADY">9, 2, 1, 2</column>
<column name="OUTPUT_r_AWVALID">9, 2, 1, 2</column>
<column name="OUTPUT_r_BREADY">9, 2, 1, 2</column>
<column name="OUTPUT_r_WVALID">9, 2, 1, 2</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="invdar_reg_103">9, 2, 6, 12</column>
<column name="sha256_buf_address0">21, 4, 6, 24</column>
<column name="sha256_buf_address1">15, 3, 6, 18</column>
<column name="sha256_buf_ce0">21, 4, 1, 4</column>
<column name="sha256_buf_ce1">15, 3, 1, 3</column>
<column name="sha256_buf_d0">21, 4, 8, 32</column>
<column name="sha256_buf_we0">21, 4, 1, 4</column>
<column name="sha256_buf_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="grp_sha256_done_fu_114_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sha256_hash_fu_135_ap_start_reg">1, 0, 1, 0</column>
<column name="hash_0_data_reg">32, 0, 32, 0</column>
<column name="hash_0_vld_reg">0, 0, 1, 1</column>
<column name="hash_read_reg_207">32, 0, 32, 0</column>
<column name="invdar_reg_103">6, 0, 6, 0</column>
<column name="len_0_data_reg">32, 0, 32, 0</column>
<column name="len_0_vld_reg">0, 0, 1, 1</column>
<column name="len_read_reg_212">32, 0, 32, 0</column>
<column name="msg_0_data_reg">32, 0, 32, 0</column>
<column name="msg_0_vld_reg">0, 0, 1, 1</column>
<column name="msg_read_reg_217">32, 0, 32, 0</column>
<column name="sha256_bits_0_reg_280">32, 0, 32, 0</column>
<column name="sha256_bits_1_reg_230">32, 0, 32, 0</column>
<column name="sha256_len_0_reg_235">32, 0, 32, 0</column>
<column name="sha256hash_0_reg_240">32, 0, 32, 0</column>
<column name="sha256hash_1_reg_245">32, 0, 32, 0</column>
<column name="sha256hash_2_reg_250">32, 0, 32, 0</column>
<column name="sha256hash_3_reg_255">32, 0, 32, 0</column>
<column name="sha256hash_4_reg_260">32, 0, 32, 0</column>
<column name="sha256hash_5_reg_265">32, 0, 32, 0</column>
<column name="sha256hash_6_reg_270">32, 0, 32, 0</column>
<column name="sha256hash_7_reg_275">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_bus_AWVALID">in, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_AWREADY">out, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_AWADDR">in, 6, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_WVALID">in, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_WREADY">out, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_WDATA">in, 32, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_WSTRB">in, 4, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_ARVALID">in, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_ARREADY">out, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_ARADDR">in, 6, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_RVALID">out, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_RREADY">in, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_RDATA">out, 32, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_RRESP">out, 2, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_BVALID">out, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_BREADY">in, 1, s_axi, ctrl_bus, scalar</column>
<column name="s_axi_ctrl_bus_BRESP">out, 2, s_axi, ctrl_bus, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha256, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sha256, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sha256, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sha256, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sha256, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sha256, return value</column>
<column name="m_axi_INPUT_r_AWVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWADDR">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWLEN">out, 8, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WDATA">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WSTRB">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WLAST">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARADDR">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARLEN">out, 8, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RDATA">in, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RLAST">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWVALID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWREADY">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWADDR">out, 32, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWLEN">out, 8, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWSIZE">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWBURST">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWLOCK">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWCACHE">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWPROT">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWQOS">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWREGION">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWUSER">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WVALID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WREADY">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WDATA">out, 32, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WSTRB">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WLAST">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WUSER">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARVALID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARREADY">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARADDR">out, 32, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARLEN">out, 8, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARSIZE">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARBURST">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARLOCK">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARCACHE">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARPROT">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARQOS">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARREGION">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARUSER">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RVALID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RREADY">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RDATA">in, 32, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RLAST">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RUSER">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RRESP">in, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BVALID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BREADY">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BRESP">in, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BUSER">in, 1, m_axi, OUTPUT_r, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_29', src/sha256.c:253">call, 8.75, 8.75, -, -, -, -, -, -, -, -, -, sha256_hash, -</column>
</table>
</item>
</section>
</profile>
