# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Dec 15 22:48:48 2015
# 
# Allegro PCB Router v17-0-118 made 2015/02/12 at 09:12:48
# Running on: madison-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Madison/Desktop/gc/Photon_Dev\Photon_4Layer_shrunk.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Madison/Desktop/gc/Photon_Dev/specctra.did
# Current time = Tue Dec 15 22:48:48 2015
# PCB C:/Users/Madison/Desktop/gc/Photon_Dev
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-1094.5000 ylo=-1094.5000 xhi=1094.5000 yhi=1094.5000
# Total 65 Images Consolidated.
# <<ERROR:>> Shape does not cover origin of Padstack SMD99_99_PENT
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 234, Vias Processed 89
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 2
# Components Placed 86, Images Processed 107, Padstacks Processed 32
# Nets Processed 73, Net Terminals 359
# PCB Area=3960100.000  EIC=21  Area/EIC=188576.190  SMDs=77
# Total Pin Count: 307
# Net GND uses split power plane.
# Net 3V3 uses split power plane.
# Signal Connections Created 15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 6.0000, Clearance= 6.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 6.0000, Clearance= 6.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Madison/Desktop/gc/Photon_Dev\Photon_4Layer_shrunk.dsn
# Nets 73 Connections 191 Unroutes 18
# Signal Layers 2 Power Layers 2
# Wire Junctions 26, at vias 6 Total Vias 89
# Percent Connected   80.63
# Manhattan Length 36737.7720 Horizontal 18014.3710 Vertical 18723.4010
# Routed Length 33387.4470 Horizontal 20367.3100 Vertical 16961.5600
# Ratio Actual / Manhattan   0.9088
# Unconnected Length 12689.2690 Horizontal 4909.2400 Vertical 7780.0290
# Total Conflicts: 70 (Cross: 0, Clear: 70, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Madison/Desktop/gc/Photon_Dev\Photon_4Layer_shrunk_rules.do ...
defkey (q ) (write session C:/Users/Madison/Desktop/gc/Photon_Dev/Photon_4Layer_shrunk.ses;quit)
# Colormap Written to File _notify.std
# Enter command <write session C:/Users/Madison/AppData/Local/Temp/#Taaaaal06804.tmp
# Session Files Saved as C:/Users/Madison/AppData/Local/Temp/#Taaaaal06804.tmp
quit
