Classic Timing Analyzer report for top_de2
Sat Nov 30 16:08:29 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                                                                                                  ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.470 ns                        ; rst                                           ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; --          ; clock_50mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.502 ns                         ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync                                                                                           ; clock_50mhz ; --          ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.303 ns                         ; rst                                           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; --          ; clock_50mhz ; 0            ;
; Clock Setup: 'clock_50mhz'   ; N/A   ; None          ; 171.53 MHz ( period = 5.830 ns ) ; vga:inst3|vga_np_check:np_check|in_np_state   ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                               ;                                                                                                     ;             ;             ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                        ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 171.53 MHz ( period = 5.830 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 178.22 MHz ( period = 5.611 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.399 ns                ;
; N/A                                     ; 181.98 MHz ( period = 5.495 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 182.85 MHz ( period = 5.469 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                             ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 183.12 MHz ( period = 5.461 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                             ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 196.19 MHz ( period = 5.097 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[2]                                       ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.822 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 204.46 MHz ( period = 4.891 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                                             ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 204.71 MHz ( period = 4.885 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.674 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.644 ns                ;
; N/A                                     ; 208.07 MHz ( period = 4.806 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.587 ns                ;
; N/A                                     ; 208.42 MHz ( period = 4.798 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.580 ns                ;
; N/A                                     ; 210.22 MHz ( period = 4.757 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 220.41 MHz ( period = 4.537 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[3]                                       ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; 227.89 MHz ( period = 4.388 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                                             ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 229.89 MHz ( period = 4.350 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 230.57 MHz ( period = 4.337 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.119 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.069 ns                ;
; N/A                                     ; 233.48 MHz ( period = 4.283 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.046 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 234.41 MHz ( period = 4.266 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.043 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[4]                                       ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[3]                                             ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; 238.95 MHz ( period = 4.185 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; 241.14 MHz ( period = 4.147 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.919 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 249.25 MHz ( period = 4.012 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 268.02 MHz ( period = 3.731 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.508 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 271.74 MHz ( period = 3.680 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 272.93 MHz ( period = 3.664 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.71 MHz ( period = 3.500 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.262 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[7] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.265 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[7]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[6]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; 299.31 MHz ( period = 3.341 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[5] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[1]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[7] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[7]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[3]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[8]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[5]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[6]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 304.41 MHz ( period = 3.285 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.06 MHz ( period = 3.278 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.052 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[0]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[7]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.994 ns                ;
; N/A                                     ; 309.31 MHz ( period = 3.233 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[0]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[7] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.015 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[1]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; vga:inst3|vga_counter:counter|pos_y[4]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; vga:inst3|vga_counter:counter|pos_y[4]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; vga:inst3|vga_counter:counter|pos_y[8]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; vga:inst3|vga_counter:counter|pos_y[8]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[7]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[7]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[3]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[3]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[8]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[8]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[5]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[5]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[6]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[6]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[5]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 314.96 MHz ( period = 3.175 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[0]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[6]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 316.26 MHz ( period = 3.162 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[0]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[6] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.944 ns                ;
; N/A                                     ; 316.66 MHz ( period = 3.158 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[1]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[5] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.940 ns                ;
; N/A                                     ; 316.96 MHz ( period = 3.155 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 317.16 MHz ( period = 3.153 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 319.90 MHz ( period = 3.126 ns )                    ; vga:inst3|vga_counter:counter|pos_y[4]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 319.90 MHz ( period = 3.126 ns )                    ; vga:inst3|vga_counter:counter|pos_y[4]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[4]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 320.41 MHz ( period = 3.121 ns )                    ; vga:inst3|vga_counter:counter|pos_y[8]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 320.41 MHz ( period = 3.121 ns )                    ; vga:inst3|vga_counter:counter|pos_y[8]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 320.62 MHz ( period = 3.119 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 321.23 MHz ( period = 3.113 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 321.44 MHz ( period = 3.111 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 322.27 MHz ( period = 3.103 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|mem_addr_state[4]       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 323.10 MHz ( period = 3.095 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.852 ns                ;
; N/A                                     ; 323.10 MHz ( period = 3.095 ns )                    ; vga:inst3|vga_np_trans:np_translation|counter_state[0]                                              ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 323.10 MHz ( period = 3.095 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[1]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[7]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 323.52 MHz ( period = 3.091 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[0]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[5] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_np_check:np_check|in_np_state                               ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[1]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[2]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[4]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[3]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[6]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[5]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; vga:inst3|vga_triggers:triggers|new_frame_state                                                     ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[7]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 327.44 MHz ( period = 3.054 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.825 ns                ;
; N/A                                     ; 327.76 MHz ( period = 3.051 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[3]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; vga:inst3|vga_triggers:triggers|new_line_state                                                      ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; vga:inst3|vga_triggers:triggers|new_line_state                                                      ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; vga:inst3|vga_triggers:triggers|new_line_state                                                      ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; vga:inst3|vga_triggers:triggers|new_line_state                                                      ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 328.30 MHz ( period = 3.046 ns )                    ; vga:inst3|vga_triggers:triggers|new_line_state                                                      ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[3]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 328.52 MHz ( period = 3.044 ns )                    ; vga:inst3|vga_np_trans:np_translation|counter_state[2]                                              ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.792 ns                ;
; N/A                                     ; 328.84 MHz ( period = 3.041 ns )                    ; vga:inst3|vga_counter:counter|pos_y[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 328.84 MHz ( period = 3.041 ns )                    ; vga:inst3|vga_counter:counter|pos_y[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 329.82 MHz ( period = 3.032 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|mem_addr_state[3]       ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.820 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; vga:inst3|vga_counter:counter|pos_x[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; vga:inst3|vga_counter:counter|pos_x[6]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.781 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; vga:inst3|vga_np_trans:np_translation|counter_state[0]                                              ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[3]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[1]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[6]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 330.69 MHz ( period = 3.024 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 331.13 MHz ( period = 3.020 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[0]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[4] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.802 ns                ;
; N/A                                     ; 331.56 MHz ( period = 3.016 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[0]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[5]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.764 ns                ;
; N/A                                     ; 331.67 MHz ( period = 3.015 ns )                    ; vga:inst3|vga_counter:counter|pos_y[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; vga:inst3|vga_counter:counter|pos_y[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; vga:inst3|vga_counter:counter|pos_y[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 333.33 MHz ( period = 3.000 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; vga:inst3|vga_counter:counter|pos_y[9]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; vga:inst3|vga_counter:counter|pos_y[9]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[4]  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[0]  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[1]  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 335.46 MHz ( period = 2.981 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[2]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[3]  ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[2]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; vga:inst3|vga_np_trans:np_translation|counter_state[2]                                              ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[3]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.721 ns                ;
; N/A                                     ; 336.47 MHz ( period = 2.972 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                           ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 336.93 MHz ( period = 2.968 ns )                    ; vga:inst3|vga_counter:counter|pos_y[4]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.753 ns                ;
; N/A                                     ; 337.50 MHz ( period = 2.963 ns )                    ; vga:inst3|vga_counter:counter|pos_y[8]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 338.07 MHz ( period = 2.958 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_np_check:np_check|end_np_line_state                         ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; vga:inst3|vga_field_trans_reset:field_translation_reset|counter_state[3]                            ; vga:inst3|vga_field_trans_reset:field_translation_reset|mem_addr_state[7] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.739 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; vga:inst3|vga_np_trans:np_translation|counter_state[0]                                              ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.701 ns                ;
; N/A                                     ; 339.56 MHz ( period = 2.945 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[0]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[4]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[7]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[3]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[8]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[5]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; vga:inst3|vga_counter:counter|pos_x[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[6]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.699 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; vga:inst3|vga_counter:counter|pos_y[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[9]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.725 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; vga:inst3|vga_counter:counter|pos_y[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; vga:inst3|vga_counter:counter|pos_y[1]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.726 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[4]        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[0]        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[1]        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[2]                                  ; vga:inst3|vga_np_trans_reset:np_translation_reset|counter_state[3]        ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.715 ns                ;
; N/A                                     ; 341.65 MHz ( period = 2.927 ns )                    ; vga:inst3|vga_counter:counter|pos_x[2]                                                              ; vga:inst3|vga_field_check:field_check|end_field_line_state                ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.684 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[7]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[3]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[8]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_y[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_y[2]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[5]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; vga:inst3|vga_counter:counter|pos_x[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[6]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; vga:inst3|vga_counter:counter|pos_y[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[4]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.701 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; vga:inst3|vga_counter:counter|pos_y[5]                                                              ; vga:inst3|vga_counter:counter|pos_y[1]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.701 ns                ;
; N/A                                     ; 343.76 MHz ( period = 2.909 ns )                    ; vga:inst3|vga_field_trans:field_translation|counter_state[2]                                        ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]             ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.657 ns                ;
; N/A                                     ; 344.00 MHz ( period = 2.907 ns )                    ; vga:inst3|vga_counter:counter|pos_y[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[2]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 344.00 MHz ( period = 2.907 ns )                    ; vga:inst3|vga_counter:counter|pos_y[0]                                                              ; vga:inst3|vga_counter:counter|pos_y[0]                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 344.59 MHz ( period = 2.902 ns )                    ; vga:inst3|vga_np_trans:np_translation|counter_state[2]                                              ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                   ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 2.650 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                           ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                          ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                  ; To Clock    ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A   ; None         ; -0.470 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.470 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.470 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.470 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.470 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.770 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.797 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.797 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.797 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.797 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.985 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.985 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.985 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.992 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.992 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.992 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.995 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.995 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.998 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.998 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.998 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.001 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.001 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.001 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.001 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.024 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.024 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.024 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.026 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.026 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.065 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.073 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 9.502 ns   ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.302 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.200 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.200 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.083 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.070 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.060 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.054 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.054 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.050 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.838 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.838 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.833 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.833 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.829 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.829 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.823 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.823 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.788 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.788 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.768 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.758 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.589 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.589 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.579 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.559 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.334 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.324 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.322 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.322 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.312 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.312 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 7.302 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                 ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                  ; To Clock    ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A           ; None        ; 1.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.295 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.289 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.256 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.256 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.254 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.254 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.254 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.231 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.231 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.231 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.231 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.228 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.228 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.228 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.225 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.225 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.222 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.222 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.222 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.215 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.215 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.215 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.042 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.042 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.042 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.042 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.027 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.027 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.027 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.027 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.000 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.700 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.700 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.700 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.700 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.700 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Nov 30 16:08:27 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 171.53 MHz between source register "vga:inst3|vga_np_check:np_check|in_np_state" and destination register "sr_if:inst2|do2" (period= 5.83 ns)
    Info: + Longest register to register delay is 5.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y28_N13; Fanout = 9; REG Node = 'vga:inst3|vga_np_check:np_check|in_np_state'
        Info: 2: + IC(0.802 ns) + CELL(0.150 ns) = 0.952 ns; Loc. = LCCOMB_X35_Y27_N0; Fanout = 32; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13|Y~0'
        Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.690 ns; Loc. = LCCOMB_X34_Y27_N22; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~0'
        Info: 4: + IC(0.642 ns) + CELL(0.150 ns) = 2.482 ns; Loc. = LCCOMB_X36_Y27_N16; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13|Y~1'
        Info: 5: + IC(0.251 ns) + CELL(0.271 ns) = 3.004 ns; Loc. = LCCOMB_X36_Y27_N24; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~2'
        Info: 6: + IC(0.253 ns) + CELL(0.271 ns) = 3.528 ns; Loc. = LCCOMB_X36_Y27_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~4'
        Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 3.927 ns; Loc. = LCCOMB_X36_Y27_N0; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~5'
        Info: 8: + IC(0.251 ns) + CELL(0.150 ns) = 4.328 ns; Loc. = LCCOMB_X36_Y27_N10; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~6'
        Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 4.734 ns; Loc. = LCCOMB_X36_Y27_N28; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~7'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 5.130 ns; Loc. = LCCOMB_X36_Y27_N22; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~8'
        Info: 11: + IC(0.245 ns) + CELL(0.150 ns) = 5.525 ns; Loc. = LCCOMB_X36_Y27_N2; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~2'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 5.609 ns; Loc. = LCFF_X36_Y27_N3; Fanout = 1; REG Node = 'sr_if:inst2|do2'
        Info: Total cell delay = 1.951 ns ( 34.78 % )
        Info: Total interconnect delay = 3.658 ns ( 65.22 % )
    Info: - Smallest clock skew is -0.007 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.266 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 141; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.979 ns) + CELL(0.537 ns) = 4.266 ns; Loc. = LCFF_X36_Y27_N3; Fanout = 1; REG Node = 'sr_if:inst2|do2'
            Info: Total cell delay = 2.323 ns ( 54.45 % )
            Info: Total interconnect delay = 1.943 ns ( 45.55 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 141; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 4.273 ns; Loc. = LCFF_X34_Y28_N13; Fanout = 9; REG Node = 'vga:inst3|vga_np_check:np_check|in_np_state'
            Info: Total cell delay = 2.323 ns ( 54.36 % )
            Info: Total interconnect delay = 1.950 ns ( 45.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT" (data pin = "rst", clock pin = "clock_50mhz") is -0.470 ns
    Info: + Longest pin to register delay is 3.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 65; PIN Node = 'rst'
        Info: 2: + IC(2.323 ns) + CELL(0.510 ns) = 3.832 ns; Loc. = LCFF_X36_Y27_N17; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT'
        Info: Total cell delay = 1.509 ns ( 39.38 % )
        Info: Total interconnect delay = 2.323 ns ( 60.62 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 141; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.979 ns) + CELL(0.537 ns) = 4.266 ns; Loc. = LCFF_X36_Y27_N17; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT'
        Info: Total cell delay = 2.323 ns ( 54.45 % )
        Info: Total interconnect delay = 1.943 ns ( 45.55 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "vga:inst3|vga_read:read_and_output|v_sync_out" is 9.502 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 141; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 4.281 ns; Loc. = LCFF_X33_Y29_N9; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 54.26 % )
        Info: Total interconnect delay = 1.958 ns ( 45.74 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y29_N9; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.173 ns) + CELL(2.798 ns) = 4.971 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 56.29 % )
        Info: Total interconnect delay = 2.173 ns ( 43.71 % )
Info: th for register "sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT" (data pin = "rst", clock pin = "clock_50mhz") is 1.303 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.289 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 141; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 4.289 ns; Loc. = LCFF_X38_Y25_N17; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT'
        Info: Total cell delay = 2.323 ns ( 54.16 % )
        Info: Total interconnect delay = 1.966 ns ( 45.84 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.252 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 65; PIN Node = 'rst'
        Info: 2: + IC(1.743 ns) + CELL(0.510 ns) = 3.252 ns; Loc. = LCFF_X38_Y25_N17; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT'
        Info: Total cell delay = 1.509 ns ( 46.40 % )
        Info: Total interconnect delay = 1.743 ns ( 53.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sat Nov 30 16:08:29 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


