{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 12:00:54 2010 " "Info: Processing started: Sun Nov 21 12:00:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/ram/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behav " "Info: Found design unit 1: vga-behav" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vga-vhdl/rom/rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /vga-vhdl/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_sync vga.vhd(26) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(26): used explicit default value for signal \"vga_sync\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_blank vga.vhd(27) " "Warning (10540): VHDL Signal Declaration warning at vga.vhd(27): used explicit default value for signal \"vga_blank\" because signal was never assigned a value" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertikal_citac_line vga.vhd(66) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(66): object \"vertikal_citac_line\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data vga.vhd(82) " "Warning (10541): VHDL Signal Declaration warning at vga.vhd(82): used implicit default value for signal \"ram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Info: Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "../vga.vhd" "ram_inst" { Text "C:/VGA-VHDL/vga.vhd" 427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "altsyncram_component" { Text "C:/VGA-VHDL/RAM/ram.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.hex " "Info: Parameter \"init_file\" = \"ram.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_50c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50c1 " "Info: Found entity 1: altsyncram_50c1" {  } { { "db/altsyncram_50c1.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_50c1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_50c1 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated " "Info: Elaborating entity \"altsyncram_50c1\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ram.hex " "Warning: Byte addressed memory initialization file \"ram.hex\" was read in the word-addressed format" {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ram.hex 32 10 " "Warning: Width of data items in \"ram.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 ram.hex " "Warning: Data at line (1) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ram.hex " "Warning: Data at line (2) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ram.hex " "Warning: Data at line (3) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ram.hex " "Warning: Data at line (4) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ram.hex " "Warning: Data at line (5) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ram.hex " "Warning: Data at line (6) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ram.hex " "Warning: Data at line (7) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ram.hex " "Warning: Data at line (8) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ram.hex " "Warning: Data at line (9) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ram.hex " "Warning: Data at line (10) of memory initialization file \"ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "C:/VGA-VHDL/DE2/ram.hex" "" { Text "C:/VGA-VHDL/DE2/ram.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 999 ram.hex " "Critical Warning: Memory depth (8192) in the design file differs from memory depth (999) in the Memory Initialization File \"ram.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../RAM/ram.vhd" "" { Text "C:/VGA-VHDL/RAM/ram.vhd" 89 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/VGA-VHDL/DE2/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|decode_1oa:decode3 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_50c1.tdf" "decode3" { Text "C:/VGA-VHDL/DE2/db/altsyncram_50c1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|decode_1oa:deep_decode " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_50c1.tdf" "deep_decode" { Text "C:/VGA-VHDL/DE2/db/altsyncram_50c1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info: Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/VGA-VHDL/DE2/db/mux_hib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|mux_hib:mux2 " "Info: Elaborating entity \"mux_hib\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_50c1.tdf" "mux2" { Text "C:/VGA-VHDL/DE2/db/altsyncram_50c1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Info: Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../vga.vhd" "rom_inst" { Text "C:/VGA-VHDL/vga.vhd" 434 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "altsyncram_component" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.hex " "Info: Parameter \"init_file\" = \"rom.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Info: Parameter \"width_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5t61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t61 " "Info: Found entity 1: altsyncram_5t61" {  } { { "db/altsyncram_5t61.tdf" "" { Text "C:/VGA-VHDL/DE2/db/altsyncram_5t61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5t61 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_5t61:auto_generated " "Info: Elaborating entity \"altsyncram_5t61\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_5t61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "rom.hex " "Warning: Byte addressed memory initialization file \"rom.hex\" was read in the word-addressed format" {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "rom.hex 31 10 " "Warning: Width of data items in \"rom.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 31 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 rom.hex " "Warning: Data at line (1) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 rom.hex " "Warning: Data at line (2) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 rom.hex " "Warning: Data at line (3) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 rom.hex " "Warning: Data at line (4) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 rom.hex " "Warning: Data at line (5) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 rom.hex " "Warning: Data at line (6) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 rom.hex " "Warning: Data at line (7) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 rom.hex " "Warning: Data at line (8) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 rom.hex " "Warning: Data at line (9) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 rom.hex " "Warning: Data at line (10) of memory initialization file \"rom.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "C:/VGA-VHDL/DE2/rom.hex" "" { Text "C:/VGA-VHDL/DE2/rom.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 984 rom.hex " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (984) in the Memory Initialization File \"rom.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../ROM/rom.vhd" "" { Text "C:/VGA-VHDL/ROM/rom.vhd" 84 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync VCC " "Warning (13410): Pin \"vga_sync\" is stuck at VCC" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning (13410): Pin \"vga_blank\" is stuck at VCC" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3804 " "Info: Implemented 3804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3746 " "Info: Implemented 3746 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Info: Implemented 21 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 12:02:26 2010 " "Info: Processing ended: Sun Nov 21 12:02:26 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Info: Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Info: Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 12:02:27 2010 " "Info: Processing started: Sun Nov 21 12:02:27 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a8 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a0 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a9 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a1 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a10 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a2 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a11 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a3 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a12 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a4 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a13 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a5 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a14 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a6 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a15 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a7 " "Info: Atom \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_50c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 5766 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 5767 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 5768 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock " "Info: Destination node pixel_clock" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1257 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 45 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h_sync_b  " "Info: Automatically promoted node h_sync_b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2589~1 " "Info: Destination node Selector2589~1" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 302 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector2589~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 2369 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector653~1 " "Info: Destination node Selector653~1" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 166 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector653~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 4908 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector654~0 " "Info: Destination node Selector654~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 166 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector654~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 4958 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync " "Info: Destination node h_sync" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { h_sync } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync" } } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 24 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 47 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1250 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clock  " "Info: Automatically promoted node pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync_b " "Info: Destination node h_sync_b" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1250 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock~0 " "Info: Destination node pixel_clock~0" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 5455 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixclk " "Info: Destination node pixclk" {  } { { "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0sp1/quartus/bin/pin_planner.ppl" { pixclk } } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixclk" } } } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 24 0 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 49 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/VGA-VHDL/DE2/" 0 { } { { 0 { 0 ""} 0 1257 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.715 ns register register " "Info: Estimated most critical path is register to register delay of 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns znak_v\[1\] 1 REG LAB_X41_Y27 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X41_Y27; Fanout = 19; REG Node = 'znak_v\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { znak_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns ramadr~27 2 COMB LAB_X41_Y27 1 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'ramadr~27'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { znak_v[1] ramadr~27 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.188 ns ramadr~28 3 COMB LAB_X41_Y27 2 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.188 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'ramadr~28'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ramadr~27 ramadr~28 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.753 ns ramadr\[10\]~29 4 COMB LAB_X41_Y27 1 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 1.753 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'ramadr\[10\]~29'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ramadr~28 ramadr[10]~29 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.318 ns ramadr\[10\]~30 5 COMB LAB_X41_Y27 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.318 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'ramadr\[10\]~30'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ramadr[10]~29 ramadr[10]~30 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.883 ns ramadr\[10\]~59 6 COMB LAB_X41_Y27 2 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 2.883 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'ramadr\[10\]~59'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ramadr[10]~30 ramadr[10]~59 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.393 ns) 4.150 ns ram_address\[10\]~32 7 COMB LAB_X43_Y27 2 " "Info: 7: + IC(0.874 ns) + CELL(0.393 ns) = 4.150 ns; Loc. = LAB_X43_Y27; Fanout = 2; COMB Node = 'ram_address\[10\]~32'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { ramadr[10]~59 ram_address[10]~32 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.221 ns ram_address\[11\]~34 8 COMB LAB_X43_Y27 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.221 ns; Loc. = LAB_X43_Y27; Fanout = 1; COMB Node = 'ram_address\[11\]~34'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[10]~32 ram_address[11]~34 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.631 ns ram_address\[12\]~35 9 COMB LAB_X43_Y27 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 4.631 ns; Loc. = LAB_X43_Y27; Fanout = 1; COMB Node = 'ram_address\[12\]~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ram_address[11]~34 ram_address[12]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.715 ns ram_address\[12\] 10 REG LAB_X43_Y27 209 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.715 ns; Loc. = LAB_X43_Y27; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 36.22 % ) " "Info: Total cell delay = 1.708 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.007 ns ( 63.78 % ) " "Info: Total interconnect delay = 3.007 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { znak_v[1] ramadr~27 ramadr~28 ramadr[10]~29 ramadr[10]~30 ramadr[10]~59 ram_address[10]~32 ram_address[11]~34 ram_address[12]~35 ram_address[12] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X33_Y12 X43_Y23 " "Info: Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync 0 " "Info: Pin \"h_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync 0 " "Info: Pin \"v_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixclk 0 " "Info: Pin \"pixclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[0\] 0 " "Info: Pin \"signal_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[1\] 0 " "Info: Pin \"signal_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[2\] 0 " "Info: Pin \"signal_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[3\] 0 " "Info: Pin \"signal_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[4\] 0 " "Info: Pin \"signal_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[5\] 0 " "Info: Pin \"signal_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[6\] 0 " "Info: Pin \"signal_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[7\] 0 " "Info: Pin \"signal_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[8\] 0 " "Info: Pin \"signal_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[9\] 0 " "Info: Pin \"signal_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[0\] 0 " "Info: Pin \"signal_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[1\] 0 " "Info: Pin \"signal_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[2\] 0 " "Info: Pin \"signal_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[3\] 0 " "Info: Pin \"signal_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[4\] 0 " "Info: Pin \"signal_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[5\] 0 " "Info: Pin \"signal_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[6\] 0 " "Info: Pin \"signal_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[7\] 0 " "Info: Pin \"signal_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[8\] 0 " "Info: Pin \"signal_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[9\] 0 " "Info: Pin \"signal_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[0\] 0 " "Info: Pin \"signal_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[1\] 0 " "Info: Pin \"signal_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[2\] 0 " "Info: Pin \"signal_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[3\] 0 " "Info: Pin \"signal_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[4\] 0 " "Info: Pin \"signal_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[5\] 0 " "Info: Pin \"signal_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[6\] 0 " "Info: Pin \"signal_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[7\] 0 " "Info: Pin \"signal_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[8\] 0 " "Info: Pin \"signal_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[9\] 0 " "Info: Pin \"signal_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Info: Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 12:02:57 2010 " "Info: Processing ended: Sun Nov 21 12:02:57 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Info: Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 12:02:58 2010 " "Info: Processing started: Sun Nov 21 12:02:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 12:03:02 2010 " "Info: Processing ended: Sun Nov 21 12:03:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 12:03:03 2010 " "Info: Processing started: Sun Nov 21 12:03:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pixel_clock " "Info: Detected ripple clock \"pixel_clock\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register znak_v\[1\] register ram_address\[12\] 111.25 MHz 8.989 ns Internal " "Info: Clock \"clock\" has Internal fmax of 111.25 MHz between source register \"znak_v\[1\]\" and destination register \"ram_address\[12\]\" (period= 8.989 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.408 ns + Longest register register " "Info: + Longest register to register delay is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns znak_v\[1\] 1 REG LCFF_X41_Y27_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y27_N17; Fanout = 19; REG Node = 'znak_v\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { znak_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.398 ns) 1.160 ns ramadr\[8\]~38 2 COMB LCCOMB_X42_Y27_N30 2 " "Info: 2: + IC(0.762 ns) + CELL(0.398 ns) = 1.160 ns; Loc. = LCCOMB_X42_Y27_N30; Fanout = 2; COMB Node = 'ramadr\[8\]~38'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { znak_v[1] ramadr[8]~38 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 1.706 ns ramadr\[8\]~41 3 COMB LCCOMB_X41_Y27_N12 2 " "Info: 3: + IC(0.396 ns) + CELL(0.150 ns) = 1.706 ns; Loc. = LCCOMB_X41_Y27_N12; Fanout = 2; COMB Node = 'ramadr\[8\]~41'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { ramadr[8]~38 ramadr[8]~41 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.150 ns) 2.328 ns ramadr\[8\]~42 4 COMB LCCOMB_X42_Y27_N20 1 " "Info: 4: + IC(0.472 ns) + CELL(0.150 ns) = 2.328 ns; Loc. = LCCOMB_X42_Y27_N20; Fanout = 1; COMB Node = 'ramadr\[8\]~42'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { ramadr[8]~41 ramadr[8]~42 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.275 ns) 3.052 ns ramadr\[8\]~44 5 COMB LCCOMB_X43_Y27_N0 2 " "Info: 5: + IC(0.449 ns) + CELL(0.275 ns) = 3.052 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 2; COMB Node = 'ramadr\[8\]~44'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { ramadr[8]~42 ramadr[8]~44 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.393 ns) 3.701 ns ram_address\[8\]~28 6 COMB LCCOMB_X43_Y27_N16 2 " "Info: 6: + IC(0.256 ns) + CELL(0.393 ns) = 3.701 ns; Loc. = LCCOMB_X43_Y27_N16; Fanout = 2; COMB Node = 'ram_address\[8\]~28'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { ramadr[8]~44 ram_address[8]~28 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.772 ns ram_address\[9\]~30 7 COMB LCCOMB_X43_Y27_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.772 ns; Loc. = LCCOMB_X43_Y27_N18; Fanout = 2; COMB Node = 'ram_address\[9\]~30'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[8]~28 ram_address[9]~30 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.843 ns ram_address\[10\]~32 8 COMB LCCOMB_X43_Y27_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.843 ns; Loc. = LCCOMB_X43_Y27_N20; Fanout = 2; COMB Node = 'ram_address\[10\]~32'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[9]~30 ram_address[10]~32 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.914 ns ram_address\[11\]~34 9 COMB LCCOMB_X43_Y27_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.914 ns; Loc. = LCCOMB_X43_Y27_N22; Fanout = 1; COMB Node = 'ram_address\[11\]~34'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[10]~32 ram_address[11]~34 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.324 ns ram_address\[12\]~35 10 COMB LCCOMB_X43_Y27_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.324 ns; Loc. = LCCOMB_X43_Y27_N24; Fanout = 1; COMB Node = 'ram_address\[12\]~35'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ram_address[11]~34 ram_address[12]~35 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.408 ns ram_address\[12\] 11 REG LCFF_X43_Y27_N25 209 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.408 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 47.03 % ) " "Info: Total cell delay = 2.073 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.335 ns ( 52.97 % ) " "Info: Total interconnect delay = 2.335 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { znak_v[1] ramadr[8]~38 ramadr[8]~41 ramadr[8]~42 ramadr[8]~44 ram_address[8]~28 ram_address[9]~30 ram_address[10]~32 ram_address[11]~34 ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { znak_v[1] {} ramadr[8]~38 {} ramadr[8]~41 {} ramadr[8]~42 {} ramadr[8]~44 {} ram_address[8]~28 {} ram_address[9]~30 {} ram_address[10]~32 {} ram_address[11]~34 {} ram_address[12]~35 {} ram_address[12] {} } { 0.000ns 0.762ns 0.396ns 0.472ns 0.449ns 0.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.367 ns - Smallest " "Info: - Smallest clock skew is -4.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.644 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 968 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns ram_address\[12\] 3 REG LCFF_X43_Y27_N25 209 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clock~clkctrl ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.011 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.787 ns) 2.773 ns pixel_clock 2 REG LCFF_X12_Y22_N5 4 " "Info: 2: + IC(0.987 ns) + CELL(0.787 ns) = 2.773 ns; Loc. = LCFF_X12_Y22_N5; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 3.855 ns h_sync_b 3 REG LCFF_X12_Y22_N1 5 " "Info: 3: + IC(0.295 ns) + CELL(0.787 ns) = 3.855 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 5; REG Node = 'h_sync_b'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 5.484 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G1 50 " "Info: 4: + IC(1.629 ns) + CELL(0.000 ns) = 5.484 ns; Loc. = CLKCTRL_G1; Fanout = 50; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 7.011 ns znak_v\[1\] 5 REG LCFF_X41_Y27_N17 19 " "Info: 5: + IC(0.990 ns) + CELL(0.537 ns) = 7.011 ns; Loc. = LCFF_X41_Y27_N17; Fanout = 19; REG Node = 'znak_v\[1\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 44.36 % ) " "Info: Total cell delay = 3.110 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 55.64 % ) " "Info: Total interconnect delay = 3.901 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} znak_v[1] {} } { 0.000ns 0.000ns 0.987ns 0.295ns 1.629ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} znak_v[1] {} } { 0.000ns 0.000ns 0.987ns 0.295ns 1.629ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 348 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { znak_v[1] ramadr[8]~38 ramadr[8]~41 ramadr[8]~42 ramadr[8]~44 ram_address[8]~28 ram_address[9]~30 ram_address[10]~32 ram_address[11]~34 ram_address[12]~35 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { znak_v[1] {} ramadr[8]~38 {} ramadr[8]~41 {} ramadr[8]~42 {} ramadr[8]~44 {} ram_address[8]~28 {} ram_address[9]~30 {} ram_address[10]~32 {} ram_address[11]~34 {} ram_address[12]~35 {} ram_address[12] {} } { 0.000ns 0.762ns 0.396ns 0.472ns 0.449ns 0.256ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl znak_v[1] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.011 ns" { clock {} clock~combout {} pixel_clock {} h_sync_b {} h_sync_b~clkctrl {} znak_v[1] {} } { 0.000ns 0.000ns 0.987ns 0.295ns 1.629ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_address\[12\] reset clock 7.647 ns register " "Info: tsu for register \"ram_address\[12\]\" (data pin = \"reset\", clock pin = \"clock\") is 7.647 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.327 ns + Longest pin register " "Info: + Longest pin to register delay is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 757 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 757; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.803 ns) + CELL(0.438 ns) 8.103 ns ram_address\[12\]~37 2 COMB LCCOMB_X45_Y17_N2 13 " "Info: 2: + IC(6.803 ns) + CELL(0.438 ns) = 8.103 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 13; COMB Node = 'ram_address\[12\]~37'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { reset ram_address[12]~37 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.660 ns) 10.327 ns ram_address\[12\] 3 REG LCFF_X43_Y27_N25 209 " "Info: 3: + IC(1.564 ns) + CELL(0.660 ns) = 10.327 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { ram_address[12]~37 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 18.98 % ) " "Info: Total cell delay = 1.960 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.367 ns ( 81.02 % ) " "Info: Total interconnect delay = 8.367 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { reset ram_address[12]~37 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[12] {} } { 0.000ns 0.000ns 6.803ns 1.564ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.644 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 968 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.644 ns ram_address\[12\] 3 REG LCFF_X43_Y27_N25 209 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X43_Y27_N25; Fanout = 209; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clock~clkctrl ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.09 % ) " "Info: Total cell delay = 1.536 ns ( 58.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.108 ns ( 41.91 % ) " "Info: Total interconnect delay = 1.108 ns ( 41.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { reset ram_address[12]~37 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[12] {} } { 0.000ns 0.000ns 6.803ns 1.564ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 0.990ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_b\[9\] pixel\[2\] 26.718 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_b\[9\]\" through register \"pixel\[2\]\" is 26.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.976 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.787 ns) 2.773 ns pixel_clock 2 REG LCFF_X12_Y22_N5 4 " "Info: 2: + IC(0.987 ns) + CELL(0.787 ns) = 2.773 ns; Loc. = LCFF_X12_Y22_N5; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.000 ns) 4.402 ns pixel_clock~clkctrl 3 COMB CLKCTRL_G3 29 " "Info: 3: + IC(1.629 ns) + CELL(0.000 ns) = 4.402 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'pixel_clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { pixel_clock pixel_clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 5.976 ns pixel\[2\] 4 REG LCFF_X24_Y18_N13 75 " "Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 5.976 ns; Loc. = LCFF_X24_Y18_N13; Fanout = 75; REG Node = 'pixel\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { pixel_clock~clkctrl pixel[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.87 % ) " "Info: Total cell delay = 2.323 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.653 ns ( 61.13 % ) " "Info: Total interconnect delay = 3.653 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { clock pixel_clock pixel_clock~clkctrl pixel[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[2] {} } { 0.000ns 0.000ns 0.987ns 1.629ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.492 ns + Longest register pin " "Info: + Longest register to pin delay is 20.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel\[2\] 1 REG LCFF_X24_Y18_N13 75 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N13; Fanout = 75; REG Node = 'pixel\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel[2] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.921 ns) + CELL(0.271 ns) 5.192 ns Mux0~321 2 COMB LCCOMB_X37_Y26_N6 1 " "Info: 2: + IC(4.921 ns) + CELL(0.271 ns) = 5.192 ns; Loc. = LCCOMB_X37_Y26_N6; Fanout = 1; COMB Node = 'Mux0~321'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { pixel[2] Mux0~321 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 5.900 ns Mux0~322 3 COMB LCCOMB_X37_Y26_N16 1 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 5.900 ns; Loc. = LCCOMB_X37_Y26_N16; Fanout = 1; COMB Node = 'Mux0~322'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { Mux0~321 Mux0~322 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.420 ns) 7.540 ns Mux0~323 4 COMB LCCOMB_X42_Y23_N26 1 " "Info: 4: + IC(1.220 ns) + CELL(0.420 ns) = 7.540 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 1; COMB Node = 'Mux0~323'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { Mux0~322 Mux0~323 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 8.207 ns Mux0~326 5 COMB LCCOMB_X42_Y23_N28 1 " "Info: 5: + IC(0.247 ns) + CELL(0.420 ns) = 8.207 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 1; COMB Node = 'Mux0~326'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Mux0~323 Mux0~326 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.275 ns) 9.199 ns Mux0~327 6 COMB LCCOMB_X42_Y24_N14 1 " "Info: 6: + IC(0.717 ns) + CELL(0.275 ns) = 9.199 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 1; COMB Node = 'Mux0~327'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { Mux0~326 Mux0~327 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 9.872 ns Mux0~338 7 COMB LCCOMB_X42_Y24_N8 1 " "Info: 7: + IC(0.253 ns) + CELL(0.420 ns) = 9.872 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 1; COMB Node = 'Mux0~338'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~327 Mux0~338 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 10.545 ns Mux0~339 8 COMB LCCOMB_X42_Y24_N26 1 " "Info: 8: + IC(0.254 ns) + CELL(0.419 ns) = 10.545 ns; Loc. = LCCOMB_X42_Y24_N26; Fanout = 1; COMB Node = 'Mux0~339'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~338 Mux0~339 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.275 ns) 13.134 ns signal_r~1 9 COMB LCCOMB_X24_Y17_N6 1 " "Info: 9: + IC(2.314 ns) + CELL(0.275 ns) = 13.134 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'signal_r~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.589 ns" { Mux0~339 signal_r~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.150 ns) 14.531 ns signal_r~2 10 COMB LCCOMB_X20_Y22_N16 30 " "Info: 10: + IC(1.247 ns) + CELL(0.150 ns) = 14.531 ns; Loc. = LCCOMB_X20_Y22_N16; Fanout = 30; COMB Node = 'signal_r~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { signal_r~1 signal_r~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(2.788 ns) 20.492 ns signal_b\[9\] 11 PIN PIN_B12 0 " "Info: 11: + IC(3.173 ns) + CELL(2.788 ns) = 20.492 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'signal_b\[9\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.961 ns" { signal_r~2 signal_b[9] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.876 ns ( 28.67 % ) " "Info: Total cell delay = 5.876 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.616 ns ( 71.33 % ) " "Info: Total interconnect delay = 14.616 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.492 ns" { pixel[2] Mux0~321 Mux0~322 Mux0~323 Mux0~326 Mux0~327 Mux0~338 Mux0~339 signal_r~1 signal_r~2 signal_b[9] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "20.492 ns" { pixel[2] {} Mux0~321 {} Mux0~322 {} Mux0~323 {} Mux0~326 {} Mux0~327 {} Mux0~338 {} Mux0~339 {} signal_r~1 {} signal_r~2 {} signal_b[9] {} } { 0.000ns 4.921ns 0.270ns 1.220ns 0.247ns 0.717ns 0.253ns 0.254ns 2.314ns 1.247ns 3.173ns } { 0.000ns 0.271ns 0.438ns 0.420ns 0.420ns 0.275ns 0.420ns 0.419ns 0.275ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.976 ns" { clock pixel_clock pixel_clock~clkctrl pixel[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.976 ns" { clock {} clock~combout {} pixel_clock {} pixel_clock~clkctrl {} pixel[2] {} } { 0.000ns 0.000ns 0.987ns 1.629ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.492 ns" { pixel[2] Mux0~321 Mux0~322 Mux0~323 Mux0~326 Mux0~327 Mux0~338 Mux0~339 signal_r~1 signal_r~2 signal_b[9] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "20.492 ns" { pixel[2] {} Mux0~321 {} Mux0~322 {} Mux0~323 {} Mux0~326 {} Mux0~327 {} Mux0~338 {} Mux0~339 {} signal_r~1 {} signal_r~2 {} signal_b[9] {} } { 0.000ns 4.921ns 0.270ns 1.220ns 0.247ns 0.717ns 0.253ns 0.254ns 2.314ns 1.247ns 3.173ns } { 0.000ns 0.271ns 0.438ns 0.420ns 0.420ns 0.275ns 0.420ns 0.419ns 0.275ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_address\[0\] reset clock -7.190 ns register " "Info: th for register \"ram_address\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -7.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 968 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 968; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns ram_address\[0\] 3 REG LCFF_X44_Y26_N11 17 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X44_Y26_N11; Fanout = 17; REG Node = 'ram_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clock~clkctrl ram_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clock clock~clkctrl ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[0] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.109 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 757 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 757; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.803 ns) + CELL(0.438 ns) 8.103 ns ram_address\[12\]~37 2 COMB LCCOMB_X45_Y17_N2 13 " "Info: 2: + IC(6.803 ns) + CELL(0.438 ns) = 8.103 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 13; COMB Node = 'ram_address\[12\]~37'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.241 ns" { reset ram_address[12]~37 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.150 ns) 10.025 ns ram_address\[0\]~38 3 COMB LCCOMB_X44_Y26_N10 1 " "Info: 3: + IC(1.772 ns) + CELL(0.150 ns) = 10.025 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 1; COMB Node = 'ram_address\[0\]~38'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { ram_address[12]~37 ram_address[0]~38 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.109 ns ram_address\[0\] 4 REG LCFF_X44_Y26_N11 17 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 10.109 ns; Loc. = LCFF_X44_Y26_N11; Fanout = 17; REG Node = 'ram_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[0]~38 ram_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 15.17 % ) " "Info: Total cell delay = 1.534 ns ( 15.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.575 ns ( 84.83 % ) " "Info: Total interconnect delay = 8.575 ns ( 84.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { reset ram_address[12]~37 ram_address[0]~38 ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[0]~38 {} ram_address[0] {} } { 0.000ns 0.000ns 6.803ns 1.772ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clock clock~clkctrl ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[0] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { reset ram_address[12]~37 ram_address[0]~38 ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { reset {} reset~combout {} ram_address[12]~37 {} ram_address[0]~38 {} ram_address[0] {} } { 0.000ns 0.000ns 6.803ns 1.772ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 21 12:03:06 2010 " "Info: Processing ended: Sun Nov 21 12:03:06 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Info: Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
