#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Sep 30 12:56:21 2024
# Process ID: 1802
# Current directory: /home/kungtacheng/mpd/lab1/aquila_build/aquila_mpd
# Command line: vivado aquila_mpd.xpr
# Log file: /home/kungtacheng/mpd/lab1/aquila_build/aquila_mpd/vivado.log
# Journal file: /home/kungtacheng/mpd/lab1/aquila_build/aquila_mpd/vivado.jou
# Running On: LAPTOP-16OE0O8T, OS: Linux, CPU Frequency: 2419.199 MHz, CPU Physical cores: 4, Host memory: 12544 MB
#-----------------------------------------------------------
start_gui
open_project aquila_mpd.xpr
update_compile_order -fileset sources_1
launch_simulation
source soc_tb.tcl
restart
run 35 ms
file mkdir /home/kungtacheng/mpd/lab1/aquila_build/aquila_mpd/aquila_mpd.srcs/sources_1/new
close [ open /home/kungtacheng/mpd/lab1/aquila_build/aquila_mpd/aquila_mpd.srcs/sources_1/new/profile_unit.v w ]
add_files /home/kungtacheng/mpd/lab1/aquila_build/aquila_mpd/aquila_mpd.srcs/sources_1/new/profile_unit.v
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source soc_tb.tcl
restart
run 35 ms
current_wave_config {Untitled 2}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/rst_i}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_i}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/finished_pc_i}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/idx}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/in_coremark}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/in_hotspot}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/coremark_cycle_cnt}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_start_addr}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_end_addr}} 
restart
run 35 ms
current_wave_config {Untitled 2}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/flush2wbk_o}} 
restart
run 35 ms
current_wave_config {Untitled 2}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/flush2fet_o}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/flush2dec_o}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/flush2exe_o}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/flush2mem_o}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/flush2wbk_o}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/data_hazard_o}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush}} 
restart
run 35 ms
restart
close_sim
launch_simulation
source soc_tb.tcl
current_wave_config {Untitled 3}
log_wave {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/rst_i} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_i} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/finished_pc_i} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/idx} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/in_coremark} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/in_hotspot} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/coremark_cycle_cnt} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_start_addr} {/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_end_addr} 
current_wave_config {Untitled 3}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/rst_i}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/clk_i}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/finished_pc_i}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/idx}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/in_coremark}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/in_hotspot}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/coremark_cycle_cnt}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_cycle_cnt}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_start_addr}} {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i/hotspot_end_addr}} 
current_wave_config {Untitled 3}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control}} 
restart
run 35 ms
close_sim
launch_simulation
source soc_tb.tcl
restart
current_wave_config {Untitled 4}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i}} 
current_wave_config {Untitled 4}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control}} 
restart
run 35 ms
close_sim
launch_simulation
source soc_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/profile_unit_i}} 
current_wave_config {Untitled 5}
add_wave {{/soc_tb/Aquila_SoC/RISCV_CORE0/Pipeline_Control}} 
restart
run 35 ms
