22:59:26
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:04:52 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@E: CG496 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":55:0:55:5|Expecting valid net type or name
@E: CS187 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":116:0:116:8|Expecting endmodule
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:04:52 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:04:52 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:05:23 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@E: CG501 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":54:13:54:31|Expecting delimiter: , or ; or )
@E: CS187 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":106:0:106:8|Expecting endmodule
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:05:23 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:05:23 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:05:52 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":133:24:133:40|Removing redundant assignment.
@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning unused register count[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[0] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[1] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[2] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset2data[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[0] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[1] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[2] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset3data[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[0] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[1] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[2] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit source_offset4data[7] is always 0.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:05:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:05:53 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:05:53 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI1\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:05:54 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:05:54 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     65   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 65 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[6:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 0000001
   00001 -> 0000010
   00010 -> 0000100
   00011 -> 0001000
   00100 -> 0010000
   00101 -> 0100000
   00110 -> 1000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:05:55 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:05:55 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[6:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 0000001
   00001 -> 0000010
   00010 -> 0000100
   00011 -> 0001000
   00100 -> 0010000
   00101 -> 0100000
   00110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.25ns		 108 /        69
   2		0h:00m:01s		    -2.25ns		 108 /        69
   3		0h:00m:01s		    -2.25ns		 108 /        69
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[3] (in view: work.Pc2Drone(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[4] (in view: work.Pc2Drone(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[2] (in view: work.Pc2Drone(verilog)) with 22 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:00m:01s		    -0.85ns		 154 /        75


   5		0h:00m:01s		    -0.85ns		 154 /        75
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 75 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               75         uart_frame_decoder.source_data_valid
==================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 8.91ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:05:58 2019
#


Top view:               Pc2Drone
Requested Frequency:    112.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.573

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     112.2 MHz     95.4 MHz      8.912         10.485        -1.573     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  8.912       -1.573  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                             Arrival           
Instance                      Reference               Type         Pin     Net                     Time        Slack 
                              Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------
uart.timer_Count[5]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]          0.796       -1.573
uart.timer_Count[6]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]          0.796       -1.500
uart.timer_Count_fast[3]      Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[3]     0.796       -1.469
uart.timer_Count_fast[4]      Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[4]     0.796       -1.376
uart.timer_Count_fast[2]      Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[2]     0.796       0.129 
uart.timer_Count[1]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]          0.796       0.201 
uart.timer_Count[7]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]          0.796       0.201 
uart.bit_Count[0]             Pc2Drone|clk_system     SB_DFFSR     Q       bit_Count[0]            0.796       0.233 
uart.state[3]                 Pc2Drone|clk_system     SB_DFF       Q       state[3]                0.796       0.233 
reset_module_System.reset     Pc2Drone|clk_system     SB_DFF       Q       reset_system            0.796       0.274 
=====================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                           Required           
Instance              Reference               Type          Pin     Net                  Time         Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
uart.data_esr[0]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[1]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[2]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[3]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[4]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[5]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[6]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[7]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.bit_Count[1]     Pc2Drone|clk_system     SB_DFFSR      D       bit_Count_6[1]       8.758        0.129 
uart.data_rdy         Pc2Drone|clk_system     SB_DFF        D       data_1_sqmuxa        8.758        0.129 
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[0] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[0]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[7] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[7]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[6] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[6]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[5] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[5]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[4] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[4]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          42 uses
SB_DFFESR       16 uses
SB_DFFSR        17 uses
VCC             4 uses
SB_LUT4         163 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 163 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 163 = 163 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 12 23:05:58 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Pc2Drone_Implmnt: newer file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name Pc2Drone


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	163
    Number of DFFs      	:	75
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	184
    Number of DFFs      	:	75
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	57
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	108
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	185/5280
    PLBs                        :	32/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 68.6 (sec)

Final Design Statistics
    Number of LUTs      	:	184
    Number of DFFs      	:	75
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	185/5280
    PLBs                        :	36/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 95.21 MHz | Target: 112.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 72.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 435
used logic cells: 185
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 435
used logic cells: 185
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 211 
I1212: Iteration  1 :    27 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 1 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:28:59 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@E: CG906 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":141:4:141:13|Reference to unknown variable S_OFF4_ADQ.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:28:59 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:28:59 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:29:21 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":162:24:162:40|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:29:21 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:29:22 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:29:22 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:29:23 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:29:23 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     72   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 72 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:29:24 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:29:24 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|User-specified initial value defined for instance uart_frame_decoder.count[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.25ns		 124 /        76
   2		0h:00m:00s		    -2.25ns		 124 /        76
   3		0h:00m:01s		    -2.25ns		 124 /        76
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 28 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[4] (in view: work.Pc2Drone(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[3] (in view: work.Pc2Drone(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[2] (in view: work.Pc2Drone(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:01s		    -0.85ns		 141 /        80


   5		0h:00m:01s		    -0.85ns		 142 /        80
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 80 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               80         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 137MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 8.91ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:29:26 2019
#


Top view:               Pc2Drone
Requested Frequency:    112.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.573

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     112.2 MHz     95.4 MHz      8.912         10.485        -1.573     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  8.912       -1.573  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                             Arrival           
Instance                     Reference               Type         Pin     Net                     Time        Slack 
                             Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------
uart.timer_Count[5]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]          0.796       -1.573
uart.timer_Count[6]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]          0.796       -1.500
uart.timer_Count_fast[3]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[3]     0.796       -1.469
uart.timer_Count_fast[4]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[4]     0.796       -1.376
uart.timer_Count[0]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[0]          0.796       -1.335
uart.state[4]                Pc2Drone|clk_system     SB_DFF       Q       state[4]                0.796       -1.242
uart.timer_Count[1]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]          0.796       -1.170
uart.timer_Count_fast[2]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[2]     0.796       -1.046
uart.timer_Count[4]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[4]          0.796       0.129 
uart.timer_Count[7]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]          0.796       0.201 
====================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                           Required           
Instance                 Reference               Type          Pin     Net                  Time         Slack 
                         Clock                                                                                 
---------------------------------------------------------------------------------------------------------------
uart.data_esr[0]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[1]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[2]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[3]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[4]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[5]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[6]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[7]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_Aux_esr[0]     Pc2Drone|clk_system     SB_DFFESR     E       N_118_0              8.912        -1.335
uart.data_Aux_esr[1]     Pc2Drone|clk_system     SB_DFFESR     E       N_117_0              8.912        -1.335
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[0] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[0]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[7] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[7]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[6] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[6]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[5] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[5]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[4] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[4]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          41 uses
SB_DFFESR       22 uses
SB_DFFSR        17 uses
VCC             4 uses
SB_LUT4         144 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   80 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 144 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Mar 12 23:29:27 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name Pc2Drone


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	27
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	27
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	171
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	62
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	90
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	172/5280
    PLBs                        :	30/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.0 (sec)

Final Design Statistics
    Number of LUTs      	:	171
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	172/5280
    PLBs                        :	38/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 95.23 MHz | Target: 112.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 370
used logic cells: 172
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:30:18 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":163:24:163:40|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:30:18 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:30:18 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:30:18 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:30:20 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:30:20 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     72   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 72 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:30:20 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:30:20 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|User-specified initial value defined for instance uart_frame_decoder.count[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.25ns		 119 /        76
   2		0h:00m:00s		    -2.25ns		 119 /        76
   3		0h:00m:01s		    -2.25ns		 119 /        76
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 31 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[4] (in view: work.Pc2Drone(verilog)) with 17 loads 2 times to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[2] (in view: work.Pc2Drone(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[3] (in view: work.Pc2Drone(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   4		0h:00m:01s		    -0.85ns		 172 /        83


   5		0h:00m:01s		    -0.85ns		 172 /        83
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 83 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               83         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 8.91ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:30:23 2019
#


Top view:               Pc2Drone
Requested Frequency:    112.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.573

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     112.2 MHz     95.4 MHz      8.912         10.485        -1.573     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  8.912       -1.573  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                             Arrival           
Instance                      Reference               Type         Pin     Net                     Time        Slack 
                              Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------
uart.timer_Count[5]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]          0.796       -1.573
uart.timer_Count[6]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]          0.796       -1.500
uart.timer_Count_fast[3]      Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[3]     0.796       -1.469
uart.timer_Count_fast[4]      Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[4]     0.796       -1.376
uart.timer_Count_fast[2]      Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[2]     0.796       0.129 
uart.timer_Count[1]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]          0.796       0.201 
uart.timer_Count[7]           Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]          0.796       0.201 
uart.bit_Count[0]             Pc2Drone|clk_system     SB_DFFSR     Q       bit_Count[0]            0.796       0.233 
reset_module_System.reset     Pc2Drone|clk_system     SB_DFF       Q       reset_system            0.796       0.233 
uart.state[3]                 Pc2Drone|clk_system     SB_DFF       Q       state[3]                0.796       0.233 
=====================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                           Required           
Instance              Reference               Type          Pin     Net                  Time         Slack 
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
uart.data_esr[0]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[1]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[2]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[3]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[4]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[5]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[6]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[7]      Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.bit_Count[1]     Pc2Drone|clk_system     SB_DFFSR      D       bit_Count_6[1]       8.758        0.129 
uart.data_rdy         Pc2Drone|clk_system     SB_DFF        D       data_1_sqmuxa        8.758        0.129 
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[0] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[0]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[7] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[7]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[6] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[6]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[5] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[5]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[4] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           19        
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[3]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           1         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[4]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       I2       In      -         8.420       -         
uart.timer_Count_RNIT2SO5[7]          SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[4]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          42 uses
SB_DFFESR       23 uses
SB_DFFSR        18 uses
VCC             4 uses
SB_LUT4         182 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   83 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 182 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 182 = 182 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Mar 12 23:30:23 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	182
    Number of DFFs      	:	83
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	28
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	28
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	210
    Number of DFFs      	:	83
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	65
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	126
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	211/5280
    PLBs                        :	35/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.0 (sec)

Final Design Statistics
    Number of LUTs      	:	210
    Number of DFFs      	:	83
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	211/5280
    PLBs                        :	44/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 95.27 MHz | Target: 112.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 495
used logic cells: 211
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 495
used logic cells: 211
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 13
I1209: Started routing
I1223: Total Nets : 242 
I1212: Iteration  1 :    47 unrouted : 0 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 1 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 1 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:44:36 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:44:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:44:36 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:44:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:44:37 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:44:38 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     72   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 72 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:44:39 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:44:39 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|User-specified initial value defined for instance uart_frame_decoder.count[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.25ns		 124 /        76
   2		0h:00m:01s		    -2.25ns		 124 /        76
   3		0h:00m:01s		    -2.25ns		 124 /        76
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 28 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[4] (in view: work.Pc2Drone(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[3] (in view: work.Pc2Drone(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[2] (in view: work.Pc2Drone(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:01s		    -0.85ns		 141 /        80


   5		0h:00m:01s		    -0.85ns		 142 /        80
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 80 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               80         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 137MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 8.91ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:44:42 2019
#


Top view:               Pc2Drone
Requested Frequency:    112.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.573

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     112.2 MHz     95.4 MHz      8.912         10.485        -1.573     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  8.912       -1.573  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                             Arrival           
Instance                     Reference               Type         Pin     Net                     Time        Slack 
                             Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------
uart.timer_Count[5]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]          0.796       -1.573
uart.timer_Count[6]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]          0.796       -1.500
uart.timer_Count_fast[3]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[3]     0.796       -1.469
uart.timer_Count_fast[4]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[4]     0.796       -1.376
uart.timer_Count[0]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[0]          0.796       -1.335
uart.state[4]                Pc2Drone|clk_system     SB_DFF       Q       state[4]                0.796       -1.242
uart.timer_Count[1]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]          0.796       -1.170
uart.timer_Count_fast[2]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[2]     0.796       -1.046
uart.timer_Count[4]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[4]          0.796       0.129 
uart.timer_Count[7]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]          0.796       0.201 
====================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                           Required           
Instance                 Reference               Type          Pin     Net                  Time         Slack 
                         Clock                                                                                 
---------------------------------------------------------------------------------------------------------------
uart.data_esr[0]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[1]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[2]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[3]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[4]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[5]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[6]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[7]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_Aux_esr[0]     Pc2Drone|clk_system     SB_DFFESR     E       N_118_0              8.912        -1.335
uart.data_Aux_esr[1]     Pc2Drone|clk_system     SB_DFFESR     E       N_117_0              8.912        -1.335
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[0] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[0]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[7] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[7]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[6] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[6]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[5] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[5]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[4] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[4]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          41 uses
SB_DFFESR       22 uses
SB_DFFSR        17 uses
VCC             4 uses
SB_LUT4         144 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   80 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 144 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 12 23:44:42 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:45:00 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:45:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:45:00 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:45:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:45:01 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:45:01 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     72   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 72 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:45:02 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:45:02 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.25ns		 124 /        76
   2		0h:00m:01s		    -2.25ns		 124 /        76
   3		0h:00m:01s		    -2.25ns		 124 /        76
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 28 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[4] (in view: work.Pc2Drone(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[3] (in view: work.Pc2Drone(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Replicating instance uart.timer_Count[2] (in view: work.Pc2Drone(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:01s		    -0.85ns		 141 /        80


   5		0h:00m:01s		    -0.85ns		 142 /        80
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 80 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               80         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 137MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 8.91ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:45:06 2019
#


Top view:               Pc2Drone
Requested Frequency:    112.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.573

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     112.2 MHz     95.4 MHz      8.912         10.485        -1.573     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  8.912       -1.573  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                             Arrival           
Instance                     Reference               Type         Pin     Net                     Time        Slack 
                             Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------
uart.timer_Count[5]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]          0.796       -1.573
uart.timer_Count[6]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]          0.796       -1.500
uart.timer_Count_fast[3]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[3]     0.796       -1.469
uart.timer_Count_fast[4]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[4]     0.796       -1.376
uart.timer_Count[0]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[0]          0.796       -1.335
uart.state[4]                Pc2Drone|clk_system     SB_DFF       Q       state[4]                0.796       -1.242
uart.timer_Count[1]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]          0.796       -1.170
uart.timer_Count_fast[2]     Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count_fast[2]     0.796       -1.046
uart.timer_Count[4]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[4]          0.796       0.129 
uart.timer_Count[7]          Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]          0.796       0.201 
====================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                           Required           
Instance                 Reference               Type          Pin     Net                  Time         Slack 
                         Clock                                                                                 
---------------------------------------------------------------------------------------------------------------
uart.data_esr[0]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[1]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[2]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[3]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[4]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[5]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[6]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_esr[7]         Pc2Drone|clk_system     SB_DFFESR     E       state_1_sqmuxa_0     8.912        -1.573
uart.data_Aux_esr[0]     Pc2Drone|clk_system     SB_DFFESR     E       N_118_0              8.912        -1.335
uart.data_Aux_esr[1]     Pc2Drone|clk_system     SB_DFFESR     E       N_117_0              8.912        -1.335
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[0] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[0]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[7] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[7]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[6] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[6]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[5] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[5]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.912
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.912

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.573

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data_esr[4] / E
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uart.timer_Count[5]                   SB_DFFSR      Q        Out     0.796     0.796       -         
timer_Count[5]                        Net           -        -       1.599     -           11        
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       I0       In      -         2.395       -         
uart.timer_Count_fast_RNIOG6J1[4]     SB_LUT4       O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o2_0_1[4]          Net           -        -       1.371     -           2         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       I0       In      -         4.427       -         
uart.timer_Count_RNIGG7J2[1]          SB_LUT4       O        Out     0.661     5.089       -         
N_153_0                               Net           -        -       1.371     -           3         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       I1       In      -         6.460       -         
uart.timer_Count_RNIJKGG3[7]          SB_LUT4       O        Out     0.589     7.049       -         
timer_Count_RNIJKGG3[7]               Net           -        -       1.371     -           9         
uart.state_RNISGJK6[4]                SB_LUT4       I2       In      -         8.420       -         
uart.state_RNISGJK6[4]                SB_LUT4       O        Out     0.558     8.978       -         
state_1_sqmuxa_0                      Net           -        -       1.507     -           8         
uart.data_esr[4]                      SB_DFFESR     E        In      -         10.485      -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.485 is 3.266(31.2%) logic and 7.219(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          41 uses
SB_DFFESR       22 uses
SB_DFFSR        17 uses
VCC             4 uses
SB_LUT4         144 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   80 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 144 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 12 23:45:06 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	27
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	27
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	171
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	62
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	90
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	172/5280
    PLBs                        :	30/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.5 (sec)

Final Design Statistics
    Number of LUTs      	:	171
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	172/5280
    PLBs                        :	38/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 95.23 MHz | Target: 112.23 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 370
used logic cells: 172
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 370
used logic cells: 172
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 205 
I1212: Iteration  1 :    37 unrouted : 1 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :    10 unrouted : 0 seconds
I1212: Iteration  5 :    10 unrouted : 0 seconds
I1212: Iteration  6 :    10 unrouted : 0 seconds
I1212: Iteration  7 :    10 unrouted : 0 seconds
I1212: Iteration  8 :    10 unrouted : 0 seconds
I1212: Iteration  9 :    10 unrouted : 1 seconds
I1212: Iteration 10 :    10 unrouted : 0 seconds
I1212: Iteration 11 :    10 unrouted : 0 seconds
I1212: Iteration 12 :    10 unrouted : 0 seconds
I1212: Iteration 13 :    10 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:48:00 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:48:01 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:48:01 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:48:01 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:48:02 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:48:02 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     72   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 72 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:48:03 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:48:03 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.28ns		 131 /        76
   2		0h:00m:01s		    -2.28ns		 130 /        76
   3		0h:00m:01s		    -2.28ns		 130 /        76
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 29 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -1.63ns		 134 /        77


   5		0h:00m:01s		    -0.88ns		 140 /        77
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 77 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               77         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 9.11ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:48:07 2019
#


Top view:               Pc2Drone
Requested Frequency:    109.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.608

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     109.7 MHz     93.3 MHz      9.114         10.723        -1.608     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  9.114       -1.608  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference               Type         Pin     Net                Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
uart.timer_Count[6]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]     0.796       -1.608
uart.timer_Count[5]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]     0.796       -1.598
uart.timer_Count[7]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]     0.796       -1.536
uart.data[1]                     Pc2Drone|clk_system     SB_DFFSR     Q       uart_data[1]       0.796       -1.526
uart.timer_Count[2]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[2]     0.796       -1.505
uart.timer_Count[1]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]     0.796       -1.495
uart.data[3]                     Pc2Drone|clk_system     SB_DFFSR     Q       uart_data[3]       0.796       -1.453
uart.timer_Count[3]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[3]     0.796       -1.433
uart.data[4]                     Pc2Drone|clk_system     SB_DFFSR     Q       uart_data[4]       0.796       -1.422
reset_module_System.count[2]     Pc2Drone|clk_system     SB_DFFSR     Q       count[2]           0.796       -1.402
===================================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                          Required           
Instance          Reference               Type         Pin     Net                  Time         Slack 
                  Clock                                                                                
-------------------------------------------------------------------------------------------------------
uart.state[3]     Pc2Drone|clk_system     SB_DFF       D       N_136_0              8.960        -1.608
uart.data[0]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[0]           8.960        -1.598
uart.data[1]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[1]           8.960        -1.598
uart.data[2]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[2]           8.960        -1.598
uart.data[3]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[3]           8.960        -1.598
uart.data[4]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[4]           8.960        -1.598
uart.data[5]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[5]           8.960        -1.598
uart.data[6]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[6]           8.960        -1.598
uart.data[7]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[7]           8.960        -1.598
uart.state[4]     Pc2Drone|clk_system     SB_DFF       D       state_nss_0_i[4]     8.960        -1.598
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.608

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[6] / Q
    Ending point:                            uart.state[3] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
uart.timer_Count[6]              SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[6]                   Net          -        -       1.599     -           6         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      O        Out     0.661     3.056       -         
N_147_0                          Net          -        -       1.371     -           5         
uart.timer_Count_RNITC202[3]     SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNITC202[3]     SB_LUT4      O        Out     0.661     5.089       -         
N_82                             Net          -        -       1.371     -           3         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      I0       In      -         6.460       -         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      O        Out     0.661     7.121       -         
N_168_1                          Net          -        -       1.371     -           2         
uart.state_RNO[3]                SB_LUT4      I0       In      -         8.492       -         
uart.state_RNO[3]                SB_LUT4      O        Out     0.569     9.061       -         
N_136_0                          Net          -        -       1.507     -           1         
uart.state[3]                    SB_DFF       D        In      -         10.568      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.723 is 3.504(32.7%) logic and 7.219(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data[0] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uart.timer_Count[5]                SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[5]                     Net          -        -       1.599     -           9         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o3_0_0[4]       Net          -        -       1.371     -           2         
uart.timer_Count_RNIN6202[1]       SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNIN6202[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_153_0                            Net          -        -       1.371     -           5         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      I0       In      -         6.460       -         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      O        Out     0.661     7.121       -         
data_rdyc_1                        Net          -        -       1.371     -           8         
uart.data_RNO[0]                   SB_LUT4      I2       In      -         8.492       -         
uart.data_RNO[0]                   SB_LUT4      O        Out     0.558     9.050       -         
data_en[0]                         Net          -        -       1.507     -           1         
uart.data[0]                       SB_DFFSR     D        In      -         10.557      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[6] / Q
    Ending point:                            uart.state[4] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
uart.timer_Count[6]              SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[6]                   Net          -        -       1.599     -           6         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      O        Out     0.661     3.056       -         
N_147_0                          Net          -        -       1.371     -           5         
uart.timer_Count_RNITC202[3]     SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNITC202[3]     SB_LUT4      O        Out     0.661     5.089       -         
N_82                             Net          -        -       1.371     -           3         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      I0       In      -         6.460       -         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      O        Out     0.661     7.121       -         
N_168_1                          Net          -        -       1.371     -           2         
uart.state_RNO[4]                SB_LUT4      I2       In      -         8.492       -         
uart.state_RNO[4]                SB_LUT4      O        Out     0.558     9.050       -         
state_nss_0_i[4]                 Net          -        -       1.507     -           1         
uart.state[4]                    SB_DFF       D        In      -         10.557      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data[1] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uart.timer_Count[5]                SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[5]                     Net          -        -       1.599     -           9         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o3_0_0[4]       Net          -        -       1.371     -           2         
uart.timer_Count_RNIN6202[1]       SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNIN6202[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_153_0                            Net          -        -       1.371     -           5         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      I0       In      -         6.460       -         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      O        Out     0.661     7.121       -         
data_rdyc_1                        Net          -        -       1.371     -           8         
uart.data_RNO[1]                   SB_LUT4      I2       In      -         8.492       -         
uart.data_RNO[1]                   SB_LUT4      O        Out     0.558     9.050       -         
data_en[1]                         Net          -        -       1.507     -           1         
uart.data[1]                       SB_DFFSR     D        In      -         10.557      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data[2] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uart.timer_Count[5]                SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[5]                     Net          -        -       1.599     -           9         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o3_0_0[4]       Net          -        -       1.371     -           2         
uart.timer_Count_RNIN6202[1]       SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNIN6202[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_153_0                            Net          -        -       1.371     -           5         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      I0       In      -         6.460       -         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      O        Out     0.661     7.121       -         
data_rdyc_1                        Net          -        -       1.371     -           8         
uart.data_RNO[2]                   SB_LUT4      I2       In      -         8.492       -         
uart.data_RNO[2]                   SB_LUT4      O        Out     0.558     9.050       -         
data_en[2]                         Net          -        -       1.507     -           1         
uart.data[2]                       SB_DFFSR     D        In      -         10.557      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          39 uses
SB_DFFESR       15 uses
SB_DFFSR        23 uses
VCC             4 uses
SB_LUT4         148 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   77 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 148 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 148 = 148 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 12 23:48:07 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	77
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	20
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	169
    Number of DFFs      	:	77
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	58
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	92
        CARRY Only       	:	7
        LUT with CARRY   	:	0
    LogicCells                  :	176/5280
    PLBs                        :	31/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.0 (sec)

Final Design Statistics
    Number of LUTs      	:	169
    Number of DFFs      	:	77
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	176/5280
    PLBs                        :	36/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 78.93 MHz | Target: 109.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 176
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 176
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 204 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Tue Mar 12 23:57:34 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":79:0:79:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:57:34 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:57:34 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:57:34 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 23:57:36 2019

###########################################################]
Pre-mapping Report

# Tue Mar 12 23:57:36 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":79:0:79:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     72   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 72 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 23:57:37 2019

###########################################################]
Map & Optimize Report

# Tue Mar 12 23:57:37 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.28ns		 131 /        76
   2		0h:00m:01s		    -2.28ns		 130 /        76
   3		0h:00m:01s		    -2.28ns		 130 /        76
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 29 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -1.63ns		 134 /        77


   5		0h:00m:01s		    -0.88ns		 140 /        77
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 77 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               77         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 139MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 9.11ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 12 23:57:40 2019
#


Top view:               Pc2Drone
Requested Frequency:    109.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.608

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     109.7 MHz     93.3 MHz      9.114         10.723        -1.608     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  9.114       -1.608  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                        Arrival           
Instance                         Reference               Type         Pin     Net                Time        Slack 
                                 Clock                                                                             
-------------------------------------------------------------------------------------------------------------------
uart.timer_Count[6]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[6]     0.796       -1.608
uart.timer_Count[5]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[5]     0.796       -1.598
uart.timer_Count[7]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[7]     0.796       -1.536
uart.data[1]                     Pc2Drone|clk_system     SB_DFFSR     Q       uart_data[1]       0.796       -1.526
uart.timer_Count[2]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[2]     0.796       -1.505
uart.timer_Count[1]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[1]     0.796       -1.495
uart.data[3]                     Pc2Drone|clk_system     SB_DFFSR     Q       uart_data[3]       0.796       -1.453
uart.timer_Count[3]              Pc2Drone|clk_system     SB_DFFSR     Q       timer_Count[3]     0.796       -1.433
uart.data[4]                     Pc2Drone|clk_system     SB_DFFSR     Q       uart_data[4]       0.796       -1.422
reset_module_System.count[2]     Pc2Drone|clk_system     SB_DFFSR     Q       count[2]           0.796       -1.402
===================================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                          Required           
Instance          Reference               Type         Pin     Net                  Time         Slack 
                  Clock                                                                                
-------------------------------------------------------------------------------------------------------
uart.state[3]     Pc2Drone|clk_system     SB_DFF       D       N_136_0              8.960        -1.608
uart.data[0]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[0]           8.960        -1.598
uart.data[1]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[1]           8.960        -1.598
uart.data[2]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[2]           8.960        -1.598
uart.data[3]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[3]           8.960        -1.598
uart.data[4]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[4]           8.960        -1.598
uart.data[5]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[5]           8.960        -1.598
uart.data[6]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[6]           8.960        -1.598
uart.data[7]      Pc2Drone|clk_system     SB_DFFSR     D       data_en[7]           8.960        -1.598
uart.state[4]     Pc2Drone|clk_system     SB_DFF       D       state_nss_0_i[4]     8.960        -1.598
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.608

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[6] / Q
    Ending point:                            uart.state[3] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
uart.timer_Count[6]              SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[6]                   Net          -        -       1.599     -           6         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      O        Out     0.661     3.056       -         
N_147_0                          Net          -        -       1.371     -           5         
uart.timer_Count_RNITC202[3]     SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNITC202[3]     SB_LUT4      O        Out     0.661     5.089       -         
N_82                             Net          -        -       1.371     -           3         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      I0       In      -         6.460       -         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      O        Out     0.661     7.121       -         
N_168_1                          Net          -        -       1.371     -           2         
uart.state_RNO[3]                SB_LUT4      I0       In      -         8.492       -         
uart.state_RNO[3]                SB_LUT4      O        Out     0.569     9.061       -         
N_136_0                          Net          -        -       1.507     -           1         
uart.state[3]                    SB_DFF       D        In      -         10.568      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.723 is 3.504(32.7%) logic and 7.219(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data[0] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uart.timer_Count[5]                SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[5]                     Net          -        -       1.599     -           9         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o3_0_0[4]       Net          -        -       1.371     -           2         
uart.timer_Count_RNIN6202[1]       SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNIN6202[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_153_0                            Net          -        -       1.371     -           5         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      I0       In      -         6.460       -         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      O        Out     0.661     7.121       -         
data_rdyc_1                        Net          -        -       1.371     -           8         
uart.data_RNO[0]                   SB_LUT4      I2       In      -         8.492       -         
uart.data_RNO[0]                   SB_LUT4      O        Out     0.558     9.050       -         
data_en[0]                         Net          -        -       1.507     -           1         
uart.data[0]                       SB_DFFSR     D        In      -         10.557      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[6] / Q
    Ending point:                            uart.state[4] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
uart.timer_Count[6]              SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[6]                   Net          -        -       1.599     -           6         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI3JBL[6]      SB_LUT4      O        Out     0.661     3.056       -         
N_147_0                          Net          -        -       1.371     -           5         
uart.timer_Count_RNITC202[3]     SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNITC202[3]     SB_LUT4      O        Out     0.661     5.089       -         
N_82                             Net          -        -       1.371     -           3         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      I0       In      -         6.460       -         
uart.bit_Count_RNIBAKE2[2]       SB_LUT4      O        Out     0.661     7.121       -         
N_168_1                          Net          -        -       1.371     -           2         
uart.state_RNO[4]                SB_LUT4      I2       In      -         8.492       -         
uart.state_RNO[4]                SB_LUT4      O        Out     0.558     9.050       -         
state_nss_0_i[4]                 Net          -        -       1.507     -           1         
uart.state[4]                    SB_DFF       D        In      -         10.557      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data[1] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uart.timer_Count[5]                SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[5]                     Net          -        -       1.599     -           9         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o3_0_0[4]       Net          -        -       1.371     -           2         
uart.timer_Count_RNIN6202[1]       SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNIN6202[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_153_0                            Net          -        -       1.371     -           5         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      I0       In      -         6.460       -         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      O        Out     0.661     7.121       -         
data_rdyc_1                        Net          -        -       1.371     -           8         
uart.data_RNO[1]                   SB_LUT4      I2       In      -         8.492       -         
uart.data_RNO[1]                   SB_LUT4      O        Out     0.558     9.050       -         
data_en[1]                         Net          -        -       1.507     -           1         
uart.data[1]                       SB_DFFSR     D        In      -         10.557      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.114
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.960

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                4
    Starting point:                          uart.timer_Count[5] / Q
    Ending point:                            uart.data[2] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
uart.timer_Count[5]                SB_DFFSR     Q        Out     0.796     0.796       -         
timer_Count[5]                     Net          -        -       1.599     -           9         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      I0       In      -         2.395       -         
uart.timer_Count_RNI1HBL[6]        SB_LUT4      O        Out     0.661     3.056       -         
state_srsts_0_o4_0_o3_0_0[4]       Net          -        -       1.371     -           2         
uart.timer_Count_RNIN6202[1]       SB_LUT4      I0       In      -         4.427       -         
uart.timer_Count_RNIN6202[1]       SB_LUT4      O        Out     0.661     5.089       -         
N_153_0                            Net          -        -       1.371     -           5         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      I0       In      -         6.460       -         
uart.timer_Count_RNIGITG2_0[7]     SB_LUT4      O        Out     0.661     7.121       -         
data_rdyc_1                        Net          -        -       1.371     -           8         
uart.data_RNO[2]                   SB_LUT4      I2       In      -         8.492       -         
uart.data_RNO[2]                   SB_LUT4      O        Out     0.558     9.050       -         
data_en[2]                         Net          -        -       1.507     -           1         
uart.data[2]                       SB_DFFSR     D        In      -         10.557      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.712 is 3.493(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFF          39 uses
SB_DFFESR       15 uses
SB_DFFSR        23 uses
VCC             4 uses
SB_LUT4         148 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   77 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 148 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 148 = 148 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 139MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 12 23:57:40 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	148
    Number of DFFs      	:	77
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	20
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	169
    Number of DFFs      	:	77
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	58
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	92
        CARRY Only       	:	7
        LUT with CARRY   	:	0
    LogicCells                  :	176/5280
    PLBs                        :	31/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.4 (sec)

Final Design Statistics
    Number of LUTs      	:	169
    Number of DFFs      	:	77
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	176/5280
    PLBs                        :	36/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 78.93 MHz | Target: 109.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 176
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 385
used logic cells: 176
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 204 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Wed Mar 13 00:07:41 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":155:13:155:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":157:11:157:13|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[31] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Pruning register bits 31 to 15 of WDT[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:07:42 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:07:42 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:07:42 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:07:43 2019

###########################################################]
Pre-mapping Report

# Wed Mar 13 00:07:43 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     87   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 87 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 13 00:07:44 2019

###########################################################]
Map & Optimize Report

# Wed Mar 13 00:07:44 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.63ns		 151 /        91
   2		0h:00m:01s		    -2.63ns		 149 /        91
   3		0h:00m:01s		    -2.63ns		 149 /        91
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 26 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -1.23ns		 153 /        92


   5		0h:00m:01s		    -1.23ns		 155 /        92
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 92 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               92         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 111MB peak: 137MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 9.51ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 13 00:07:48 2019
#


Top view:               Pc2Drone
Requested Frequency:    105.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.678

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     105.1 MHz     89.4 MHz      9.511         11.190        -1.678     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  9.511       -1.678  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                       Arrival           
Instance                       Reference               Type          Pin     Net              Time        Slack 
                               Clock                                                                            
----------------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[6]      Pc2Drone|clk_system     SB_DFFSR      Q       WDT[6]           0.796       -1.678
uart_frame_decoder.WDT[7]      Pc2Drone|clk_system     SB_DFFSR      Q       WDT[7]           0.796       -1.606
uart_frame_decoder.WDT[10]     Pc2Drone|clk_system     SB_DFFSR      Q       WDT[10]          0.796       -1.585
uart_frame_decoder.WDT[8]      Pc2Drone|clk_system     SB_DFFSR      Q       WDT[8]           0.796       -1.575
uart_frame_decoder.WDT[11]     Pc2Drone|clk_system     SB_DFFSR      Q       WDT[11]          0.796       -1.513
uart_frame_decoder.WDT[9]      Pc2Drone|clk_system     SB_DFFSR      Q       WDT[9]           0.796       -1.482
uart_frame_decoder.WDT[12]     Pc2Drone|clk_system     SB_DFFSR      Q       WDT[12]          0.796       -1.482
uart_frame_decoder.WDT[13]     Pc2Drone|clk_system     SB_DFFSR      Q       WDT[13]          0.796       -1.389
uart.data_esr[1]               Pc2Drone|clk_system     SB_DFFESR     Q       uart_data[1]     0.796       -0.984
uart.data_esr[3]               Pc2Drone|clk_system     SB_DFFESR     Q       uart_data[3]     0.796       -0.922
================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                            Required           
Instance                          Reference               Type         Pin     Net                    Time         Slack 
                                  Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[14]        Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[14]            9.356        -1.678
uart_frame_decoder.WDT[13]        Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[13]            9.356        -1.478
uart_frame_decoder.WDT[12]        Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[12]            9.356        -1.278
uart_frame_decoder.state_1[0]     Pc2Drone|clk_system     SB_DFF       D       state_1_nss_0_i[0]     9.356        -1.129
uart_frame_decoder.state_1[3]     Pc2Drone|clk_system     SB_DFFSR     D       N_294_0                9.356        -1.098
uart_frame_decoder.state_1[4]     Pc2Drone|clk_system     SB_DFFSR     D       state_1_ns_0_i[4]      9.356        -1.098
uart_frame_decoder.state_1[5]     Pc2Drone|clk_system     SB_DFF       D       state_1_nss[5]         9.356        -1.098
uart_frame_decoder.state_1[6]     Pc2Drone|clk_system     SB_DFFSR     D       state_1_ns_0_i[6]      9.356        -1.098
uart_frame_decoder.state_1[7]     Pc2Drone|clk_system     SB_DFFSR     D       N_300_0                9.356        -1.098
uart_frame_decoder.state_1[8]     Pc2Drone|clk_system     SB_DFFSR     D       state_1_ns_0_i[8]      9.356        -1.098
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.511
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.356

    - Propagation time:                      11.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.678

    Number of logic level(s):                17
    Starting point:                          uart_frame_decoder.WDT[6] / Q
    Ending point:                            uart_frame_decoder.WDT[14] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[6]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[6]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIUEB11[6]      SB_LUT4      I0       In      -         2.395       -         
uart_frame_decoder.WDT_RNIUEB11[6]      SB_LUT4      O        Out     0.661     3.056       -         
g0_1                                    Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIHR1J1[14]     SB_LUT4      I2       In      -         4.427       -         
uart_frame_decoder.WDT_RNIHR1J1[14]     SB_LUT4      O        Out     0.558     4.986       -         
N_370_i                                 Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         5.891       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     6.077       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         6.090       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     6.277       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         6.290       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     6.476       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         6.490       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     6.676       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         6.691       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     6.877       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         6.891       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     7.077       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         7.090       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     7.277       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         7.290       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     7.476       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         7.490       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     7.676       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         7.691       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     7.877       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         7.891       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     8.076       -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         8.091       -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     8.277       -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         8.290       -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     8.476       -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         8.491       -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     8.677       -         
un1_WDT_cry_13                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      I3       In      -         9.063       -         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      O        Out     0.465     9.528       -         
WDT_RNO[14]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[14]              SB_DFFSR     D        In      -         11.035      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.190 is 5.240(46.8%) logic and 5.950(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.511
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.356

    - Propagation time:                      10.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.606

    Number of logic level(s):                17
    Starting point:                          uart_frame_decoder.WDT[7] / Q
    Ending point:                            uart_frame_decoder.WDT[14] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[7]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[7]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIUEB11[6]      SB_LUT4      I1       In      -         2.395       -         
uart_frame_decoder.WDT_RNIUEB11[6]      SB_LUT4      O        Out     0.589     2.984       -         
g0_1                                    Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIHR1J1[14]     SB_LUT4      I2       In      -         4.355       -         
uart_frame_decoder.WDT_RNIHR1J1[14]     SB_LUT4      O        Out     0.558     4.913       -         
N_370_i                                 Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         5.818       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     6.004       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         6.018       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     6.204       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         6.218       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     6.404       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         6.418       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     6.604       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         6.618       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     6.804       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         6.818       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     7.004       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         7.018       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     7.204       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         7.218       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     7.404       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         7.418       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     7.604       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         7.618       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     7.804       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         7.818       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     8.004       -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         8.018       -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     8.204       -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         8.218       -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     8.404       -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         8.418       -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     8.604       -         
un1_WDT_cry_13                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      I3       In      -         8.990       -         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      O        Out     0.465     9.455       -         
WDT_RNO[14]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[14]              SB_DFFSR     D        In      -         10.962      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.117 is 5.167(46.5%) logic and 5.950(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.511
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.356

    - Propagation time:                      10.942
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.585

    Number of logic level(s):                17
    Starting point:                          uart_frame_decoder.WDT[10] / Q
    Ending point:                            uart_frame_decoder.WDT[14] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[10]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[10]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIAGPB_0[10]     SB_LUT4      I0       In      -         2.395       -         
uart_frame_decoder.WDT_RNIAGPB_0[10]     SB_LUT4      O        Out     0.661     3.056       -         
g3                                       Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIHR1J1[14]      SB_LUT4      I3       In      -         4.427       -         
uart_frame_decoder.WDT_RNIHR1J1[14]      SB_LUT4      O        Out     0.465     4.893       -         
N_370_i                                  Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c       SB_CARRY     CI       In      -         5.798       -         
uart_frame_decoder.un1_WDT_cry_0_c       SB_CARRY     CO       Out     0.186     5.984       -         
un1_WDT_cry_0                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c       SB_CARRY     CI       In      -         5.997       -         
uart_frame_decoder.un1_WDT_cry_1_c       SB_CARRY     CO       Out     0.186     6.184       -         
un1_WDT_cry_1                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c       SB_CARRY     CI       In      -         6.197       -         
uart_frame_decoder.un1_WDT_cry_2_c       SB_CARRY     CO       Out     0.186     6.383       -         
un1_WDT_cry_2                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c       SB_CARRY     CI       In      -         6.398       -         
uart_frame_decoder.un1_WDT_cry_3_c       SB_CARRY     CO       Out     0.186     6.583       -         
un1_WDT_cry_3                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c       SB_CARRY     CI       In      -         6.598       -         
uart_frame_decoder.un1_WDT_cry_4_c       SB_CARRY     CO       Out     0.186     6.784       -         
un1_WDT_cry_4                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c       SB_CARRY     CI       In      -         6.798       -         
uart_frame_decoder.un1_WDT_cry_5_c       SB_CARRY     CO       Out     0.186     6.984       -         
un1_WDT_cry_5                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c       SB_CARRY     CI       In      -         6.997       -         
uart_frame_decoder.un1_WDT_cry_6_c       SB_CARRY     CO       Out     0.186     7.184       -         
un1_WDT_cry_6                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c       SB_CARRY     CI       In      -         7.197       -         
uart_frame_decoder.un1_WDT_cry_7_c       SB_CARRY     CO       Out     0.186     7.383       -         
un1_WDT_cry_7                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c       SB_CARRY     CI       In      -         7.398       -         
uart_frame_decoder.un1_WDT_cry_8_c       SB_CARRY     CO       Out     0.186     7.583       -         
un1_WDT_cry_8                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c       SB_CARRY     CI       In      -         7.598       -         
uart_frame_decoder.un1_WDT_cry_9_c       SB_CARRY     CO       Out     0.186     7.784       -         
un1_WDT_cry_9                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c      SB_CARRY     CI       In      -         7.798       -         
uart_frame_decoder.un1_WDT_cry_10_c      SB_CARRY     CO       Out     0.186     7.984       -         
un1_WDT_cry_10                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c      SB_CARRY     CI       In      -         7.997       -         
uart_frame_decoder.un1_WDT_cry_11_c      SB_CARRY     CO       Out     0.186     8.184       -         
un1_WDT_cry_11                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c      SB_CARRY     CI       In      -         8.197       -         
uart_frame_decoder.un1_WDT_cry_12_c      SB_CARRY     CO       Out     0.186     8.383       -         
un1_WDT_cry_12                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c      SB_CARRY     CI       In      -         8.398       -         
uart_frame_decoder.un1_WDT_cry_13_c      SB_CARRY     CO       Out     0.186     8.584       -         
un1_WDT_cry_13                           Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[14]           SB_LUT4      I3       In      -         8.970       -         
uart_frame_decoder.WDT_RNO[14]           SB_LUT4      O        Out     0.465     9.435       -         
WDT_RNO[14]                              Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[14]               SB_DFFSR     D        In      -         10.942      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.097 is 5.147(46.4%) logic and 5.950(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.511
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.356

    - Propagation time:                      10.931
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.575

    Number of logic level(s):                17
    Starting point:                          uart_frame_decoder.WDT[8] / Q
    Ending point:                            uart_frame_decoder.WDT[14] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[8]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[8]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIUEB11[6]      SB_LUT4      I2       In      -         2.395       -         
uart_frame_decoder.WDT_RNIUEB11[6]      SB_LUT4      O        Out     0.558     2.953       -         
g0_1                                    Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIHR1J1[14]     SB_LUT4      I2       In      -         4.324       -         
uart_frame_decoder.WDT_RNIHR1J1[14]     SB_LUT4      O        Out     0.558     4.882       -         
N_370_i                                 Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         5.787       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     5.973       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         5.987       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     6.173       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         6.187       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     6.373       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         6.387       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     6.573       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         6.587       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     6.773       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         6.787       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     6.973       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         6.987       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     7.173       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         7.187       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     7.373       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         7.387       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     7.573       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         7.587       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     7.773       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         7.787       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     7.973       -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         7.987       -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     8.173       -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         8.187       -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     8.373       -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         8.387       -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     8.573       -         
un1_WDT_cry_13                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      I3       In      -         8.959       -         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      O        Out     0.465     9.424       -         
WDT_RNO[14]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[14]              SB_DFFSR     D        In      -         10.931      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.086 is 5.136(46.3%) logic and 5.950(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.511
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.356

    - Propagation time:                      10.869
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.513

    Number of logic level(s):                17
    Starting point:                          uart_frame_decoder.WDT[11] / Q
    Ending point:                            uart_frame_decoder.WDT[14] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[11]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[11]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIAGPB_0[10]     SB_LUT4      I1       In      -         2.395       -         
uart_frame_decoder.WDT_RNIAGPB_0[10]     SB_LUT4      O        Out     0.589     2.984       -         
g3                                       Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIHR1J1[14]      SB_LUT4      I3       In      -         4.355       -         
uart_frame_decoder.WDT_RNIHR1J1[14]      SB_LUT4      O        Out     0.465     4.820       -         
N_370_i                                  Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c       SB_CARRY     CI       In      -         5.725       -         
uart_frame_decoder.un1_WDT_cry_0_c       SB_CARRY     CO       Out     0.186     5.911       -         
un1_WDT_cry_0                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c       SB_CARRY     CI       In      -         5.925       -         
uart_frame_decoder.un1_WDT_cry_1_c       SB_CARRY     CO       Out     0.186     6.111       -         
un1_WDT_cry_1                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c       SB_CARRY     CI       In      -         6.125       -         
uart_frame_decoder.un1_WDT_cry_2_c       SB_CARRY     CO       Out     0.186     6.311       -         
un1_WDT_cry_2                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c       SB_CARRY     CI       In      -         6.325       -         
uart_frame_decoder.un1_WDT_cry_3_c       SB_CARRY     CO       Out     0.186     6.511       -         
un1_WDT_cry_3                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c       SB_CARRY     CI       In      -         6.525       -         
uart_frame_decoder.un1_WDT_cry_4_c       SB_CARRY     CO       Out     0.186     6.711       -         
un1_WDT_cry_4                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c       SB_CARRY     CI       In      -         6.725       -         
uart_frame_decoder.un1_WDT_cry_5_c       SB_CARRY     CO       Out     0.186     6.911       -         
un1_WDT_cry_5                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c       SB_CARRY     CI       In      -         6.925       -         
uart_frame_decoder.un1_WDT_cry_6_c       SB_CARRY     CO       Out     0.186     7.111       -         
un1_WDT_cry_6                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c       SB_CARRY     CI       In      -         7.125       -         
uart_frame_decoder.un1_WDT_cry_7_c       SB_CARRY     CO       Out     0.186     7.311       -         
un1_WDT_cry_7                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c       SB_CARRY     CI       In      -         7.325       -         
uart_frame_decoder.un1_WDT_cry_8_c       SB_CARRY     CO       Out     0.186     7.511       -         
un1_WDT_cry_8                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c       SB_CARRY     CI       In      -         7.525       -         
uart_frame_decoder.un1_WDT_cry_9_c       SB_CARRY     CO       Out     0.186     7.711       -         
un1_WDT_cry_9                            Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c      SB_CARRY     CI       In      -         7.725       -         
uart_frame_decoder.un1_WDT_cry_10_c      SB_CARRY     CO       Out     0.186     7.911       -         
un1_WDT_cry_10                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c      SB_CARRY     CI       In      -         7.925       -         
uart_frame_decoder.un1_WDT_cry_11_c      SB_CARRY     CO       Out     0.186     8.111       -         
un1_WDT_cry_11                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c      SB_CARRY     CI       In      -         8.125       -         
uart_frame_decoder.un1_WDT_cry_12_c      SB_CARRY     CO       Out     0.186     8.311       -         
un1_WDT_cry_12                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c      SB_CARRY     CI       In      -         8.325       -         
uart_frame_decoder.un1_WDT_cry_13_c      SB_CARRY     CO       Out     0.186     8.511       -         
un1_WDT_cry_13                           Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[14]           SB_LUT4      I3       In      -         8.897       -         
uart_frame_decoder.WDT_RNO[14]           SB_LUT4      O        Out     0.465     9.362       -         
WDT_RNO[14]                              Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[14]               SB_DFFSR     D        In      -         10.869      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.024 is 5.074(46.0%) logic and 5.950(54.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        40 uses
SB_DFF          41 uses
SB_DFFESR       15 uses
SB_DFFSR        36 uses
VCC             4 uses
SB_LUT4         163 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   92 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 163 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 163 = 163 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Mar 13 00:07:48 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	163
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	20
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	183
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	55
        LUT, DFF and CARRY	:	37
    Combinational LogicCells
        Only LUT         	:	90
        CARRY Only       	:	2
        LUT with CARRY   	:	1
    LogicCells                  :	185/5280
    PLBs                        :	30/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.6 (sec)

Final Design Statistics
    Number of LUTs      	:	183
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	185/5280
    PLBs                        :	38/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 82.80 MHz | Target: 105.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 185
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 185
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 14
I1209: Started routing
I1223: Total Nets : 236 
I1212: Iteration  1 :    41 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Pc2Drone_syn.prj" -log "Pc2Drone_Implmnt/Pc2Drone.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Pc2Drone_Implmnt/Pc2Drone.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ELOY-PORTATIL

# Wed Mar 13 00:11:08 2019

#Implementation: Pc2Drone_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v" (library work)
@I::"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v" (library work)
Verilog syntax check successful!
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v changed - recompiling
Selecting top level module Pc2Drone
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":14:7:14:18|Synthesizing module reset_module in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\reset_module.v":40:11:40:15|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":14:7:14:18|Synthesizing module dff_v_ncycle in library work.

@W: CL169 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Pruning unused register i[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":63:9:63:12|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":164:18:164:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":167:18:167:26|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":185:17:185:24|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":207:17:207:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":208:16:208:23|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":16:7:16:19|Synthesizing module frame_decoder in library work.

@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":155:13:155:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":157:11:157:13|Removing redundant assignment.
@N: CG364 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Synthesizing module Pc2Drone in library work.

@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit WDT[31] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[3] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[4] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[5] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[6] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[7] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Pruning register bits 31 to 3 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Pruning register bits 31 to 16 of WDT[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\frame_decoder.v":83:0:83:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[8] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[9] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[10] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[11] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[12] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[13] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[14] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[15] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[16] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[17] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[18] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[19] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[20] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[21] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[22] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[23] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[24] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[25] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[26] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[27] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[28] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[29] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[30] is always 0.
@N: CL189 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Register bit timer_Count[31] is always 0.
@W: CL279 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Pruning register bits 31 to 8 of timer_Count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\uart_rx.v":98:0:98:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL135 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\dff_v_ncycle.v":44:0:44:5|Found sequential shift Q with address depth of 5 words and data bit width of 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:11:08 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:11:08 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:11:08 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level
@N: NF107 :"C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone.v":14:7:14:14|Selected library: work cell: Pc2Drone view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 13 00:11:09 2019

###########################################################]
Pre-mapping Report

# Wed Mar 13 00:11:09 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt 
Printing clock  summary report in "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\uart_rx.v":98:0:98:5|Removing sequential instance source_ber_framing_error (in view: work.uart_rx(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_CH4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset1data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset2data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset3data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\frame_decoder.v":83:0:83:5|Removing sequential instance source_offset4data[7:0] (in view: work.frame_decoder(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist Pc2Drone

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     172.5 MHz     5.798         inferred     Autoconstr_clkgroup_0     88   
================================================================================================

@W: MT529 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Found inferred clock Pc2Drone|clk_system which controls 88 sequential elements including reset_module_System.count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 13 00:11:10 2019

###########################################################]
Map & Optimize Report

# Wed Mar 13 00:11:11 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|User-specified initial value defined for instance reset_module_System.count[21:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[4:0] (in view: work.uart_rx(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state_1[10:0] (in view: work.frame_decoder(verilog))
original code -> new code
   00000 -> 00000000001
   00001 -> 00000000010
   00010 -> 00000000100
   00011 -> 00000001000
   00100 -> 00000010000
   00101 -> 00000100000
   00110 -> 00001000000
   00111 -> 00010000000
   01000 -> 00100000000
   01001 -> 01000000000
   01010 -> 10000000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.18ns		 156 /        92
   2		0h:00m:01s		    -3.18ns		 155 /        92
   3		0h:00m:01s		    -1.78ns		 154 /        92
   4		0h:00m:01s		    -1.78ns		 154 /        92
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset (in view: work.Pc2Drone(verilog)) with 27 loads 1 time to improve timing.
@N: FX271 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\reset_module.v":36:0:36:5|Replicating instance reset_module_System.reset6_i (in view: work.Pc2Drone(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:01s		    -1.78ns		 159 /        93


   6		0h:00m:01s		    -1.78ns		 158 /        93
@N: FX1016 :"c:\users\eloy\desktop\tfg\repo\kibotics-drones4kids\tfg_eloy\sp\sp12\pi2\pc2drone\pc2drone.v":18:7:18:16|SB_GB_IO inserted on the port clk_system.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 93 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_system_ibuf_gb_io     SB_GB_IO               93         uart_frame_decoder.count[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 137MB)

Writing Analyst data base C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\synwork\Pc2Drone_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\Pc2Drone.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock Pc2Drone|clk_system with period 11.33ns. Please declare a user-defined clock on object "p:clk_system"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 13 00:11:14 2019
#


Top view:               Pc2Drone
Requested Frequency:    88.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.999

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system     88.3 MHz      75.0 MHz      11.330        13.329        -1.999     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
Pc2Drone|clk_system  Pc2Drone|clk_system  |  11.330      -1.999  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pc2Drone|clk_system
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                 Arrival           
Instance                       Reference               Type         Pin     Net         Time        Slack 
                               Clock                                                                      
----------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[4]      Pc2Drone|clk_system     SB_DFFSR     Q       WDT[4]      0.796       -1.999
uart_frame_decoder.WDT[6]      Pc2Drone|clk_system     SB_DFFSR     Q       WDT[6]      0.796       -1.927
uart_frame_decoder.WDT[8]      Pc2Drone|clk_system     SB_DFFSR     Q       WDT[8]      0.796       -1.896
uart_frame_decoder.WDT[9]      Pc2Drone|clk_system     SB_DFFSR     Q       WDT[9]      0.796       -1.803
uart_frame_decoder.WDT[5]      Pc2Drone|clk_system     SB_DFFSR     Q       WDT[5]      0.796       -0.163
uart_frame_decoder.WDT[7]      Pc2Drone|clk_system     SB_DFFSR     Q       WDT[7]      0.796       -0.091
uart_frame_decoder.WDT[10]     Pc2Drone|clk_system     SB_DFFSR     Q       WDT[10]     0.796       -0.060
uart_frame_decoder.WDT[11]     Pc2Drone|clk_system     SB_DFFSR     Q       WDT[11]     0.796       0.033 
uart_frame_decoder.WDT[12]     Pc2Drone|clk_system     SB_DFFSR     Q       WDT[12]     0.796       0.105 
uart_frame_decoder.WDT[13]     Pc2Drone|clk_system     SB_DFFSR     Q       WDT[13]     0.796       0.137 
==========================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                     Required           
Instance                       Reference               Type         Pin     Net             Time         Slack 
                               Clock                                                                           
---------------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[15]     Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[15]     11.175       -1.999
uart_frame_decoder.WDT[14]     Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[14]     11.175       -1.799
uart_frame_decoder.WDT[13]     Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[13]     11.175       -1.599
uart_frame_decoder.WDT[12]     Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[12]     11.175       -1.399
uart_frame_decoder.WDT[11]     Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[11]     11.175       -1.199
uart_frame_decoder.WDT[10]     Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[10]     11.175       -0.999
uart_frame_decoder.WDT[9]      Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[9]      11.175       -0.799
uart_frame_decoder.WDT[8]      Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[8]      11.175       -0.599
uart_frame_decoder.WDT[7]      Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[7]      11.175       -0.399
uart_frame_decoder.WDT[6]      Pc2Drone|clk_system     SB_DFFSR     D       WDT_RNO[6]      11.175       -0.199
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.330
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.175

    - Propagation time:                      13.174
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.999

    Number of logic level(s):                19
    Starting point:                          uart_frame_decoder.WDT[4] / Q
    Ending point:                            uart_frame_decoder.WDT[15] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[4]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      I0       In      -         2.395       -         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      O        Out     0.661     3.056       -         
g0_1_a3_3                               Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      I3       In      -         4.427       -         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      O        Out     0.465     4.893       -         
N_4_0                                   Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      I0       In      -         6.263       -         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      O        Out     0.661     6.925       -         
WDT8_0_i                                Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         7.830       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     8.016       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         8.030       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     8.216       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         8.230       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     8.416       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         8.430       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     8.616       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         8.630       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     8.816       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         8.830       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     9.016       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         9.030       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     9.216       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         9.230       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     9.416       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         9.430       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     9.616       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         9.630       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     9.816       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         9.830       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     10.016      -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         10.030      -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     10.216      -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         10.230      -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     10.416      -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         10.430      -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     10.616      -         
un1_WDT_cry_13                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CI       In      -         10.630      -         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CO       Out     0.186     10.816      -         
un1_WDT_cry_14                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      I3       In      -         11.202      -         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      O        Out     0.465     11.667      -         
WDT_RNO[15]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[15]              SB_DFFSR     D        In      -         13.174      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.329 is 5.994(45.0%) logic and 7.335(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.330
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.175

    - Propagation time:                      13.102
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.927

    Number of logic level(s):                19
    Starting point:                          uart_frame_decoder.WDT[6] / Q
    Ending point:                            uart_frame_decoder.WDT[15] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[6]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[6]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      I1       In      -         2.395       -         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      O        Out     0.589     2.984       -         
g0_1_a3_3                               Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      I3       In      -         4.355       -         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      O        Out     0.465     4.820       -         
N_4_0                                   Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      I0       In      -         6.191       -         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      O        Out     0.661     6.853       -         
WDT8_0_i                                Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         7.758       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     7.944       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         7.958       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     8.144       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         8.158       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     8.344       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         8.358       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     8.544       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         8.558       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     8.744       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         8.758       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     8.944       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         8.958       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     9.144       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         9.158       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     9.344       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         9.358       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     9.544       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         9.558       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     9.744       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         9.758       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     9.944       -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         9.958       -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     10.144      -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         10.158      -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     10.344      -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         10.358      -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     10.544      -         
un1_WDT_cry_13                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CI       In      -         10.558      -         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CO       Out     0.186     10.744      -         
un1_WDT_cry_14                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      I3       In      -         11.130      -         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      O        Out     0.465     11.595      -         
WDT_RNO[15]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[15]              SB_DFFSR     D        In      -         13.102      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.257 is 5.922(44.7%) logic and 7.335(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.330
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.175

    - Propagation time:                      13.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.896

    Number of logic level(s):                19
    Starting point:                          uart_frame_decoder.WDT[8] / Q
    Ending point:                            uart_frame_decoder.WDT[15] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[8]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[8]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      I2       In      -         2.395       -         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      O        Out     0.558     2.953       -         
g0_1_a3_3                               Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      I3       In      -         4.324       -         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      O        Out     0.465     4.789       -         
N_4_0                                   Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      I0       In      -         6.160       -         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      O        Out     0.661     6.822       -         
WDT8_0_i                                Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         7.727       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     7.913       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         7.927       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     8.113       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         8.127       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     8.313       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         8.327       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     8.513       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         8.527       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     8.713       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         8.727       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     8.913       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         8.927       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     9.113       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         9.127       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     9.313       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         9.327       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     9.513       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         9.527       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     9.713       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         9.727       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     9.913       -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         9.927       -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     10.113      -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         10.127      -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     10.313      -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         10.327      -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     10.513      -         
un1_WDT_cry_13                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CI       In      -         10.527      -         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CO       Out     0.186     10.713      -         
un1_WDT_cry_14                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      I3       In      -         11.099      -         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      O        Out     0.465     11.564      -         
WDT_RNO[15]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[15]              SB_DFFSR     D        In      -         13.071      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.226 is 5.891(44.5%) logic and 7.335(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.330
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.175

    - Propagation time:                      12.978
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.803

    Number of logic level(s):                19
    Starting point:                          uart_frame_decoder.WDT[9] / Q
    Ending point:                            uart_frame_decoder.WDT[15] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[9]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[9]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      I3       In      -         2.395       -         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      O        Out     0.465     2.860       -         
g0_1_a3_3                               Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      I3       In      -         4.231       -         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      O        Out     0.465     4.696       -         
N_4_0                                   Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      I0       In      -         6.067       -         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      O        Out     0.661     6.729       -         
WDT8_0_i                                Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         7.634       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     7.820       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         7.834       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     8.020       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         8.034       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     8.220       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         8.234       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     8.420       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         8.434       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     8.620       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         8.634       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     8.820       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         8.834       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     9.020       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         9.034       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     9.220       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         9.234       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     9.420       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         9.434       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     9.620       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         9.634       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     9.820       -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         9.834       -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     10.020      -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         10.034      -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     10.220      -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         10.234      -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     10.420      -         
un1_WDT_cry_13                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CI       In      -         10.434      -         
uart_frame_decoder.un1_WDT_cry_14_c     SB_CARRY     CO       Out     0.186     10.620      -         
un1_WDT_cry_14                          Net          -        -       0.386     -           1         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      I3       In      -         11.006      -         
uart_frame_decoder.WDT_RNO[15]          SB_LUT4      O        Out     0.465     11.471      -         
WDT_RNO[15]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[15]              SB_DFFSR     D        In      -         12.978      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.133 is 5.798(44.1%) logic and 7.335(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.330
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.175

    - Propagation time:                      12.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.799

    Number of logic level(s):                18
    Starting point:                          uart_frame_decoder.WDT[4] / Q
    Ending point:                            uart_frame_decoder.WDT[14] / D
    The start point is clocked by            Pc2Drone|clk_system [rising] on pin C
    The end   point is clocked by            Pc2Drone|clk_system [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
uart_frame_decoder.WDT[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
WDT[4]                                  Net          -        -       1.599     -           4         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      I0       In      -         2.395       -         
uart_frame_decoder.WDT_RNIRBB11[4]      SB_LUT4      O        Out     0.661     3.056       -         
g0_1_a3_3                               Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      I3       In      -         4.427       -         
uart_frame_decoder.WDT_RNIOAVK1[5]      SB_LUT4      O        Out     0.465     4.893       -         
N_4_0                                   Net          -        -       1.371     -           1         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      I0       In      -         6.263       -         
uart_frame_decoder.WDT_RNIGSL62[15]     SB_LUT4      O        Out     0.661     6.925       -         
WDT8_0_i                                Net          -        -       0.905     -           2         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CI       In      -         7.830       -         
uart_frame_decoder.un1_WDT_cry_0_c      SB_CARRY     CO       Out     0.186     8.016       -         
un1_WDT_cry_0                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CI       In      -         8.030       -         
uart_frame_decoder.un1_WDT_cry_1_c      SB_CARRY     CO       Out     0.186     8.216       -         
un1_WDT_cry_1                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CI       In      -         8.230       -         
uart_frame_decoder.un1_WDT_cry_2_c      SB_CARRY     CO       Out     0.186     8.416       -         
un1_WDT_cry_2                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CI       In      -         8.430       -         
uart_frame_decoder.un1_WDT_cry_3_c      SB_CARRY     CO       Out     0.186     8.616       -         
un1_WDT_cry_3                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CI       In      -         8.630       -         
uart_frame_decoder.un1_WDT_cry_4_c      SB_CARRY     CO       Out     0.186     8.816       -         
un1_WDT_cry_4                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CI       In      -         8.830       -         
uart_frame_decoder.un1_WDT_cry_5_c      SB_CARRY     CO       Out     0.186     9.016       -         
un1_WDT_cry_5                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CI       In      -         9.030       -         
uart_frame_decoder.un1_WDT_cry_6_c      SB_CARRY     CO       Out     0.186     9.216       -         
un1_WDT_cry_6                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CI       In      -         9.230       -         
uart_frame_decoder.un1_WDT_cry_7_c      SB_CARRY     CO       Out     0.186     9.416       -         
un1_WDT_cry_7                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CI       In      -         9.430       -         
uart_frame_decoder.un1_WDT_cry_8_c      SB_CARRY     CO       Out     0.186     9.616       -         
un1_WDT_cry_8                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CI       In      -         9.630       -         
uart_frame_decoder.un1_WDT_cry_9_c      SB_CARRY     CO       Out     0.186     9.816       -         
un1_WDT_cry_9                           Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CI       In      -         9.830       -         
uart_frame_decoder.un1_WDT_cry_10_c     SB_CARRY     CO       Out     0.186     10.016      -         
un1_WDT_cry_10                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CI       In      -         10.030      -         
uart_frame_decoder.un1_WDT_cry_11_c     SB_CARRY     CO       Out     0.186     10.216      -         
un1_WDT_cry_11                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CI       In      -         10.230      -         
uart_frame_decoder.un1_WDT_cry_12_c     SB_CARRY     CO       Out     0.186     10.416      -         
un1_WDT_cry_12                          Net          -        -       0.014     -           2         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CI       In      -         10.430      -         
uart_frame_decoder.un1_WDT_cry_13_c     SB_CARRY     CO       Out     0.186     10.616      -         
un1_WDT_cry_13                          Net          -        -       0.386     -           2         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      I3       In      -         11.002      -         
uart_frame_decoder.WDT_RNO[14]          SB_LUT4      O        Out     0.465     11.467      -         
WDT_RNO[14]                             Net          -        -       1.507     -           1         
uart_frame_decoder.WDT[14]              SB_DFFSR     D        In      -         12.974      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.129 is 5.808(44.2%) logic and 7.321(55.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for Pc2Drone 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_CARRY        44 uses
SB_DFF          38 uses
SB_DFFESR       8 uses
SB_DFFSR        46 uses
SB_DFFSS        1 use
VCC             4 uses
SB_LUT4         158 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   93 (1%)
Total load per clock:
   Pc2Drone|clk_system: 1

@S |Mapping Summary:
Total  LUTs: 158 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 158 = 158 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 138MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Mar 13 00:11:14 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Pc2Drone_Implmnt its sbt path: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf " "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.edf...
Parsing constraint file: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/constraint/Pc2Drone_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
sdc_reader OK C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/Pc2Drone.scf
Stored edif netlist at C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone...

write Timing Constraint to C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Pc2Drone

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --outdir C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone
SDC file             - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	158
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	44
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	173
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	44

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	55
        LUT, DFF and CARRY	:	38
    Combinational LogicCells
        Only LUT         	:	77
        CARRY Only       	:	3
        LUT with CARRY   	:	3
    LogicCells                  :	176/5280
    PLBs                        :	24/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.6 (sec)

Final Design Statistics
    Number of LUTs      	:	173
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	44
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	176/5280
    PLBs                        :	31/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	11/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Pc2Drone|clk_system | Frequency: 75.61 MHz | Target: 88.26 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 45.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 379
used logic cells: 176
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc" --dst_sdc_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 379
used logic cells: 176
Translating sdc file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2Drone_pl.sdc...
Translated sdc file is C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --outdir "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc --outdir C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\router --sdf_file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design Pc2Drone
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 16
I1209: Started routing
I1223: Total Nets : 232 
I1212: Iteration  1 :    30 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     7 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 1 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     3 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design Pc2Drone
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v" --vhdl "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd" --lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2Drone_pk.sdc" --out-sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.v
Writing C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt/sbt/outputs/simulation_netlist\Pc2Drone_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc" --sdf-file "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf" --report-file "C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\netlister\Pc2Drone_sbt.sdc --sdf-file C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\simulation_netlist\Pc2Drone_sbt.sdf --report-file C:\Users\Eloy\Desktop\TFG\Repo\kibotics-drones4kids\TFG_Eloy\SP\SP12\PI2\Pc2Drone\Pc2Drone_Implmnt\sbt\outputs\timer\Pc2Drone_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2Drone" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP12/PI2/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
0:16:31
