#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 17:36:50 2025
# Process ID: 71382
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2424.367 ; gain = 115.992 ; free physical = 229593 ; free virtual = 362877
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71406
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.887 ; gain = 405.590 ; free physical = 225045 ; free virtual = 358580
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 4197.176 ; gain = 1748.879 ; free physical = 231896 ; free virtual = 365489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4197.176 ; gain = 1748.879 ; free physical = 229190 ; free virtual = 362791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4217.102 ; gain = 1768.805 ; free physical = 228834 ; free virtual = 362451
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 4529.477 ; gain = 2081.180 ; free physical = 219001 ; free virtual = 354823
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 259   
	                8 Bit    Registers := 2779  
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4301  
	   2 Input    8 Bit        Muxes := 3230  
	   2 Input    7 Bit        Muxes := 3586  
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 480   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48108_reg[7] )
INFO: [Synth 8-3886] merging instance 'reg_48373_reg[3]' (FDE) to 'reg_48373_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_48383_reg[3]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48393_reg[3]' (FDE) to 'reg_48393_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_48413_reg[3]' (FDE) to 'reg_48413_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_48423_reg[3]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48463_reg[3]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48493_reg[3]' (FDE) to 'reg_48493_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_48503_reg[3]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48513_reg[3]' (FDE) to 'reg_48513_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_48573_reg[3]' (FDE) to 'reg_48573_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_48373_reg[4]' (FDE) to 'reg_48373_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_48383_reg[4]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48393_reg[4]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48413_reg[4]' (FDE) to 'reg_48413_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_48423_reg[4]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48463_reg[4]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48493_reg[4]' (FDE) to 'reg_48493_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_48503_reg[4]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48513_reg[4]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48573_reg[4]' (FDE) to 'reg_48573_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_48373_reg[5]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48383_reg[5]' (FDE) to 'reg_48383_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_48393_reg[5]' (FDE) to 'reg_48393_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_48413_reg[5]' (FDE) to 'reg_48413_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_48423_reg[5]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48463_reg[5]' (FDE) to 'reg_48463_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48493_reg[5]' (FDE) to 'reg_48493_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48503_reg[5]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48513_reg[5]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48573_reg[5]' (FDE) to 'reg_48573_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_48423_reg[6]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48463_reg[6]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48493_reg[6]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48503_reg[6]' (FDE) to 'reg_48503_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48513_reg[6]' (FDE) to 'reg_48513_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48573_reg[6]' (FDE) to 'reg_48573_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48373_reg[7]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48383_reg[7]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48393_reg[7]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48413_reg[7]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48373_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48383_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48393_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48413_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48423_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48463_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48493_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48503_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48513_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48573_reg[9]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48373_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48383_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48393_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48413_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48423_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48463_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48493_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48503_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48513_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48573_reg[10]' (FDE) to 'reg_48568_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48568_reg[7]' (FDE) to 'reg_48508_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48508_reg[7]' (FDE) to 'reg_48498_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48498_reg[7]' (FDE) to 'reg_48488_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48488_reg[7]' (FDE) to 'reg_48458_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48458_reg[7]' (FDE) to 'reg_48388_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48418_reg[7]' (FDE) to 'reg_48388_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48408_reg[7]' (FDE) to 'reg_48388_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48388_reg[7]' (FDE) to 'reg_48378_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48378_reg[7]' (FDE) to 'reg_48368_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48368_reg[7]' (FDE) to 'reg_48808_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48002_reg[7]' (FDE) to 'reg_47992_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_47992_reg[7]' (FDE) to 'reg_47982_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_47982_reg[7]' (FDE) to 'reg_47972_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_47972_reg[7] )
INFO: [Synth 8-3886] merging instance 'reg_48813_reg[3]' (FDE) to 'reg_48813_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_48813_reg[4]' (FDE) to 'reg_48813_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_48813_reg[5]' (FDE) to 'reg_48813_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48813_reg[6]' (FDE) to 'reg_48808_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48813_reg[8]' (FDE) to 'reg_48813_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_48813_reg[10]' (FDE) to 'reg_48808_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48808_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48803_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48693_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i4215_i_i_1_reg_138489_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i4287_i_i_1_reg_138459_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i_i4289_i_i_1_reg_138469_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i4289_i_i_1_reg_138469_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i_i4213_i_i_1_reg_138479_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i_i_i3899_i_i_1_reg_138559_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i3901_i_i_1_reg_138569_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i3901_i_i_1_reg_138569_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i1573_i1573_i_i_1_reg_139139_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i1575_i_i_1_reg_139149_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i1575_i1575_i_i_1_reg_139149_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i1499_i_i_1_reg_139159_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i1501_i1501_i_i_1_reg_139169_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i_i1501_i1501_i_i_1_reg_139169_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i1247_i_i_1_reg_139219_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i1249_i1249_i_i_1_reg_139229_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i1249_i1249_i_i_1_reg_139229_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i1173_i_i_1_reg_139239_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i1175_i_i_1_reg_139249_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i1175_i_i_1_reg_139249_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i1093_i1093_i1093_i_i_1_reg_139259_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i1095_i1095_i1095_i_i_1_reg_139269_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i1095_i1095_i1095_i_i_1_reg_139269_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i1019_i_i_1_reg_139279_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i299_i_i_1_reg_139459_reg[3]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i301_i_i_1_reg_139469_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i301_i_i_1_reg_139469_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i227_i227_i227_i_i_1_reg_139489_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i227_i227_i227_i227_i_i_1_reg_139489_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[4]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i4441_i_i_1_reg_138419_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i_i_i4441_i_i_reg_138414_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48118_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i320_i_i_i_reg_139534_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_47932_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_reg_139544_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_25058_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_25054_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_25050_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_25046_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_25042_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i225_i225_i_i_1_reg_139479_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i_i1501_i_i_i_reg_137884_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i1175_i1175_i_i_i_reg_137964_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48598_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i2939_i_i_reg_138794_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i4127_i_i_reg_138494_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48148_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i3333_i_i_reg_138694_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i2449_i2449_i_i_reg_138924_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:19 . Memory (MB): peak = 4545.488 ; gain = 2097.191 ; free physical = 205651 ; free virtual = 344984
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:31 . Memory (MB): peak = 4545.488 ; gain = 2097.191 ; free physical = 212474 ; free virtual = 351893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:39 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 210363 ; free virtual = 349791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:53 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 211964 ; free virtual = 351439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:02:54 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 211963 ; free virtual = 351438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:57 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 207319 ; free virtual = 346795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:57 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 207319 ; free virtual = 346795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:03:13 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 211968 ; free virtual = 351443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:03:13 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 211964 ; free virtual = 351439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |  5692|
|4     |LUT3  |  2912|
|5     |LUT4  |  9676|
|6     |LUT5  | 19720|
|7     |LUT6  | 24022|
|8     |MUXF7 |    21|
|9     |FDRE  | 23280|
|10    |FDSE  |    16|
|11    |IBUF  | 20004|
|12    |OBUF  |    48|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+-------+
|      |Instance                                                           |Module                                                                  |Cells  |
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+-------+
|1     |top                                                                |                                                                        | 105398|
|2     |  Block_entry24_proc_U0                                            |hls_dummy_Block_entry24_proc                                            |     35|
|3     |  sparse_arr_feat_reduce_out_1_U                                   |hls_dummy_fifo_w8_d2_S                                                  |     37|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_7                                       |     29|
|5     |  sparse_arr_feat_reduce_out_2_U                                   |hls_dummy_fifo_w8_d2_S_0                                                |     37|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_6                                       |     29|
|7     |  sparse_arr_feat_reduce_out_3_U                                   |hls_dummy_fifo_w8_d2_S_1                                                |     43|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_5                                       |     29|
|9     |  sparse_arr_feat_reduce_out_4_U                                   |hls_dummy_fifo_w8_d2_S_2                                                |     42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_4                                       |     29|
|11    |  sparse_arr_feat_reduce_out_U                                     |hls_dummy_fifo_w8_d2_S_3                                                |     38|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg                                         |     29|
|13    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4 |  85108|
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:03:14 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 211963 ; free virtual = 351438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:54 ; elapsed = 00:03:15 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 225943 ; free virtual = 365418
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:15 . Memory (MB): peak = 4553.492 ; gain = 2105.195 ; free physical = 225954 ; free virtual = 365414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4553.492 ; gain = 0.000 ; free physical = 225951 ; free virtual = 365450
INFO: [Netlist 29-17] Analyzing 20026 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4597.594 ; gain = 0.000 ; free physical = 224770 ; free virtual = 364394
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: a4088f91
INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:20 ; elapsed = 00:03:43 . Memory (MB): peak = 4597.594 ; gain = 2173.227 ; free physical = 225885 ; free virtual = 365509
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17832.646; main = 3886.504; forked = 14178.992
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22886.559; main = 4597.598; forked = 18336.984
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4661.625 ; gain = 64.031 ; free physical = 225730 ; free virtual = 365478

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e05fdeeb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 4701.203 ; gain = 39.578 ; free physical = 225121 ; free virtual = 365425

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e05fdeeb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 224976 ; free virtual = 365288
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e05fdeeb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 224967 ; free virtual = 365279
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7e0bda61

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 224970 ; free virtual = 365282
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: d6a2fa1e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 220937 ; free virtual = 361249
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: fa4fa700

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 220330 ; free virtual = 360642
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b43dd315

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 220332 ; free virtual = 360644

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b43dd315

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 224983 ; free virtual = 365299

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b43dd315

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 225063 ; free virtual = 365379

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 225057 ; free virtual = 365373
Ending Netlist Obfuscation Task | Checksum: b43dd315

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4826.156 ; gain = 0.000 ; free physical = 225062 ; free virtual = 365378
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 4826.156 ; gain = 228.562 ; free physical = 225057 ; free virtual = 365373
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 17:42:08 2025...
