// Seed: 3199679932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  logic [-1 : -1] id_10;
  assign module_1.id_1 = 0;
  assign id_4 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    inout supply0 id_3
);
  tri0 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = -1;
endmodule
