{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511277551527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511277551532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 10:19:11 2017 " "Processing started: Tue Nov 21 10:19:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511277551532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511277551532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511277551533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511277551588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511277552274 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1511277552274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1511277552358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511277552396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511277552396 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1511277553505 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511277553712 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511277553719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553719 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553720 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511277553723 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1511277553736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 139.999 " "Worst-case setup slack is 139.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.999         0.000 Clock10  " "  139.999         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  192.872         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  192.872         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277553917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.921 " "Worst-case hold slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.921         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.837         0.000 Clock10  " "   55.837         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277553955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277553961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277553967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.731         0.000 Clock10  " "   49.731         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.634         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.634         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277553973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277553973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.999 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.999" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 139.999  " "Path #1: Setup slack is 139.999 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX1\[6\] " "To Node      : HEX1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.975      2.975  F        clock network delay " "   252.975      2.975  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.975      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "   252.975      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.975      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q " "   252.975      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.403      3.428 FF    IC  HEX1\[6\]~output\|i " "   256.403      3.428 FF    IC  HEX1\[6\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.901      3.498 FR  CELL  HEX1\[6\]~output\|o " "   259.901      3.498 FR  CELL  HEX1\[6\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.901      0.000 RR  CELL  HEX1\[6\] " "   259.901      0.000 RR  CELL  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  R  oExt  HEX1\[6\] " "   399.900    100.000  R  oExt  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   259.901 " "Data Arrival Time  :   259.901" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   139.999  " "Slack              :   139.999 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554008 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 192.872 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 192.872" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554046 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 192.872  " "Path #1: Setup slack is 192.872 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[1\] " "From Node    : SW\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Regfile:regfile\|data\[2\]\[1\] " "To Node      : Regfile:regfile\|data\[2\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  SW\[1\] " "   300.000   -100.000  F  iExt  SW\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  SW\[1\]~input\|i " "   300.000      0.000 FF    IC  SW\[1\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.836      0.836 FF  CELL  SW\[1\]~input\|o " "   300.836      0.836 FF  CELL  SW\[1\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.544      2.708 FF    IC  regfile_dataIn\[1\]~7\|datac " "   303.544      2.708 FF    IC  regfile_dataIn\[1\]~7\|datac" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.050      0.506 FF  CELL  regfile_dataIn\[1\]~7\|combout " "   304.050      0.506 FF  CELL  regfile_dataIn\[1\]~7\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.690      1.640 FF    IC  regfile_dataIn\[1\]~10\|dataa " "   305.690      1.640 FF    IC  regfile_dataIn\[1\]~10\|dataa" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.259      0.569 FF  CELL  regfile_dataIn\[1\]~10\|combout " "   306.259      0.569 FF  CELL  regfile_dataIn\[1\]~10\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.015      1.756 FF    IC  regfile\|data\[2\]\[1\]\|asdata " "   308.015      1.756 FF    IC  regfile\|data\[2\]\[1\]\|asdata" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   308.614      0.599 FF  CELL  Regfile:regfile\|data\[2\]\[1\] " "   308.614      0.599 FF  CELL  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.586      1.586  R        clock network delay " "   501.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.486     -0.100           clock uncertainty " "   501.486     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.486      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\] " "   501.486      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   308.614 " "Data Arrival Time  :   308.614" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   501.486 " "Data Required Time :   501.486" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   192.872  " "Slack              :   192.872 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554047 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.921 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.921" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.921  " "Path #1: Hold slack is 0.921 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.597      1.597  R        clock network delay " "     1.597      1.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.597      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     1.597      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.597      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[29\]\|q " "     1.597      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[29\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.248 FF    IC  pcApparatus\|Add3~57\|datac " "     1.845      0.248 FF    IC  pcApparatus\|Add3~57\|datac" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~57 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      0.301 FR  CELL  pcApparatus\|Add3~57\|sumout " "     2.146      0.301 FR  CELL  pcApparatus\|Add3~57\|sumout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~57 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.231 RR    IC  pcApparatus\|pc\|dataOut~18\|datae " "     2.377      0.231 RR    IC  pcApparatus\|pc\|dataOut~18\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~18 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.166 RR  CELL  pcApparatus\|pc\|dataOut~18\|combout " "     2.543      0.166 RR  CELL  pcApparatus\|pc\|dataOut~18\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~18 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.000 RR    IC  pcApparatus\|pc\|dataOut\[29\]\|d " "     2.543      0.000 RR    IC  pcApparatus\|pc\|dataOut\[29\]\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.606      0.063 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     2.606      0.063 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      2.936  R        clock network delay " "     2.936      2.936  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685     -1.251           clock pessimism " "     1.685     -1.251           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000           clock uncertainty " "     1.685      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     1.685      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.606 " "Data Arrival Time  :     2.606" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.685 " "Data Required Time :     1.685" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.921  " "Slack              :     0.921 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554085 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.837 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.837" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 55.837  " "Path #1: Hold slack is 55.837 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[4\] " "To Node      : HEX2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.395      1.395  F        clock network delay " "   251.395      1.395  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.395      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "   251.395      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.395      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q " "   251.395      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.724      1.329 RR    IC  HEX2\[4\]~output\|i " "   252.724      1.329 RR    IC  HEX2\[4\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.937      3.213 RR  CELL  HEX2\[4\]~output\|o " "   255.937      3.213 RR  CELL  HEX2\[4\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.937      0.000 RR  CELL  HEX2\[4\] " "   255.937      0.000 RR  CELL  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[4\] " "   200.100      0.000  R  oExt  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.937 " "Data Arrival Time  :   255.937" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    55.837  " "Slack              :    55.837 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554088 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.079      0.746 RR  CELL  CLOCK_50~input\|o " "     9.079      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.606      1.073           clock pessimism " "     7.606      1.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554090 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554092 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554092 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554092 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.731  " "Path #1: slack is 49.731 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.015      1.015 FF  CELL  CLOCK_50~input\|o " "    51.015      1.015 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.746      0.746 RR  CELL  CLOCK_50~input\|o " "   100.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.731 " "Actual Width     :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.731 " "Slack            :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.634 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.634" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554094 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.634  " "Path #1: slack is 248.634 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.369      1.704 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.369      1.704 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.874      0.505 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "     2.874      0.505 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.746      0.746 RR  CELL  CLOCK_50~input\|o " "   250.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.884      1.442 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   250.884      1.442 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.261      0.377 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "   251.261      0.377 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.598      1.337           clock pessimism " "   252.598      1.337           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.724 " "Actual Width     :   249.724" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.634 " "Slack            :   248.634" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277554095 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1511277554096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511277554147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511277559744 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511277559882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559882 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 140.556 " "Worst-case setup slack is 140.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.556         0.000 Clock10  " "  140.556         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  189.342         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  189.342         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277559987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277559987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.883 " "Worst-case hold slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.883         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.484         0.000 Clock10  " "   55.484         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277560024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277560043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277560050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.741         0.000 Clock10  " "   49.741         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.575         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.575         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277560056 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.556 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560200 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560200 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 140.556  " "Path #1: Setup slack is 140.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX1\[6\] " "To Node      : HEX1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.798      2.798  F        clock network delay " "   252.798      2.798  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.798      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "   252.798      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.798      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q " "   252.798      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.063      3.265 FF    IC  HEX1\[6\]~output\|i " "   256.063      3.265 FF    IC  HEX1\[6\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.344      3.281 FR  CELL  HEX1\[6\]~output\|o " "   259.344      3.281 FR  CELL  HEX1\[6\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.344      0.000 RR  CELL  HEX1\[6\] " "   259.344      0.000 RR  CELL  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  R  oExt  HEX1\[6\] " "   399.900    100.000  R  oExt  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   259.344 " "Data Arrival Time  :   259.344" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   140.556  " "Slack              :   140.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 189.342 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 189.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 189.342  " "Path #1: Setup slack is 189.342 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SW\[1\] " "From Node    : SW\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Regfile:regfile\|data\[2\]\[1\] " "To Node      : Regfile:regfile\|data\[2\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  SW\[1\] " "   300.000   -100.000  F  iExt  SW\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  SW\[1\]~input\|i " "   300.000      0.000 FF    IC  SW\[1\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.447      4.447 FF  CELL  SW\[1\]~input\|o " "   304.447      4.447 FF  CELL  SW\[1\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 6 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.100      2.653 FF    IC  regfile_dataIn\[1\]~7\|datac " "   307.100      2.653 FF    IC  regfile_dataIn\[1\]~7\|datac" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   307.680      0.580 FF  CELL  regfile_dataIn\[1\]~7\|combout " "   307.680      0.580 FF  CELL  regfile_dataIn\[1\]~7\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   309.221      1.541 FF    IC  regfile_dataIn\[1\]~10\|dataa " "   309.221      1.541 FF    IC  regfile_dataIn\[1\]~10\|dataa" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   309.856      0.635 FF  CELL  regfile_dataIn\[1\]~10\|combout " "   309.856      0.635 FF  CELL  regfile_dataIn\[1\]~10\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   311.515      1.659 FF    IC  regfile\|data\[2\]\[1\]\|asdata " "   311.515      1.659 FF    IC  regfile\|data\[2\]\[1\]\|asdata" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   312.160      0.645 FF  CELL  Regfile:regfile\|data\[2\]\[1\] " "   312.160      0.645 FF  CELL  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.602      1.602  R        clock network delay " "   501.602      1.602  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.502     -0.100           clock uncertainty " "   501.502     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.502      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\] " "   501.502      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   312.160 " "Data Arrival Time  :   312.160" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   501.502 " "Data Required Time :   501.502" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   189.342  " "Slack              :   189.342 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.883 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.883" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.883  " "Path #1: Hold slack is 0.883 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\] " "     1.632      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[22] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[22\]\|q " "     1.632      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[22\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[22] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.959      0.327 FF    IC  pcApparatus\|Add1~73\|dataf " "     1.959      0.327 FF    IC  pcApparatus\|Add1~73\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add1~73 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.035      0.076 FF  CELL  pcApparatus\|Add1~73\|sumout " "     2.035      0.076 FF  CELL  pcApparatus\|Add1~73\|sumout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add1~73 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.262      0.227 FF    IC  pcApparatus\|pc\|dataOut~56\|dataf " "     2.262      0.227 FF    IC  pcApparatus\|pc\|dataOut~56\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~56 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.318      0.056 FF  CELL  pcApparatus\|pc\|dataOut~56\|combout " "     2.318      0.056 FF  CELL  pcApparatus\|pc\|dataOut~56\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~56 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.490      0.172 FF    IC  pcApparatus\|pc\|dataOut~21\|dataf " "     2.490      0.172 FF    IC  pcApparatus\|pc\|dataOut~21\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~21 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.542      0.052 FF  CELL  pcApparatus\|pc\|dataOut~21\|combout " "     2.542      0.052 FF  CELL  pcApparatus\|pc\|dataOut~21\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~21 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.542      0.000 FF    IC  pcApparatus\|pc\|dataOut\[22\]\|d " "     2.542      0.000 FF    IC  pcApparatus\|pc\|dataOut\[22\]\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[22] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.065 FF  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\] " "     2.607      0.065 FF  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[22] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      2.910  R        clock network delay " "     2.910      2.910  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724     -1.186           clock pessimism " "     1.724     -1.186           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.000           clock uncertainty " "     1.724      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\] " "     1.724      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[22\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[22] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.607 " "Data Arrival Time  :     2.607" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.724 " "Data Required Time :     1.724" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.883  " "Slack              :     0.883 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.484 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.484" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 55.484  " "Path #1: Hold slack is 55.484 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[4\] " "To Node      : HEX2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.346      1.346  F        clock network delay " "   251.346      1.346  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.346      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "   251.346      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.346      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q " "   251.346      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.584      1.238 RR    IC  HEX2\[4\]~output\|i " "   252.584      1.238 RR    IC  HEX2\[4\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.584      3.000 RR  CELL  HEX2\[4\]~output\|o " "   255.584      3.000 RR  CELL  HEX2\[4\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.584      0.000 RR  CELL  HEX2\[4\] " "   255.584      0.000 RR  CELL  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[4\] " "   200.100      0.000  R  oExt  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.584 " "Data Arrival Time  :   255.584" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    55.484  " "Slack              :    55.484 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560279 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560280 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560280 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560280 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560280 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.098      0.765 RR  CELL  CLOCK_50~input\|o " "     9.098      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.527      1.023           clock pessimism " "     7.527      1.023           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560281 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.741  " "Path #1: slack is 49.741 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.024      1.024 FF  CELL  CLOCK_50~input\|o " "    51.024      1.024 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.765      0.765 RR  CELL  CLOCK_50~input\|o " "   100.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.741 " "Actual Width     :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.741 " "Slack            :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560283 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.575 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.575" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.575  " "Path #1: slack is 248.575 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a5~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a5~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.354      1.751 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a5\|clk0 " "     2.354      1.751 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a5\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.863      0.509 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a5~portb_address_reg10 " "     2.863      0.509 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a5~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.765      0.765 RR  CELL  CLOCK_50~input\|o " "   250.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.873      1.427 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a5\|clk0 " "   250.873      1.427 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a5\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.260      0.387 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a5~portb_address_reg10 " "   251.260      0.387 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a5~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.528      1.268           clock pessimism " "   252.528      1.268           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.665 " "Actual Width     :   249.665" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.575 " "Slack            :   248.575" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277560285 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1511277560287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511277560455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511277563441 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563583 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511277563583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563583 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 144.532 " "Worst-case setup slack is 144.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  144.532         0.000 Clock10  " "  144.532         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  193.483         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  193.483         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277563622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.437         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.004         0.000 Clock10  " "   53.004         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277563660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277563667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277563674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336         0.000 Clock10  " "   49.336         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.888         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.888         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277563681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.532 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.532" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 144.532  " "Path #1: Setup slack is 144.532 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX1\[6\] " "To Node      : HEX1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.934      0.934  F        clock network delay " "   250.934      0.934  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.934      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "   250.934      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.934      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q " "   250.934      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.130      2.196 FF    IC  HEX1\[6\]~output\|i " "   253.130      2.196 FF    IC  HEX1\[6\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.368      2.238 FR  CELL  HEX1\[6\]~output\|o " "   255.368      2.238 FR  CELL  HEX1\[6\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.368      0.000 RR  CELL  HEX1\[6\] " "   255.368      0.000 RR  CELL  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  R  oExt  HEX1\[6\] " "   399.900    100.000  R  oExt  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.368 " "Data Arrival Time  :   255.368" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   144.532  " "Slack              :   144.532 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 193.483 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 193.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563748 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 193.483  " "Path #1: Setup slack is 193.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[1\] " "From Node    : KEY\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Regfile:regfile\|data\[2\]\[1\] " "To Node      : Regfile:regfile\|data\[2\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[1\] " "   300.000   -100.000  F  iExt  KEY\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  KEY\[1\]~input\|i " "   300.000      0.000 FF    IC  KEY\[1\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.636      2.636 FF  CELL  KEY\[1\]~input\|o " "   302.636      2.636 FF  CELL  KEY\[1\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.206      1.570 FF    IC  regfile_dataIn\[1\]~7\|dataf " "   304.206      1.570 FF    IC  regfile_dataIn\[1\]~7\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.246      0.040 FF  CELL  regfile_dataIn\[1\]~7\|combout " "   304.246      0.040 FF  CELL  regfile_dataIn\[1\]~7\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.302      1.056 FF    IC  regfile_dataIn\[1\]~10\|dataa " "   305.302      1.056 FF    IC  regfile_dataIn\[1\]~10\|dataa" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   305.523      0.221 FF  CELL  regfile_dataIn\[1\]~10\|combout " "   305.523      0.221 FF  CELL  regfile_dataIn\[1\]~10\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.609      1.086 FF    IC  regfile\|data\[2\]\[1\]\|asdata " "   306.609      1.086 FF    IC  regfile\|data\[2\]\[1\]\|asdata" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   306.873      0.264 FF  CELL  Regfile:regfile\|data\[2\]\[1\] " "   306.873      0.264 FF  CELL  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.456      0.456  R        clock network delay " "   500.456      0.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.356     -0.100           clock uncertainty " "   500.356     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.356      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\] " "   500.356      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   306.873 " "Data Arrival Time  :   306.873" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.356 " "Data Required Time :   500.356" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   193.483  " "Slack              :   193.483 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.437 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.437" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.437  " "Path #1: Hold slack is 0.437 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.459      0.459  R        clock network delay " "     0.459      0.459  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.459      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     0.459      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.459      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[29\]\|q " "     0.459      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[29\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.595      0.136 FF    IC  pcApparatus\|Add3~57\|datac " "     0.595      0.136 FF    IC  pcApparatus\|Add3~57\|datac" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~57 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.717      0.122 FR  CELL  pcApparatus\|Add3~57\|sumout " "     0.717      0.122 FR  CELL  pcApparatus\|Add3~57\|sumout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~57 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.830      0.113 RR    IC  pcApparatus\|pc\|dataOut~18\|datae " "     0.830      0.113 RR    IC  pcApparatus\|pc\|dataOut~18\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~18 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.907      0.077 RR  CELL  pcApparatus\|pc\|dataOut~18\|combout " "     0.907      0.077 RR  CELL  pcApparatus\|pc\|dataOut~18\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~18 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.907      0.000 RR    IC  pcApparatus\|pc\|dataOut\[29\]\|d " "     0.907      0.000 RR    IC  pcApparatus\|pc\|dataOut\[29\]\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.930      0.023 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     0.930      0.023 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.041      1.041  R        clock network delay " "     1.041      1.041  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.493     -0.548           clock pessimism " "     0.493     -0.548           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.493      0.000           clock uncertainty " "     0.493      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.493      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     0.493      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.930 " "Data Arrival Time  :     0.930" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.493 " "Data Required Time :     0.493" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.437  " "Slack              :     0.437 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.004 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 53.004  " "Path #1: Hold slack is 53.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[4\] " "To Node      : HEX2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.316      0.316  F        clock network delay " "   250.316      0.316  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.316      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "   250.316      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.316      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q " "   250.316      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.011      0.695 RR    IC  HEX2\[4\]~output\|i " "   251.011      0.695 RR    IC  HEX2\[4\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.104      2.093 RR  CELL  HEX2\[4\]~output\|o " "   253.104      2.093 RR  CELL  HEX2\[4\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.104      0.000 RR  CELL  HEX2\[4\] " "   253.104      0.000 RR  CELL  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[4\] " "   200.100      0.000  R  oExt  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   253.104 " "Data Arrival Time  :   253.104" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    53.004  " "Slack              :    53.004 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563790 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563792 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563792 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563792 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563792 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.572      0.239 RR  CELL  CLOCK_50~input\|o " "     8.572      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.467      0.485           clock pessimism " "     7.467      0.485           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563793 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.336  " "Path #1: slack is 49.336 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.903      0.903 FF  CELL  CLOCK_50~input\|o " "    50.903      0.903 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.239      0.239 RR  CELL  CLOCK_50~input\|o " "   100.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.336 " "Actual Width     :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.336 " "Slack            :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563794 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.888 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.888" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563796 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563796 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563796 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563796 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.888  " "Path #1: slack is 248.888 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.807      1.046 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     0.807      1.046 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.068      0.261 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "     1.068      0.261 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.239      0.239 RR  CELL  CLOCK_50~input\|o " "   250.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.127      0.911 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   250.127      0.911 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.324      0.197 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "   250.324      0.197 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.908      0.584           clock pessimism " "   250.908      0.584           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.840 " "Actual Width     :   249.840" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.888 " "Slack            :   248.888" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277563797 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1511277563799 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511277564305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 145.114 " "Worst-case setup slack is 145.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  145.114         0.000 Clock10  " "  145.114         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  195.584         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  195.584         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277564345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.403         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.664         0.000 Clock10  " "   52.664         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277564381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277564388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511277564395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286         0.000 Clock10  " "   49.286         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.887         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.887         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511277564403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.114 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.114" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564434 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564434 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 145.114  " "Path #1: Setup slack is 145.114 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "From Node    : UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX1\[6\] " "To Node      : HEX1\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.848      0.848  F        clock network delay " "   250.848      0.848  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.848      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47 " "   250.848      0.000     uTco  UiController:uiController\|SevenSeg:ss2\|dOut\[6\]~6_OTERM47" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.848      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q " "   250.848      0.000 FF  CELL  uiController\|ss2\|dOut\[6\]~6_NEW_REG46\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss2|dOut[6]~6_OTERM47 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.760      1.912 FF    IC  HEX1\[6\]~output\|i " "   252.760      1.912 FF    IC  HEX1\[6\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.786      2.026 FR  CELL  HEX1\[6\]~output\|o " "   254.786      2.026 FR  CELL  HEX1\[6\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.786      0.000 RR  CELL  HEX1\[6\] " "   254.786      0.000 RR  CELL  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  R  oExt  HEX1\[6\] " "   399.900    100.000  R  oExt  HEX1\[6\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 12 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   254.786 " "Data Arrival Time  :   254.786" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   145.114  " "Slack              :   145.114 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.584 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 195.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 195.584  " "Path #1: Setup slack is 195.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : KEY\[1\] " "From Node    : KEY\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Regfile:regfile\|data\[2\]\[1\] " "To Node      : Regfile:regfile\|data\[2\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000    400.000           launch edge time " "   400.000    400.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   400.000      0.000  R        clock network delay " "   400.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000   -100.000  F  iExt  KEY\[1\] " "   300.000   -100.000  F  iExt  KEY\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000 FF    IC  KEY\[1\]~input\|i " "   300.000      0.000 FF    IC  KEY\[1\]~input\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.881      0.881 FF  CELL  KEY\[1\]~input\|o " "   300.881      0.881 FF  CELL  KEY\[1\]~input\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 7 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.345      1.464 FF    IC  regfile_dataIn\[1\]~7\|dataf " "   302.345      1.464 FF    IC  regfile_dataIn\[1\]~7\|dataf" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   302.385      0.040 FF  CELL  regfile_dataIn\[1\]~7\|combout " "   302.385      0.040 FF  CELL  regfile_dataIn\[1\]~7\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.299      0.914 FF    IC  regfile_dataIn\[1\]~10\|dataa " "   303.299      0.914 FF    IC  regfile_dataIn\[1\]~10\|dataa" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   303.520      0.221 FF  CELL  regfile_dataIn\[1\]~10\|combout " "   303.520      0.221 FF  CELL  regfile_dataIn\[1\]~10\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[1]~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.462      0.942 FF    IC  regfile\|data\[2\]\[1\]\|asdata " "   304.462      0.942 FF    IC  regfile\|data\[2\]\[1\]\|asdata" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   304.721      0.259 FF  CELL  Regfile:regfile\|data\[2\]\[1\] " "   304.721      0.259 FF  CELL  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.405      0.405  R        clock network delay " "   500.405      0.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.305     -0.100           clock uncertainty " "   500.305     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.305      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\] " "   500.305      0.000     uTsu  Regfile:regfile\|data\[2\]\[1\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[2][1] } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   304.721 " "Data Arrival Time  :   304.721" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.305 " "Data Required Time :   500.305" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   195.584  " "Slack              :   195.584 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.403  " "Path #1: Hold slack is 0.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.408      0.408  R        clock network delay " "     0.408      0.408  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.408      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     0.408      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.408      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[29\]\|q " "     0.408      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[29\]\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.527      0.119 FF    IC  pcApparatus\|Add3~57\|datac " "     0.527      0.119 FF    IC  pcApparatus\|Add3~57\|datac" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~57 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.650      0.123 FR  CELL  pcApparatus\|Add3~57\|sumout " "     0.650      0.123 FR  CELL  pcApparatus\|Add3~57\|sumout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~57 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.748      0.098 RR    IC  pcApparatus\|pc\|dataOut~18\|datae " "     0.748      0.098 RR    IC  pcApparatus\|pc\|dataOut~18\|datae" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~18 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.821      0.073 RR  CELL  pcApparatus\|pc\|dataOut~18\|combout " "     0.821      0.073 RR  CELL  pcApparatus\|pc\|dataOut~18\|combout" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~18 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.821      0.000 RR    IC  pcApparatus\|pc\|dataOut\[29\]\|d " "     0.821      0.000 RR    IC  pcApparatus\|pc\|dataOut\[29\]\|d" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.843      0.022 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     0.843      0.022 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.964      0.964  R        clock network delay " "     0.964      0.964  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.440     -0.524           clock pessimism " "     0.440     -0.524           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.440      0.000           clock uncertainty " "     0.440      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.440      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\] " "     0.440      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[29\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[29] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.843 " "Data Arrival Time  :     0.843" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.440 " "Data Required Time :     0.440" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.403  " "Slack              :     0.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.664 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.664" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 52.664  " "Path #1: Hold slack is 52.664 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[4\] " "To Node      : HEX2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.272      0.272  F        clock network delay " "   250.272      0.272  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.272      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27 " "   250.272      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[4\]~4_OTERM27" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.272      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q " "   250.272      0.000 RR  CELL  uiController\|ss3\|dOut\[4\]~4_NEW_REG26\|q" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[4]~4_OTERM27 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.886      0.614 RR    IC  HEX2\[4\]~output\|i " "   250.886      0.614 RR    IC  HEX2\[4\]~output\|i" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.764      1.878 RR  CELL  HEX2\[4\]~output\|o " "   252.764      1.878 RR  CELL  HEX2\[4\]~output\|o" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.764      0.000 RR  CELL  HEX2\[4\] " "   252.764      0.000 RR  CELL  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[4\] " "   200.100      0.000  R  oExt  HEX2\[4\]" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   252.764 " "Data Arrival Time  :   252.764" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    52.664  " "Slack              :    52.664 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564511 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564513 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564513 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564513 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564513 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.546      0.213 RR  CELL  CLOCK_50~input\|o " "     8.546      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.429      0.462           clock pessimism " "     7.429      0.462           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564514 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.286  " "Path #1: slack is 49.286 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.927      0.927 FF  CELL  CLOCK_50~input\|o " "    50.927      0.927 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.213      0.213 RR  CELL  CLOCK_50~input\|o " "   100.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.286 " "Actual Width     :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.286 " "Slack            :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564515 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.887 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.887" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.887  " "Path #1: slack is 248.887 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.758      1.032 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     0.758      1.032 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.012      0.254 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "     1.012      0.254 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.213      0.213 RR  CELL  CLOCK_50~input\|o " "   250.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.097      0.893 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   250.097      0.893 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.289      0.192 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "   250.289      0.192 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.851      0.562           clock pessimism " "   250.851      0.562           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.839 " "Actual Width     :   249.839" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.887 " "Slack            :   248.887" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511277564517 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511277565994 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511277565995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511277566085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511277566171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 10:19:26 2017 " "Processing ended: Tue Nov 21 10:19:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511277566171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511277566171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511277566171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511277566171 ""}
