module shifter_tb();
reg [15:0] in;
reg [1:0] shift;
wire [15:0] sout;
reg err;

shifter DUT(in,shift,sout);

task checker;
    input [15:0] expected_sout;

     if(expected_sout!==sout)begin
             $display("ERROR ** actual:%b, expected:%b",sout,expected_sout);
            err = 1'b1;
        end
endtask

initial begin
    err = 1'b0;
    in = 16'b1111000011001111;
    shift = 2'b00;
    #5;
    checker(16'b1111000011001111);
    #5;

    in = 16'b1111000011001111;
    shift = 2'b01;
    #5;
    checker(16'b1110000110011110);
    #5;

    in = 16'b1111000011001111;
    shift = 2'b10;
    #5;
    checker(16'b0111100001100111);
    #5;

    in = 16'b1111000011001111;
    shift = 2'b11;
    #5;
    checker(16'b1111100001100111);
    #5;

    if(~err) $display("PASSED");
    $stop;
end
endmodule