Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0e639e7324054f26a5a2566c97da3716 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Code/Vivado/four_bit_adder/four_bit_adder_file/Four_bit_adder.v" Line 1. Module FourAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/four_bit_adder/four_bit_adder_file/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/four_bit_adder/four_bit_adder_file/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/four_bit_adder/four_bit_adder_file/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/four_bit_adder/four_bit_adder_file/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FourAdder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
