{:input (genetic.crossover/dumb-crossover 154535788 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_12_:missing_13 , \\wire1_12_:missing , wire2_20, wire3_23, wire4_42, wire28_39_41_42, \\wire29_:missing , wire30_42);\n  wire \\:missing_edge ;\n  input \\wire0_12_:missing_13 ;\n  wire \\wire0_12_:missing_13 ;\n  wire wire10_42;\n  wire \\wire10_:missing ;\n  wire wire11_15;\n  wire wire11_16;\n  wire \\wire12_:missing ;\n  wire wire16_18_25;\n  wire wire17_18;\n  input \\wire1_12_:missing ;\n  wire \\wire1_12_:missing ;\n  wire wire21;\n  input wire28_39_41_42;\n  wire wire28_39_41_42;\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  input wire2_20;\n  wire wire2_20;\n  output wire30_42;\n  wire wire30_42;\n  wire \\wire31_:missing_48_49 ;\n  wire \\wire32_47_:missing_50 ;\n  wire wire34_40;\n  wire \\wire35_43_:missing ;\n  wire \\wire35_:missing ;\n  wire wire36_45;\n  wire wire37_42_52;\n  wire wire37_51;\n  output wire3_23;\n  wire wire3_23;\n  wire \\wire44_45_:missing_22 ;\n  wire \\wire44_45_:missing_46 ;\n  wire wire47_14;\n  wire wire47_19;\n  wire wire47_23;\n  wire wire47_26;\n  wire wire47_38_40_41;\n  wire wire47_38_40_42;\n  wire wire47_43;\n  wire \\wire47_:missing ;\n  wire \\wire47_:missing_13 ;\n  wire wire48;\n  wire wire49;\n  output wire4_42;\n  wire wire4_42;\n  wire \\wire5_22_:missing ;\n  wire \\wire6_:missing_24_25 ;\n  wire wire8_14;\n  wire \\wire9_14_:missing ;\n  wire wire9_21;\n  wire \\wire:missing_15_17_19 ;\n  wire \\wire:missing_15_17_20 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_18_27 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_edge ;\n  assign wire8_14 = 2'h1 >> \\wire:missing_edge ;\n  assign wire17_18 = 4'h8 >> { \\wire:missing_15_17_20 , \\wire:missing_15_17_19  };\n  assign \\wire:missing_18_27  = 4'h8 >> { wire16_18_25, wire17_18 };\n  assign wire9_21 = 2'h1 >> \\wire9_14_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire34_40;\n  assign \\wire35_:missing  = 2'h1 >> \\wire35_43_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire36_45;\n  assign wire37_51 = 2'h1 >> wire37_42_52;\n  assign \\wire:missing_edge  = 4'h6 >> { wire47_38_40_42, wire47_38_40_41 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire28_39_41_42, \\wire:missing_edge  };\n  assign wire34_40 = 4'h8 >> { wire47_38_40_42, wire47_38_40_41 };\n  assign \\wire:missing_41  = 4'h8 >> { wire28_39_41_42, wire47_38_40_41 };\n  assign \\wire:missing_42  = 4'h8 >> { wire28_39_41_42, wire47_38_40_42 };\n  assign \\wire10_:missing  = 2'h1 >> wire10_42;\n  assign \\wire35_43_:missing  = 4'h8 >> { wire47_43, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire44_45_:missing_22 , \\wire44_45_:missing_46  };\n  assign wire36_45 = 4'h8 >> { \\wire44_45_:missing_22 , \\wire44_45_:missing_46  };\n  assign wire11_16 = 2'h1 >> wire11_15;\n  assign \\wire12_:missing  = 4'h6 >> { \\wire1_12_:missing , \\wire0_12_:missing_13  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire47_:missing_13 , \\wire0_12_:missing_13  };\n  assign \\wire9_14_:missing  = 4'h8 >> { wire8_14, wire47_14 };\n  assign wire11_15 = 4'h8 >> { \\wire:missing_15_17_20 , \\wire:missing_15_17_19  };\n  assign \\wire:missing_16  = 4'h6 >> { wire11_16, wire16_18_25 };\n  assign \\wire5_22_:missing  = 1'h0;\n  assign \\wire6_:missing_24_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire31_:missing_48_49  = 1'h0;\n  assign \\wire32_47_:missing_50  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire37_42_52;\n  assign \\wire:missing_edge  = wire37_51;\n  assign \\wire:missing_edge  = \\wire32_47_:missing_50 ;\n  assign wire49 = \\wire31_:missing_48_49 ;\n  assign wire48 = \\wire31_:missing_48_49 ;\n  assign \\wire47_:missing  = \\wire32_47_:missing_50 ;\n  assign \\wire44_45_:missing_46  = \\wire:missing_edge ;\n  assign \\wire:missing_27  = \\wire:missing_18_27 ;\n  assign \\wire:missing_edge  = wire47_26;\n  assign wire16_18_25 = \\wire6_:missing_24_25 ;\n  assign \\wire:missing_edge  = \\wire6_:missing_24_25 ;\n  assign wire3_23 = wire47_23;\n  assign \\wire44_45_:missing_22  = \\wire5_22_:missing ;\n  assign wire21 = wire9_21;\n  assign \\wire:missing_15_17_20  = wire2_20;\n  assign \\wire:missing_15_17_19  = wire47_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:3.1-109.10\" *)\nmodule postsynth(\\wire0_12_:missing_13 , \\wire1_12_:missing , wire2_20, wire3_23, wire4_42, wire28_39_41_42, \\wire29_:missing , wire30_42);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:5.9-5.30\" *)\n  input \\wire0_12_:missing_13 ;\n  wire \\wire0_12_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:12.8-12.20\" *)\n  wire wire16_18_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:14.9-14.27\" *)\n  input \\wire1_12_:missing ;\n  wire \\wire1_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:17.9-17.24\" *)\n  input wire28_39_41_42;\n  wire wire28_39_41_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:19.9-19.25\" *)\n  input \\wire29_:missing ;\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:21.9-21.17\" *)\n  input wire2_20;\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:23.10-23.19\" *)\n  output wire30_42;\n  wire wire30_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:25.8-25.30\" *)\n  wire \\wire31_:missing_48_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:26.8-26.30\" *)\n  wire \\wire32_47_:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:30.8-30.17\" *)\n  wire wire36_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:31.8-31.20\" *)\n  wire wire37_42_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:32.8-32.17\" *)\n  wire wire37_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:33.10-33.18\" *)\n  output wire3_23;\n  wire wire3_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:35.8-35.30\" *)\n  wire \\wire44_45_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:36.8-36.30\" *)\n  wire \\wire44_45_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:39.8-39.17\" *)\n  wire wire47_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:40.8-40.17\" *)\n  wire wire47_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:44.8-44.24\" *)\n  wire \\wire47_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:46.8-46.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:47.8-47.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:48.10-48.18\" *)\n  output wire4_42;\n  wire wire4_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:50.8-50.26\" *)\n  wire \\wire5_22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:51.8-51.29\" *)\n  wire \\wire6_:missing_24_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:52.8-52.16\" *)\n  wire wire8_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:56.8-56.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_15_17_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/EA149BCC.v:62.8-62.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16_18_25 = 1'h1;\n  assign wire30_42 = 1'hx;\n  assign \\wire31_:missing_48_49  = 1'h0;\n  assign \\wire32_47_:missing_50  = 1'h1;\n  assign wire36_45 = 1'h0;\n  assign wire37_42_52 = 1'h0;\n  assign wire37_51 = 1'h0;\n  assign wire3_23 = 1'hx;\n  assign \\wire44_45_:missing_22  = 1'h0;\n  assign \\wire44_45_:missing_46  = 1'h0;\n  assign wire47_23 = 1'hx;\n  assign wire47_26 = 1'h0;\n  assign \\wire47_:missing  = 1'h1;\n  assign wire48 = 1'h0;\n  assign wire49 = 1'h0;\n  assign wire4_42 = 1'hx;\n  assign \\wire5_22_:missing  = 1'h0;\n  assign \\wire6_:missing_24_25  = 1'h1;\n  assign wire8_14 = 1'h1;\n  assign \\wire:missing_15_17_20  = wire2_20;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:32:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7/src/top.v'.\nSBY  1:32:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] Copy '/tmp/fuzzmount2DDF5D8C/EA149BCC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7/src/EA149BCC.v'.\nSBY  1:32:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] Copy '/tmp/fuzzmount2DDF5D8C/EA149BCC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7/src/EA149BCC.post.v'.\nSBY  1:32:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: abc pdr\nSBY  1:32:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:32:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] base: Warning: Wire presynth.\\wire4_42 is used but has no driver.\nSBY  1:32:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] base: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY  1:32:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] base: Warning: Wire presynth.\\wire30_42 is used but has no driver.\nSBY  1:32:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] base: finished (returncode=0)\nSBY  1:32:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:32:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] aig: Warning: Wire presynth.\\wire4_42 is used but has no driver.\nSBY  1:32:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] aig: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY  1:32:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] aig: Warning: Wire presynth.\\wire30_42 is used but has no driver.\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] aig: finished (returncode=0)\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: Warning: The network has no constraints.\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: finished (returncode=0)\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] engine_0: Status returned by engine: FAIL\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7'.\nSBY  1:32:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpcekjgqs7] DONE (FAIL, rc=2)\n", :err ""}}}