{
	"author": ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2014",
	"dblpkey": "conf/dac/SamavatianAAS14",
	"doi": "10.1145/2593069.2593086",
	"ee": "http://doi.acm.org/10.1145/2593069.2593086",
	"pages": "197:1-197:6",
	"publisher": "ACM",
	"stemmed": ["an", "effici", "stt", "ram", "last", "level", "cach", "architectur", "for", "gpus"],
	"tag": ["architecture", "performance"],
	"title": "An Efficient STT-RAM Last Level Cache Architecture for GPUs",
	"type": "inproceedings",
	"year": 2014
}