#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028644e0 .scope module, "TB" "TB" 2 1;
 .timescale -9 -12;
v00000000028329e0_0 .net "A", 0 0, v0000000002832940_0;  1 drivers
v0000000002832a80_0 .net "Q", 0 0, v000000000286ceb0_0;  1 drivers
S_0000000002864660 .scope module, "Not_1" "Not" 2 4, 3 2 0, S_00000000028644e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Q"
v000000000286d1a0_0 .net "A", 0 0, v0000000002832940_0;  alias, 1 drivers
v000000000286a2e0_0 .var/real "Capacitance", 0 0;
v00000000028647e0_0 .var/i "Counter", 31 0;
v000000000286ce10_0 .var/real "Power", 0 0;
v000000000286ceb0_0 .var "Q", 0 0;
v0000000002832720_0 .var/i "Voltage", 31 0;
E_000000000286aac0 .event edge, v0000000002832720_0, v000000000286a2e0_0, v00000000028647e0_0;
E_000000000286ae00 .event edge, v000000000286ceb0_0;
E_000000000286b280 .event edge, v000000000286d1a0_0;
S_00000000028327c0 .scope module, "Tester_1" "Tester" 2 5, 4 1 0, S_00000000028644e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "A"
v0000000002832940_0 .var "A", 0 0;
    .scope S_0000000002864660;
T_0 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000000002832720_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000002864660;
T_1 ;
    %pushi/real 1844674407, 4031; load=5.00000e-011
    %pushi/real 1555899, 4009; load=5.00000e-011
    %add/wr;
    %store/real v000000000286a2e0_0;
    %end;
    .thread T_1;
    .scope S_0000000002864660;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028647e0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000000002864660;
T_3 ;
    %wait E_000000000286b280;
    %delay 5500, 0;
    %load/vec4 v000000000286d1a0_0;
    %inv;
    %store/vec4 v000000000286ceb0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002864660;
T_4 ;
    %wait E_000000000286ae00;
    %load/vec4 v00000000028647e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000028647e0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002864660;
T_5 ;
    %wait E_000000000286aac0;
    %load/vec4 v0000000002832720_0;
    %load/vec4 v0000000002832720_0;
    %mul;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v000000000286a2e0_0;
    %mul/wr;
    %load/vec4 v00000000028647e0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %store/real v000000000286ce10_0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000028327c0;
T_6 ;
    %vpi_call 4 7 "$display", "Prueba 1, A=0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002832940_0, 0;
    %delay 10000, 0;
    %vpi_call 4 11 "$display", "Prueba 2, A=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002832940_0, 0;
    %delay 10000, 0;
    %vpi_call 4 15 "$monitor", "A los %g ns, A: %b, Y: %d, cuenta %g, potencia %g", $time, v0000000002832940_0, v000000000286ceb0_0, v00000000028647e0_0, v000000000286ce10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000028644e0;
T_7 ;
    %vpi_call 2 10 "$dumpfile", "Not.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %vpi_call 2 12 "$display", "Entrada_A Salida_Q" {0 0 0};
    %vpi_call 2 13 "$monitor", " %b %b", v00000000028329e0_0, v0000000002832a80_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "TB.v";
    "Not.v";
    "Tester.v";
