<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2023-11-01 08:54:04 -->
<manual text="Dracula User Guide" description="The Dracula product offers a complete set of integrated applications for verifying IC layout design.  This book contains task-related information about the Dracula standalone verification product." href="draculauserTOC.html" pdfref="draculauser.pdf" type="User Guide" >
   <topic  href="preface.html#pgfId-1015430" text="Preface" >
      <topic  href="preface.html#pgfId-1016425" text="Related Documents" />
      <topic  href="preface.html#pgfId-1016433" text="Typographic and Syntax Conventions" />
   </topic>
   <topic  href="chap1.html#pgfId-1011663" text="Interfaces to Dracula" >
      <topic  href="chap1.html#pgfId-1015856" text="Overview of This Chapter" />
      <topic  href="chap1.html#pgfId-1014285" text="Using Cadence Data in Dracula" >
         <topic  href="chap1.html#pgfId-1014298" text="Preparing To Use a DFII Database" />
         <topic  href="chap1.html#pgfId-1014324" text="Specifying the Path to Your Layout" />
         <topic  href="chap1.html#pgfId-1014347" text="Controlling Case Sensitivity" />
         <topic  href="chap1.html#pgfId-1014393" text="Extracting Objects from a DFII Layout" />
         <topic  href="chap1.html#pgfId-1014431" text="Sample Rules File" />
         <topic  href="chap1.html#pgfId-1014437" text="Converting a GDSII Rules File for Cadence Input" />
      </topic>
   </topic>
   <topic  href="chap2.html#pgfId-1011663" text="Writing Rules for Dracula" >
      <topic  href="chap2.html#pgfId-1014282" text="Writing Dracula Rules Files" >
         <topic  href="chap2.html#pgfId-1014287" text="Using Rules File Examples" />
         <topic  href="chap2.html#pgfId-1014455" text="Techniques for Preparing Your Rules File" />
      </topic>
      <topic  href="chap2.html#pgfId-1014483" text="Writing DRC Checks" >
         <topic  href="chap2.html#pgfId-1014498" text="Writing Antenna Checks" />
         <topic  href="chap2.html#pgfId-1014833" text="Writing In-the-Direction-Of Checks" />
         <topic  href="chap2.html#pgfId-1014990" text="Writing Exact Contact Size Checks" />
         <topic  href="chap2.html#pgfId-1015004" text="Writing Metal Reflection/ Crosstalk Checks" />
         <topic  href="chap2.html#pgfId-1015010" text="Writing Electromigration Checks" />
         <topic  href="chap2.html#pgfId-1015213" text="Writing Corner Checks" />
         <topic  href="chap2.html#pgfId-1015239" text="Writing Edge Checks" />
      </topic>
      <topic  href="chap2.html#pgfId-1015335" text="Defining Devices" />
      <topic  href="chap2.html#pgfId-1015397" text="Connecting Your Network" >
         <topic  href="chap2.html#pgfId-1015400" text="Determining the Master Layer" />
         <topic  href="chap2.html#pgfId-1015413" text="Connecting Multiple Layers" />
      </topic>
      <topic  href="chap2.html#pgfId-1015473" text="Preparing To Use Dracula Interactive" />
   </topic>
   <topic  href="chap3.html#pgfId-1065083" text="Working With 32 and 64-bit Applications" />
   <topic  href="chap4.html#pgfId-1011663" text="Selecting a Run Mode" >
      <topic  href="chap4.html#pgfId-1014267" text="About Run Modes" />
      <topic  href="chap4.html#pgfId-1014286" text="Using Flat Mode" >
         <topic  href="chap4.html#pgfId-1014290" text="Running Dracula in Flat Mode" />
         <topic  href="chap4.html#pgfId-1014297" text="When To Use Flat Mode" />
         <topic  href="chap4.html#pgfId-1014310" text="Verifying Gate Arrays" />
         <topic  href="chap4.html#pgfId-1014319" text="Texting for Flat Mode" />
      </topic>
      <topic  href="chap4.html#pgfId-1014324" text="Using Dracula Distributed Processing" >
         <topic  href="chap4.html#pgfId-1014327" text="When To Use Dracula Distributed Processing" />
      </topic>
      <topic  href="chap4.html#pgfId-1014343" text="Using Hierarchical Mode" >
         <topic  href="chap4.html#pgfId-1014347" text="Running Dracula in Hierarchical Mode" />
         <topic  href="chap4.html#pgfId-1014354" text="What the Hierarchical Design Rule Checker Checks" />
         <topic  href="chap4.html#pgfId-1014363" text="When To Use the Hierarchical Design Rule Checker" />
      </topic>
      <topic  href="chap4.html#pgfId-1014386" text="Using Multilevel Mode" >
         <topic  href="chap4.html#pgfId-1014389" text="Running Dracula in Multilevel Mode" />
         <topic  href="chap4.html#pgfId-1014395" text="Selecting Hcells for a Multilevel Run" />
         <topic  href="chap4.html#pgfId-1014403" text="When To Use Multilevel Mode" />
      </topic>
      <topic  href="chap4.html#pgfId-1014411" text="Using Cell Mode" >
         <topic  href="chap4.html#pgfId-1014416" text="Running Dracula in Cell Mode" />
         <topic  href="chap4.html#pgfId-1014425" text="When To Use Cell Mode" />
         <topic  href="chap4.html#pgfId-1014487" text="Texting for Cell Mode" />
      </topic>
      <topic  href="chap4.html#pgfId-1014780" text="Using Composite Mode" >
         <topic  href="chap4.html#pgfId-1014785" text="Running Dracula in Composite Mode" />
         <topic  href="chap4.html#pgfId-1014790" text="Checks in Composite Mode" />
         <topic  href="chap4.html#pgfId-1014811" text="When To Use Composite Mode" />
         <topic  href="chap4.html#pgfId-1014830" text="Composite Mode and Blackbox LVS" />
         <topic  href="chap4.html#pgfId-1014835" text="Texting for Composite Mode" />
      </topic>
      <topic  href="chap4.html#pgfId-1014936" text="Improving Performance" >
         <topic  href="chap4.html#pgfId-1014939" text="Grouping Functions" />
         <topic  href="chap4.html#pgfId-1014995" text="Preallocating Swap Space" />
         <topic  href="chap4.html#pgfId-1015013" text="Optimizing Rules" />
         <topic  href="chap4.html#pgfId-1015018" text="X-to-Y Ratio of the Circuit" />
      </topic>
   </topic>
   <topic  href="chap5.html#pgfId-1011663" text="Extracting RC Parasitics" >
      <topic  href="chap5.html#pgfId-1014292" text="About RC Extraction" />
      <topic  href="chap5.html#pgfId-1014304" text="Ensuring Accuracy in RC Extraction" >
         <topic  href="chap5.html#pgfId-1014312" text="Providing Constants" />
         <topic  href="chap5.html#pgfId-1014321" text="Adjusting Your Design Database for Fabrication Effects" />
         <topic  href="chap5.html#pgfId-1014332" text="Using Equations with Flexible LPE" />
      </topic>
      <topic  href="chap5.html#pgfId-1014382" text="Extracting Parasitic Capacitance" >
         <topic  href="chap5.html#pgfId-1014396" text="Preparing To Extract Capacitance" />
         <topic  href="chap5.html#pgfId-1014532" text="Constants for Debugging Capacitance" />
         <topic  href="chap5.html#pgfId-1014547" text="Extracting Overlap and Sidewall Capacitance" />
         <topic  href="chap5.html#pgfId-1014603" text="Extracting Directional Sidewall Capacitance" />
         <topic  href="chap5.html#pgfId-1014703" text="Correcting for Colinear Sidewall Capacitance" />
         <topic  href="chap5.html#pgfId-1014797" text="Extracting Single-Layer Fringe Capacitance" />
         <topic  href="chap5.html#pgfId-1014813" text="Extracting Two-Layer Fringe Capacitance" />
         <topic  href="chap5.html#pgfId-1014831" text="Extracting Over-the-Cell Routing Wire Overlap Capacitance with Cell Geometries in HLPE" />
      </topic>
      <topic  href="chap5.html#pgfId-1014910" text="Extracting Parasitic Resistance" >
         <topic  href="chap5.html#pgfId-1014930" text="Preparing to Extract Resistance" />
         <topic  href="chap5.html#pgfId-1018063" text="Creating Resistor Recognition Layers" />
         <topic  href="chap5.html#pgfId-1015169" text="Extracting Simple Metal and Poly Resistors" />
         <topic  href="chap5.html#pgfId-1015187" text="Extracting Two-Layer Metal Parasitics" />
         <topic  href="chap5.html#pgfId-1015209" text="Extracting Contact Resistors" />
         <topic  href="chap5.html#pgfId-1015264" text="Extracting Diffusion Resistors" />
         <topic  href="chap5.html#pgfId-1015322" text="Correcting Sidewall Capacitance" />
         <topic  href="chap5.html#pgfId-1015375" text="Extracting Fringe Capacitance in PRE" />
         <topic  href="chap5.html#pgfId-1015449" text="Controlling How Contacts Are Cut" />
      </topic>
      <topic  href="chap5.html#pgfId-1015493" text="Extracting 2.5D MB Parasitics" >
         <topic  href="chap5.html#pgfId-1015501" text="Dracula 2.5D MB Capabilities" />
         <topic  href="chap5.html#pgfId-1015511" text="Using Piecewise Analysis" />
         <topic  href="chap5.html#pgfId-1015524" text="Extracting Sidewall Capacitance with Fringing Effects" />
      </topic>
      <topic  href="chap5.html#pgfId-1015584" text="Using One Function to Extract RC Parasitics" >
         <topic  href="chap5.html#pgfId-1015598" text="Defining Parasitics Layers" />
         <topic  href="chap5.html#pgfId-1015621" text="Extracting Overlap and Sidewall Capacitance" />
         <topic  href="chap5.html#pgfId-1015632" text="Extracting Directional Sidewall and Colinear Edge Capacitance" />
         <topic  href="chap5.html#pgfId-1015642" text="Extracting 2D3B Capacitance" />
         <topic  href="chap5.html#pgfId-1015650" text="Extracting One- and Two-Layer Fringe Capacitance" />
         <topic  href="chap5.html#pgfId-1015665" text="Modifying the Coefficient Generator Interface with Dracula to Improve LPE Accuracy" />
         <topic  href="chap5.html#pgfId-1015819" text="Extracting Sheet Resistance" />
         <topic  href="chap5.html#pgfId-1015832" text="Extracting Multiple Resistance on the Same Metal Layer" />
         <topic  href="chap5.html#pgfId-1015931" text="Extracting Contact Resistance" />
         <topic  href="chap5.html#pgfId-1016540" text="Capacitance or Resistor Model in the Extracted Netlist" />
         <topic  href="chap5.html#pgfId-1015938" text="Function Syntax" />
         <topic  href="chap5.html#pgfId-1015945" text="Before You Start" />
         <topic  href="chap5.html#pgfId-1015960" text="Creating Additional Subtypes" />
         <topic  href="chap5.html#pgfId-1015975" text="Examples" />
      </topic>
      <topic  href="chap5.html#pgfId-1015999" text="Extracting a Single Net" >
         <topic  href="chap5.html#pgfId-1016031" text="Before You Start" />
         <topic  href="chap5.html#pgfId-1016038" text="Coding Single-Net Extraction" />
      </topic>
      <topic  href="chap5.html#pgfId-1018174" text="The Dracula To RCX (dracToRcx) Interface" >
         <topic  href="chap5.html#pgfId-1019003" text="Module Descriptions" />
         <topic  href="chap5.html#pgfId-1018641" text="RCX Commands" />
         <topic  href="chap5.html#pgfId-1018354" text="Running the DracToRCX Interface" />
      </topic>
   </topic>
   <topic  href="chap6.html#pgfId-1011663" text="Setting up Hierarchical Dracula" >
      <topic  href="chap6.html#pgfId-1014269" text="About Hierarchical Dracula" >
         <topic  href="chap6.html#pgfId-1014282" text="Prerequisites" />
         <topic  href="chap6.html#pgfId-1014287" text="Hierarchical Products and Modes" />
      </topic>
      <topic  href="chap6.html#pgfId-1014363" text="Running a Hierarchical Design Rule Check" >
         <topic  href="chap6.html#pgfId-1014371" text="Writing Hierarchical Design Rules" />
         <topic  href="chap6.html#pgfId-1014710" text="Checking Memories and Arrays" />
         <topic  href="chap6.html#pgfId-1014811" text="Using HDRC Output" />
      </topic>
      <topic  href="chap6.html#pgfId-1015033" text="Selecting Hcells" >
         <topic  href="chap6.html#pgfId-1015039" text="Selecting Hcells Automatically" />
         <topic  href="chap6.html#pgfId-1015063" text="Selecting Hcells Manually To Improve Performance" />
      </topic>
      <topic  href="chap6.html#pgfId-1015093" text="Running a Multilevel Design Rule Check" >
         <topic  href="chap6.html#pgfId-1015100" text="Understanding Multilevel Processing" />
         <topic  href="chap6.html#pgfId-1015152" text="Running a Multilevel Hierarchical DRC" />
      </topic>
      <topic  href="chap6.html#pgfId-1015162" text="Running a Hierarchical Electrical Rules Check" >
         <topic  href="chap6.html#pgfId-1015165" text="Writing Hierarchical Electrical Rules" />
         <topic  href="chap6.html#pgfId-1015312" text="Deciding What To Check" />
         <topic  href="chap6.html#pgfId-1015326" text="Connecting the Network" />
         <topic  href="chap6.html#pgfId-1015346" text="Flattening Power and Ground Text" />
         <topic  href="chap6.html#pgfId-1015394" text="Excluding Hcell Geometries in HERC" />
         <topic  href="chap6.html#pgfId-1015403" text="Using Composite Plane Geometries in Hcells" />
         <topic  href="chap6.html#pgfId-1015474" text="Using HERC Output" />
      </topic>
      <topic  href="chap6.html#pgfId-1015693" text="Running a Hierarchical Network Comparison" >
         <topic  href="chap6.html#pgfId-1015698" text="Writing Hierarchical Network Comparison Rules" />
         <topic  href="chap6.html#pgfId-1015892" text="HLVS Prerequisites" />
         <topic  href="chap6.html#pgfId-1015990" text="Excluding Hcell Geometries in HLVS" />
         <topic  href="chap6.html#pgfId-1016066" text="Using Cell Boundaries" />
         <topic  href="chap6.html#pgfId-1016109" text="Marking Feedthroughs on the Layout" />
         <topic  href="chap6.html#pgfId-1016126" text="Using a Cross-Reference File for Hcell Names" />
         <topic  href="chap6.html#pgfId-1016135" text="Preparing Your Netlist" />
         <topic  href="chap6.html#pgfId-1016181" text="Compiling Your Netlist" />
      </topic>
      <topic  href="chap6.html#pgfId-1016190" text="Running Hierarchical Parameter Extractions" >
         <topic  href="chap6.html#pgfId-1016200" text="About Hierarchical Parameter Extraction" />
         <topic  href="chap6.html#pgfId-1016254" text="Writing Parameter Extraction Rules" />
         <topic  href="chap6.html#pgfId-1016264" text="Using a Cross-Reference File for Hcell Names" />
         <topic  href="chap6.html#pgfId-1016273" text="Using HLPE To Extract a Complete Netlist" />
      </topic>
      <topic  href="chap6.html#pgfId-1016294" text="Making Hierarchical Dracula Run Faster" >
         <topic  href="chap6.html#pgfId-1019235" text="Maximizing Operations" />
         <topic  href="chap6.html#pgfId-1016310" text="Minimizing Redundant Checking" />
         <topic  href="chap6.html#pgfId-1016345" text="Altering the Hcell Selection Criteria" />
      </topic>
   </topic>
   <topic  href="draculauserIX.html#pgfId-1036761" text="Index" />
</manual>
