

================================================================
== Vitis HLS Report for 'mod_product'
================================================================
<<<<<<< HEAD:rsa_optimized2/rsa_opt2_hls/solution1/.autopilot/db/mod_product.verbose.sched.rpt
* Date:           Thu Dec  5 17:01:35 2024
=======
* Date:           Thu Dec 12 16:52:59 2024
>>>>>>> origin/branch2:rsa_optimized2/baseline/solution1/.autopilot/db/mod_product.verbose.sched.rpt

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_opt2_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      513|      513|  5.130 us|  5.130 us|  513|  513|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mod_Product  |      512|      512|         2|          -|          -|   256|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 4 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N"   --->   Operation 6 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i256 %b_read"   --->   Operation 8 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_i = zext i256 %N_read"   --->   Operation 9 'zext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i256 %N_read"   --->   Operation 10 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln45 = store i9 0, i9 %i" [rsa.cpp:45]   --->   Operation 11 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln45 = store i257 %zext_ln186_1, i257 %rhs" [rsa.cpp:45]   --->   Operation 12 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body" [rsa.cpp:45]   --->   Operation 13 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [rsa.cpp:45]   --->   Operation 14 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.66ns)   --->   "%icmp_ln45 = icmp_eq  i9 %i_3, i9 256" [rsa.cpp:45]   --->   Operation 15 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%i_4 = add i9 %i_3, i9 1" [rsa.cpp:45]   --->   Operation 17 'add' 'i_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body.split, void %for.end" [rsa.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_load_1 = load i257 %rhs"   --->   Operation 19 'load' 'rhs_load_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i258 @_ssdm_op_BitConcatenate.i258.i257.i1, i257 %rhs_load_1, i1 0"   --->   Operation 20 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (4.71ns)   --->   "%icmp_ln1035 = icmp_ugt  i258 %ret_V, i258 %conv_i"   --->   Operation 21 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln45)> <Delay = 4.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_2 = shl i257 %rhs_load_1, i257 1"   --->   Operation 22 'shl' 't_V_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.44ns)   --->   "%t_V = sub i257 %t_V_2, i257 %zext_ln186"   --->   Operation 23 'sub' 't_V' <Predicate = (!icmp_ln45)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln45 = store i9 %i_4, i9 %i" [rsa.cpp:45]   --->   Operation 24 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_load = load i257 %rhs"   --->   Operation 25 'load' 'rhs_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i257 %rhs_load"   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i256 %trunc_ln186" [rsa.cpp:59]   --->   Operation 27 'ret' 'ret_ln59' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [rsa.cpp:43]   --->   Operation 28 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.44ns)   --->   "%t_V = sub i257 %t_V_2, i257 %zext_ln186"   --->   Operation 29 'sub' 't_V' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.55ns)   --->   "%t_V_3 = select i1 %icmp_ln1035, i257 %t_V, i257 %t_V_2" [rsa.cpp:48]   --->   Operation 30 'select' 't_V_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln45 = store i257 %t_V_3, i257 %rhs" [rsa.cpp:45]   --->   Operation 31 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body" [rsa.cpp:45]   --->   Operation 32 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln45', rsa.cpp:45) of constant 0 on local variable 'i' [10]  (1.59 ns)

 <State 2>: 4.71ns
The critical path consists of the following:
	'load' operation ('rhs_load_1') on local variable 'rhs' [20]  (0 ns)
	'icmp' operation ('icmp_ln1035') [23]  (4.71 ns)

 <State 3>: 6.58ns
The critical path consists of the following:
	'sub' operation ('t.V') [25]  (3.44 ns)
	'select' operation ('t.V', rsa.cpp:48) [26]  (1.56 ns)
	'store' operation ('store_ln45', rsa.cpp:45) of variable 't.V', rsa.cpp:48 on local variable 'rhs' [28]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
