
*** Running vivado
    with args -log design_1_image_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_gen_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_image_gen_0_0.tcl -notrace
Command: synth_design -top design_1_image_gen_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10634 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1310.730 ; gain = 62.988 ; free physical = 144 ; free virtual = 1110
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_image_gen_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_image_gen_0_0/synth/design_1_image_gen_0_0.vhd:73]
INFO: [Synth 8-3491] module 'image_gen' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/new/image_gen.vhd:26' bound to instance 'U0' of component 'image_gen' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_image_gen_0_0/synth/design_1_image_gen_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'image_gen' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/new/image_gen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'image_gen' (1#1) [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/new/image_gen.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_gen_0_0' (2#1) [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_image_gen_0_0/synth/design_1_image_gen_0_0.vhd:73]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[10]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[9]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[8]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[7]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[6]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[5]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[4]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[3]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[2]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[1]
WARNING: [Synth 8-3331] design image_gen has unconnected port v_position[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.340 ; gain = 107.598 ; free physical = 195 ; free virtual = 1017
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.340 ; gain = 107.598 ; free physical = 119 ; free virtual = 953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.340 ; gain = 107.598 ; free physical = 120 ; free virtual = 953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1677.363 ; gain = 0.000 ; free physical = 1644 ; free virtual = 2375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:03:46 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 1417 ; free virtual = 2437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:03:46 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 1419 ; free virtual = 2439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:03:46 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 1419 ; free virtual = 2439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:03:46 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 1403 ; free virtual = 2424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module image_gen 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[10]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[9]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[8]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[7]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[6]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[5]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[4]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[3]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[2]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[1]
WARNING: [Synth 8-3331] design design_1_image_gen_0_0 has unconnected port v_position[0]
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[0]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[1]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[2]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[3]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[4]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[5]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/blue_out_reg[6]' (FDR) to 'U0/blue_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[0]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[1]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[2]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[3]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[4]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[5]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/green_out_reg[6]' (FD) to 'U0/green_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/green_out_reg[7] )
INFO: [Synth 8-3332] Sequential element (U0/green_out_reg[7]) is unused and will be removed from module design_1_image_gen_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:03:47 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 1457 ; free virtual = 2483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:04:03 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 200 ; free virtual = 1412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:04:03 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 198 ; free virtual = 1410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:04:03 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 192 ; free virtual = 1404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 137 ; free virtual = 1351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 136 ; free virtual = 1350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 136 ; free virtual = 1350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 136 ; free virtual = 1350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 136 ; free virtual = 1349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 135 ; free virtual = 1349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     2|
|2     |FDRE |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     7|
|2     |  U0     |image_gen |     7|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:04:04 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 135 ; free virtual = 1349
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1677.363 ; gain = 107.598 ; free physical = 168 ; free virtual = 1383
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:04:05 . Memory (MB): peak = 1677.363 ; gain = 429.621 ; free physical = 168 ; free virtual = 1383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:04:07 . Memory (MB): peak = 1677.363 ; gain = 490.098 ; free physical = 1254 ; free virtual = 2471
INFO: [Common 17-1381] The checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/design_1_image_gen_0_0_synth_1/design_1_image_gen_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/design_1_image_gen_0_0_synth_1/design_1_image_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_image_gen_0_0_utilization_synth.rpt -pb design_1_image_gen_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1677.363 ; gain = 0.000 ; free physical = 1294 ; free virtual = 2511
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 15:26:33 2018...
