[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F051K8U6 production of GEEHY from the text: www.geehy.com  \nPage 0 \n \nAPM32F051x6/x8  \nArm® Cortex® -M0+ based 32 -bit MCU  \n \nVersion: V1.6   \nDatasheet  \n www.geehy.com  \nPage 1 \n1 Product characteristics  \n\uf06e System architecture  \n 32-bit Arm® Cortex ® -M0+ core  \n Up to 48MHz working frequency  \n\uf06e Memory  \n Flash: 32~64KB  \n SRAM\n 8KB \n\uf06e Clock  \n 4~32MHz crystal oscillator  \n RTC 32KHz oscillator with calibration  \n Internal 40KHz RC oscillator  \n Internal 8MHz RC oscillator  \n PLL supports 6 times of frequency  \n\uf06e Reset and power \nmanagement  \n Digital and I/O power supply voltage: \nVDD=2.0~3.6V  \n Analog power supply voltage: V DDA = \nVDD ~3.6V  \n Power -on/power -down  reset \n(POR/PDR)  \n Programmable power supply voltage \ndetector (PVD)  supported  \n Support external battery VBAT as \npower supply of RTC and backup \nregister: V BAT=1.65~3.6V  \n\uf06e Low-power mode  \n Sleep, stop and standby  \n\uf06e Up to 55 fast I/O pins  \n Support all mappable external interrupt \nvectors  \n Up to 36 I/Os have 5V fault tolerance  \n\uf06e 5-channe l DMA controller  \n\uf06e Analog peripherals  \n 1 12-bit AD C; up to 16 external \nchannels supported, conversion range: \n0 ~ 3.6V, independent analog power \nsupply: 2.4~3.6V  \n 1 12-bit DAC  \n 2 programmable analog comparators  \n Up to 18 capacitive sensing channels, \nsupporting touch, linear and rotation \ntouch sensors  \uf06e Timer  \n 1 16-bit advanced control timer that can \nprovide up to 7 -channel PWM output, \nsupport dead zone generation and \nbraking input functions  \n 1 32 -bit and 5 16 -bit general -purpose \ntimers, each with up to 4 independent  \nchannels to support input \ncapture/output comparison, PWM \ncomplementation, infrared control \ndecoding or DAC control.  \n 1 16-bit basic timer  \n 1 independent watchdog and 1 system \nwindow watchdog timer  \n 1 system tick timer  \n\uf06e RTC \n Support calendar function  \n Alarm and regular wake -up from \nstop/standby mode  \n\uf06e Communication interface  \n 2 I2C  interfaces; one supports ultra fast \nspeed (1Mbit/s) and SMBus/PMBus \nand wake -up \n 2 USART interfaces, all support master \nsynchro nous SPI and modem control, \none of which supports ISO7816 \ninterface, LIN, IrDA interface, automatic \nbaud rate detection and wake -up \n 2 SPI interfaces (18Mbit/s), one \nsupports I2S interface multiplexing  \n 1 HDMI CEC interface, woken up on \nreceiving at the first time  \n\uf06e CRC computing unit  \n\uf06e Serial wire debugging (SWD)  \n\uf06e 96-bit UID \n \n \n \n \n \n www.geehy.com  \nPage 2 \nContents  \n1 Product characteristics  ................................ ................................ ............................  1 \n2 Product information  ................................ ................................ ................................ . 5 \n3 Pin in formation  ................................ ................................ ................................ .........  6 \n3.1 Pin distribution  ................................ ................................ ................................ ...............................  6 \n3.2 Pin function description  ................................ ................................ ................................ ..................  9 \n4 Functional description  ................................ ................................ ...........................  17 \n4.1 System Block Diagram  ................................ ................................ ................................ .................  18 \n4.2 Core  ................................ ................................ ................................ ................................ .............  19 \n4.3 Memory  ................................ ................................ ................................ ................................ ........  19 \n4.4 Memory mapping  ................................ ................................ ................................ .........................  19 \n4.5 Power Management  ................................ ................................ ................................ .....................  21 \n4.5.1  Power Supply Scheme  ................................ ................................ ................................ ..........................  21 \n4.5.2  Voltage regulator  ................................ ................................ ................................ ................................ ... 21 \n4.5.3  Power Supply Monitor  ................................ ................................ ................................ ...........................  22 \n4.6 Clock tree  ................................ ................................ ................................ ................................ ..... 23 \n4.7 Clocks and startup  ................................ ................................ ................................ .......................  24 \n4.8 Real-time clock (RTC)  ................................ ................................ ................................ ..................  24 \n4.9 Startup mode  ................................ ................................ ................................ ...............................  24 \n4.10 CRC computing unit  ................................ ................................ ................................ .....................  24 \n4.11 Interrupt controller  ................................ ................................ ................................ ........................  24 \n4.11.1 Nested Vector Interrupt Controller (NVIC)  ................................ ................................ .............................  24 \n4.11.2  External Interrupt/Event Controller (EINT)  ................................ ................................ ............................  25 \n4.12 DMA  ................................ ................................ ................................ ................................ .............  25 \n4.13 Timer  ................................ ................................ ................................ ................................ ............  25 \n4.14 System tick timer  ................................ ................................ ................................ ..........................  27 \n4.15 Communication interface  ................................ ................................ ................................ .............  27 \n4.15.1  I2C bus  ................................ ................................ ................................ ................................ ..................  27 \n4.15.2  Universal synchronous/asynchronous transmitter receiver (USART)  ................................ ...................  27 \n4.15.3  Serial peripheral interface SPI/I2S bus  ................................ ................................ ................................ . 27 \n4.16 General -purpose input and output interface (GPIO)  ................................ ................................ .... 27 \n4.17 Analog peripherals  ................................ ................................ ................................ .......................  28 \n4.17.1  ADC (analog/digital converter)  ................................ ................................ ................................ ..............  28 \n4.17.2  Internal reference voltage (V REFINT ) ................................ ................................ ................................ ....... 28 \n www.geehy.com  \nPage 3 \n4.17.3  VBAT Monitor  ................................ ................................ ................................ ................................ ...........  28 \n4.17.4  DAC (digital/analog converter)  ................................ ................................ ................................ ..............  28 \n4.17.5  Comparator (COMP)  ................................ ................................ ................................ .............................  28 \n4.17.6 Touch sensor controller (TSC)  ................................ ................................ ................................ ...............  28 \n4.18 Serial wire debug port (SW -DP) ................................ ................................ ................................ ... 30 \n5 Electrical characteristics  ................................ ................................ .......................  31 \n5.1 Test condition  ................................ ................................ ................................ ...............................  31 \n5.1.1  Maximum and minimum values  ................................ ................................ ................................ .............  31 \n5.1.2  Typical values  ................................ ................................ ................................ ................................ ........  31 \n5.1.3  Typical curve  ................................ ................................ ................................ ................................ ..........  31 \n5.1.4  Power supply scheme  ................................ ................................ ................................ ...........................  31 \n5.1.5  Load capacitance  ................................ ................................ ................................ ................................ .. 32 \n5.2 Absolute maximum ratings  ................................ ................................ ................................ ...........  32 \n5.2.1  Maximum rated voltage characteristics  ................................ ................................ ................................ . 33 \n5.2.2  Maximum Rated Current Features  ................................ ................................ ................................ ........  33 \n5.2.3  Maximum electrostatic characteristics  ................................ ................................ ................................ ... 34 \n5.2.4  Static latch -up ................................ ................................ ................................ ................................ ........  34 \n5.2.5  Maximum temperature characteristics  ................................ ................................ ................................ .. 34 \n5.3 Test under general operating conditions  ................................ ................................ ......................  35 \n5.3.1  Test of Embedded Reset and Power Control Block Characteristics  ................................ .....................  35 \n5.3.2  Test of Built -in Reference Voltage Characteristics  ................................ ................................ ................  36 \n5.3.3  Power consumption  ................................ ................................ ................................ ...............................  36 \n5.3.4  Characteristics of external clock source  ................................ ................................ ................................  40 \n5.3.5  Characteristics of internal clock source  ................................ ................................ ................................ . 41 \n5.3.6  Wake -up time in low power mode  ................................ ................................ ................................ .........  42 \n5.3.7  PLL Characteristics  ................................ ................................ ................................ ................................  42 \n5.3.8 Memory characteristics  ................................ ................................ ................................ ..........................  43 \n5.3.9  I/O port characteristics  ................................ ................................ ................................ ...........................  43 \n5.3.10  NRST pin characteristics  ................................ ................................ ................................ .......................  45 \n5.3.11  Communication interface  ................................ ................................ ................................ .......................  45 \n5.3.12  12-bit ADC characteristics  ................................ ................................ ................................ .....................  48 \n5.3.13  DAC Characteristics  ................................ ................................ ................................ ..............................  49 \n5.3.14 Comparator (COMP)  ................................ ................................ ................................ .............................  50 \n6 Package information  ................................ ................................ ..............................  51 \n6.1 LQFP64 package information  ................................ ................................ ................................ ...... 51 \n www.geehy.com  \nPage 4 \n6.2 LQFP48 package information  ................................ ................................ ................................ ...... 54 \n6.3 LQFP32 package information  ................................ ................................ ................................ ...... 57 \n6.4 QFN48 package information  ................................ ................................ ................................ ........  59 \n6.5 QFN32 package information  ................................ ................................ ................................ ........  62 \n7 Ordering Information  ................................ ................................ ..............................  64 \n8 Packaging Information  ................................ ................................ ...........................  66 \n8.1 Reel Packaging  ................................ ................................ ................................ ............................  66 \n8.2 Tray packaging  ................................ ................................ ................................ ............................  68 \n9 Commonly Used Function Module Denomination  ................................ ...............  71 \n10 Revision History  ................................ ................................ ................................ ..... 72 \n \n www.geehy.com  \nPage 5 \n2 Product information  \nSee the following table for APM32F051x6x8 product functions and peripheral configuration.  \nTable 1 Functions and Peripherals of APM32F051x6x8 Series Chips   \nProduct  APM32F051xx  \nModel  K6 K8 C6 C8 K6 K8 C6 C8 R6 R8 \nPackage  QFN32  QFN48  LQFP32  LQFP48  LQFP64  \nCore and maximum working frequency  Arm® 32-bit Cortex®-M0+@48MHz  \nOperating voltage  2.0~3.6V  \nFlash (KB)  32 64 32 64 32 64 32 64 32 64 \nSRAM(KB)  8 \nTimer  16-bit general  5 \n32-bit general  1 \n16-bit advanced  1 \n16-bit basic  1 \nSystem tick timer  1 \nWatchdog  2 \nReal-time clock  1 \nCommunication interface  USART  2 \nSPI/I2S  1(1)/1 2/1 1(1)/1 2/1 \nI2C 1(2) 2 1(2) 2 \n12-bit ADC  Unit 1 \nExternal channel  10 16 \nInternal channel  3 \n12-bit DAC  Unit 1 \nChannel  1 \nGPIOs  27 39 25 39 55 \nAnalog comparator  2 \nOperating temperature  Ambient temperature: -40℃ to 85℃/-40℃ to 105℃ \nJunction temperature: -40℃ to 105℃/-40℃ to 125℃ \nNote:  \n(1) SPI2 does not exist.  \n(2) I2C2 does not exist.  \n www.geehy.com  \nPage 6 \n3 Pin information  \n3.1 Pin distribution  \nFigure 1 Distribution Diagram of APM32F051x6x8 Series LQFP64 Pins  \nLQFP646463626160595857\n48\n47\n46\n45\n44\n43\n42\n411\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n17181920212223242526272840\n39\n38\n3756555453\n13\n14\n15\n1652515049\n36\n35\n34\n33\n29303132PA8PA9PA10PA11PA12PA13PF6PF7\nPC7PC8PC9\nPC6\nPB13PB14PB15\nPB12PA3\nPF4\nPA4\nPA5\nPA6\nPA7\nPC4\nPB1PF5\nPB0PC5\nPB2\nVSSPB10\nPB11\nVDDVBAT\nPF0-OSC_IN\nPF1-OSC_OUT\nNRST\nPA0VSSA\nPA1\nPA2PC14-OSC32_IN\nPC15-OSC32_OUT\nVDDAPC13\nPC0\nPC1\nPC2\nPC3\nVDD\nVSS\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPD2PB9\nPB3PB4\nPC12\nPA15PC11\nPC10\nPA14\n \n www.geehy.com  \nPage 7 \nFigure 2 Distribution Diagram of APM32F051x6x8 Series LQFP48 Pins  \nLQFP481 VBAT\n2 PC13\n3 PC14-OSC32_IN\n4\n PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7 NRST\n8 VSSA\n9 VDDA\n10PA0\n11PA1\n12PA2PF7 36\nPF6 35\nPA1334\nPA12 33\nPA1132\nPA1031\nPA930\nPA829\nPB15 28\nPB14 27\nPB13 26\nPB12 2547\nVSS\n46\nPB9\n45\nPB8\n44\nBOOT0\n43\nPB7\n42\nPB6\n41\nPB5\n40\nPB4\n39\nPB3\n38\nPA15\n48\nVDD PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSSPB10\nPB11PB2\nVDD37\nPA14\n14151617181920212223 13 24\n \nFigure 3 Distribution Diagram of APM32F051x6x8 Series LQFP32 Pins  \nLQFP323231302928272625VSS\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nVDDPA8PA9PA10PA11PA12PA13PA14PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSS9101112141516 13VDD\nPF0-OSC_IN\nPF1-OSC_OUT\nNRST\nPA0VDDA\nPA1\nPA21\n2\n3\n4\n5\n6\n7\n823\n22\n21\n20\n19\n18\n1724\n \n www.geehy.com  \nPage 8 \nFigure 4 Distribution Diagram of A PM32F051x6x8 Series QFN48 Pins  \n1 VBAT\n2 PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7 NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nPF747\nPF646\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS19\nVDD20PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25QFN48\nExposed pad0VSS\n \nFigure 5 Distribution Diagram of APM32F051x6x8 Series QFN32 Pins  \nQFN3232\n31\n30\n29\n28\n27\n26\n25PB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nVDDPA8PA9PA10PA11PA12PA13PA14PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB29\n10\n11\n12\n14\n15\n1613VDD\nPF0-OSC_IN\nPF1-OSC_OUT\nNRST\nPA0VDDA\nPA1\nPA21\n2\n3\n4\n5\n6\n7\n823\n22\n21\n20\n19\n18\n17240VSS\n \n www.geehy.com  \nPage 9 \n3.2 Pin function description  \nPin name: The pin functions during and after reset are the same as the actual pin name \n(unless otherwise specified in parentheses below the pin name).  \nTable 2 Legends/Abbreviations Used in Output Pin Table  \nName  Abbreviation  Definition  \nPin type  S Power pin  \nI Only input pin  \nI/O I/O pin  \nI/O structure  TC Standard 3.3VI/O  \nTTa I/O with 3.3 V tolerance, directly connected to ADC  \nFT FT I/O  \nFTf I/O, FM+ function with 5 V tolerance (ultra fast speed I2C I/O)  \nB Dedicated BOOT0 pin  \nRST Bidirectional reset pin with built -in weak pull -up resistor  \nMultiplexing function  Functions controlled by GPIOx_AFR register; Configure GPIOx_AFR register to start the \ncorresponding function  \nAdditional function  Functions directly controlled through peripheral registers; configure peripheral registers to start \nthe corresponding function  \nNote: All I/Os are floating input during and after reset (unless otherwise specified).  \n www.geehy.com  \nPage 10 \nTable 3 APM32F051x6x8 Pin Function Description  \nPin name  \n(Function after reset)  Pin code  \nPin \nType  I/O \nStructure  Note  Pin function  \nLQFP  \n64 LQFP48/QFN48  LQFP  \n32 QFN  \n32 Multiplexing function  Additional \nfunction  \nVBAT 1 1 - - S - - Backup power supply  \nPC13  2 2 - - I/O TC (1) - RTC_TAMP1,  \nRTC_TS,  \nRTC_OUT,  \nWKUP2  \nPC14 -OSC32_IN  \n(PC14)  3 3 - - I/O TC (1) - OSC32_IN  \nPC15 -OSC32_OUT  \n(PC15)  4 4 - - I/O TC (1) - OSC32_OUT  \nPF0-OSC_IN  \n(PF0)  5 5 2 2 I/O FT -  OSC_IN  \nPF1-OSC_OUT  \n(PF1)  6 6 3 3 I/O FT - - OSC_OUT  \nNRST  7 7 4 4 I/O RST - Chip reset input/internal reset output  \n(active low)  \nPC0 8 - - - I/O TTa - EVENTOUT  ADC_IN10  \nPC1 9 - - - I/O TTa - EVENTOUT,  ADC_IN11  \nPC2 10 - - - I/O TTa - EVENTOUT  ADC_IN12  \nPC3 11 - - - I/O TTa - EVENTOUT  ADC_IN13  \nVSSA 12 8 - 0 S - - Analog ground  \nVDDA 13 9 5 5 S - - Analog power supply  \nPA0 14 10 6 6 I/O TTa - USART2_CTS,  \nTMR2_CH1_ETR,  \nCOMP1_OUT,  \nTSC_G1_IO1  ADC_IN0,  \nCOMP1_INM6,  \nRTC_TAMP2,  \nWKUP1  \nPA1 15 11 7 7 I/O TTa - USART2_RTS,  \nTMR2_CH2,  \nTSC_G1_IO2,  \nEVENTOUT  ADC_IN1,  \nCOMP1_INP  \nPA2 16 12 8 8 I/O TTa - USART2_TX,  \nTMR2_CH3,  \nTMR15_CH1,  \nCOMP2_OUT,  \nTSC_G1_IO3  ADC_IN2,  \nCOMP2_INM6  \nPA3 17 13 9 9 I/O TTa - USART2_RX,  \nTMR2_CH4,  \nTMR15_CH2,  \nTSC_G1_IO4  ADC_IN3,  \nCOMP2_INP  \n www.geehy.com  \nPage 11 \nPin name  \n(Function after reset)  Pin code  \nPin \nType  I/O \nStructure  Note  Pin function  \nLQFP  \n64 LQFP48/QFN48  LQFP  \n32 QFN  \n32 Multiplexing function  Additional \nfunction  \nPF4 18 - - - I/O FT - EVENTOUT  - \nPF5 19 - - - I/O FT - EVENTOUT  - \nPA4 20 14 10 10 I/O TTa - SPI1_NSS,  \nI2S1_WS,  \nUSART2_CK,  \nTMR14_CH1,  \nTSC_G2_IO1  ADC_IN4,  \nCOMP1_INM4,  \nCOMP2_INM4,  \nDAC_OUT1  \nPA5 21 15 11 11 I/O TTa - SPI1_SCK,  \nI2S1_CK,  \nCEC,  \nTMR2_CH1_ETR,  \nTSC_G2_IO2  ADC_IN5,  \nCOMP1_INM5,  \nCOMP2_INM5  \nPA6 22 16 12 12 I/O TTa - SPI1_MISO,  \nI2S1_MCK,  \nTMR3_CH1,  \nTMR1_BKIN,  \nTMR16_CH1,  \nCOMP1_OUT,  \nTSC_G2_IO3,  \nEVENTOUT  ADC_IN6  \nPA7 23 17 13 13 I/O TTa - SPI1_MOSI,  \nI2S1_SD,  \nTMR3_CH2,  \nTMR14_CH1,  \nTMR1_CH1N,  \nTMR17_CH1,  \nCOMP2_OUT,  \nTSC_G2_IO4,  \nEVENTOUT  ADC_IN7  \nPC4 24 - - - I/O TTa - EVENTOUT  ADC_IN14  \nPC5 25 - - - I/O TTa - TSC_G3_IO1  ADC_IN15  \nPB0 26 18 14 14 I/O TTa - TMR3_CH3,  \nTMR1_CH2N,  \nTSC_G3_IO2,  \nEVENTOUT  ADC_IN8  \nPB1 27 19 15 15 I/O TTa - TMR3_CH4,  \nTMR14_CH1,  \nTMR1_CH3N,  \nTSC_G3_IO3  ADC_IN9  \nPB2 28 20 - 16 I/O FT - TSC_G3_IO4  - \n www.geehy.com  \nPage 12 \nPin name  \n(Function after reset)  Pin code  \nPin \nType  I/O \nStructure  Note  Pin function  \nLQFP  \n64 LQFP48/QFN48  LQFP  \n32 QFN  \n32 Multiplexing function  Additional \nfunction  \nPB10  29 21 - - I/O FT - I2C2_SCL,  \nCEC,  \nTMR2_CH3,  \nTSC_SYNC  - \nPB11  30 22 - - I/O FT - I2C2_SDA,  \nTMR2_CH4,  \nTSC_G6_IO1,  \nEVENTOUT  - \nVSS 31 23 16 0 S - - Ground  \nVDD 32 24 17 17 S - - Digital power supply  \nPB12  33 25 - - I/O FT - SPI2_NSS,  \nTMR1_BKIN,  \nTSC_G6_IO2,  \nEVENTOUT  - \nPB13  34 26 - - I/O FT - SPI2_SCK,  \nTMR1_CH1N  \nTSC_G6_IO3  - \nPB14  35 27 - - I/O FT - SPI2_MISO,  \nTMR1_CH2N,  \nTMR15_CH1,  \nTSC_G6_IO4  - \nPB15  36 28 - - I/O FT - SPI2_MOSI,  \nTMR1_CH3N,  \nTMR15_CH1N,  \nTMR15_CH2  RTC_REFIN  \nPC6 37 - - - I/O FT - TMR3_CH1  - \nPC7 38 - - - I/O FT - TMR3_CH2  - \nPC8 39 - - - I/O FT - TMR3_CH3  - \nPC9 40 - - - I/O FT - TMR3_CH4  - \nPA8 41 29 18 18 I/O FT - USART1_CK,  \nTMR1_CH1,  \nEVENTOUT,  \nMCO  - \nPA9 42 30 19 19 I/O FT - USART1_TX,  \nTMR1_CH2,  \nTMR15_BKIN,  \nTSC_G4_IO1  - \n www.geehy.com  \nPage 13 \nPin name  \n(Function after reset)  Pin code  \nPin \nType  I/O \nStructure  Note  Pin function  \nLQFP  \n64 LQFP48/QFN48  LQFP  \n32 QFN  \n32 Multiplexing function  Additional \nfunction  \nPA10  43 31 20 20 I/O FT - USART1_RX,  \nTMR1_CH3,  \nTMR17_BKIN,  \nTSC_G4_IO2  - \nPA11  44 32 21 21 I/O FT - USART1_CTS,  \nTMR1_CH4,  \nCOMP1_OUT,  \nTSC_G4_IO3,  \nEVENTOUT  - \nPA12  45 33 22 22 I/O FT - USART1_RTS,  \nTMR1_ETR,  \nCOMP2_OUT,  \nTSC_G4_IO4,  \nEVENTOUT  - \nPA13  \n(SWDIO)  46 34 23 23 I/O FT (2) IR_OUT,  \nSWDIO  - \nPF6 47 35 - - I/O FT - I2C2_SCL  - \nPF7 48 36 - - I/O FT - I2C2_SDA  - \nPA14  \n(SWCLK)  49 37 24 24 I/O FT (2) USART2_TX,  \nSWCLK  - \nPA15  50 38 25 25 I/O FT - SPI1_NSS,  \nI2S1_WS,  \nUSART2_RX,  \nTMR2_CH1_ETR,  \nEVENTOUT  - \nPC10  51 - - - I/O FT - - - \nPC11  52 - - - I/O FT - - - \nPC12  53 - - - I/O FT - - - \nPD2 54 - - - I/O FT - TMR3_ETR  - \nPB3 55 39 26 26 I/O FT - SPI1_SCK,  \nI2S1_CK,  \nTMR2_CH2,  \nTSC_G5_IO1,  \nEVENTOUT  - \nPB4 56 40 27 27 I/O FT - SPI1_MISO,  \nI2S1_MCK,  \nTMR3_CH1,  \nTSC_G5_IO2,  \nEVENTOUT  - \n www.geehy.com  \nPage 14 \nPin name  \n(Function after reset)  Pin code  \nPin \nType  I/O \nStructure  Note  Pin function  \nLQFP  \n64 LQFP48/QFN48  LQFP  \n32 QFN  \n32 Multiplexing function  Additional \nfunction  \nPB5 57 41 28 28 I/O FT - SPI1_MOSI,  \nI2S1_SD,  \nI2C1_SMBA,  \nTMR16_BKIN,  \nTMR3_CH2   \nPB6 58 42 29 29 I/O FTf - I2C1_SCL,  \nUSART1_TX,  \nTMR16_CH1N,  \nTSC_G5_IO3  - \nPB7 59 43 30 30 I/O FTf - I2C1_SDA,  \nUSART1_RX,  \nTMR17_CH1N,  \nTSC_G5_IO4  - \nBOOT0  60 44 31 31 I B - Startup selection  \nPB8 61 45 - 32 I/O FTf - I2C1_SCL,  \nCEC,  \nTMR16_CH1,  \nTSC_SYNC  - \nPB9 62 46 - - I/O FTf - I2C1_SDA,  \nIR_OUT,  \nTMR17_CH1,  \nEVENTOUT  - \nVSS 63 47/0 32 0 S - - Ground  \nVDD 64 48 1 1 S - - Digital power supply  \nNote:  \n(1) PC13, PC14 and PC15 are powered through power switch. Since the switch only sinks limited current (3mA), the use \nof GPIO from PC13 to PC15 in output mode is limited: the speed shall not exceed 2MHz when the heavy load is 30pF;  \nnot used for current source (eg. driving LED).  \n(2) After reset, these pins are configured as SWDIO and SWCLK multiplexing functions, and the internal pull -up of SWDIO \npin and the internal pull -down of SWCLK pin are activated.  \n www.geehy.com  \nPage 15 \nTable 4 Port A Multiplex Function Configuration  \nPin name  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 \nPA0 - USART2_CTS  TMR2_CH1_ETR  TSC_G1_IO1  - - - COMP1_OUT  \nPA1 EVENTOUT  USART2_RTS  TMR2_CH2  TSC_G1_IO2  - - - - \nPA2 TMR15_CH1  USART2_TX  TMR2_CH3  TSC_G1_IO3  - - - COMP2_OUT  \nPA3 TMR15_CH2  USART2_RX  TMR2_CH4  TSC_G1_IO4  - - - - \nPA4 SPI1_NSS,  \nI2S1_WS  USART2_CK  - TSC_G2_IO1  TMR14_CH1  - - - \nPA5 SPI1_SCK,  \nI2S1_CK  CEC  TMR2_CH1_ETR  TSC_G2_IO2  - - - - \nPA6 SPI1_MISO,  \nI2S1_MCK  TMR3_CH1  TMR1_BKIN  TSC_G2_IO3  - TMR16_CH1  EVENTOUT  COMP1_OUT  \nPA7 SPI1_MOSI,  \nI2S1_SD  TMR3_CH2  TMR1_CH1N  TSC_G2_IO4  TMR14_CH1  TMR17_CH1  EVENTOUT  COMP2_OUT  \nPA8 MCO  USART1_CK  TMR1_CH1  EVENTOUT  - - - - \nPA9 TMR15_BKIN  USART1_TX  TMR1_CH2  TSC_G4_IO1  - - - - \nPA10  TMR17_BKIN  USART1_RX  TMR1_CH3  TSC_G4_IO2   - - - \nPA11  EVENTOUT  USART1_CTS  TMR1_CH4  TSC_G4_IO3  - - - COMP1_OUT  \nPA12  EVENTOUT  USART1_RTS  TMR1_ETR  TSC_G4_IO4  - - - COMP2_OUT  \nPA13  SWDIO  IR_OUT  - - - - - - \nPA14  SWCLK  USART2_TX  - - - - - - \nPA15  SPI1_NSS,  \nI2S1_WS  USART2_RX  TMR2_CH1_ETR  EVENTOUT  - - - - \nTable 5 Port B Multiplexing Function Configuration  \nPin name  AF0 AF1 AF2 AF3 \nPB0 EVENTOUT  TMR3_CH3  TMR1_CH2N  TSC_G3_IO2  \nPB1 TMR14_CH1  TMR3_CH4  TMR1_CH3N  TSC_G3_IO3  \nPB2 - - - TSC_G3_IO4  \nPB3 SPI1_SCK,I2S1_CK  EVENTOUT  TMR2_CH2  TSC_G5_IO1  \nPB4 SPI1_MISO,I2S1_MCK  TMR3_CH1  EVENTOUT  TSC_G5_IO2  \nPB5 SPI1_MOSI,I2S1_SD  TMR3_CH2  TMR16_BKIN  I2C1_SMBA  \nPB6 USART1_TX  I2C1_SCL  TMR16_CH1N  TSC_G5_IO3  \nPB7 USART1_RX  I2C1_SDA  TMR17_CH1N  TSC_G5_IO4  \nPB8 CEC  I2C1_SCL  TMR16_CH1  TSC_SYNC  \nPB9 IR_OUT  I2C1_SDA  TMR17_CH1  EVENTOUT  \nPB10  CEC  I2C2_SCL  TMR2_CH3  TSC_SYNC - \n www.geehy.com  \nPage 16 \nPin name  AF0 AF1 AF2 AF3 \nPB11  EVENTOUT  I2C2_SDA  TMR2_CH4  TSC_G6_IO1  \nPB12  SPI2_NSS  EVENTOUT  TMR1_BKIN  TSC_G6_IO2  \nPB13  SPI2_SCK  - TMR1_CH1N  TSC_G6_IO3  \nPB14  SPI2_MISO  TMR15_CH1  TMR1_CH2N  TSC_G6_IO4  \nPB15  SPI2_MOSI  TMR15_CH2  TMR1_CH3N  TMR15_CH1N  \n www.geehy.com  \nPage 17 \n4 Functional description  \nAPM32F051x6x8 series chips are Arm® Cortex®-M0+core based 32 -bit high -performance MCU \nwith a maximum operating frequency of 48MHz. Built in high -speed memory (up to 64K -byte \nflash and 8K -bytes SRAM), chip pins multiplexes a large number of enhanced peripherals and \nI/Os. All chips provide standard communication interfaces: I2C interface, USART interface, S PI \ninterface ad HDMI CEC.  \nThe ambient temperature range of APM32F051x6x8 MCU is -40~+85℃ and -40℃~+105℃, \nand the voltage range is 2.0 -3.6V. Many power saving modes ensure the requirements of low \npower consumption application.  \nAPM32F051x6x8 MCU includes var ious different packaging forms, and different packaging \nforms make the device peripheral configuration not exactly the same.  \nFor information about the Arm® Cortex®-M0+ core, please refer to the Arm® Cortex® -M0+ \ntechnical reference manual, which can be down loaded from Arm ’s website.  \n www.geehy.com  \nPage 18 \n4.1 System Block Diagram  \nFigure 6 System Block Diagram  \nBus matrixFlash\nSRAM\nDMA\nAHB2 BusAHB1 Bus\nDMA Bus\nSystem Bus\nAHB1 to APB \nbridgeGPIOs\n(A-D,F)Flash \ninterface\nAPB BusTMR1/2/3/6/1\n4/15/16/17\nRTC\nWWDT\nIWDT\nSPI2\nUSART1/2\nI2C1/2PMU\nDAC\nCEC\nSYSCFG+COMP\nEINT\nADC\nSPI1/I2S1\nDBGMCUArm® Cortex ®-M0\n(Fmax:48MHz)SWD\nCRCRCMNVIC SCB STK\nTSC\n \n www.geehy.com  \nPage 19 \n4.2 Core  \nArm® Cortex®-M0+ core is t he latest -generation embeded Arm  core. It is a low -cost platform, \nAPM32 is developed based on this platform, and is optimized on the system power \nconsumption, at the same time, APM32 provides excellent computing performance and \nadvanced system interrupt response.  \nAPM32F0xx series is based on embedded Arm  core, so it is compatible with all Arm  tools and \nsoftware.  \n4.3 Memory  \nSee the table below for memory details:  \nTable 6 Memory Description  \nMemory  Maximum bytes  Function  \nMain memory  64KB  Store programs and data  \nSRAM  8KB Store temporary data  \nSystem memory area  3KB BootLoader, product ID, and product main memory area \ninformation  \nOption byte  16bytes  Write protection of main memory  \n4.4 Memory mapping  \nTable 7 APM32051x6x8 Storage Mapping Table  \nRegion  Start address  Name  \nCode  0x0000 0000  Code mapping area  \nCode  0x0001 0000  Reserved  \nCode  0x0800 0000  Main memory area  \nCode  0x0801 0000  Reserved  \nCode  0x1FFF EC00  System memory area  \nCode  0x1FFF F800  Option byte  \nCode  0x1FFF FC00  Reserved  \nSRAM  0x2000 0000  SRAM  \n— 0x2000 2000  Reserved  \nAPB bus  0x4000 0000  TMR2  \nAPB bus  0x4000 0400  TMR3  \nAPB bus  0x4000 0800  Reserved  \nAPB bus  0x4000 1000  TMR6  \nAPB bus  0x4000 1800  Reserved  \nAPB bus  0x4000 2000  TMR14  \nAPB bus  0x4000 2400  Reserved  \n www.geehy.com  \nPage 20 \nRegion  Start address  Name  \nAPB bus  0x4000 2800  RTC \nAPB bus 0x4000 2C00  WWDT  \nAPB bus  0x4000 3000  IWDT  \nAPB bus  0x4000 3400  Reserved  \nAPB bus  0x4000 3800  SPI2  \nAPB bus  0x4000 3C00  Reserved  \nAPB bus  0x4000 4400  USART2  \nAPB bus  0x4000 5000  Reserved  \nAPB bus  0x4000 5400  I2C1  \nAPB bus  0x4000 5800  I2C2  \nAPB bus  0x4000 6800  Reserved  \nAPB bus  0x4000 7000  PMU  \nAPB bus  0x4000 7400  DAC  \nAPB bus  0x4000 7800  CEC  \nAPB bus  0x4000 7C00  Reserved  \n— 0x4000 8000  Reserved  \nAPB bus  0x4001 0000  SYSCFG+COMP  \nAPB bus  0x4001 0400  EINT  \nAPB bus  0x4001 0800  Reserved  \nAPB bus  0x4001 2400  ADC  \nAPB bus  0x4001 2800  Reserved  \nAPB bus  0x4001 2C00  TMR1  \nAPB bus  0x4001 3000  SPI1/I2S1  \nAPB bus  0x4001 3400  Reserved  \nAPB bus  0x4001 3800  USART1  \nAPB bus  0x4001 3C00  Reserved  \nAPB bus  0x4001 4000  TMR15  \nAPB bus  0x4001 4400  TMR16  \nAPB bus  0x4001 4800  TMR17  \nAPB bus  0x4001 4C00  Reserved  \nAPB bus  0x4001 5800  DBGMCU  \nAPB bus  0x4001 5C00  Reserved  \n— 0x4001 8000  Reserved  \nAHB1 bus  0x4002 0000  DMA  \nAHB1 bus  0x4002 0800  Reserved  \nAHB1 bus  0x4002 1000  RCM  \nAHB1 bus  0x4002 1400  Reserved  \nAHB1 bus  0x4002 2000  Flash interface  \nAHB1 bus  0x4002 2400  Reserved  \n www.geehy.com  \nPage 21 \nRegion  Start address  Name  \nAHB1 bus  0x4002 3000  CRC  \nAHB1 bus  0x4002 3400  Reserved  \nAHB1 bus  0x4002 4000  TSC \n— 0x4002 4400  Reserved  \nAHB2 bus  0x4800 0000  GPIOA  \nAHB2 bus  0x4800 0400  GPIOB  \nAHB2 bus  0x4800 0800  GPIOC  \nAHB2 bus  0x4800 0C00  GPIOD  \n— 0x4800 1000  Reserved  \nAHB2 bus  0x4800 1400  GPIOF  \n— 0x4800 1800  Reserved  \nCore  0xE000 E010  STK \nCore  0xE000 E100  NVIC  \nCore  0xE000 ED00  SCB \n— 0xE010 0000  Reserved  \n4.5 Power Management  \n4.5.1  Power Supply Scheme  \nTable 8 Power Supply Scheme  \nName  Voltage \nrange  Instruction  \nVDD=VDDIO1 2.0~3.6V  VDD powers IO interface directly, and powers core circuit through voltage regulator  \nVDDA VDD~3.6V  The V DDA supplies power to the ADC, DAC, reset module, RC oscillator and PLL. The \nvoltage level of V DDA must always be greater than or equal to the voltage level of V DD, \nwhich should be given priority  \nVBAT 1.65-3.6V When V DD is powered off, RTC, external 32KHz os cillator and backup register are \nsupplied through V BAT pin. \nNote: See the power supply scheme for more detailed information about how to connect the power pins.  \n4.5.2  Voltage regulator  \nThe voltage regulator has three modes, and can adjust the working mode of MCU so as to \nreduce power consumption. See the table below for details of the three modes.  \n www.geehy.com  \nPage 22 \nTable 9 Working Modes of Voltage Regulator  \nName  Instruction  \nMaster mode (MR)  Used in normal working mode.  \nLow-power mode (LPR)  Used in stop mode when you need to reduce the power.  \nPower -down mode  Used in power standby mode, when the voltage regulator has high impedance \noutput, the core circuit is powered down, the power consumption of the voltage \nregulator is zero, and all data of registers a nd SRAM will be lost.  \nNote: The voltage regulator is always in working state after reset, and outputs with high impedance in power -\ndown mode.  \n4.5.3  Power Supply Monitor  \nPower -on reset (POR) and power -down reset (PDR) circuits are integrated inside the product. \nThese two circuits are always in working condition. When the power -down reset circuit monitors \nthat the power supply voltage is lower than the specified threshold value V POR/PDR , the system \nwill keep the reset state without connecting the external reset ci rcuit.  \nThe product has a built -in programmable voltage regulator (PVD) that can monitor V DD and \ncompare it with V PVD threshold. When V DD is outside the V  PVD threshold range and the interrupt \nis enabled, the MCU can be set to a safe state through the inter rupt service program.  \nTable 10 Low-power Mode  \nMode type  Instruction  \nSleep mode  The CPU stops working, all peripherals are working, and interrupts/events can wake up the CPU.  \nStop mode  Under the condition that SRAM and register data are not lost, the stop mode can achieve the lowest \npower consumption;  \nThe clock of the internal 1.5V power supply module will stop, HSECLK crystal resonator, HSICLK and \nPLL will be prohibited, and the voltage  regulator can be configured in normal mode or low power mode;  \nAny external interrupt line can wake up MCU, and the external interrupt lines include one of the 16 \nexternal interrupt lines, PVD output, RTC, I2C1, USART1, USART2, analog comparator and CEC.  \nStandby mode  The power consumption in this mode is the lowest;  \nInternal voltage regulator is turned off, all 1.5V power supply modules are powered off, HSECLK crystal \nresonator, HSICLK and PLL clocks are turned off, SRAM and register data disappear, RTC ar ea and \nbackup register contents remain, and standby circuit still works;  \nThe external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will wake MCU \nout of standby mode.  \nNote: RTC, IWDT and corresponding clocks still work normally in  stop  or standby mode.  \n www.geehy.com  \nPage 23 \n4.6 Clock tree  \nFigure 7 APM32F051x6x8 Clock Tree  \nClock outputPLLCLK\nHSICLK\nHSICLK14HSECLKSYSCLK\nLSICLK\nLSECLKHSICLK\n8MHz\nHSECLK \nOSC\n4-32MHz\nHSICLK14 \nRC\n14MHz\nLSECLK \nOSC\n32.768kHz\nLSICLK \n40kHz/1,2\n 16PLLMUL\n×2,×3\n ×16/1,2 \n/512/8\n/1,/2,\n/4,/8,\n/16APB \nperipheral\nTMR1/2/3/\n6/14/15/1\n6/17\nADC asynchronous signal inputSystem TimerAHB/Core/\nMemory/DMASPI1/I2S1、\nSPI2I2C1/2Flash programming \ninterface\nSYSCLK HCLK\nAPB_CLK\n×1,×2HSICLK\nRTC/32HSECLK\nLSECLK\nLSICLK\nIWDTLSECLK\nLSICLK\nLSICLKHSICLK14\nCEC\nMCOHSICLK\n  \n   \nTMR14OSC_OUT\nOSC_IN\nOSC32_OUT\nOSC32_INHSICLK\nPLLCLK\nHSECLK\nLSECLK\n/244 HSICLKUSART1SYSCLK\nHSICLK\nLSECLK/2AHBPSC\nAPBPSCSW\nCSSHSICLK\n  \n www.geehy.com  \nPage 24 \n4.7 Clocks and startup  \nUsers can use 4~32MHz external high -speed clock with "failure monitoring" function through \nconfiguration. When the system clock does not detect that the external clock is configured, the \nsystem will automatically switch to the internal RC oscillator.  \n4.8 Real -time clock (RTC)  \nA built -in RTC with LSECLK signal input pins (OS C32_IN, OS C32_OUT), 2 TAMP input signal \ndetection pins (RTC_TAMP1/2), one reference clock input signal (RTC_REFIN), one output \ntimestamp event output pin (RTC_TS), and one signal output pin RTC_OUT (it can be \nconfigured as calibration signal output or alarm clock signal output).  \nThe external crystal oscil lator, resonator or oscillator, LSICLK and HSECLK/32 with external \nfrequency of 32.768kHz can be selected as the clock source.  \nWith calendar function, it can display sub -seconds, seconds, minutes, hours (12 or 24 hours \nformat), weeks, dates, months and yea rs.  It supports alarm clock function, and can output the \nalarm clock signal for external use, and wake up from low power consumption mode. It can \nreceive signals to wake up from low power consumption mode. In terms of accuracy, it supports \ndaylight saving  time compensation, month angel compensation and leap year days \ncompensation. In terms of precision, the error caused by crystal oscillator can be repaired by \nRTC digital calibration function, and the accuracy of calendar can be improved by using a more \naccurate second source clock (50 or 60Hz).  \n4.9 Startup mode  \nAt startup, the user can select one of the following three startup modes by setting the high and \nlow levels of the Boot pin:  \n\uf06c Startup from user Flash  \n\uf06c Startup from system memory  \n\uf06c Startup from embedded SRAM  \nUsers can use USART to reprogram user Flash (ISP) when startup from system memory.  \n4.10 CRC computing unit  \nA CRC (Cyclic Redundancy Check) calculation unit obtains a CRC code through a generator \npolynomial algorithm.  \n4.11 Interrupt controller  \n4.11.1  Nested Vector Interrupt Controller (NVIC)  \nThe APM32F051x6x8 product has a nested vector interrupt controller, and NVIC can handle up \nto 32 maskable interrupt channels (excluding 16 interrupt lines of Arm® Cortex®-Mx) and 4 \n www.geehy.com  \nPage 25 \npriorities.  \nNested Vector Interrupt Controller (NVIC) has a tightly coupled NVIC interface, which directly \ntransmits the interrupt vector entry address to the kernel, so as to achieve low -delay interrupt \nresponse processing. In addition, it can give priority to late arriving higher priority interrupts and \nsupports tail links and the processor state is saved automatically.  \n4.11.2  External Interrupt/Event Controller (EINT)  \nThe external interrupt/event controller consists of 24 edge detectors that generate \nevent/interrupt requests. Its trigger events (rising edge  or falling edge or double edge) can be \nindependently configured or shielded; there is a register that holds the status of all interrupt \nrequests. Up to 55 general -purpose I/Os can be connected to 16 external interrupt lines. EINT \ncan detect pulses whose w idth is smaller than the internal clock cycle.  \n4.12 DMA  \nA built -in DMA supports 5 DMA channels, each channel supports multiple DMA requests, but \nonly one DMA request is allowed to enter the DMA channel at the same time. The peripherals \nsupporting DMA requests a re ADC, SPI1/2, USART1/2, I2C1/2, TMR1, TMR2, TMR3, TMR6, \nTMR15, TMR16 and TMR17. Four levels of DMA channel priority can be configured, and data \ntransmission of "Memory → Memory, Memory → Peripheral, Peripheral → Memory" can be \nsupported (memory includes Flash and SRAM).  \n4.13 Timer  \nThe APM32F051x6x8 product includes up to five general -purpose timers, a basic timer and an \nadvanced control timer.  \nTable 11 Advanced Control Timer  \nTimer type  Advanced control timer  \nTimer  TMR1  \nCounter resolution  16 bits  \nCounter type  Up, down, up/down  \nPrescaler coefficient  Any integer between 1 and 65536  \nDMA request \ngeneration  Yes \nCapture/Comparison \nchannel  4 \nComplementary \noutputs  Yes \nFunctional \nDescription  It has complementary PWM output with dead band insertion, and can also be regarded as a \ncomplete general -purpose timer.  \nIt has 4 independent channels, used for input capture/output comparison, PWM or single -pulse \nmode output.  \nWhen configured as a 16 -bit standard timer, it has the same function as the T MRx timer.  \nWhen configured as a 16 -bit PWM generator, it has full modulation capability (0~100%).  \nIn debug mode, the timer can be frozen.  \nSynchronization or event chaining function provided.  \n www.geehy.com  \nPage 26 \nTable 12 Basic Timer  \nTimer type  Basic timer  \nTimer  TMR6  \nCounter resolution  16 bits  \nCounter type  Up \nPrescaler coefficient  Any integer between 1 and 65536  \nDMA request generation  Yes \nCapture/Comparison \nchannel  0 \nComplementary outputs  - \nFunctional Description  It is mainly used for generation of DAC trigger, and can also be used as a general -\npurpose 16 -bit timebase clock  \nTable 13 General -purpose Timer  \nTimer type  General -purpose timer  \nTimer  TMR2  TMR3  TMR14  TMR15  TMR16  TMR17  \nCounter \nresolution  32 bits  16 bits  16 bits  16 bits  16 bits  \nCounter type  Up, down  \nUp/Down  Up Up Up \nPrescaler  Any integer between 1 and 65536  Any integer \nbetween 1 and \n65536  Any integer \nbetween 1 \nand 65536  Any integer between 1 \nand 65536  \nDMA request \ngeneration  Yes None  Yes Yes \nCapture/comparis\non channels  4 1 2 1 \nFunctional \nDescription  It has complementary output function \nwith dead zone generation and \nindependent DMA request \ngeneration.  \nThese two timers can work together,  \nThey have 4 independent channels, \nused for input capture/output \ncomparison, PWM or single -pulse \nmode output.  \nUp to 12 input capture, output \ncomparison or PWM channels can \nbe provided in the largest package \nconfiguration.  Single channel \nand PWM \nfunction for input \ncapture/output \ncomparison.  It has complementary output function \nwith dead zone generation and \nindependent DMA request generation.  \nThese three timers can work together, \nand TMR15 operates with TMR1 \nthrough link function, which can realize \nsynchronization or event link function.  \nTMR15 ha s two independent \nchannels, while TMR16 and TMR17 \nonly have one.  \nTable 14 Independent Watchdog and Window Watchdog Timer Comparison  \nName  Counter  \nResolution  Counter \ntype Prescaler \nfactor  Functional Description  \nIndependent \nwatchdog timer \n(IWDT)  12-bit Down  between \n1~256  \nAny \ninteger  The clock is provided by an internally independent RC \noscillator of 40KHz, which is independent of the master \nclock, so it can run in stop and standby modes.  \nThe whole system can be reset in case of problems.  \nIt can provide timeout management for applications.  \nIt can be configured as a software or hardware startup \nwatchdog.  \nIn debug mode, the counter can be paused for \nconvenience of debugging.  \nWindow \nwatchdog  \n（WWDT） 7-bit Down  - Can be set for free running.  \nThe whole system can be reset in case of problems.  \nDriven by the master clock, it has early interrupt warning \nfunction.  \n www.geehy.com  \nPage 27 \nName  Counter  \nResolution  Counter \ntype Prescaler \nfactor  Functional Description  \nTimers in debug mode can be frozen.  \n4.14 System tick timer  \nSystem tick timer is a standard 24 -bit down counter with automatic reloa ding function. When the \ncounter is 0, it can generate a maskable system interrupt and can program the clock source \n(HCLK or HCLK/8).  \n4.15 Communication interface  \n4.15.1  I2C bus  \nI2C1/2 can work in master mode and slave mode, and supports 7 -bit and 10 -bit addressing \nmodes. I2C1/2 supports standard mode (up to 100kbit/s) or fast mode (up to 400kbit/s). In \naddition, I2C1 has built -in programmable analog and digital noise filters, and also supports ultra -\nfast mode (up to 1 Mbit/s).  \nIn addition, I2C1 also provides hardwar e support for SMBUS2.0 and PMBUS1.1: master \nnotification protocol, hardware CRC (PEC) generation / verification, ARP function, timeout \nverification and alarm protocol management.  \n4.15.2  Universal synchronous/asynchronous transmitter receiver (USART)  \nUp to 2 universal synchronous/asynchronous transmitter receivers are embedded in the chip, \nand the communication rate can support 6Mbit/s at most. All USART interfaces can be provided \nby DMA controller, and it supports single -line half duplex mode, modem h ardware control, \nmultiprocessor communication and synchronization mode. In addition, USART1 also supports \nwake -up receiving timeout interrupt, MODBUS communication and baud rate automatic \ndetection in smart card mode, infrared control mode, LIN mode, dual clock domain and stop \nmode.  \n4.15.3  Serial peripheral interface SPI/I2S bus  \nTwo SPI interfaces are embedded, which enables the chip to communicate with external devices \nin half/full duplex serial mode. The interface can be configured as master mode or slave mode. \nEight master mode frequencies can be generated by a 3 -bit prescaler, with 4~16 bits per frame \nand a communication rate of 18 Mbit/s. Both interfaces support hardware cyclic redundancy \ncheck calculation, receive/transmit FIFO, NSS pulse mode and TI mode. Be sides, SPI1 also \nsupports I2S.  \n4.16 General -purpose input and output interface (GPIO)  \nThe working mode of GPIO can be configured as general input, general output, multiplexing \nfunction and analog input/output; the general input can be configured as floating inp ut, pull -up \ninput and pull -down input; the general output can be configured as push -pull output and open -\ndrain output; the multiplexing function can be used for digital peripherals; and the analog input \n www.geehy.com  \nPage 28 \nand output can be used for analog peripherals and low -power mode; the enable and disable \npull-up/pull -down resistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be \nconfigured; the higher the speed is, the greater the power and the noise will be.  \n4.17 Analog peripherals  \n4.17.1  ADC (analog/digital converter)  \nThe 12 -bit A/D converter has up to 16 external channels and 3 internal channels, which can \nperform single or scanning conversion.  \nThe analog watchdog function can monitor multiple channels very accurately, and when the \nmonitored signal exceeds the threshold value, an interrupt will be generated.  \nADC supports DMA function.  \n4.17.2  Internal reference voltage (V REFINT ) \nThe internal reference voltage (V REFINT ) provides a stable (band gap) voltage output for the ADC. \nVREFINT  is internally connected to the ADC_IN 17 input channel, which is accessed in read -only \nmode.  \nTable 15 Internal Reference Voltage Calibration Value  \nCalibration Value Name  Description  Memory Address  \nVREFINT_CAL  Original data collected at 30°C(± 5 °C) and V DDA \n= 3.3V (10mV)  0x1FFF F7BA - 0x1FFF F7BB  \n4.17.3  VBAT Monitor  \nThe built -in V BAT monitor is internally connected to a 2 -divider bridge, and V BAT/2 is connected \nto ADC_IN18 channel, which can be obtained through ADC.  \n4.17.4  DAC (digital/analog converter)  \nThere is one built -in 12 -bit DAC. The DAC corresponds to an output channel, which can be \nconfigured as 12 -bit mode of left or right data alignment, supports synchronous update function \nand DMA function and external signal trigger mode.  \n4.17.5  Comparator (COMP)  \nTwo built -in fast rail -to-rail comparators, the internal/external reference voltage, hysteresis, \nspeed and support are programmable, and the output polarity support is configurable. The \nreference voltage can be selected from external I/O, DAC output pin, internal reference voltage \n(VREF INT), and 1/4 or 1/2 or 3/4 of the internal reference voltage, which can generate interrupts, \nand support MCU entering sleep and stop modes by external interrupts.  \n4.17.6  Touch sensor controller (TSC)  \nBuilt-in touch sensing controller can detect the change of cap acitance, which can be applied to \ntouch keys. When a finger touches a key, capacitance will be introduced, which will cause the \ncapacitance change, so as to judge whether there is an eye -catching key. The touch sensing is \n www.geehy.com  \nPage 29 \ncompatible with slider, touch key,  linear and rotary.  \nUp to 24 GPIOs support capacitance sensor function, which are divided into 6 groups. In \npractical application, each sampling capacitor occupies one GPIO port, so up to 18 capacitance \nsensor channels are supported. See the table below fo r specific pin distribution.  \nTable 16 Applicable Pin Distribution of Touch Sensors  \nGroup No.  Capacitance Sensor Signal Name  Pin name  \nG1 TSC_G1_IO1  PA0 \nG1 TSC_G1_IO2  PA1 \nG1 TSC_G1_IO3  PA2 \nG1 TSC_G1_IO4  PA3 \n— \nG2 TSC_G2_IO1  PA4 \nG2 TSC_G2_IO2  PA5 \nG2 TSC_G2_IO3  PA6 \nG2 TSC_G2_IO4  PA7 \n— \nG3 TSC_G3_IO1  PC5 \nG3 TSC_G3_IO2  PB0 \nG3 TSC_G3_IO3  PB1 \nG3 TSC_G3_IO4  PB2 \n— \nG4 TSC_G4_IO1  PA9 \nG4 TSC_G4_IO2  PA10  \nG4 TSC_G4_IO3  PA11  \nG4 TSC_G4_IO4  PA12  \n— \nG5 TSC_G5_IO1  PB3 \nG5 TSC_G5_IO2  PB4 \nG5 TSC_G4_IO3  PB6 \nG5 TSC_G4_IO4  PB7 \n— \nG6 TSC_G6_IO1  PB11  \nG6 TSC_G6_IO2  PB12  \nG6 TSC_G6_IO3  PB13  \nG6 TSC_G6_IO4  PB14  \nTable 17 Number of Touch Sensor Channels Supported by Each Model in Practical Application  \nGroup No.  Number of Channels for Each Group of Capacitance Sensors  \nAPM32F051Rx  APM32F051Cx  APM32F051KxT  \n(LQFP32)  APM32F051KxU  \n(QFN32)  \nG1 3 3 3 3 \nG2 3 3 3 3 \nG3 3 2 1 2 \n www.geehy.com  \nPage 30 \nGroup No.  Number of Channels for Each Group of Capacitance Sensors  \nAPM32F051Rx  APM32F051Cx  APM32F051KxT  \n(LQFP32)  APM32F051KxU  \n(QFN32)  \nG4 3 3 3 3 \nG5 3 3 3 3 \nG6 3 3 0 0 \nTotal Number of Capacitance \nSensor Channels  18 17 13 14 \n4.18 Serial wire debug port (SW -DP) \nThe product provides Arm  SW-DP interface, through which MCU can be connected with serial \nline debugging tool.  \n  \n www.geehy.com  \nPage 31 \n5 Electrical characteristics  \n5.1 Test condition  \nAll voltage parameters (unless otherwise specified) refer to V SS. \n5.1.1  Maximum and minimum values  \nUnless otherwise specified, all products are tested on the production line at T A=25℃. Its \nmaximum and minimum values can support the worst environmental temperature, power supply \nvoltage and clock frequency.  \nIn the notes at the bottom of eac h table, it is stated that the data are obtained through \ncomprehensive evaluation, design simulation or process characteristics and are not tested on \nthe production line; On the basis of comprehensive evaluation, after passing the sample test, \ntake the ave rage value and add and subtract three times the standard deviation (average ±3 ∑) \nto get the maximum and minimum values.  \n5.1.2  Typical values  \nUnless otherwise specified, typical data are based on T A=25°C and V DD= V DDA=VBAT=3.3V; these \ndata are for design guidance  only. \n5.1.3  Typical curve  \nUnless otherwise specified, typical curves will not be tested on the production line, and will only \nbe used for design guidance.  \n5.1.4  Power supply scheme  \nFigure 8 Power Supply Scheme  \nMCU\n 2×VDDVBAT\nVSS\nVSSACore、Flash、\nSRAM、\nI/O logic、\nDigital \nperipheral\nRC oscillator .、\nAnalog peripheralLSECLK、RTC、\nbackup register\nInput Schmitt \ntrigger、\nOutput buffer\nADC、DACVoltage regulatorPower switch\nVREF+VBAT\nVDDIO1\n4.7μF 2×100nFVDD\nVDDA\n1μF 10nFVDDA\nVREF-\n \n www.geehy.com  \nPage 32 \n5.1.5  Load capacitance  \nFigure 9 Load conditions when measuring pin parameters  \nAPM32F051 PIN\nc=50p\n \nFigure 10 Pin Input Voltage Measurement Scheme  \nAPM32F051 PIN\nVVIN\n \nFigure 11 Current Consumption Measurement Scheme  \nA\nAVDDAIDDAVDD\nAPM32F051 PINIDD\nAIDD_VBATVBAT\n \n5.2 Absolute maximum ratings  \nIf the load on the device exceeds the absolute maximum rating, it may cause permanent damage \nto the device. Here, only the maximum load that can be borne is given, and there is no guarantee \nthat the device functions normally under this condition.  \n www.geehy.com  \nPage 33 \n5.2.1  Maximum rated voltage characteristics  \nTable 18 Maximum Rated Voltage Characteristics  \nSymbol  Description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD-VSS External main supply voltage (V DD) (1) -0.3 4.0 \nV VDDA-VSS External analog supply voltage (V DDA) -0.3 4.0 \nVDD-VDDA Voltage difference allowed by V DD>VDDA - 0.4 \nVBAT-VSS External backup supply voltge (V BAT) -0.3 4.0 \nVIN Input voltage on FT and FTf  pins VSS-0.3 VDD+4.0(2) \nInput voltage on TTa pin  VSS-0.3 4.0 \nBOOT0  0 VDD+4.0 \nInput voltage on any other pin  VSS-0.3 4.0 \n|ΔV DDx| Voltage difference between different power supply \npins - 50 \nmV \n|VSSx-VSS| Voltage difference between different grounding pins  - 50 \nNote:  \n(1) VDD, VDDA and V SS, and V SSA pins must always be connected to external power supply, and V BAT can be connected \naccording to actual application.  \n(2) If IO is configured as pull -up or pull -down input, the maximum input voltage is 4V.  \n5.2.2  Maximum Rated Current Features  \nTable 19 Maximum Rated Current Features  \nSymbol  Description  Maximum  Unit \nΣIVDD Total current into sum of all V DD power lines (source)(1) 120 \nmA ΣIVSS Total current out of sum of all V SS ground lines (sink)(1) -120 \nIVDD (PIN) Maximum current into each V DD power pin (source) (1) 100 \nIVSS(PIN) Maximum current out of each V SS ground pin (sink)(1) -100 \nIIO(PIN) Output current sunk by any I/O and control pin  25 \nOutput current source by  any I/O and control pin  -25 \nΣIIO(PIN)  Total output current sunk by sum of all I/Os and control pins(2) 80 \nTotal output current sourced by sum of all I/Os and control pins(2) -80 \nIINJ(PIN) (3) Injected current on B,FT and FTf pins  -5/+0(4) \nInjected current on TC and RST pins  ±5 \nInjected current on TTa pins(5) ±5 \nΣIINJ(PIN)(2) Total injected current (sum of all I/O and control pins)(6) ± 25 \nNote:  \n(1) All power (V DD\nVDDA) and ground (V SS\nVSSA) pins must always be connected to a power \n www.geehy.com  \nPage 34 \nsupply within the external allowable range.  \n(2) If V IN does not exceed the maximum value, I INJ(PIN)  will not exceed its limit. If VIN exceeds \nthe maximum value, I INJ(PIN)  must be externally limited to not exceed its maximum value. \nWhen V IN > V DD, there is a forward  injection current; when V IN < V SS, there is a reverse \ninjection current.  \n(3) Reverse injection current can interfere with the analog performance of the ADC.  \n(4) When several I/O ports have injection current at the same Time, the maximum value of \nΣIINJ(PIN)  is the sum of the instantaneous absolute values of the forward injection current \nand the reverse injection current. These results are based on the calculation of the \nmaximum value of ΣIINJ(PIN)  on the four I/O port pins of the device.  \n(5) On these I/Os, a positive injection is induced by V IN > V DDA. Negative injection disturbs the \nanalog performance of the device.  \n(6) When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the \nabsolute sum of the positive and negative injected currents (instantaneous values).  \n5.2.3  Maximum electrostatic characteristics  \nTable 20 Electrostatic Discharge (ESD)  \nSymbol  Parameter  Conditions  Maximum \nvalue  Unit \nVESD(HBM)  Electrostatic discharge voltage \n(human body model)  TA=+25℃ 4500  \nV \nVESD(CDM)  Electrostatic discharge voltage \n(charging device model)  TA=+25℃ 2000  \nNote: The samples are measured by a third -party testing organization and are not tested in production.  \n5.2.4  Static latch -up \nTable 21 Static Latch -up \nSymbol  Parameter  Conditions  Type  \nLU Class of static latch -up TA=+25℃/105℃ class ⅡA \n5.2.5  Maximum temperature characteristics  \nTable 22 Temperature Characteristics  \nSymbol  Description  Numerical Value  Unit \nTSTG Storage temperature range  –65~ +150  ℃ \nTJ Maximum junction temperature  150 ℃ \n www.geehy.com  \nPage 35 \n5.3 Test under general operating conditions  \nTable 23 General Operating Conditions  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfHCLK Internal AHB clock frequency  - 0 48 \nMHz \nfPCLK Internal APB clock frequency  - 0 48 \nVDD Standard operating voltage  - 2 3.6 V \nVDDA Analog partial operating \nvoltage  \n(When neither ADC nor DAC is \nused)  VDDA must not be less than \nVDD VDD 3.6 V \nAnalog partial operating \nvoltage  \n(When ADC and DAC are \nused)  2.4 3.6 V \nVBAT Standby supply voltage  - 1.65 3.6 V \nVIN I/O input voltage  TC and RSTI/O  -0.3 VDD+0.3 \nV TTa I/O  -0.3 VDDA+0.3 \nFT and FTf I/O  -0.3 5.5 \nBOOT0  0 5.5 \n5.3.1  Test of Embedded Reset and Power Control Block Characteristics  \nTable 24 Embedded Reset and Power Control Block Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVPOR/PDR(1) Power -on/power -down \nreset threshold  Falling edge (2) - 1.87 - V \nRising edge  - 1.92 - V \nVPDRhyst(3) PDR hysteresis  - - 50 - mV \nTRSTTEMPO(3) Reset duration  - 1.70 2.51 3.32 ms \nNote:  \n(1) PDR detector monitors V DD and V DDA (if enabled in option byte), POR detector monitors V DD only.  \n(2) Product characteristics are guaranteed by design to the minimum V POR/PDR  value  \n(3) Guaranteed by design and not tested in production.  \nTable 25 Programmable Power Supply Voltage Detector Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVPVD Programmable \npower supply \nvoltage detector \nvoltage level \nselection  PLS[2:0]=000 (rising edge)  2.16 2.20 2.24 V \nPLS[2:0]=000 (falling edge)  2.06 2.10 2.14 V \nPLS[2:0]=001 (rising edge ) 2.25 2.30 2.36 V \nPLS[2:0]=001 (falling edge)  2.14 2.20 2.25 V \nPLS[2:0]=010 (rising edge ) 2.37 2.40 2.44 V \nPLS[2:0]=010 (falling edge)  2.26 2.30 2.33 V \nPLS[2:0]=011 (rising edge ) 2.46 2.50 2.54 V \n www.geehy.com  \nPage 36 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nPLS[2:0]=011 (falling edge)  2.36 2.40 2.43 V \nPLS[2:0]=100 (rising edge ) 2.57 2.60 2.62 V \nPLS[2:0]=100 (falling edge)  2.46 2.50 2.51 V \nPLS[2:0]=101 (rising edge ) 2.61 2.70 2.79 V \nPLS[2:0]=101 (falling edge)  2.52 2.60 2.68 V \nPLS[2:0]=110 (rising edge ) 2.74 2.80 2.87 V \nPLS[2:0]=110 (falling edge)  2.62 2.70 2.76 V \nPLS[2:0]=111 (rising edge ) 2.81 2.90 2.99 V \nPLS[2:0]=111 (falling edge)  2.71 2.80 2.89 V \nVPVDhyst  PVD hysteresis  - - 100 - mV \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.3.2  Test of Built -in Reference Voltage Characteristics  \nTable 26 Built -in Reference Voltage  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVREFINT  Built-in Reference Voltage  -40℃ < T A < +105℃ 1.19 1.20 1.23 V \ntSTART  ADC_IN17 buffer startup time  - - - 10 μs \nTS_vrefint  Sampling time of ADC when \nreading out internal reference \nvoltage  - 4 - - μs \n∆VREFINT  Built-in reference voltage \nextends to temperature range  VDDA=3.3V  - - 10 mV \n5.3.3  Power consumption  \nPower consumption test environment  \n（1） The values are measured by executing Dhrystone 2.1, with the KeilV5 compilation \nenvironment and the L0 compilation optimization level.  \n（2） All I/O pins are configured as analog inputs and are connected to a static level of V DD or \nVSS (non-loaded).  \n（3） Unless otherwise specified, all peripherals are t urned off.  \n（4） The relationship between Flash waiting cycle setting and f HCLK:  \n\uf06c 0~24MHz: 0 waiting cycle;  \n\uf06c 24~48MHz: 1 waiting cycle.  \n（5） When it is greater than 24MHz, the instruction prefetch function is enabled (Note: this must \nbe set before clock setting and bu s frequency division).  \n（6） When the peripherals are enabled: f PCLK=fHCLK. \n www.geehy.com  \nPage 37 \nTable 27 Power Consumption in Run Mode when the Program is Executed in Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA（μA） IDD(mA） IDDA(μA) IDD(mA)  \nRun mode  External clock (2), enabling all peripherals  48MHz  105.69  10.0 125.76  10.39  \n24MHz  59.64  5.67 74.78  5.88 \n8MHz  1.44 2.31 7.7 2.43 \nExternal clock (2) , turning off all peripherals  48MHz  105.73  6.94 125.99  7.18 \n24MHz  59.7 4.17 75.09  4.29 \n8MHz  1.45 1.80 7.15 1.90 \nInternal clock, enabling all peripherals  48MHz  161.22  9.6 187.84  10.04  \n24MHz  115.39  5.24 137.09  5.45 \n8MHz  57.97  1.88 72.8 1.97 \nInternal clock, turning off all peripherals  48MHz  161.54  6.51 187.58  6.82 \n24MHz  115.50  3.66 136.98  3.85 \n8MHz  58.0 1.33 72.45  1.40 \nNote:  \n(1) Data based on comprehensive evaluation will not be tested in production unless otherwise specified.  \n(2) The external clock is 8MHz. when f HCLK>8MHz, PLL is started.  \n  \n www.geehy.com  \nPage 38 \nTable 28 Power Consumption in Run Mode when the Program is Executed in SRAM  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA)  IDDA(μA) IDD(mA)  \nRun mode  External clock (2), enabling all peripherals  48MHz  105.73  7.48 125.63  7.75 \n24MHz  59.67  4.08 74.76  4.30 \n8MHz  1.44 1.8 7.20 1.88 \nExternal clock (2) , turning off all peripherals  48MHz  105.78  4.40 125.98  4.60 \n24MHz  59.71  2.54 74.96  2.69 \n8MHz  1.45 1.27 7.11 1.35 \nInternal clock, enabling all peripherals  48MHz  161.43  7.06 187.25  7.39 \n24MHz  115.40  3.65 136.83  3.85 \n8MHz  57.99  1.37 72.45  1.43 \nInternal clock, turning off all peripherals  48MHz  161.62  3.94 187.61  4.14 \n24MHz  115.49  2.07 137.02  2.23 \n8MHz  58.04  0.79 72.4 0.86 \nNote:  \n(1) The data are obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz. when f HCLK>8MHz, PLL is started.  \nTable 29 Power Consumption in Sleep Mode when the Program is Executed in SRAM or Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA)  IDDA(μA) IDD(mA)  \nSleep mode  External clock (2), enabling all peripherals  48MHz  105.77  5.41 125.88  5.54 \n24MHz  59.70  3.03 74.91  3.16 \n8MHz  1.45 1.42 7.12 1.50 \nExternal clock (2) , turning off all peripherals  48MHz  105.86  2.0 125.9  2.13 \n24MHz  59.8 1.35 75.08  1.47 \n8MHz  1.44 0.84 7.14 0.94 \nInternal clock, enabling all peripherals  48MHz  161.55  4.93 187.25  5.14 \n24MHz  115.48  2.60 136.87  2.72 \n8MHz  58.0 0.99 72.41  1.05 \nInternal clock, turning off all peripherals  48MHz  161.71  1.52 187.85  1.69 \n24MHz  115.54  0.86 137.13  0.99 \n8MHz  58.0 0.37 72.35  0.46 \nNote:  \n(1) The data are obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz. when f HCLK>8MHz, PLL is started.  \n www.geehy.com  \nPage 39 \nTable 30 Power Consumption in Stop Mode and Standby Mode  \nParameter  Conditions  Typical values  \n(TA=25℃) Maximum value \n(1) \n(TA=105℃) \nVDD=2.4 V  VDD= 3.3V  VDD=3.6 V  \nIDDA  \n(μA) IDD \n(μA) IDDA  \n(μA) IDD \n(μA) IDDA  \n(μA) IDD \n(μA) \nStop mode  \nVDDA \nmonitoring \nON Regulator in run mode, low -\nspeed and high -speed internal \nRC oscillators and high -speed \noscillator OFF  2.43 21.1 2.98 21.9 7.0 62.6 \nRegulator in low -power mode, \nlow-speed and high -speed \ninternal RC oscillators and \nhigh-speed oscillator OFF  2.43 6.47 2.98 7.42 7.0 44.9 \nStandby \nmode  Low-speed internal RC \noscillator and independent \nwatchdog ON  2.62 2.42 3.33 3.72 6.63 22.2 \nLow-speed internal RC \noscillator and independent \nwatchdog OFF  2.28 1.96 2.83 3.08 6.11 21.5 \nStop mode  \nVDDA \nmonitoring \nOFF Regulator in low -power mode, \nlow-speed and high -speed \ninternal RC oscillators and \nhigh-speed oscillator OFF  1.25 6.33 1.45 7.38 5.13 44.9 \nStandby \nmode  Low-speed internal RC \noscillator and independent \nwatchdog ON  1.45 2.36 1.80 3.7 4.98 22.2 \nLow-speed internal RC \noscillator and independent \nwatchdog OFF  1.10 1.93 1.31 3.05 4.44 21.5 \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTable 31 VBAT Power Consumption  \nSymbo\nl Conditions  Typical value (1), T A=25℃ Maximum value (1), \nVBAT=3.6V  Unit \nVBAT=2.0V  VBAT=2.4V  VBAT=3.3\nV VBAT=3.6V  TA=25℃ TA=105℃  \nIDD_VBAT  LSECLK and RTC \nON, \nLSECLK oscillator \ndrive capability \nconfiguration \nLSECLKDRV[1:0]=11  1.4 1.6 2.2 2.4 5.56 7.65 μA \nNote:  \n www.geehy.com  \nPage 40 \n(1) The data are obtained from a comprehensive evaluation and is not tested in production.  \nPeripheral power consumption  \nThe HSECLK Bypass 1M is adopted as clock source, f PCLK=fHCLK=1M.  \nPeripheral power consumption = current that enables the peripheral clock -current that disables \nthe peripheral clock.  \nTable 32 Peripheral Power Consumption  \nParameter  Peripheral  Typical value (1) TA=25℃, VDD=3.3V  Unit \nPeripheral power consumption  CRC  0.86 \nμA/MHz DMA  3.88 \nGPIOA  3.45 \nGPIOB  3.83 \nGPIOC  0.875  \nGPIOD  0.5 \nGPIOF  0.41 \nSRAM  0.29 \nTSC 2.11 \nALL_AHB  17.0 \nADC  3.25 \nDAC  1.96 \nI2C1  8.25 \nI2C2  8.20 \nSPI1  8.08 \nSPI2  3.87 \nSYSCFG  2 \nTMR1  8 \nTMR3  6.16 \nTMR6  2.42 \nTMR14  3.62 \nTMR15  5.17 \nTMR16  4.08 \nTMR17  4.20 \nUSART1  9.92 \nUSART2  3.79 \nWWDG  1.79 \nALL_APB  58.3 \n5.3.4  Characteristics of external clock source  \nHigh -speed external clock generated by crystal resonator (HSECLK osc)  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer.  \n www.geehy.com  \nPage 41 \nTable 33 HSECLK4~32MHz Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfOSC_IN  Oscillator \nfrequency  - 4 8 32 MHz \nRF Feedback \nresistance  - - 200 - kΩ \nIDD HSECLK current \nconsumption  VDD = 3.3 V,  \nRm = 45 Ω,  \nCL = 10 pF@8 MHz  - 660 - μA \ntSU(HSECLK)  Startup time  VDD is stable   1.7  ms \nNote: Guaranteed by design and not tested in production.  \nLow-speed external clock generated by crystal resonator (LSECLK osc)  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer.  \nTable 34 LSECLK Oscillator Characteristics (f LSECLK =32.768KHz)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nIDD LSECLK current \nconsumption  High driving ability   1.5  μA \ntSU(LSECLK)(2) Startup time  VDDIOx is stable  - 2 - s \nNote:  \n(1) Guaranteed by design and not tested in production.  \n(2) tSU(HSECLK)  is the startup time, which is measured from the time when LSECLK is enabled by software to the time \nwhen stable oscillation at 32.768KHz is obtained. This value is measured using a standard crystal resonator, which \nmay vary greatly due to different crysta l manufacturers.  \n5.3.5  Characteristics of internal clock source  \nTest of high speed internal (HSICLK) RC oscillator  \nTable 35 HSICLK Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfHSICLK  Frequency  - - 8 - MHz \nACC(HSICLK ) Accuracy of HSICLK \noscillator  Factory \ncalibration  VDD=3.3V  \nTA=25℃ -1 - 1 % \nVDD=2-3.6V \nTA=-40~105℃ -5 - 5 % \ntSU(HSICLK)  Startup time of HSICLK \noscillator  VDD=3.3V  \nTA=-40~105℃ - - 2 μs \nIDDA(HSICLK)  Power consumption of \nHSICLK oscillator  - - 60 - μA \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n www.geehy.com  \nPage 42 \nTable 36 HSICLK14 Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimu\nm value  Typical \nvalues  Maximu\nm value  Unit \nfHSICLK14  Frequency  - - 14 - MHz \nACCHSICLK14  Accuracy of HSICLK14 \noscillator  Factory \ncalibratio\nn VDD=3.3V  \nTA=25℃ -1 - 1 % \nVDD=2-3.6V \nTA=-\n40~105℃ -5 - 5 % \ntSU(HSICLK14)  Startup time of HSICLK14 \noscillator  VDD=3.3V  \nTA=-40~105℃ - - 2 μs \nIDDA(HSICLK14)  Power consumption of \nHSICLK14 oscillator  - - 72 - μA \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTest of low speed internal (LSICLK) RC oscillator  \nTable 37 LSICLK Oscillator Characteristics  \nSymbol  Parameter  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfLSICLK  Frequency (V DD=2-3.6V, T A=-40~105℃) 30 40 50 KHz \ntSU(LSICLK)  Startup time of LSICLK oscillator  \n（VDD=3.3V，TA=-40~105℃） - 30 - μs \nIDD(LSICLK)  Power  consumption of LSICLK oscillator  - 0.5 - μA \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.3.6  Wake -up time in low power mode  \nTable 38 Awakening Clock Source Parameters  \nSymbol  Parameter  Typical values  Unit \ntWUSLEEP  Wake -up from sleep mode  4 SYSCLK cycles  \nμs tWUSTOP  Wake up from stop mode  3.1 \ntWUSTDBY  Wake up from standby mode  40 \nNote: The wake -up time is measured from the start of the wake -up event to the first instruction read by the \nuser program.  \n5.3.7  PLL Characteristics  \nTable 39 PLL Characteristics  \nSymbol  Parameter  Numerical value (1) \nUnit Minimum \nvalue  Typical \nvalues  Maximum \nvalue  \nfPLL_IN  PLL input clock  1 8 24 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL frequency doubling output clock  \n(VDD=3.3V，TA=-40~105℃） 16 - 48 MHz \ntLOCK PLL phase locking time  - - 90 μs \n www.geehy.com  \nPage 43 \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.3.8  Memory characteristics  \nFLASH memory  \nTable 40 FLASH Memory Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \ntprog 16-bit programming \ntime TA =-40~105℃ \nVDD=2.0~3.6V  - 17.9 - μs \ntERASE  Page (1KB) erase \ntime TA=-40~105℃ \nVDD=2.0~3.6V  - 1.56 - ms \ntME Whole erase time  TA=25℃ \nVDD=3.3V  - 6.4 - ms \nVprog Programming \nvoltage  TA=-40~105℃ 2.0 3.3 3.6 V \ntRET Data saving time  TA=55℃ 20 - - years  \nNRW Erase cycle  TA=25℃ 10K - - cycles  \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.3.9  I/O port characteristics  \nTable 41 DC Characteristics (TA= -40℃-105℃,VDD=2~3.6V)  \nSymbol  Parameter  Conditions  Minimum value  Typical values  Maximum value  Unit \nVIL Low level \ninput \nvoltage  TC and TTa I/O  - - 0.3V DD+0.1 \nV FT and FTf I/O  - - 0.476V DD-0.4 \nI/O pins except BOOT0 pin  - - 0.3V DD \nVIH High level \ninput \nvoltage  TC and TTa I/O  0.447V DD+0.402  - - \nV FT and FTf I/O  0.5V DD+0.2 - - \nI/O pins except BOOT0 pin  0.7V DD - - \nVhys Schmitt \ntrigger \nhysteresis  TC and TTa I/O   200  \nmV \nFT and FTf I/O   300  \nIlkg Input \nleakage \ncurrent  TC, FT and FTf I/O TTa in \ndigital mode  \nVSS≤VIN≤VDDIOx - - ±0.1 \nμA TTa in digital mode  \nVDDIOx≤VIN≤VDDA - - 1 \nTTa in analog mode  \nVDDIOx≤VIN≤VDDA - - ±0.1 \nFT and FTf I/O (1)  \nVDDIOx≤VIN≤5V - - 10 \nRPU Weak pull -\nup VIN=VSS 30 40 50 kΩ \n www.geehy.com  \nPage 44 \nSymbol  Parameter  Conditions  Minimum value  Typical values  Maximum value  Unit \nequivalent \nresistance  \nRPD Weak pull -\ndown \nequivalent \nresistance  VIN=VDDIOx 30 40 50 kΩ \nTable 42 AC Characteristics (TA =25 ℃) \nMODEx[1:0]  \nConfiguration  Symbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \n10 (2MHz)  fmax(IO)out  Maximum frequency  CL=50 pF,  \nVDD=2.4~3.6V  - 2 MHz \ntf(IO)out  Output fall time from \nhigh to low level  CL=50 pF,  \nVDD=2.4~3.6V  - 125 \nns \ntr (IO)out  Output rise time from \nlow to high level  - 125 \n01 (10MHz)  \n fmax(IO)out  Maximum frequency  CL=50 pF,  \nVDD=2.4~3.6V  - 10 MHz \ntf(IO)out  Output fall time from \nhigh to low level  CL=50 pF,  \nVDD=2.4~3.6V  - 25 \nns \ntr (IO)out  Output rise time from \nlow to high level  - 25 \n11 (50MHz)  fmax(IO)out  Maximum frequency  CL=30 pF,  \nVDD=2.7~3.6V  - 50 MHz \ntf(IO)out  Output fall time from \nhigh to low level  CL=30 pF,  \nVDD=2.7~3.6V  - 5 \nns \ntr (IO)out  Output rise time from \nlow to high level  - 5 \nFM+ configuration  fmax(IO)out  Maximum frequency (3) CL=50pF，\nVDDIOx \n=2.4~3.6V  - 2 MHz \ntf(IO)out  Output fall time  - 34 \nns \ntr(IO)out  Output rise time  - 34 \n www.geehy.com  \nPage 45 \nFigure 12 I/O AC Characteristics Definition  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTThe external \noutput load \nis 50pF\nIf (tr+tf) is less than or equal to (2/3) T and the \nduty cycle is (45~55%)\nWhen the load is 50P, it reaches the maximum \nfrequency\n \nTable 43 Output Drive Current Characteristics (TA =25 ℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nVOL I/O pin outputs low voltage  |IIO|=8 mA  \nVDDIOx≥2.7V  - 0.4 \nV \nVOH I/O pin outputs high voltage  VDDIOx-0.4 - \nVOL I/O pin outputs low voltage  |IIO|=20 mA  \nVDDIOx≥2.7V  - 1.3 \nV \nVOH I/O pin outputs high voltage  VDDIOx-1.3 - \n5.3.10  NRST pin characteristics  \nThe NRST pin input drive adopts CMOS process, which is connected with a permanent pull -up \nresistor R PU. \nTable 44 NRST Pin Characteristics (TA= -40℃-105℃,VDD=2~3.6V)  \nSymbol  Parameter  Conditions  Minimum value  Typical \nvalues  Maximum \nvalue  Unit \nVIL(NRST)  NRST low level input voltage  - - - 0.31V DD+0.065  \nV \nVIH(NRST)  NRST high level input voltage  - 0.446V DD+0.405    \nVhys(NRST)  NRST Schmitt trigger voltage \nhysteresis  - - 300 - mV \nRPU Weak pull -up equivalent \nresistance  VIN=VSS 30 40 50 kΩ \n5.3.11  Communication interface  \nI2C interface characteristics  \n\uf06c Standard mode (Sm): Up to 100kbit/s  \n\uf06c Fast mode (Fm): Up to 400 kbit/s  \n\uf06c Ultra fast  mode (Fm+): Up to 1 Mbit/s  \n www.geehy.com  \nPage 46 \nTable 45 I2C Interface Characteristics (TA=25 ℃, VDD=3.3V)  \nSymbol  Parameter  Standard I2C  Fast I2C  Ultra fast I2C  \nUnit Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  \ntw(SCLL)  SCL clock low time  4.84 - 1.21 - 0.52 - \nμs \ntw(SCLH)  SCL clock high time  5.09 - 1.14 - 0.46 - \ntsu(SDA)  SDA setup time  4460  - 860 - 321 - \nns th(SDA)  SDA data hold time  - 3450  0 252 0 145 \ntr(SDA)  \ntr(SCL)  SDA and SCL rise \ntime - 500 - 300 - 120 \ntf(SDA) \n/tf(SCL)  SDA and SCL fall \ntime - 9.86 - 8.12 - 4 \nth(STA)  Start condition hold \ntime 4.96 - 1  0.33 - \nμs \ntsu(STA)  Repeated start \ncondition setup time  5.16 - 1.21 - 0.64 - \ntsu(STO)  Setup time of stop \ncondition  4.50 - 1.21 - 0.54 - μs \ntw(STO:STA)  Time from stop \ncondition to start \ncondition (bus idle)  4.67 - 1.37 - 0.77 - μs \nFigure 13 Bus AC Waveform and Measurement Circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n www.geehy.com  \nPage 47 \nSPI interface characteristics  \nTable 46 SPI Characteristics (T A =25℃,VDD=3.3V)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  Master mode  - 18 \nMHz \nSlave mode  - 18 \ntr(SCK) \ntf(SCK) SI clock rise and fall time  Load capacitance: C = 15pF  - 6 ns \ntsu(NSS)  NSS setup time  Slave mode  223  ns \nth(NSS)  NSS hold time  Slave mode  65  ns \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Main mode, f PCLK = 36MHz,  \nPrescaler factor=4  54 57 ns \ntsu(MI) \ntsu(SI) Data input setup time  Master mode  12  \nns \nSlave mode  20  \nth(MI) \nth(SI) Data input hold time  Master mode  34  \nns \nSlave mode  22  \nta(SO) Data output access time  Slave mode, f PCLK = 20MHz   17 ns \ntdis(SO)  Data output prohibition time  Slave mode   18 ns \ntv(SO) Effective time of data output  Slave mode (after enable edge)   16 ns \ntv(MO) Effective time of data output  Master mode (after enable \nedge)   6 ns \nth(SO) \nData output hold time  Slave mode (after enable edge)  11.5  \nns \nth(MO) Master mode (after enable \nedge)  2  \nFigure 14 SPI Timing Diagram - Slave Mode and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\n \n www.geehy.com  \nPage 48 \nFigure 15 SPI Timing Diagram - Slave Mode and CPHA=1  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \nFigure 16 SPI Timing Diagram - Master Mode  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n5.3.12  12-bit ADC characteristics  \nTable 47 12-bit ADC Characteristics  \nSymbol  Parameter  Conditions  Minimum value  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Power supply voltage  - 2.4 - 3.6 V \nfADC ADC frequency  - 0.6 - 14 MHz \nCADC Internal sampling  \nand holding capacitance  - - 8 - pF \nRADC Sampling resistor  - - - 1000  Ω \n www.geehy.com  \nPage 49 \nSymbol  Parameter  Conditions  Minimum value  Typical \nvalues  Maximum \nvalue  Unit \ntS Sampline Time  fADC = 14 MHz  0.107  - 17.1 μs \nTCONV Sampling and \nconversion  \nTime  fADC = 14 MHz,  \n12-bit conversion  1 - 18 μs \nTable 48 12-bit ADC Accuracy  \nSymbol  Parameter  Conditions  Typical \nvalues  Maximum \nvalue  Unit \n|ET| Composite error  \nfPCLK=48M Hz, \nfADC=14M Hz, \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ 3.4 4.0 \nLSB |EO| Offset error  2.1 3 \n|EG| Gain error  0.6 1.3 \n|ED| Differential linear error  0.65 1.3 \n|EL| Integral linear error  1.32 1.65 \n5.3.13  DAC Characteristics  \nTest parameter description:  \n\uf06c DNL differential non -linear error: the deviation between two consecutive codes is ——\n1 LSB  \n\uf06c INL integral non -linear error: the difference between the measured value at code i and \nthe value at code i  on the connection between code 0 and the last code 4095  \nTable 49 DAC Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Analog power \nsupply voltage  - 2.4 - 3.6 V \nRLOAD Resistive load  Load is connected to V SSA with buffer \non 5 - - \nkΩ Load is connected to V DDA with buffer \non - - - \nRO Output \nimpedance  The resistive load between \nDAC_OUT and VSS is 1.5MΩ with \nbuffer off  - - 15 kΩ \nCLOAD Capacitive load  Maximum capacitive load at \nDAC_OUT pin with buffer on  - - 50 pF \nDAC_OUT  The voltage of \nDAC_OUT output  The buffer is on, corresponding to the \n12-bit input codes (0x0E0) to (0xF1C) \nwhen V DDA=3.6V and (0x155) and \n(0xEAB) when V DDA=2.4V  0.2 - VDDA -0.2 V \nThe buffer is off, corresponding to the \n12-bit input codes (0x0E0) to (0xF1C) \nwhen VDDA=3.6V and (0x155) and \n(0xEAB) when VDDA=2.4V  - 0.5 VDDA -1LSB mV \nIDDA Power \nconsumption of Non-load, the input terminal adopts \nintermediate code (0x800)  - - 295 uA \n www.geehy.com  \nPage 50 \nDAC in quiescent \nmode  Non-load, the input terminal adopts \ndifference code (0xF1C)    340  \nDNL Differential non -\nlinear error  Configured with 12 -bit DAC  - - ±2 LSB \nINL Integral non -\nlinear error  Configured with 12 -bit DAC  - - ±4 LSB \nOffset  Offset error  VDDA=3.6 is configured with12 -bit \nDAC  - - ± 10 LSB \nGain error  Gain error  Configured with 12 -bit DAC  - - ± 0.4 % \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.3.14  Comparator (COMP)  \nTable 50 Comparator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Analog power supply \nvoltage  - VDD  - 3.6 V \nVIN Comparator input \nvoltage range  - 0 - VDDA  - \ntD Full range step, \noverload propagation \ndelay of 100mV  Very low power mode  - 2 7 \nμs Low-power mode  - 0.7 2.1 \nMedium power mode  - 0.3 1.2 \nFull \nspeed \nmode  VDDA ≥2.7V - 90 180 \nns VDDA＜2.7V - 110 300 \nVOFFSET  Offset error  - - +4 ±10 mv \nNote: It is obtained from a comprehensive evaluation and is not tested in production.   \n www.geehy.com  \nPage 51 \n6 Package  information  \n6.1 LQFP64 package information  \nFigure 17 LQFP64 Package Diagram  \n \nNote: The figure is not drawn to scale.  \n  \n\n www.geehy.com  \nPage 52 \nTable 51 LQFP64 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 12.000±0.200  LEAD TIP TO TIP  \n4 D1 10.000±0.100  PKG LENGTH  \n5 E 12.000±0.200  LEAD TIP TO TIP  \n6 E1 10.000±0.100  PKG WIDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF.  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H(REF.)  (7.500)  GUM.LEAD PITCH  \n11 b 0.220±0.050  LEAD WIDTH  \nNote: The value in inches is converted from mm to 4 decimal places.  \nFigure 18 LQFP64 Recommended Welding Layout  \n16\n1.2\n7.8\n12.711732\n0.30\n0.5\n10.3\n12.7\n644948 33\n10.3\n \nNote: Dimensions are marked in millimeters.  \n www.geehy.com  \nPage 53 \nFigure 19 LQFP64 Coding Specification  \nF051R8T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n www.geehy.com  \nPage 54 \n6.2 LQFP48 package information  \nFigure 20 LQFP48 Package Diagram  \n \nNote: The figure is not drawn to scale.  \n\n www.geehy.com  \nPage 55 \nTable 52 LQFP48 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.60  OVERALL HEIGHT  \n2 A2 1.40±0.05  PKG THICKNESS  \n3 D 9.00±0.20  LEAD TIP TO TIP  \n4 D1 7.00±0.10  PKG LENGTH  \n5 E 9.00±0.20  LEAD TIP TO TIP  \n6 E1 7.00±0.10  PKG WIDTH  \n7 L 0.60±0.15  FOOT LENGTH  \n8 L1 1.00 REF.  LEAD LENGTH  \n9 e 0.50 BASE  LEAD PITCH  \n10 H(REF.)  （ 5.50 ） GUM.LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \nNote: The value in inches is converted from mm to 4 decimal places.  \nFigure 21 LQFP48 Recommended Welding Layout  \n12\n1.20\n5.80\n9.701\n0.20\n1324\n 0.30\n1.20\n0.50\n5.80\n 9.70\n483736 25\n7.30\n7.30\n \nNote: Dimensions are marked in millimeters.  \n www.geehy.com  \nPage 56 \nFigure 1  LQFP48 Coding Specification  \nF051C6T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \nF051C8T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n  \n www.geehy.com  \nPage 57 \n6.3 LQFP32 package information  \nFigure 22 LQFP32 Package Diagram  \n \nNote: The figure is not drawn to scale.  \n  \n\n www.geehy.com  \nPage 58 \nTable 53 LQFP32 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.6  OVERALL HEIGHT  \n2 A2 1.40±0.05  PKG THICKNESS  \n3 D 9.00±0.20  LEAD TIP TO TIP  \n4 D1 7.00±0.10  PKG LENGTH  \n5 E 9.00±0.20  LEAD TIP TO TIP  \n6 E1 7.00±0.10  PKG WIDTH  \n7 L 0.60±0.15  FOOT LENGTH  \n8 L1 1.00 REF.  LEAD LENGTH  \n9 e 0.80 BASE  LEAD PITCH  \n10 H(REF.)  （ 5.60 ） GUM.LEAD PITCH  \n11 b 0.370±0.080/0.070  LEAD WIDTH  \nNote: The value in inches is converted from mm to 4 decimal places.  \nFigure 23 LQFP32 Recommended Welding Layout  \n8\n1.20\n6.10\n9.7010.30\n916 0.501.200.80\n6.10\n9.70\n322524 17\n7.30\n7.30\n \nNote: Dimensions are marked in millimeters.  \n www.geehy.com  \nPage 59 \nFigure 24 LQFP32 Coding Specification  \nF051K6T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n6.4 QFN48 package information  \nFigure 25 QFN48 Package Diagram  \n \n \n \nBOTTOM VIEW TOP VIEWPIN 1\n(Laser Mark)\nSIDE VIEWD\nE\nLNdNe\nE2\nD2\nebAc\n www.geehy.com  \nPage 60 \nTable 54 QFN48 Package Data  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.70 0.75 0.80 \nA1 0 0.02 0.05 \nb 0.20 0.25 0.30 \nc 0.203REF  \ne 0.50BSC  \nNe 5.50BSC  \nNd 5.50BSC  \nD 6.90 7.00 7.10 \nD2 5.50 5.60 5.70 \nE 6.90 7.00 7.10 \nE2 5.50 5.60 5.70 \nL 0.35 0.40 0.45 \nNote: Dimensions are marked in millimeters.  \n www.geehy.com  \nPage 61 \nFigure 26 QFN48 recommended welding layout  \n \nFigure 27 QFN48 Coding Specification  \nF051C8U6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n\n www.geehy.com  \nPage 62 \n6.5 QFN32 package information  \nFigure 28 QFN32 Package Diagram  \n \nTable 55 QFN32 Package Data  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.5 0.55 0.6 \nA1 0 0.02 0.05 \nb 0.19 0.24 0.29 \nD 4.9 5 5.1 \nD2 3.4 3.5 3.6 \ne 0.50BSC  \nNd 3.50BSC  \nE 4.9 5 5.1 \nE2 3.4 3.5 3.6 \nNe 3.50BSC  \nL 0.35 0.4 0.45 \n\n www.geehy.com  \nPage 63 \nFigure 29  QFN32 Recommended Welding Layout  \n24\n1732 25\n8\n9 165.30\n5.30\n0.30\n3.803.80\n3.453.450.600.50\n1\n0.75\n \nFigure 30 QFN32 Coding Specification  \nF051K8U6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmark\nPIN1\n \n www.geehy.com  \nPage 64 \n7 Ordering Information  \nFigure 31 Product Naming Rules  \nR8T6\nNumber of pins\n  K=32 pins\n  C=48 pins\n  R=64 pinsTemperature range\n6=Industrial -grade temperature \nrange;-40 ~85 \n7= Industrial -grade temperature \nrange；-40 ~105 \nFlash memory capacity\n  6 =32 KB\n  8 =64 KBPackage\n  T=LQFP\n  U=QFNAPM32\nProduct series\n  APM32=ARM-based 32-bit MCU  F051\nProduct subseries \n051=Entry-levelXXX\nOption \nXXX=Programmed device code\nR=Reel package\n   Blank=Tray package\nProduct type \nF=Foundation\n \nTable 56 Ordering Information Table  \nOrder Code  FLASH(KB)  SRAM(KB)  Package  SPQ  Temperature Range  \nAPM32F051K6U6 -R 32 8 QFN32  5000  Industrial grade -40℃~85℃ \nAPM32F051K6U6  32 8 QFN32  4900  Industrial grade -40℃~85℃ \nAPM32F051K8U6 -R 64 8 QFN32  5000  Industrial grade -40℃~85℃ \nAPM32F051K8U6  64 8 QFN32  4900  Industrial grade -40℃~85℃ \nAPM32F051C6U6 -R 32 8 QFN48  2500  Industrial grade -40℃~85℃ \nAPM32F051C6U6  32 8 QFN48  2600  Industrial grade -40℃~85℃ \nAPM32F051C8U6 -R 64 8 QFN48  2500  Industrial grade -40℃~85℃ \nAPM32F051C8U6  64 8 QFN48  2600  Industrial grade -40℃~85℃ \nAPM32F051K6T6 -R 32 8 LQFP32  2000  Industrial grade -40℃~85℃ \nAPM32F051K6T6  32 8 LQFP32  2500  Industrial grade -40℃~85℃ \nAPM32F051K8T6 -R 64 8 LQFP32  2000  Industrial grade -40℃~85℃ \nAPM32F051K8T6  64 8 LQFP32  2500  Industrial grade -40℃~85℃ \nAPM32F051C6T6 -R 32 8 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM32F051C6T6  32 8 LQFP48  2500  Industrial grade -40℃~85℃ \nAPM32F051C8T6 -R 64 8 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM32F051C8T6  64 8 LQFP48  2500  Industrial grade -40℃~85℃ \n www.geehy.com  \nPage 65 \nOrder Code  FLASH(KB)  SRAM(KB)  Package  SPQ  Temperature Range  \nAPM32F051R6T6 -R 32 8 LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F051R6T6  32 8 LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F051R8T6 -R 64 8 LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F051R8T6  64 8 LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F051K6U7 -R 32 8 QFN32  5000  Industrial grade -40℃~105℃ \nAPM32F051K6U7  32 8 QFN32  4900  Industrial grade -40℃~105℃ \nAPM32F051K8U7 -R 64 8 QFN32  5000  Industrial grade -40℃~105℃ \nAPM32F051K8U7  64 8 QFN32  4900  Industrial grade -40℃~105℃ \nAPM32F051C6U7 -R 32 8 QFN48  2500  Industrial grade -40℃~105℃ \nAPM32F051C6U7  32 8 QFN48  2600  Industrial grade -40℃~105℃ \nAPM32F051C8U7 -R 64 8 QFN48  2500  Industrial grade -40℃~105℃ \nAPM32F051C8U7  64 8 QFN48  2600  Industrial grade -40℃~105℃ \nAPM32F051K6T7 -R 32 8 LQFP32  2000  Industrial grade -40℃~105℃ \nAPM32F051K6T7  32 8 LQFP32  2500  Industrial grade -40℃~105℃ \nAPM32F051K8T7 -R 64 8 LQFP32  2000  Industrial grade -40℃~105℃ \nAPM32F051K8T7  64 8 LQFP32  2500  Industrial grade -40℃~105℃ \nAPM32F051C6T7 -R 32 8 LQFP48  2000  Industrial grade -40℃~105℃ \nAPM32F051C6T7  32 8 LQFP48  2500  Industrial grade -40℃~105℃ \nAPM32F051C8T7 -R 64 8 LQFP48  2000  Industrial grade  -40℃~105℃ \nAPM32F051C8T7  64 8 LQFP48  2500  Industrial grade -40℃~105℃ \nAPM32F051R6T7 -R 32 8 LQFP64  1000  Industrial grade -40℃~105℃ \nAPM32F051R6T7  32 8 LQFP64  1600  Industrial grade -40℃~105℃ \nAPM32F051R8T7 -R 64 8 LQFP64  1000  Industrial grade -40℃~105℃ \nAPM32F051R8T7  64 8 LQFP64  1600  Industrial grade -40℃~105℃ \nNote :SPQ= Minimum number of packages  \n www.geehy.com  \nPage 66 \n8 Packaging Information  \n8.1 Reel  Packaging  \nFigure 32 Specification Drawing of Reel  Packaging  \n \nA0 Dimension designed to accommodate the component  width  \nB0 Dimension designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nW Overall width of the carrier tape  \nQuadrant Assignments for PIN1 Orientation in Tape  \n \n  \n\n www.geehy.com  \nPage 67 \nReel Dimensions  \n \nTable 57 Reel  Packaging Parameter Specification Table  \nDevice  Package  \nType  Pins  SPQ  Reel \nDiameter  \n(mm)  A0 \n(mm)  B0 \n(mm)  K0 \n(mm)  W \n(mm)  Pin1  \nQuadrant  \nAPM32F051R6T6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F051R8T6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F051C6T6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051C8T6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051K6T6  LQFP  32 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051K8T6  LQFP  32 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051C6U6  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F051C8U6  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F051K6U6  QFN  32 5000  330 5.3 5.3 0.8 12 Q1 \nAPM32F051K8U6  QFN  32 5000  330 5.3 5.3 0.8 12 Q1 \nAPM32F051R6T7  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F051R8T7  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F051C6T7  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051C8T7  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051K6T7  LQFP  32 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051K8T7  LQFP  32 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F051C6U7  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F051C8U7  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F051K6U7  QFN  32 5000  330 5.3 5.3 0.8 12 Q1 \n\n www.geehy.com  \nPage 68 \nDevice  Package  \nType  Pins  SPQ  Reel \nDiameter  \n(mm)  A0 \n(mm)  B0 \n(mm)  K0 \n(mm)  W \n(mm)  Pin1  \nQuadrant  \nAPM32F051K8U7  QFN  32 5000  330 5.3 5.3 0.8 12 Q1 \n8.2 Tray packaging  \nFigure 33 Tray Packaging Diagram  \n \n\n www.geehy.com  \nPage 69 \nTray Dimensions  \n \n \n \nTable 58 Tray Packaging Parameter Specification Table  \nDevice  Package \nType  Pins  SPQ  X-Dimension  \n(mm)  Y-Dimension  \n(mm)  X-Pitch  \n(mm)  Y-Pitch  \n(mm)  Tray \nLength  \n(mm)  Tray \nWidth  \n(mm)  \nAPM32F051R6T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F051R8T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F051C6T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051C8T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051K6T6  LQFP  32 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051K8T6  LQFP  32 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051C6U6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F051C8U6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F051K6U6  QFN  32 4900  5.2 5.2 8.7 9.0 322.6  135.9  \nAPM32F051K8U6  QFN  32 4900  5.2 5.2 8.7 9.0 322.6  135.9  \nAPM32F051R6T7  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \n\n www.geehy.com  \nPage 70 \nDevice  Package \nType  Pins  SPQ  X-Dimension  \n(mm)  Y-Dimension  \n(mm)  X-Pitch  \n(mm)  Y-Pitch  \n(mm)  Tray \nLength  \n(mm)  Tray \nWidth  \n(mm)  \nAPM32F051R8T7  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F051C6T7  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051C8T7  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051K6T7  LQFP  32 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051K8T7  LQFP  32 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F051C6U7  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F051C8U7  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F051K6U7  QFN  32 4900  5.2 5.2 8.7 9.0 322.6  135.9  \nAPM32F051K8U7  QFN  32 4900  5.2 5.2 8.7 9.0 322.6  135.9  \n  \n www.geehy.com  \nPage 71 \n9 Commonly Used Function Module Denomination  \nTable 59 Commonly Used Function Module Denomination  \nChinese description  Short name  \nReset management unit RMU  \nClock management unit  CMU  \nReset and clock management  RCM  \nExternal interrupt  EINT  \nGenera -purpose IO  GPIO  \nAlternate function  IO AFIO  \nWake up controller  WUPT  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC controller  CRC  \nPower Management Unit  PMU  \nDMA controller  DMA  \nAnalog -to-digital converter  ADC  \nReal-time clock  RTC \nExternal memory controller  EMMC  \nController local area network  CAN  \nI2C interface  I2C \nSerial peripheral interface  SPI \nUniversal asynchronous transmitter receiver  UART  \nUniversal synchronous and asynchronous transmitter receiver  USART  \nFlash interface control unit  FMC  \n \n10 Version History  \nTable 60 Document Revision History  \nDate  Version Change History  \nOctober 22, 2020  V1.0.  New \nFebruary 20, 2021  V1.1 (1) Modify HXT -HSECLK  \nLXT-LSECLK  \nHIRC -HSICLK  \nLIRC -LSICLK  \n(2) Delete 051 small -capacity content  \nMarch 29, 2021  V1.2 Modify th ( SDA) data in "Table 45 I2C Interface Characteristics"  \nJune 4,2021  V1.3 (1) Modify low speed external clocks to LSECLK  \n(2) Delete  the temperature sensor module  \n(3) Modify the header cover, and Package  logo \nJune 30,2021  V1.4 Increase the maximum rated current characteristic  \nApril 8, 2022  V1.5 Modify the unit of Peripheral power consumption  \nJune 22,2022 V1.6 (1) Modify Arm trademark  \n(2) Add the statement  \n(3) Modify product naming rules figure  \n \n  \nStatement  \n \nThis document  is formulated  and published by Geehy  Semiconductor Co., Ltd. (hereinafter \nreferred to as “Geehy ”). The contents in this document  are protected by laws and regulations of \ntrademark, copyright and software copyright. Geehy  reserves the right to make correct ions and \nmodif ications  to this document  at any time. Please read this document  carefully before using Geehy \nproducts . Once you use the Geehy product, it means that you (hereinafter referred to as the “users”) \nhave know n and accept ed all the contents of this document . Users shall  use the Geehy product  in \naccordance with relevant laws  and regulations and the requirements of this document . \n1. Ownership  \nThis document  can only be used in connection  with the corresponding chip products or software \nproducts provided by Geehy . Without the prior permission of Geehy , no unit or individual may copy, \ntranscri be, modify, edit or disseminate all or part of the contents of this document  for any reason or in \nany form . \nThe “\n ” or “Geehy ” words or graphics  with “®” or “TM” in this document a re trademarks of \nGeehy . Other product or service names displayed on Geehy products are the property of their respective \nowners.  \n2. No Intellectual Property License  \nGeehy owns all rights, ownership and intellectual property rights involved in this document . \nGeehy shall not be deeme d to grant the license or right of any intellectual property to users \nexplicitly or implicitly due to the sale or distribution of Geehy products or this document . \nIf any third party ’s products, services or intellectual property are involved in this documen t, it shall \nnot be deemed that Geehy authorizes users to use the aforesaid third party ’s products, services or \nintellectual property, unless otherwise agreed in sales order or sales contract.  \n3. Version Update  \nUsers can obtain the latest document  of the co rresponding model s when ordering Geehy products . \nIf the contents in this document  are inconsistent with Geehy  products, the agreement in thesales \norder or the sales contract shall prevail.  \n4. Information Reliability  \nThe relevant data in this document  are obtained from  batch test  by Geehy  Laborator y or \ncooperative third -party testing organization. However , clerical errors in correction or errors caused by  \ndifferences in testing environment  may occur inevitably . Therefore, users should understand that Geehy \ndoes not bear any responsibility for such errors that may occur in this document . The relevant data in  \nthis document  are only used to guide users as performa nce parameter  reference and do  not constitute \nGeehy ’s guarantee for any product performance.  \nUsers shall select appropriate Geehy products according to their own needs, and effectively verify \nand test the applicability of Geehy products  to confirm that Geehy products meet  their own needs, \ncorresponding standards, safety or  other reliability requir ements . If loses are caused to users  due to the \nuser’s failure to fully verify and test Geehy products, Geehy will not bear any responsibility.  \n5. Legality  \n   USERS SHALL ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN \nUSING THIS DOCUMENT AND THE M ATCHING GEEHY PRODUCTS. USERS SHALL \nUNDERSTAND THAT THE PRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE -EXPORT \nOR OTHER LAWS OF THE COUNTIRIES OF THE PRODUCTS SUPPLIERS, GEEHY , GEEHY \nDISTRIBUTORS AND USERS. USERS (ON BEHALF OR ITSELF, SUBSIDIARIES AND \nAFFILIA TED ENTERPRISES) SHALL AGREE AND PROMISE TO ABIDE BY ALL APPLICABLE \nLAWS AND REGULATIONS ON THE EXPORT AND RE -EXPORT OF GEEHY PRODUCTS \nAND/OR TECHNOLOGIES AND DIRECT PRODUCTS.  \n6. Disclaimer  of Warranty  \nTHIS DOCUMENT  IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO WARRANTY OF \nANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE \nWARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO \nTHE EXTENT PERMITTED BY APPLICABLE LAW.  \nGEEHY WILL B EAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE \nSUBSEQUENT DESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING \nWILL GEEHY  OR ANY OTHER PARTY WHO PROVIDE THE DOCUMENT  "AS IS", BE L IABLE \nFOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR \nCONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE \nDOCUMENT  (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING \nRENDERED INACCURATE OR LOSSES SUSTAINED BY USERS  OR THIRD PARTIES).  \n8. Scope of Application  \nThe information in this document  replaces the information provided in all previous versions of the \ndocument . \n© 2020 -2022 Geehy  Semiconductor Co., Ltd. - All Rights Reserved  \n \n'}]
!==============================================================================!
### Component Summary: APM32F051K8U6

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Digital and I/O power supply voltage: **VDD = 2.0V to 3.6V**
  - Analog power supply voltage: **V DDA = VDD to 3.6V**
  - Backup battery voltage for RTC: **VBAT = 1.65V to 3.6V**

- **Current Ratings:**
  - Maximum current into each VDD power pin: **100 mA**
  - Maximum current out of each VSS ground pin: **-100 mA**
  - Output current sunk by any I/O pin: **25 mA**
  - Total output current sunk by all I/Os: **80 mA**

- **Power Consumption:**
  - Typical power consumption in run mode at 48 MHz: **10.0 mA** (with all peripherals enabled)
  - Power consumption in sleep mode: **1.45 μA** (with all peripherals off)

- **Operating Temperature Range:**
  - Ambient temperature: **-40°C to 85°C**
  - Junction temperature: **-40°C to 105°C**

- **Package Type:**
  - **QFN32** (32 pins)

- **Special Features:**
  - Arm® Cortex®-M0+ core with a maximum frequency of **48 MHz**
  - Up to **64 KB Flash** and **8 KB SRAM**
  - Integrated **12-bit ADC** and **DAC**
  - Multiple communication interfaces including **I2C**, **USART**, and **SPI**
  - Low-power modes: Sleep, Stop, and Standby
  - Built-in **RTC** with calendar function
  - **5-channel DMA controller**
  - **Moisture Sensitive Level (MSL):** Level 1 per JEDEC J-STD-020E

#### Description:
The **APM32F051K8U6** is a 32-bit microcontroller (MCU) based on the Arm® Cortex®-M0+ architecture. It operates at a maximum frequency of 48 MHz and is designed for low-power applications. The MCU features a rich set of peripherals, including a 12-bit ADC, DAC, timers, and communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications:
- **Power Management:** The MCU's low-power modes and efficient power consumption make it ideal for battery-operated devices.
- **Signal Processing:** With integrated ADC and DAC, it can be used in applications requiring analog signal processing.
- **Data Acquisition:** The ADC can handle multiple external channels, making it suitable for sensor data acquisition.
- **Embedded Control Systems:** Its GPIOs and communication interfaces allow it to control various devices and communicate with other systems.
- **Consumer Electronics:** The MCU can be used in smart home devices, wearables, and other consumer electronics requiring efficient processing and low power consumption.

This summary provides a comprehensive overview of the APM32F051K8U6 microcontroller, highlighting its key specifications, features, and potential applications.