$date
	Fri Nov 24 23:26:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit_set_tb_synth $end
$var wire 8 ! o_y [7:0] $end
$var wire 1 " ERROR $end
$var reg 8 # i_argA [7:0] $end
$var reg 8 $ i_argB [7:0] $end
$scope module uut $end
$var wire 1 " ERROR $end
$var wire 1 % _00_ $end
$var wire 1 & _01_ $end
$var wire 1 ' _02_ $end
$var wire 1 ( _03_ $end
$var wire 1 ) _04_ $end
$var wire 1 * _05_ $end
$var wire 1 + _06_ $end
$var wire 1 , _07_ $end
$var wire 1 - _08_ $end
$var wire 1 . _09_ $end
$var wire 1 / _10_ $end
$var wire 1 0 _11_ $end
$var wire 1 1 _12_ $end
$var wire 1 2 _13_ $end
$var wire 1 3 _14_ $end
$var wire 1 4 _15_ $end
$var wire 1 5 _16_ $end
$var wire 1 6 _17_ $end
$var wire 1 7 _18_ $end
$var wire 1 8 _19_ $end
$var wire 1 9 _20_ $end
$var wire 1 : _21_ $end
$var wire 1 ; _22_ $end
$var wire 1 < _23_ $end
$var wire 1 = _24_ $end
$var wire 1 > _25_ $end
$var wire 1 ? _26_ $end
$var wire 1 @ _27_ $end
$var wire 1 A _28_ $end
$var wire 1 B _29_ $end
$var wire 1 C _30_ $end
$var wire 1 D _31_ $end
$var wire 1 E _32_ $end
$var wire 1 F _33_ $end
$var wire 8 G i_argA [7:0] $end
$var wire 8 H i_argB [7:0] $end
$var wire 8 I o_y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 I
b11111110 H
b111 G
1F
1E
1D
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
19
18
07
06
15
14
13
02
11
10
1/
0.
0-
1,
1+
1*
1)
1(
1'
1&
0%
b11111110 $
b111 #
1"
b111 !
$end
#10
0"
1-
01
0'
1%
00
17
0&
0,
0/
b0 $
b0 H
#20
1"
0-
11
0)
10
1,
1/
b1011 $
b1011 H
#30
