<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/hmatrixb.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hmatrixb_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hmatrixb.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for HMATRIXB</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_HMATRIXB_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_HMATRIXB_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR HMATRIXB                                     */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- HMATRIXB_PRAS : (HMATRIXB Offset: 0x00) (R/W 32) Priority A for Slave -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (HMATRIXB_PRAS) Priority A for Slave  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M0PR_Pos                _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_PRAS) Master 0 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M0PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M0PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 0 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M0PR(value)             (HMATRIXB_PRAS_M0PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M0PR_Pos)) </span><span class="comment">/* Assigment of value for M0PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M1PR_Pos                _UINT32_(4)                                          </span><span class="comment">/* (HMATRIXB_PRAS) Master 1 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M1PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M1PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 1 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M1PR(value)             (HMATRIXB_PRAS_M1PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M1PR_Pos)) </span><span class="comment">/* Assigment of value for M1PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M2PR_Pos                _UINT32_(8)                                          </span><span class="comment">/* (HMATRIXB_PRAS) Master 2 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M2PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M2PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 2 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M2PR(value)             (HMATRIXB_PRAS_M2PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M2PR_Pos)) </span><span class="comment">/* Assigment of value for M2PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M3PR_Pos                _UINT32_(12)                                         </span><span class="comment">/* (HMATRIXB_PRAS) Master 3 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M3PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M3PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 3 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M3PR(value)             (HMATRIXB_PRAS_M3PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M3PR_Pos)) </span><span class="comment">/* Assigment of value for M3PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M4PR_Pos                _UINT32_(16)                                         </span><span class="comment">/* (HMATRIXB_PRAS) Master 4 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M4PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M4PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 4 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M4PR(value)             (HMATRIXB_PRAS_M4PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M4PR_Pos)) </span><span class="comment">/* Assigment of value for M4PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M5PR_Pos                _UINT32_(20)                                         </span><span class="comment">/* (HMATRIXB_PRAS) Master 5 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M5PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M5PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 5 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M5PR(value)             (HMATRIXB_PRAS_M5PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M5PR_Pos)) </span><span class="comment">/* Assigment of value for M5PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M6PR_Pos                _UINT32_(24)                                         </span><span class="comment">/* (HMATRIXB_PRAS) Master 6 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M6PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M6PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 6 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M6PR(value)             (HMATRIXB_PRAS_M6PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M6PR_Pos)) </span><span class="comment">/* Assigment of value for M6PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M7PR_Pos                _UINT32_(28)                                         </span><span class="comment">/* (HMATRIXB_PRAS) Master 7 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M7PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRAS_M7PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRAS) Master 7 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_M7PR(value)             (HMATRIXB_PRAS_M7PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRAS_M7PR_Pos)) </span><span class="comment">/* Assigment of value for M7PR in the HMATRIXB_PRAS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_Msk                     _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (HMATRIXB_PRAS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* -------- HMATRIXB_PRBS : (HMATRIXB Offset: 0x04) (R/W 32) Priority B for Slave -------- */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (HMATRIXB_PRBS) Priority B for Slave  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M8PR_Pos                _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_PRBS) Master 8 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M8PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M8PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRBS) Master 8 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M8PR(value)             (HMATRIXB_PRBS_M8PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M8PR_Pos)) </span><span class="comment">/* Assigment of value for M8PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M9PR_Pos                _UINT32_(4)                                          </span><span class="comment">/* (HMATRIXB_PRBS) Master 9 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M9PR_Msk                (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M9PR_Pos)            </span><span class="comment">/* (HMATRIXB_PRBS) Master 9 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M9PR(value)             (HMATRIXB_PRBS_M9PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M9PR_Pos)) </span><span class="comment">/* Assigment of value for M9PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M10PR_Pos               _UINT32_(8)                                          </span><span class="comment">/* (HMATRIXB_PRBS) Master 10 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M10PR_Msk               (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M10PR_Pos)           </span><span class="comment">/* (HMATRIXB_PRBS) Master 10 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M10PR(value)            (HMATRIXB_PRBS_M10PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M10PR_Pos)) </span><span class="comment">/* Assigment of value for M10PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M11PR_Pos               _UINT32_(12)                                         </span><span class="comment">/* (HMATRIXB_PRBS) Master 11 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M11PR_Msk               (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M11PR_Pos)           </span><span class="comment">/* (HMATRIXB_PRBS) Master 11 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M11PR(value)            (HMATRIXB_PRBS_M11PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M11PR_Pos)) </span><span class="comment">/* Assigment of value for M11PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M12PR_Pos               _UINT32_(16)                                         </span><span class="comment">/* (HMATRIXB_PRBS) Master 12 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M12PR_Msk               (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M12PR_Pos)           </span><span class="comment">/* (HMATRIXB_PRBS) Master 12 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M12PR(value)            (HMATRIXB_PRBS_M12PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M12PR_Pos)) </span><span class="comment">/* Assigment of value for M12PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M13PR_Pos               _UINT32_(20)                                         </span><span class="comment">/* (HMATRIXB_PRBS) Master 13 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M13PR_Msk               (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M13PR_Pos)           </span><span class="comment">/* (HMATRIXB_PRBS) Master 13 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M13PR(value)            (HMATRIXB_PRBS_M13PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M13PR_Pos)) </span><span class="comment">/* Assigment of value for M13PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M14PR_Pos               _UINT32_(24)                                         </span><span class="comment">/* (HMATRIXB_PRBS) Master 14 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M14PR_Msk               (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M14PR_Pos)           </span><span class="comment">/* (HMATRIXB_PRBS) Master 14 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M14PR(value)            (HMATRIXB_PRBS_M14PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M14PR_Pos)) </span><span class="comment">/* Assigment of value for M14PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M15PR_Pos               _UINT32_(28)                                         </span><span class="comment">/* (HMATRIXB_PRBS) Master 15 Priority Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M15PR_Msk               (_UINT32_(0xF) &lt;&lt; HMATRIXB_PRBS_M15PR_Pos)           </span><span class="comment">/* (HMATRIXB_PRBS) Master 15 Priority Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_M15PR(value)            (HMATRIXB_PRBS_M15PR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_PRBS_M15PR_Pos)) </span><span class="comment">/* Assigment of value for M15PR in the HMATRIXB_PRBS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_Msk                     _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (HMATRIXB_PRBS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* -------- HMATRIXB_MCFG : (HMATRIXB Offset: 0x00) (R/W 32) Master Configuration -------- */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_RESETVALUE              _UINT32_(0x02)                                       </span><span class="comment">/*  (HMATRIXB_MCFG) Master Configuration  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_Pos                _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_MCFG) Undefined Length Burst Type Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_Msk                (_UINT32_(0x7) &lt;&lt; HMATRIXB_MCFG_ULBT_Pos)            </span><span class="comment">/* (HMATRIXB_MCFG) Undefined Length Burst Type Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT(value)             (HMATRIXB_MCFG_ULBT_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MCFG_ULBT_Pos)) </span><span class="comment">/* Assigment of value for ULBT in the HMATRIXB_MCFG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define   HMATRIXB_MCFG_ULBT_INFINITE_Val     _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MCFG) Infinite Length  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define   HMATRIXB_MCFG_ULBT_SINGLE_Val       _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MCFG) Single Access  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define   HMATRIXB_MCFG_ULBT_FOUR_BEAT_Val    _UINT32_(0x2)                                        </span><span class="comment">/* (HMATRIXB_MCFG) Four Beat Burst  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define   HMATRIXB_MCFG_ULBT_EIGHT_BEAT_Val   _UINT32_(0x3)                                        </span><span class="comment">/* (HMATRIXB_MCFG) Eight Beat Burst  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define   HMATRIXB_MCFG_ULBT_SIXTEEN_BEAT_Val _UINT32_(0x4)                                        </span><span class="comment">/* (HMATRIXB_MCFG) Sixteen Beat Burst  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_INFINITE           (HMATRIXB_MCFG_ULBT_INFINITE_Val &lt;&lt; HMATRIXB_MCFG_ULBT_Pos) </span><span class="comment">/* (HMATRIXB_MCFG) Infinite Length Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_SINGLE             (HMATRIXB_MCFG_ULBT_SINGLE_Val &lt;&lt; HMATRIXB_MCFG_ULBT_Pos) </span><span class="comment">/* (HMATRIXB_MCFG) Single Access Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_FOUR_BEAT          (HMATRIXB_MCFG_ULBT_FOUR_BEAT_Val &lt;&lt; HMATRIXB_MCFG_ULBT_Pos) </span><span class="comment">/* (HMATRIXB_MCFG) Four Beat Burst Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_EIGHT_BEAT         (HMATRIXB_MCFG_ULBT_EIGHT_BEAT_Val &lt;&lt; HMATRIXB_MCFG_ULBT_Pos) </span><span class="comment">/* (HMATRIXB_MCFG) Eight Beat Burst Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_ULBT_SIXTEEN_BEAT       (HMATRIXB_MCFG_ULBT_SIXTEEN_BEAT_Val &lt;&lt; HMATRIXB_MCFG_ULBT_Pos) </span><span class="comment">/* (HMATRIXB_MCFG) Sixteen Beat Burst Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_Msk                     _UINT32_(0x00000007)                                 </span><span class="comment">/* (HMATRIXB_MCFG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* -------- HMATRIXB_SCFG : (HMATRIXB Offset: 0x40) (R/W 32) Slave Configuration -------- */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_RESETVALUE              _UINT32_(0x10)                                       </span><span class="comment">/*  (HMATRIXB_SCFG) Slave Configuration  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_SLOT_CYCLE_Pos          _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_SCFG) Maximum Number of Allowed Cycles for a Burst Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_SLOT_CYCLE_Msk          (_UINT32_(0xFF) &lt;&lt; HMATRIXB_SCFG_SLOT_CYCLE_Pos)     </span><span class="comment">/* (HMATRIXB_SCFG) Maximum Number of Allowed Cycles for a Burst Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_SLOT_CYCLE(value)       (HMATRIXB_SCFG_SLOT_CYCLE_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_SCFG_SLOT_CYCLE_Pos)) </span><span class="comment">/* Assigment of value for SLOT_CYCLE in the HMATRIXB_SCFG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_DEFMSTR_TYPE_Pos        _UINT32_(16)                                         </span><span class="comment">/* (HMATRIXB_SCFG) Default Master Type Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_DEFMSTR_TYPE_Msk        (_UINT32_(0x3) &lt;&lt; HMATRIXB_SCFG_DEFMSTR_TYPE_Pos)    </span><span class="comment">/* (HMATRIXB_SCFG) Default Master Type Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_DEFMSTR_TYPE(value)     (HMATRIXB_SCFG_DEFMSTR_TYPE_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_SCFG_DEFMSTR_TYPE_Pos)) </span><span class="comment">/* Assigment of value for DEFMSTR_TYPE in the HMATRIXB_SCFG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define   HMATRIXB_SCFG_DEFMSTR_TYPE_NO_DEFAULT_Val _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_SCFG) No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This resusts in having a one cycle latency for the first transfer of a burst.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define   HMATRIXB_SCFG_DEFMSTR_TYPE_LAST_DEFAULT_Val _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_SCFG) Last Default Master At the end of current slave access, if no other master request is pending, the slave stay connected with the last master havingaccessed it.This resusts in not having the one cycle latency when the last master re-trying access on the slave.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define   HMATRIXB_SCFG_DEFMSTR_TYPE_FIXED_DEFAULT_Val _UINT32_(0x2)                                        </span><span class="comment">/* (HMATRIXB_SCFG) Fixed Default Master At the end of current slave access, if no other master request is pending, the slave connects with fixed master which numberis in FIXED_DEFMSTR register.This resusts in not having the one cycle latency when the fixed master re-trying access on the slave.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_DEFMSTR_TYPE_NO_DEFAULT (HMATRIXB_SCFG_DEFMSTR_TYPE_NO_DEFAULT_Val &lt;&lt; HMATRIXB_SCFG_DEFMSTR_TYPE_Pos) </span><span class="comment">/* (HMATRIXB_SCFG) No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This resusts in having a one cycle latency for the first transfer of a burst. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_DEFMSTR_TYPE_LAST_DEFAULT (HMATRIXB_SCFG_DEFMSTR_TYPE_LAST_DEFAULT_Val &lt;&lt; HMATRIXB_SCFG_DEFMSTR_TYPE_Pos) </span><span class="comment">/* (HMATRIXB_SCFG) Last Default Master At the end of current slave access, if no other master request is pending, the slave stay connected with the last master havingaccessed it.This resusts in not having the one cycle latency when the last master re-trying access on the slave. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_DEFMSTR_TYPE_FIXED_DEFAULT (HMATRIXB_SCFG_DEFMSTR_TYPE_FIXED_DEFAULT_Val &lt;&lt; HMATRIXB_SCFG_DEFMSTR_TYPE_Pos) </span><span class="comment">/* (HMATRIXB_SCFG) Fixed Default Master At the end of current slave access, if no other master request is pending, the slave connects with fixed master which numberis in FIXED_DEFMSTR register.This resusts in not having the one cycle latency when the fixed master re-trying access on the slave. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_FIXED_DEFMSTR_Pos       _UINT32_(18)                                         </span><span class="comment">/* (HMATRIXB_SCFG) Fixed Index of Default Master Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_FIXED_DEFMSTR_Msk       (_UINT32_(0xF) &lt;&lt; HMATRIXB_SCFG_FIXED_DEFMSTR_Pos)   </span><span class="comment">/* (HMATRIXB_SCFG) Fixed Index of Default Master Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_FIXED_DEFMSTR(value)    (HMATRIXB_SCFG_FIXED_DEFMSTR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_SCFG_FIXED_DEFMSTR_Pos)) </span><span class="comment">/* Assigment of value for FIXED_DEFMSTR in the HMATRIXB_SCFG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_ARBT_Pos                _UINT32_(24)                                         </span><span class="comment">/* (HMATRIXB_SCFG) Arbitration Type Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_ARBT_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_SCFG_ARBT_Pos)            </span><span class="comment">/* (HMATRIXB_SCFG) Arbitration Type Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_ARBT(value)             (HMATRIXB_SCFG_ARBT_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_SCFG_ARBT_Pos)) </span><span class="comment">/* Assigment of value for ARBT in the HMATRIXB_SCFG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define   HMATRIXB_SCFG_ARBT_ROUND_ROBIN_Val  _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_SCFG) Round-Robin Arbitration  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define   HMATRIXB_SCFG_ARBT_FIXED_PRIORITY_Val _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_SCFG) Fixed Priority Arbitration  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_ARBT_ROUND_ROBIN        (HMATRIXB_SCFG_ARBT_ROUND_ROBIN_Val &lt;&lt; HMATRIXB_SCFG_ARBT_Pos) </span><span class="comment">/* (HMATRIXB_SCFG) Round-Robin Arbitration Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_ARBT_FIXED_PRIORITY     (HMATRIXB_SCFG_ARBT_FIXED_PRIORITY_Val &lt;&lt; HMATRIXB_SCFG_ARBT_Pos) </span><span class="comment">/* (HMATRIXB_SCFG) Fixed Priority Arbitration Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_Msk                     _UINT32_(0x013F00FF)                                 </span><span class="comment">/* (HMATRIXB_SCFG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* -------- HMATRIXB_MRCR : (HMATRIXB Offset: 0x100) (R/W 32) Master Remap Control -------- */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (HMATRIXB_MRCR) Master Remap Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB0_Pos                _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB0_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB0_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB0(value)             (HMATRIXB_MRCR_RCB0_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB0_Pos)) </span><span class="comment">/* Assigment of value for RCB0 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB0_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB0_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB0_DIS                (HMATRIXB_MRCR_RCB0_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB0_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB0_ENA                (HMATRIXB_MRCR_RCB0_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB0_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB1_Pos                _UINT32_(1)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB1_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB1_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB1(value)             (HMATRIXB_MRCR_RCB1_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB1_Pos)) </span><span class="comment">/* Assigment of value for RCB1 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB1_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB1_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB1_DIS                (HMATRIXB_MRCR_RCB1_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB1_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB1_ENA                (HMATRIXB_MRCR_RCB1_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB1_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB2_Pos                _UINT32_(2)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB2_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB2_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB2(value)             (HMATRIXB_MRCR_RCB2_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB2_Pos)) </span><span class="comment">/* Assigment of value for RCB2 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB2_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB2_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB2_DIS                (HMATRIXB_MRCR_RCB2_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB2_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB2_ENA                (HMATRIXB_MRCR_RCB2_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB2_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB3_Pos                _UINT32_(3)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB3_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB3_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB3(value)             (HMATRIXB_MRCR_RCB3_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB3_Pos)) </span><span class="comment">/* Assigment of value for RCB3 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB3_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB3_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB3_DIS                (HMATRIXB_MRCR_RCB3_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB3_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB3_ENA                (HMATRIXB_MRCR_RCB3_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB3_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB4_Pos                _UINT32_(4)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB4_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB4_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB4(value)             (HMATRIXB_MRCR_RCB4_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB4_Pos)) </span><span class="comment">/* Assigment of value for RCB4 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB4_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB4_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB4_DIS                (HMATRIXB_MRCR_RCB4_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB4_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB4_ENA                (HMATRIXB_MRCR_RCB4_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB4_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB5_Pos                _UINT32_(5)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB5_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB5_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB5(value)             (HMATRIXB_MRCR_RCB5_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB5_Pos)) </span><span class="comment">/* Assigment of value for RCB5 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB5_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB5_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB5_DIS                (HMATRIXB_MRCR_RCB5_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB5_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB5_ENA                (HMATRIXB_MRCR_RCB5_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB5_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB6_Pos                _UINT32_(6)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB6_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB6_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB6(value)             (HMATRIXB_MRCR_RCB6_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB6_Pos)) </span><span class="comment">/* Assigment of value for RCB6 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB6_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB6_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB6_DIS                (HMATRIXB_MRCR_RCB6_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB6_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB6_ENA                (HMATRIXB_MRCR_RCB6_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB6_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB7_Pos                _UINT32_(7)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB7_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB7_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB7(value)             (HMATRIXB_MRCR_RCB7_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB7_Pos)) </span><span class="comment">/* Assigment of value for RCB7 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB7_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB7_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB7_DIS                (HMATRIXB_MRCR_RCB7_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB7_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB7_ENA                (HMATRIXB_MRCR_RCB7_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB7_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB8_Pos                _UINT32_(8)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 8 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB8_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB8_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 8 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB8(value)             (HMATRIXB_MRCR_RCB8_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB8_Pos)) </span><span class="comment">/* Assigment of value for RCB8 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB8_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB8_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB8_DIS                (HMATRIXB_MRCR_RCB8_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB8_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB8_ENA                (HMATRIXB_MRCR_RCB8_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB8_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB9_Pos                _UINT32_(9)                                          </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 9 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB9_Msk                (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB9_Pos)            </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 9 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB9(value)             (HMATRIXB_MRCR_RCB9_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB9_Pos)) </span><span class="comment">/* Assigment of value for RCB9 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB9_DIS_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB9_ENA_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB9_DIS                (HMATRIXB_MRCR_RCB9_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB9_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB9_ENA                (HMATRIXB_MRCR_RCB9_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB9_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB10_Pos               _UINT32_(10)                                         </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 10 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB10_Msk               (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB10_Pos)           </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 10 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB10(value)            (HMATRIXB_MRCR_RCB10_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB10_Pos)) </span><span class="comment">/* Assigment of value for RCB10 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB10_DIS_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB10_ENA_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB10_DIS               (HMATRIXB_MRCR_RCB10_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB10_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB10_ENA               (HMATRIXB_MRCR_RCB10_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB10_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB11_Pos               _UINT32_(11)                                         </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 11 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB11_Msk               (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB11_Pos)           </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 11 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB11(value)            (HMATRIXB_MRCR_RCB11_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB11_Pos)) </span><span class="comment">/* Assigment of value for RCB11 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB11_DIS_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB11_ENA_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB11_DIS               (HMATRIXB_MRCR_RCB11_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB11_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB11_ENA               (HMATRIXB_MRCR_RCB11_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB11_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB12_Pos               _UINT32_(12)                                         </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 12 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB12_Msk               (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB12_Pos)           </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 12 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB12(value)            (HMATRIXB_MRCR_RCB12_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB12_Pos)) </span><span class="comment">/* Assigment of value for RCB12 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB12_DIS_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB12_ENA_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB12_DIS               (HMATRIXB_MRCR_RCB12_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB12_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB12_ENA               (HMATRIXB_MRCR_RCB12_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB12_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB13_Pos               _UINT32_(13)                                         </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 13 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB13_Msk               (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB13_Pos)           </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 13 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB13(value)            (HMATRIXB_MRCR_RCB13_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB13_Pos)) </span><span class="comment">/* Assigment of value for RCB13 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB13_DIS_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB13_ENA_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB13_DIS               (HMATRIXB_MRCR_RCB13_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB13_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB13_ENA               (HMATRIXB_MRCR_RCB13_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB13_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB14_Pos               _UINT32_(14)                                         </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 14 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB14_Msk               (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB14_Pos)           </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 14 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB14(value)            (HMATRIXB_MRCR_RCB14_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB14_Pos)) </span><span class="comment">/* Assigment of value for RCB14 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB14_DIS_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB14_ENA_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB14_DIS               (HMATRIXB_MRCR_RCB14_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB14_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB14_ENA               (HMATRIXB_MRCR_RCB14_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB14_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB15_Pos               _UINT32_(15)                                         </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 15 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB15_Msk               (_UINT32_(0x1) &lt;&lt; HMATRIXB_MRCR_RCB15_Pos)           </span><span class="comment">/* (HMATRIXB_MRCR) Remap Command Bit for Master 15 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB15(value)            (HMATRIXB_MRCR_RCB15_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB15_Pos)) </span><span class="comment">/* Assigment of value for RCB15 in the HMATRIXB_MRCR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB15_DIS_Val         _UINT32_(0x0)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define   HMATRIXB_MRCR_RCB15_ENA_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB15_DIS               (HMATRIXB_MRCR_RCB15_DIS_Val &lt;&lt; HMATRIXB_MRCR_RCB15_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Disable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB15_ENA               (HMATRIXB_MRCR_RCB15_ENA_Val &lt;&lt; HMATRIXB_MRCR_RCB15_Pos) </span><span class="comment">/* (HMATRIXB_MRCR) Enable remapped address decoding for master Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_Msk                     _UINT32_(0x0000FFFF)                                 </span><span class="comment">/* (HMATRIXB_MRCR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_MRCR Position) Remap Command Bit for Master x5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB_Msk                 (_UINT32_(0xFFFF) &lt;&lt; HMATRIXB_MRCR_RCB_Pos)          </span><span class="comment">/* (HMATRIXB_MRCR Mask) RCB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_RCB(value)              (HMATRIXB_MRCR_RCB_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_MRCR_RCB_Pos)) </span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* -------- HMATRIXB_SFR : (HMATRIXB Offset: 0x110) (R/W 32) Special Function -------- */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (HMATRIXB_SFR) Special Function  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR_SFR_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (HMATRIXB_SFR) Special Function Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR_SFR_Msk                  (_UINT32_(0xFFFFFFFF) &lt;&lt; HMATRIXB_SFR_SFR_Pos)       </span><span class="comment">/* (HMATRIXB_SFR) Special Function Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR_SFR(value)               (HMATRIXB_SFR_SFR_Msk &amp; (_UINT32_(value) &lt;&lt; HMATRIXB_SFR_SFR_Pos)) </span><span class="comment">/* Assigment of value for SFR in the HMATRIXB_SFR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR_Msk                      _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (HMATRIXB_SFR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define HMATRIXB_PRAS_REG_OFST         _UINT32_(0x00)      </span><span class="comment">/* (HMATRIXB_PRAS) Priority A for Slave Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define HMATRIXB_PRBS_REG_OFST         _UINT32_(0x04)      </span><span class="comment">/* (HMATRIXB_PRBS) Priority B for Slave Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG_REG_OFST         _UINT32_(0x00)      </span><span class="comment">/* (HMATRIXB_MCFG) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG0_REG_OFST        _UINT32_(0x00)      </span><span class="comment">/* (HMATRIXB_MCFG0) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG1_REG_OFST        _UINT32_(0x04)      </span><span class="comment">/* (HMATRIXB_MCFG1) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG2_REG_OFST        _UINT32_(0x08)      </span><span class="comment">/* (HMATRIXB_MCFG2) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG3_REG_OFST        _UINT32_(0x0C)      </span><span class="comment">/* (HMATRIXB_MCFG3) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG4_REG_OFST        _UINT32_(0x10)      </span><span class="comment">/* (HMATRIXB_MCFG4) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG5_REG_OFST        _UINT32_(0x14)      </span><span class="comment">/* (HMATRIXB_MCFG5) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG6_REG_OFST        _UINT32_(0x18)      </span><span class="comment">/* (HMATRIXB_MCFG6) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG7_REG_OFST        _UINT32_(0x1C)      </span><span class="comment">/* (HMATRIXB_MCFG7) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG8_REG_OFST        _UINT32_(0x20)      </span><span class="comment">/* (HMATRIXB_MCFG8) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG9_REG_OFST        _UINT32_(0x24)      </span><span class="comment">/* (HMATRIXB_MCFG9) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG10_REG_OFST       _UINT32_(0x28)      </span><span class="comment">/* (HMATRIXB_MCFG10) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG11_REG_OFST       _UINT32_(0x2C)      </span><span class="comment">/* (HMATRIXB_MCFG11) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG12_REG_OFST       _UINT32_(0x30)      </span><span class="comment">/* (HMATRIXB_MCFG12) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG13_REG_OFST       _UINT32_(0x34)      </span><span class="comment">/* (HMATRIXB_MCFG13) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG14_REG_OFST       _UINT32_(0x38)      </span><span class="comment">/* (HMATRIXB_MCFG14) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define HMATRIXB_MCFG15_REG_OFST       _UINT32_(0x3C)      </span><span class="comment">/* (HMATRIXB_MCFG15) Master Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG_REG_OFST         _UINT32_(0x40)      </span><span class="comment">/* (HMATRIXB_SCFG) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG0_REG_OFST        _UINT32_(0x40)      </span><span class="comment">/* (HMATRIXB_SCFG0) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG1_REG_OFST        _UINT32_(0x44)      </span><span class="comment">/* (HMATRIXB_SCFG1) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG2_REG_OFST        _UINT32_(0x48)      </span><span class="comment">/* (HMATRIXB_SCFG2) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG3_REG_OFST        _UINT32_(0x4C)      </span><span class="comment">/* (HMATRIXB_SCFG3) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG4_REG_OFST        _UINT32_(0x50)      </span><span class="comment">/* (HMATRIXB_SCFG4) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG5_REG_OFST        _UINT32_(0x54)      </span><span class="comment">/* (HMATRIXB_SCFG5) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG6_REG_OFST        _UINT32_(0x58)      </span><span class="comment">/* (HMATRIXB_SCFG6) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG7_REG_OFST        _UINT32_(0x5C)      </span><span class="comment">/* (HMATRIXB_SCFG7) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG8_REG_OFST        _UINT32_(0x60)      </span><span class="comment">/* (HMATRIXB_SCFG8) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG9_REG_OFST        _UINT32_(0x64)      </span><span class="comment">/* (HMATRIXB_SCFG9) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG10_REG_OFST       _UINT32_(0x68)      </span><span class="comment">/* (HMATRIXB_SCFG10) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG11_REG_OFST       _UINT32_(0x6C)      </span><span class="comment">/* (HMATRIXB_SCFG11) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG12_REG_OFST       _UINT32_(0x70)      </span><span class="comment">/* (HMATRIXB_SCFG12) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG13_REG_OFST       _UINT32_(0x74)      </span><span class="comment">/* (HMATRIXB_SCFG13) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG14_REG_OFST       _UINT32_(0x78)      </span><span class="comment">/* (HMATRIXB_SCFG14) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define HMATRIXB_SCFG15_REG_OFST       _UINT32_(0x7C)      </span><span class="comment">/* (HMATRIXB_SCFG15) Slave Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define HMATRIXB_MRCR_REG_OFST         _UINT32_(0x100)     </span><span class="comment">/* (HMATRIXB_MRCR) Master Remap Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR_REG_OFST          _UINT32_(0x110)     </span><span class="comment">/* (HMATRIXB_SFR) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR0_REG_OFST         _UINT32_(0x110)     </span><span class="comment">/* (HMATRIXB_SFR0) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR1_REG_OFST         _UINT32_(0x114)     </span><span class="comment">/* (HMATRIXB_SFR1) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR2_REG_OFST         _UINT32_(0x118)     </span><span class="comment">/* (HMATRIXB_SFR2) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR3_REG_OFST         _UINT32_(0x11C)     </span><span class="comment">/* (HMATRIXB_SFR3) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR4_REG_OFST         _UINT32_(0x120)     </span><span class="comment">/* (HMATRIXB_SFR4) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR5_REG_OFST         _UINT32_(0x124)     </span><span class="comment">/* (HMATRIXB_SFR5) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR6_REG_OFST         _UINT32_(0x128)     </span><span class="comment">/* (HMATRIXB_SFR6) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR7_REG_OFST         _UINT32_(0x12C)     </span><span class="comment">/* (HMATRIXB_SFR7) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR8_REG_OFST         _UINT32_(0x130)     </span><span class="comment">/* (HMATRIXB_SFR8) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR9_REG_OFST         _UINT32_(0x134)     </span><span class="comment">/* (HMATRIXB_SFR9) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR10_REG_OFST        _UINT32_(0x138)     </span><span class="comment">/* (HMATRIXB_SFR10) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR11_REG_OFST        _UINT32_(0x13C)     </span><span class="comment">/* (HMATRIXB_SFR11) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR12_REG_OFST        _UINT32_(0x140)     </span><span class="comment">/* (HMATRIXB_SFR12) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR13_REG_OFST        _UINT32_(0x144)     </span><span class="comment">/* (HMATRIXB_SFR13) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR14_REG_OFST        _UINT32_(0x148)     </span><span class="comment">/* (HMATRIXB_SFR14) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define HMATRIXB_SFR15_REG_OFST        _UINT32_(0x14C)     </span><span class="comment">/* (HMATRIXB_SFR15) Special Function Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structhmatrixb__prs__registers__t.html">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="structhmatrixb__prs__registers__t.html#a99c8e3a697d79625da54fdb4067b0695">  328</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structhmatrixb__prs__registers__t.html#a99c8e3a697d79625da54fdb4067b0695">HMATRIXB_PRAS</a>;      </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="structhmatrixb__prs__registers__t.html#a84e02cbf64a7ca4e799eeb4bb50b47aa">  329</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structhmatrixb__prs__registers__t.html#a84e02cbf64a7ca4e799eeb4bb50b47aa">HMATRIXB_PRBS</a>;      </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <a class="code" href="structhmatrixb__prs__registers__t.html">hmatrixb_prs_registers_t</a>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define HMATRIXB_PRS_NUMBER 4</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="structhmatrixb__registers__t.html">  335</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;{  <span class="comment">/* HSB Matrix */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="structhmatrixb__registers__t.html#a4a7ca6b2bc162f4702b442db5996c779">  337</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       HMATRIXB_MCFG[16];  </div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="structhmatrixb__registers__t.html#add088f4cc9c6128028b97e619604e9d6">  338</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       HMATRIXB_SCFG[16];  </div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structhmatrixb__registers__t.html#a2013bd7c38da780a4dbd366ff1505b11">  339</a></span>&#160;        <a class="code" href="structhmatrixb__prs__registers__t.html">hmatrixb_prs_registers_t</a>       PRS[HMATRIXB_PRS_NUMBER]; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x60];</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="structhmatrixb__registers__t.html#a9ef27d1bc23e6f3cfb97186e4b948cca">  341</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structhmatrixb__registers__t.html#a9ef27d1bc23e6f3cfb97186e4b948cca">HMATRIXB_MRCR</a>;      </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x0C];</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="structhmatrixb__registers__t.html#a58a80b4fcd2c508117c3922cd1cbca09">  343</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       HMATRIXB_SFR[16];   </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;} <a class="code" href="structhmatrixb__registers__t.html">hmatrixb_registers_t</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_HMATRIXB_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructhmatrixb__prs__registers__t_html"><div class="ttname"><a href="structhmatrixb__prs__registers__t.html">hmatrixb_prs_registers_t</a></div><div class="ttdoc">PRS register API structure.</div><div class="ttdef"><b>Definition:</b> hmatrixb.h:327</div></div>
<div class="ttc" id="astructhmatrixb__prs__registers__t_html_a84e02cbf64a7ca4e799eeb4bb50b47aa"><div class="ttname"><a href="structhmatrixb__prs__registers__t.html#a84e02cbf64a7ca4e799eeb4bb50b47aa">hmatrixb_prs_registers_t::HMATRIXB_PRBS</a></div><div class="ttdeci">__IO uint32_t HMATRIXB_PRBS</div><div class="ttdef"><b>Definition:</b> hmatrixb.h:329</div></div>
<div class="ttc" id="astructhmatrixb__prs__registers__t_html_a99c8e3a697d79625da54fdb4067b0695"><div class="ttname"><a href="structhmatrixb__prs__registers__t.html#a99c8e3a697d79625da54fdb4067b0695">hmatrixb_prs_registers_t::HMATRIXB_PRAS</a></div><div class="ttdeci">__IO uint32_t HMATRIXB_PRAS</div><div class="ttdef"><b>Definition:</b> hmatrixb.h:328</div></div>
<div class="ttc" id="astructhmatrixb__registers__t_html"><div class="ttname"><a href="structhmatrixb__registers__t.html">hmatrixb_registers_t</a></div><div class="ttdoc">HMATRIXB register API structure.</div><div class="ttdef"><b>Definition:</b> hmatrixb.h:336</div></div>
<div class="ttc" id="astructhmatrixb__registers__t_html_a9ef27d1bc23e6f3cfb97186e4b948cca"><div class="ttname"><a href="structhmatrixb__registers__t.html#a9ef27d1bc23e6f3cfb97186e4b948cca">hmatrixb_registers_t::HMATRIXB_MRCR</a></div><div class="ttdeci">__IO uint32_t HMATRIXB_MRCR</div><div class="ttdef"><b>Definition:</b> hmatrixb.h:341</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>hmatrixb.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
