INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.sim/sim_1/synth/timing/xsim/hybrid_counter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coarse_Counter
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module DFF_10
INFO: [VRFC 10-311] analyzing module DFF_11
INFO: [VRFC 10-311] analyzing module DFF_12
INFO: [VRFC 10-311] analyzing module DFF_13
INFO: [VRFC 10-311] analyzing module DFF_14
INFO: [VRFC 10-311] analyzing module DFF_15
INFO: [VRFC 10-311] analyzing module DFF_16
INFO: [VRFC 10-311] analyzing module DFF_17
INFO: [VRFC 10-311] analyzing module DFF_18
INFO: [VRFC 10-311] analyzing module DFF_19
INFO: [VRFC 10-311] analyzing module DFF_27
INFO: [VRFC 10-311] analyzing module DFF_28
INFO: [VRFC 10-311] analyzing module DFF_29
INFO: [VRFC 10-311] analyzing module DFF_30
INFO: [VRFC 10-311] analyzing module DFF_31
INFO: [VRFC 10-311] analyzing module DFF_32
INFO: [VRFC 10-311] analyzing module DFF_33
INFO: [VRFC 10-311] analyzing module DFF_34
INFO: [VRFC 10-311] analyzing module DFF_35
INFO: [VRFC 10-311] analyzing module DFF_36
INFO: [VRFC 10-311] analyzing module DFF_37
INFO: [VRFC 10-311] analyzing module DFF_38
INFO: [VRFC 10-311] analyzing module DFF_39
INFO: [VRFC 10-311] analyzing module DFF_40
INFO: [VRFC 10-311] analyzing module DFF_7
INFO: [VRFC 10-311] analyzing module DFF_8
INFO: [VRFC 10-311] analyzing module DFF_9
INFO: [VRFC 10-311] analyzing module Fine_Counter
INFO: [VRFC 10-311] analyzing module Fine_Counter_0
INFO: [VRFC 10-311] analyzing module Hybrid_Counter
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module delay_chain
INFO: [VRFC 10-311] analyzing module delay_chain_1
INFO: [VRFC 10-311] analyzing module delay_chain_2
INFO: [VRFC 10-311] analyzing module delay_chain_20
INFO: [VRFC 10-311] analyzing module delay_chain_21
INFO: [VRFC 10-311] analyzing module delay_chain_22
INFO: [VRFC 10-311] analyzing module delay_chain_23
INFO: [VRFC 10-311] analyzing module delay_chain_24
INFO: [VRFC 10-311] analyzing module delay_chain_25
INFO: [VRFC 10-311] analyzing module delay_chain_26
INFO: [VRFC 10-311] analyzing module delay_chain_3
INFO: [VRFC 10-311] analyzing module delay_chain_4
INFO: [VRFC 10-311] analyzing module delay_chain_5
INFO: [VRFC 10-311] analyzing module delay_chain_6
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DFF' [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/DFF.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Delay_Chain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_chain
INFO: [VRFC 10-2458] undeclared symbol output1, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Delay_Chain.v:13]
INFO: [VRFC 10-2458] undeclared symbol output2, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Delay_Chain.v:19]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay_chain' [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Delay_Chain.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Fine_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fine_Counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Fine_Counter' [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Fine_Counter.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/imports/Downloads/HybridCounter_hdl_Coarse_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coarse_Counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Coarse_Counter' [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/imports/Downloads/HybridCounter_hdl_Coarse_Counter.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hybrid_Counter
INFO: [VRFC 10-2458] undeclared symbol clk_out1, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:30]
INFO: [VRFC 10-2458] undeclared symbol clk_out2, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:31]
INFO: [VRFC 10-2458] undeclared symbol clk_out3, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:32]
INFO: [VRFC 10-2458] undeclared symbol clk_out4, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:33]
INFO: [VRFC 10-2458] undeclared symbol clk_out5, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:34]
INFO: [VRFC 10-2458] undeclared symbol clk_out6, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:35]
INFO: [VRFC 10-2458] undeclared symbol clk_out7, assumed default net type wire [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:36]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Hybrid_Counter' [C:/Users/raghu/Downloads/tdc-fpga-project-main.tar/fpga-tdc/batch_2020_21/tdc_CFF.xpr/tdc_CFF/tdc_CFF.srcs/sources_1/new/Hybrid_Counter.v:3]
