Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun Oct  7 18:34:00 2018
| Host             : khushal-MS-7B48 running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.888        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.736        |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.2         |
| Junction Temperature (C) | 46.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |        3 |       --- |             --- |
| Slice Logic              |     0.042 |    30266 |       --- |             --- |
|   LUT as Logic           |     0.039 |    11537 |     53200 |           21.69 |
|   CARRY4                 |     0.002 |      747 |     13300 |            5.62 |
|   Register               |    <0.001 |    14478 |    106400 |           13.61 |
|   LUT as Distributed RAM |    <0.001 |      192 |     17400 |            1.10 |
|   LUT as Shift Register  |    <0.001 |       93 |     17400 |            0.53 |
|   Others                 |     0.000 |     1090 |       --- |             --- |
| Signals                  |     0.048 |    25434 |       --- |             --- |
| Block RAM                |     0.008 |       37 |       140 |           26.43 |
| DSPs                     |     0.061 |       64 |       220 |           29.09 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     1.888 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.225 |       0.206 |      0.019 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.718 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                               |     1.736 |
|   design_1_i                                                                   |     1.736 |
|     axi_dma_0                                                                  |     0.004 |
|       U0                                                                       |     0.004 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                              |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                     |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                   |    <0.001 |
|             I_UPDT_SG                                                          |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                    |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                        |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                  |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                   |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                |    <0.001 |
|               I_CMD_STATUS                                                     |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                             |    <0.001 |
|               I_RESET                                                          |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                |    <0.001 |
|               I_ADDR_CNTL                                                      |    <0.001 |
|               I_CMD_STATUS                                                     |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                             |    <0.001 |
|                 I_CMD_FIFO                                                     |    <0.001 |
|               I_MSTR_SCC                                                       |    <0.001 |
|               I_WR_DATA_CNTL                                                   |    <0.001 |
|               I_WR_STATUS_CNTLR                                                |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                     |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                           |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                       DYNSHREG_F_I                                             |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                     |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                           |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                  |    <0.001 |
|                       DYNSHREG_F_I                                             |     0.000 |
|           I_SG_FETCH_MNGR                                                      |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                   |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                   |    <0.001 |
|             I_FTCH_SG                                                          |    <0.001 |
|           I_SG_FETCH_QUEUE                                                     |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                             |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                         |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF            |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO              |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM               |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                 |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                       |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                   |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                        |     0.001 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                 |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                  |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                       |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                        |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                        |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                 |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                        |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                               |    <0.001 |
|         I_PRMRY_DATAMOVER                                                      |     0.001 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                    |     0.001 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                        |    <0.001 |
|               I_DATA_FIFO                                                      |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                         |    <0.001 |
|                     xpm_fifo_base_inst                                         |    <0.001 |
|                       gen_fwft.rdpp1_inst                                      |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                          |    <0.001 |
|                       rdp_inst                                                 |    <0.001 |
|                       rdpp1_inst                                               |    <0.001 |
|                       wrp_inst                                                 |    <0.001 |
|                       wrpp1_inst                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                        |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|             I_ADDR_CNTL                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|             I_CMD_STATUS                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                               |    <0.001 |
|               I_CMD_FIFO                                                       |    <0.001 |
|             I_MSTR_PCC                                                         |    <0.001 |
|             I_RD_DATA_CNTL                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|             I_RD_STATUS_CNTLR                                                  |    <0.001 |
|             I_RESET                                                            |    <0.001 |
|         I_RST_MODULE                                                           |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                           |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS             |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                  |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                      |    <0.001 |
|           REG_HRD_RST                                                          |    <0.001 |
|           REG_HRD_RST_OUT                                                      |    <0.001 |
|     axis_data_fifo_0                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_1                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_2                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_3                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_4                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_5                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_6                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_data_fifo_7                                                           |    <0.001 |
|       inst                                                                     |    <0.001 |
|         gen_fifo_generator.fifo_generator_inst                                 |    <0.001 |
|           inst_fifo_gen                                                        |    <0.001 |
|             gaxis_fifo.gaxisf.axisf                                            |    <0.001 |
|               grf.rf                                                           |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                   gr1.gr1_int.rfwft                                            |    <0.001 |
|                   grss.rsts                                                    |    <0.001 |
|                     c1                                                         |    <0.001 |
|                     c2                                                         |    <0.001 |
|                   rpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                   gwss.wsts                                                    |    <0.001 |
|                     c0                                                         |    <0.001 |
|                     c1                                                         |    <0.001 |
|                   wpntr                                                        |    <0.001 |
|                 gntv_or_sync_fifo.mem                                          |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                     inst_blk_mem_gen                                           |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                         valid.cstr                                             |    <0.001 |
|                           ramloop[0].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                     |    <0.001 |
|                             prim_noinit.ram                                    |    <0.001 |
|                 rstblk                                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst |    <0.001 |
|     axis_interconnect_0                                                        |     0.014 |
|       m00_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m01_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m02_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m03_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m04_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m05_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m06_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       m07_couplers                                                             |     0.002 |
|         auto_us                                                                |     0.002 |
|           inst                                                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                         |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                             |    <0.001 |
|       s00_couplers                                                             |     0.000 |
|         auto_ss_slid                                                           |     0.000 |
|           inst                                                                 |     0.000 |
|       xbar                                                                     |    <0.001 |
|         inst                                                                   |    <0.001 |
|           gen_decoder[0].axisc_decoder_0                                       |    <0.001 |
|             gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0         |    <0.001 |
|             gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1         |    <0.001 |
|     hats_0                                                                     |     0.022 |
|       inst                                                                     |     0.022 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.017 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_1                                                                     |     0.023 |
|       inst                                                                     |     0.023 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.017 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_2                                                                     |     0.022 |
|       inst                                                                     |     0.022 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.017 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_3                                                                     |     0.023 |
|       inst                                                                     |     0.023 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.017 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_4                                                                     |     0.022 |
|       inst                                                                     |     0.022 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.016 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_5                                                                     |     0.022 |
|       inst                                                                     |     0.022 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.016 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_6                                                                     |     0.022 |
|       inst                                                                     |     0.022 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.016 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     hats_7                                                                     |     0.022 |
|       inst                                                                     |     0.022 |
|         cnt_V_U                                                                |    <0.001 |
|           hats_cnt_V_ram_u                                                     |    <0.001 |
|         cntmem_V_U                                                             |    <0.001 |
|           hats_cntmem_V_ram_u                                                  |    <0.001 |
|         grp_computeHistogram_fu_294                                            |     0.017 |
|           grp_svm_fu_246                                                       |     0.014 |
|             hats_mac_muladd_1bkb_U1                                            |     0.002 |
|               hats_mac_muladd_1bkb_DSP48_0_U                                   |     0.002 |
|             hats_mac_muladd_1cud_U2                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U3                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U4                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U5                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U6                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             hats_mac_muladd_1cud_U7                                            |     0.001 |
|               hats_mac_muladd_1cud_DSP48_1_U                                   |     0.001 |
|             weights_U                                                          |     0.001 |
|               svm_weights_rom_U                                                |     0.001 |
|           hist_V_U                                                             |    <0.001 |
|             computeHistogram_dEe_ram_U                                         |    <0.001 |
|         hats_AXILiteS_s_axi_U                                                  |    <0.001 |
|         hats_mul_mul_12nsfYi_U23                                               |    <0.001 |
|           hats_mul_mul_12nsfYi_DSP48_2_U                                       |    <0.001 |
|         hats_sdiv_24ns_17eOg_U22                                               |     0.002 |
|           hats_sdiv_24ns_17eOg_div_U                                           |     0.002 |
|             hats_sdiv_24ns_17eOg_div_u_0                                       |     0.001 |
|         loc_sum_V_U                                                            |    <0.001 |
|           hats_loc_sum_V_ram_u                                                 |    <0.001 |
|             ram_reg_0_15_0_0                                                   |    <0.001 |
|             ram_reg_0_15_10_10                                                 |    <0.001 |
|             ram_reg_0_15_11_11                                                 |    <0.001 |
|             ram_reg_0_15_12_12                                                 |    <0.001 |
|             ram_reg_0_15_13_13                                                 |    <0.001 |
|             ram_reg_0_15_14_14                                                 |    <0.001 |
|             ram_reg_0_15_15_15                                                 |    <0.001 |
|             ram_reg_0_15_16_16                                                 |    <0.001 |
|             ram_reg_0_15_17_17                                                 |    <0.001 |
|             ram_reg_0_15_18_18                                                 |    <0.001 |
|             ram_reg_0_15_19_19                                                 |    <0.001 |
|             ram_reg_0_15_1_1                                                   |    <0.001 |
|             ram_reg_0_15_20_20                                                 |    <0.001 |
|             ram_reg_0_15_21_21                                                 |    <0.001 |
|             ram_reg_0_15_22_22                                                 |    <0.001 |
|             ram_reg_0_15_23_23                                                 |    <0.001 |
|             ram_reg_0_15_2_2                                                   |    <0.001 |
|             ram_reg_0_15_3_3                                                   |    <0.001 |
|             ram_reg_0_15_4_4                                                   |    <0.001 |
|             ram_reg_0_15_5_5                                                   |    <0.001 |
|             ram_reg_0_15_6_6                                                   |    <0.001 |
|             ram_reg_0_15_7_7                                                   |    <0.001 |
|             ram_reg_0_15_8_8                                                   |    <0.001 |
|             ram_reg_0_15_9_9                                                   |    <0.001 |
|         memory_x_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|         memory_y_V_U                                                           |    <0.001 |
|           hats_memory_y_V_ram_U                                                |    <0.001 |
|     processing_system7_0                                                       |     1.530 |
|       inst                                                                     |     1.530 |
|     ps7_0_axi_periph                                                           |     0.005 |
|       s00_couplers                                                             |     0.004 |
|         auto_pc                                                                |     0.004 |
|           inst                                                                 |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                               |     0.004 |
|               RD.ar_channel_0                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                   |    <0.001 |
|                 cmd_translator_0                                               |    <0.001 |
|                   incr_cmd_0                                                   |    <0.001 |
|                   wrap_cmd_0                                                   |    <0.001 |
|               RD.r_channel_0                                                   |    <0.001 |
|                 rd_data_fifo_0                                                 |    <0.001 |
|                 transaction_fifo_0                                             |    <0.001 |
|               SI_REG                                                           |     0.001 |
|                 ar.ar_pipe                                                     |    <0.001 |
|                 aw.aw_pipe                                                     |    <0.001 |
|                 b.b_pipe                                                       |    <0.001 |
|                 r.r_pipe                                                       |    <0.001 |
|               WR.aw_channel_0                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                   |    <0.001 |
|                 cmd_translator_0                                               |    <0.001 |
|                   incr_cmd_0                                                   |    <0.001 |
|                   wrap_cmd_0                                                   |    <0.001 |
|               WR.b_channel_0                                                   |    <0.001 |
|                 bid_fifo_0                                                     |    <0.001 |
|                 bresp_fifo_0                                                   |    <0.001 |
|       xbar                                                                     |     0.001 |
|         inst                                                                   |     0.001 |
|           gen_sasd.crossbar_sasd_0                                             |     0.001 |
|             addr_arbiter_inst                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                       |    <0.001 |
|             reg_slice_r                                                        |    <0.001 |
|             splitter_ar                                                        |    <0.001 |
|             splitter_aw                                                        |    <0.001 |
|     rst_ps7_0_100M                                                             |    <0.001 |
|       U0                                                                       |    <0.001 |
|         EXT_LPF                                                                |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                            |    <0.001 |
|         SEQ                                                                    |    <0.001 |
|           SEQ_COUNTER                                                          |    <0.001 |
+--------------------------------------------------------------------------------+-----------+


