// Seed: 3648351193
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_4;
  assign id_4 = 1;
  always @(posedge 1'h0 or posedge 1) begin
    id_3 = ~1;
  end
endmodule
macromodule module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    output wand id_6,
    input supply0 id_7,
    output supply0 id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
endmodule
