;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 30, 9
	SUB #0, -75
	SUB @121, 249
	SPL <121, 106
	SUB <122, 103
	JMP -7, @-20
	SUB @121, 103
	JMN @-210, -0
	SLT -2, <-30
	SUB <122, 103
	SUB 0, @2
	SLT @127, 185
	SPL <121, 103
	ADD @121, 106
	SUB #0, -75
	SUB <122, 103
	SPL -1, @-20
	ADD -10, 80
	JMP 0, #2
	SUB @121, 106
	JMP @300, 90
	SUB 80, @702
	SLT -7, <-20
	SUB 521, 90
	MOV -7, <-20
	JMN -50, 80
	SLT @127, @105
	MOV -1, <-20
	SPL <-127, 100
	JMP -7, @-20
	DJN -2, @-30
	MOV @127, 106
	SUB #1, <-0
	MOV @127, 106
	MOV @127, 106
	ADD 270, <52
	SUB 530, -209
	ADD 270, 60
	JMP -47, @-61
	JMZ 48, 9
	SPL 0, <402
	SUB 521, 90
	JMN -10, 80
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
