

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sun Dec 16 05:17:16 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       add_adding_engine
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     742|    500|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     233|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     975|    628|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_4_fu_543_p2              |     *    |      0|   0|  62|           8|           8|
    |co_4_fu_226_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_378_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_390_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_4_fu_488_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_33_fu_773_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_36_fu_569_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_38_fu_603_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_787_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_120_fu_291_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_122_fu_309_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_123_fu_333_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_125_fu_358_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_126_fu_471_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_127_fu_400_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_130_fu_436_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_132_fu_461_p2               |     +    |      0|  53|  21|          16|          16|
    |tmp_133_fu_498_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_134_fu_527_p2               |     +    |      0|  53|  21|          16|          16|
    |tmp_85_fu_427_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_88_fu_518_p2                |     +    |      0|  23|  11|           6|           6|
    |w_4_fu_476_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_117_fu_253_p2               |     -    |      0|  29|  13|           8|           8|
    |tmp_129_fu_411_p2               |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_708_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_623_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_702_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_681_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_669_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_6_fu_806_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_725_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_646_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_651_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_220_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_315_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_364_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_384_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_482_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_820_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i4_fu_692_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_730_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_713_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_736_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_740_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_674_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_656_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_32_mux_fu_745_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_50_fu_751_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_832_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_825_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_757_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_811_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_815_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_686_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_417_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_508_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_719_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_82_fu_801_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_92_fu_617_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_94_fu_663_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_95_fu_697_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 742| 500|         273|         309|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_139         |   9|          2|    5|         10|
    |h_reg_150          |   9|          2|    5|         10|
    |m_reg_186          |   9|          2|    2|          4|
    |n_reg_209          |   9|          2|    2|          4|
    |p_Val2_35_reg_197  |   9|          2|    8|         16|
    |p_Val2_s_reg_174   |   9|          2|    8|         16|
    |w_reg_162          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         28|   36|         84|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ShuffleConvs_0_Downs_1_reg_957  |   8|   0|    8|          0|
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |bias_V_addr_reg_875             |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1019   |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1029          |   1|   0|    1|          0|
    |carry_reg_996                   |   1|   0|    1|          0|
    |co_4_reg_855                    |   5|   0|    5|          0|
    |co_reg_139                      |   5|   0|    5|          0|
    |h_reg_150                       |   5|   0|    5|          0|
    |isneg_reg_1039                  |   1|   0|    1|          0|
    |m_4_reg_909                     |   2|   0|    2|          0|
    |m_reg_186                       |   2|   0|    2|          0|
    |n_4_reg_937                     |   2|   0|    2|          0|
    |n_reg_209                       |   2|   0|    2|          0|
    |newsignbit_6_reg_1052           |   1|   0|    1|          0|
    |newsignbit_reg_990              |   1|   0|    1|          0|
    |p_38_i_i_reg_1009               |   1|   0|    1|          0|
    |p_Val2_35_reg_197               |   8|   0|    8|          0|
    |p_Val2_36_reg_972               |  16|   0|   16|          0|
    |p_Val2_38_reg_984               |   8|   0|    8|          0|
    |p_Val2_4_reg_962                |  16|   0|   16|          0|
    |p_Val2_s_reg_174                |   8|   0|    8|          0|
    |result_V_reg_1046               |   8|   0|    8|          0|
    |signbit_reg_977                 |   1|   0|    1|          0|
    |tmp_120_reg_865                 |   9|   0|   10|          1|
    |tmp_122_reg_870                 |  10|   0|   11|          1|
    |tmp_125_reg_888                 |  13|   0|   14|          1|
    |tmp_126_reg_924                 |  14|   0|   14|          0|
    |tmp_129_reg_914                 |   9|   0|    9|          0|
    |tmp_130_cast_reg_860            |   9|   0|    9|          0|
    |tmp_132_reg_919                 |  15|   0|   16|          1|
    |tmp_136_reg_967                 |   1|   0|    1|          0|
    |tmp_79_reg_896                  |   5|   0|    6|          1|
    |tmp_93_reg_1003                 |   2|   0|    2|          0|
    |tmp_95_reg_1014                 |   1|   0|    1|          0|
    |tmp_s_reg_883                   |   5|   0|    6|          1|
    |underflow_reg_1024              |   1|   0|    1|          0|
    |w_4_reg_929                     |   5|   0|    5|          0|
    |w_reg_162                       |   5|   0|    5|          0|
    |weight_V_load_reg_952           |   8|   0|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 233|   0|  239|          6|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done                        | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|weight_V_address0              | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0                   | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0                    |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0                | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0                     | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0                      |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0              | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0                   | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0                   | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0                    | out |    8|  ap_memory |       output_V       |     array    |
|ShuffleConvs_0_Downs_address0  | out |   15|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_ce0       | out |    1|  ap_memory | ShuffleConvs_0_Downs |     array    |
|ShuffleConvs_0_Downs_q0        |  in |    8|  ap_memory | ShuffleConvs_0_Downs |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

