#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Jun 28 10:26:08 2015
# Process ID: 6680
# Log file: D:/lab4/vivado.log
# Journal file: D:/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 10:26:40 2015...
from 'C:/xup/embedded/labs/lab4' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/led_ip', nor could it be found using path 'C:/xup/embedded/labs/led_ip'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab4.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/led_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2014.2/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 890.879 ; gain = 102.121
update_compile_order -fileset sim_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_bram_ctrl_0_bram_0 system_processing_system7_0_0 system_axi_gpio_0_0 system_processing_system7_0_axi_periph_0 system_rst_processing_system7_0_100M_0 system_axi_gpio_0_1 system_axi_bram_ctrl_0_0}]
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_4bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_4bit
Adding component instance block -- xilinx.com:user:led_ip:1.0 - led_ip
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.1 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/lab4/lab4.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/lab4/lab4.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axi_bram_ctrl_0_bram_0 from Block Memory Generator 8.1 to Block Memory Generator 8.2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.3 to ZYNQ7 Processing System 5.4
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_processing_system7_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_1 (AXI GPIO 2.0) from revision 3 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.upgrade_log'.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] system_axi_bram_ctrl_0_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] system_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-99] system_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 2048
INFO: [IP_Flow 19-1972] Upgraded system_axi_bram_ctrl_0_0 from AXI BRAM Controller 3.0 to AXI BRAM Controller 4.0
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'system_axi_bram_ctrl_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.upgrade_log'.
Wrote  : <D:/lab4/lab4.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1125.820 ; gain = 234.941
file copy -force D:/lab4/lab4.runs/impl_1/ D:/lab4/lab4.sdk/system_wrapper.hdf

launch_sdk -workspace D:/lab4/lab4.sdk -hwspec D:/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/lab4/lab4.sdk -hwspec D:/lab4/lab4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 10:31:10 2015...
