

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Mon Jan 22 16:41:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        FIR11
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ fir                            |     -|  0.39|       33|  330.000|         -|       34|     -|        no|     -|  2 (2%)|  486 (1%)|  384 (2%)|    -|
    | + fir_Pipeline_VITIS_LOOP_26_1  |     -|  1.66|       12|  120.000|         -|       12|     -|        no|     -|       -|  11 (~0%)|  64 (~0%)|    -|
    |  o VITIS_LOOP_26_1              |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|       -|         -|         -|    -|
    | + fir_Pipeline_VITIS_LOOP_28_2  |     -|  0.39|       16|  160.000|         -|       16|     -|        no|     -|  2 (2%)|  403 (1%)|  200 (1%)|    -|
    |  o VITIS_LOOP_28_2              |     -|  7.30|       14|  140.000|         5|        1|    11|       yes|     -|       -|         -|         -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+---------------------------------+-----+--------+-----------+-----+--------+---------+
| + fir                           | 2   |        |           |     |        |         |
|  + fir_Pipeline_VITIS_LOOP_26_1 | 0   |        |           |     |        |         |
|    add_ln26_fu_72_p2            |     |        | add_ln26  | add | fabric | 0       |
|  + fir_Pipeline_VITIS_LOOP_28_2 | 2   |        |           |     |        |         |
|    add_ln28_fu_98_p2            |     |        | add_ln28  | add | fabric | 0       |
|    mul_11s_32s_32_2_1_U2        | 2   |        | mul_ln28  | mul | auto   | 1       |
|    tmp_ans_1_fu_118_p2          |     |        | tmp_ans_1 | add | fabric | 0       |
+---------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------+---------+------+------+------+--------+---------------+------+---------+------------------+
| Name                            | Usage   | Type | BRAM | URAM | Pragma | Variable      | Impl | Latency | Bitwidth, Depth, |
|                                 |         |      |      |      |        |               |      |         | Banks            |
+---------------------------------+---------+------+------+------+--------+---------------+------+---------+------------------+
| + fir                           |         |      | 0    | 0    |        |               |      |         |                  |
|   tmp_U                         | ram_s2p |      |      |      |        | tmp           | auto | 1       | 32, 11, 1        |
|  + fir_Pipeline_VITIS_LOOP_28_2 |         |      | 0    | 0    |        |               |      |         |                  |
|    fir_int_int_c_U              | rom_1p  |      |      |      |        | fir_int_int_c | auto | 1       | 32, 11, 1        |
+---------------------------------+---------+------+------+------+--------+---------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

