
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+263 (git sha1 637665c9d, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7374$2479'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7355$2478'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7340$2477'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7501$1546'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7483$1536'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7465$1526'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7447$1516'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5695$1181'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5687$1180'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5671$1165'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5663$1164'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5647$1149'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5639$1148'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5623$1133'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5615$1132'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4333$894'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Cleaned up 38 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3611 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3600 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3599 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3598 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3597 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3546 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3543 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3537 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3516 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3512 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3508 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3505 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3493 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3490 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3477 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3470 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3466 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3452 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3430 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3427 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3424 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3423 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3422 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3421 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3420 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3419 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3416 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3413 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3412 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3411 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3410 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3409 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3408 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3407 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3406 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3399 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3398 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3281 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3280 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3273 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3244 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3243 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3242 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3241 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3240 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3239 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3238 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3237 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3236 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3070 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3067 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3066 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3061 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3060 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3052 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3044 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3041 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3035 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3034 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3033 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3032 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3018 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3017 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3016 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3015 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3011 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2989 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2988 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2987 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2986 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2980 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2970 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2968 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2965 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2961 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2957 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2930 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2929 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2921 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2920 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2917 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2916 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2912 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2911 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2910 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2908 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2887 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2876 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2875 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2874 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2871 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2868 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2858 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2853 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2829 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2828 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2825 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2824 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2805 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2798 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2796 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2785 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2771 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2767 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2763 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2762 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2756 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2754 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2750 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2747 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2740 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2739 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2738 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2737 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2736 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2735 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2734 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2733 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2732 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2731 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2730 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2729 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2728 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2727 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2726 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2725 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2724 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2723 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2722 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2721 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2720 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2719 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2718 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2717 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2716 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2715 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2714 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2703 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2701 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2700 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2699 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2698 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2697 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2677 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2676 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2675 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460 in module colorlight_i5.
Marked 69 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5822$1232 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5805$1225 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5788$1218 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5771$1211 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5754$1204 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5737$1197 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5590$1130 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5573$1129 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5556$1128 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5539$1127 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5522$1126 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5505$1125 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5454$1122 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5437$1121 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5420$1120 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5403$1119 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5386$1118 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5369$1117 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5352$1116 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5301$1113 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5268$1110 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5257$1109 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5246$1108 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2755$370 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2636$365 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317 in module colorlight_i5.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 115 redundant assignments.
Promoted 1449 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2299$2472'.
  Set init value: \sync_rhs_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2298$2471'.
  Set init value: \sync_rhs_self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2297$2470'.
  Set init value: \sync_rhs_self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2296$2469'.
  Set init value: \sync_f_self = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2295$2468'.
  Set init value: \spi_xfer_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2293$2467'.
  Set init value: \spi_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2292$2466'.
  Set init value: \spi_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2291$2465'.
  Set init value: \spi_start1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2288$2464'.
  Set init value: \spi_mosi_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2287$2463'.
  Set init value: \spi_mosi_sel = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2286$2462'.
  Set init value: \spi_mosi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2285$2461'.
  Set init value: \spi_mosi_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2284$2460'.
  Set init value: \spi_mosi_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2277$2459'.
  Set init value: \spi_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2276$2458'.
  Set init value: \spi_miso_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2275$2457'.
  Set init value: \spi_miso_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2274$2456'.
  Set init value: \spi_miso_1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2273$2455'.
  Set init value: \spi_loopback_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2272$2454'.
  Set init value: \spi_loopback_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2268$2453'.
  Set init value: \spi_irq = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2266$2452'.
  Set init value: \spi_done0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2265$2451'.
  Set init value: \spi_cs_storage = 17'00000000000000001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2264$2450'.
  Set init value: \spi_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2261$2449'.
  Set init value: \spi_count_spimaster_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2260$2448'.
  Set init value: \spi_count_spimaster_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2259$2447'.
  Set init value: \spi_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2258$2446'.
  Set init value: \spi_control_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2257$2445'.
  Set init value: \spi_control_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2254$2444'.
  Set init value: \spi_clk_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2253$2443'.
  Set init value: \spi_clk_divider1 = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2250$2441'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2244$2440'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2239$2439'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2237$2438'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2236$2437'.
  Set init value: \socbushandler_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2235$2436'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2233$2435'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2227$2434'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2226$2433'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2225$2432'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2222$2431'.
  Set init value: \leds_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2221$2430'.
  Set init value: \leds_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2220$2429'.
  Set init value: \leds_mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2219$2428'.
  Set init value: \leds_leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2217$2427'.
  Set init value: \leds_count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2216$2426'.
  Set init value: \leds_chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2215$2425'.
  Set init value: \lcd_reset_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2214$2424'.
  Set init value: \lcd_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2213$2423'.
  Set init value: \lcd_dc_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2212$2422'.
  Set init value: \lcd_dc_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2211$2421'.
  Set init value: \lcd_blk_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2210$2420'.
  Set init value: \lcd_blk_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2107$2419'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2088$2418'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2086$2417'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2081$2416'.
  Set init value: \csr_bankarray_interface9_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2076$2415'.
  Set init value: \csr_bankarray_interface8_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2071$2414'.
  Set init value: \csr_bankarray_interface7_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2066$2413'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2061$2412'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2056$2411'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2051$2410'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2046$2409'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2041$2408'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2036$2407'.
  Set init value: \csr_bankarray_interface10_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2031$2406'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2028$2405'.
  Set init value: \csr_bankarray_csrbank9_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2026$2404'.
  Set init value: \csr_bankarray_csrbank9_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2024$2403'.
  Set init value: \csr_bankarray_csrbank9_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2022$2402'.
  Set init value: \csr_bankarray_csrbank9_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2019$2401'.
  Set init value: \csr_bankarray_csrbank9_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2017$2400'.
  Set init value: \csr_bankarray_csrbank9_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2015$2399'.
  Set init value: \csr_bankarray_csrbank9_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2013$2398'.
  Set init value: \csr_bankarray_csrbank9_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2011$2397'.
  Set init value: \csr_bankarray_csrbank9_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2009$2396'.
  Set init value: \csr_bankarray_csrbank9_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2007$2395'.
  Set init value: \csr_bankarray_csrbank9_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2005$2394'.
  Set init value: \csr_bankarray_csrbank9_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2003$2393'.
  Set init value: \csr_bankarray_csrbank9_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2001$2392'.
  Set init value: \csr_bankarray_csrbank9_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1999$2391'.
  Set init value: \csr_bankarray_csrbank9_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1997$2390'.
  Set init value: \csr_bankarray_csrbank9_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1994$2389'.
  Set init value: \csr_bankarray_csrbank8_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1992$2388'.
  Set init value: \csr_bankarray_csrbank8_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1990$2387'.
  Set init value: \csr_bankarray_csrbank8_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1988$2386'.
  Set init value: \csr_bankarray_csrbank8_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1986$2385'.
  Set init value: \csr_bankarray_csrbank8_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1984$2384'.
  Set init value: \csr_bankarray_csrbank8_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1982$2383'.
  Set init value: \csr_bankarray_csrbank8_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1980$2382'.
  Set init value: \csr_bankarray_csrbank8_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1978$2381'.
  Set init value: \csr_bankarray_csrbank8_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1976$2380'.
  Set init value: \csr_bankarray_csrbank8_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1974$2379'.
  Set init value: \csr_bankarray_csrbank7_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1972$2378'.
  Set init value: \csr_bankarray_csrbank7_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1969$2377'.
  Set init value: \csr_bankarray_csrbank7_mosi0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1967$2376'.
  Set init value: \csr_bankarray_csrbank7_mosi0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1965$2375'.
  Set init value: \csr_bankarray_csrbank7_miso_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1963$2374'.
  Set init value: \csr_bankarray_csrbank7_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1961$2373'.
  Set init value: \csr_bankarray_csrbank7_loopback0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1959$2372'.
  Set init value: \csr_bankarray_csrbank7_loopback0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1957$2371'.
  Set init value: \csr_bankarray_csrbank7_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1955$2370'.
  Set init value: \csr_bankarray_csrbank7_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1953$2369'.
  Set init value: \csr_bankarray_csrbank7_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1951$2368'.
  Set init value: \csr_bankarray_csrbank7_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1948$2367'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1946$2366'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1944$2365'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1942$2364'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1940$2363'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1938$2362'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1936$2361'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1934$2360'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1932$2359'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1930$2358'.
  Set init value: \csr_bankarray_csrbank6_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1928$2357'.
  Set init value: \csr_bankarray_csrbank6_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1926$2356'.
  Set init value: \csr_bankarray_csrbank6_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1923$2355'.
  Set init value: \csr_bankarray_csrbank5_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1921$2354'.
  Set init value: \csr_bankarray_csrbank5_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1918$2353'.
  Set init value: \csr_bankarray_csrbank4_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1916$2352'.
  Set init value: \csr_bankarray_csrbank4_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1913$2351'.
  Set init value: \csr_bankarray_csrbank3_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1911$2350'.
  Set init value: \csr_bankarray_csrbank3_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1908$2349'.
  Set init value: \csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1906$2348'.
  Set init value: \csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1904$2347'.
  Set init value: \csr_bankarray_csrbank1_w0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1902$2346'.
  Set init value: \csr_bankarray_csrbank1_w0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1899$2345'.
  Set init value: \csr_bankarray_csrbank1_r_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1897$2344'.
  Set init value: \csr_bankarray_csrbank1_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1895$2343'.
  Set init value: \csr_bankarray_csrbank10_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1893$2342'.
  Set init value: \csr_bankarray_csrbank10_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1891$2341'.
  Set init value: \csr_bankarray_csrbank10_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1889$2340'.
  Set init value: \csr_bankarray_csrbank10_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1886$2339'.
  Set init value: \csr_bankarray_csrbank10_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1884$2338'.
  Set init value: \csr_bankarray_csrbank10_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1882$2337'.
  Set init value: \csr_bankarray_csrbank10_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1880$2336'.
  Set init value: \csr_bankarray_csrbank10_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1878$2335'.
  Set init value: \csr_bankarray_csrbank10_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1876$2334'.
  Set init value: \csr_bankarray_csrbank10_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1874$2333'.
  Set init value: \csr_bankarray_csrbank10_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1872$2332'.
  Set init value: \csr_bankarray_csrbank10_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1870$2331'.
  Set init value: \csr_bankarray_csrbank10_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1868$2330'.
  Set init value: \csr_bankarray_csrbank10_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1865$2329'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1863$2328'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1861$2327'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1859$2326'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1857$2325'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1855$2324'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1851$2322'.
  Set init value: \crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1845$2321'.
  Set init value: \comb_t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1844$2320'.
  Set init value: \comb_t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1843$2319'.
  Set init value: \comb_t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1842$2318'.
  Set init value: \comb_t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1841$2317'.
  Set init value: \comb_t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1840$2316'.
  Set init value: \comb_t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1839$2315'.
  Set init value: \comb_rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1838$2314'.
  Set init value: \comb_rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1837$2313'.
  Set init value: \comb_rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1836$2312'.
  Set init value: \comb_rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1835$2311'.
  Set init value: \comb_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1834$2310'.
  Set init value: \comb_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1833$2309'.
  Set init value: \comb_rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1832$2308'.
  Set init value: \comb_rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1831$2307'.
  Set init value: \comb_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1830$2306'.
  Set init value: \comb_rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1829$2305'.
  Set init value: \comb_rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1828$2304'.
  Set init value: \comb_rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1827$2303'.
  Set init value: \comb_rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1826$2302'.
  Set init value: \comb_rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1825$2301'.
  Set init value: \comb_rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1824$2300'.
  Set init value: \comb_rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1823$2299'.
  Set init value: \comb_rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1822$2298'.
  Set init value: \comb_rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1821$2297'.
  Set init value: \comb_rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1820$2296'.
  Set init value: \comb_rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1819$2295'.
  Set init value: \comb_rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1818$2294'.
  Set init value: \comb_rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1817$2293'.
  Set init value: \comb_rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1816$2292'.
  Set init value: \comb_rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1815$2291'.
  Set init value: \comb_rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1814$2290'.
  Set init value: \comb_rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1813$2289'.
  Set init value: \comb_rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1812$2288'.
  Set init value: \comb_rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1811$2287'.
  Set init value: \comb_rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1810$2286'.
  Set init value: \comb_rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1809$2285'.
  Set init value: \comb_rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1808$2284'.
  Set init value: \comb_rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1807$2283'.
  Set init value: \basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1806$2282'.
  Set init value: \basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1805$2281'.
  Set init value: \basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1804$2280'.
  Set init value: \basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1778$2277'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1773$2276'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1770$2275'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1755$2274'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1747$2273'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1744$2272'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1743$2271'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1742$2270'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1741$2269'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1734$2268'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1733$2267'.
  Set init value: \basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1731$2266'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1730$2265'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1729$2264'.
  Set init value: \basesoc_wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1728$2263'.
  Set init value: \basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1727$2262'.
  Set init value: \basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1723$2261'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1722$2260'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1721$2259'.
  Set init value: \basesoc_wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1720$2258'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1719$2257'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1718$2256'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1717$2255'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1716$2254'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1715$2253'.
  Set init value: \basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1714$2252'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1713$2251'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1707$2249'.
  Set init value: \basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1702$2248'.
  Set init value: \basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1688$2246'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1685$2245'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1678$2244'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1660$2240'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1655$2239'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1653$2238'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1645$2237'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1644$2236'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1639$2235'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1638$2234'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1637$2233'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1635$2232'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1631$2231'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1628$2230'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1621$2229'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1603$2227'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1598$2226'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1596$2225'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1588$2224'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1587$2223'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1582$2222'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1581$2221'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1580$2220'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1578$2219'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1577$2218'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1576$2217'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1574$2216'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1570$2215'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1569$2214'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1567$2213'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1566$2212'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1565$2211'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1564$2210'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1563$2209'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1562$2208'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1559$2207'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1551$2206'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1544$2205'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1543$2204'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1542$2203'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1541$2202'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1540$2201'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1539$2200'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1538$2199'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1537$2198'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1534$2197'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1533$2196'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1528$2195'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1527$2194'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1526$2193'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1525$2192'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1524$2191'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1521$2190'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1520$2189'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1519$2188'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1516$2187'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1515$2186'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1514$2185'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1513$2184'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1511$2183'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1510$2182'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1509$2181'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1508$2180'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1507$2179'.
  Set init value: \basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1500$2178'.
  Set init value: \basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1499$2177'.
  Set init value: \basesoc_spimaster_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1498$2176'.
  Set init value: \basesoc_spimaster_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1496$2175'.
  Set init value: \basesoc_spiflash_phy_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1495$2174'.
  Set init value: \basesoc_spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1494$2173'.
  Set init value: \basesoc_spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1493$2172'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1492$2171'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1491$2170'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1490$2169'.
  Set init value: \basesoc_spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1489$2168'.
  Set init value: \basesoc_spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1488$2167'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1487$2166'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1486$2165'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1485$2164'.
  Set init value: \basesoc_spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1483$2163'.
  Set init value: \basesoc_spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1477$2160'.
  Set init value: \basesoc_spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1470$2159'.
  Set init value: \basesoc_spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1468$2158'.
  Set init value: \basesoc_spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1463$2156'.
  Set init value: \basesoc_spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1462$2155'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1461$2154'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1460$2153'.
  Set init value: \basesoc_spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1459$2152'.
  Set init value: \basesoc_spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1456$2151'.
  Set init value: \basesoc_spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1453$2150'.
  Set init value: \basesoc_spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1452$2149'.
  Set init value: \basesoc_spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1451$2148'.
  Set init value: \basesoc_spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1450$2147'.
  Set init value: \basesoc_spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1449$2146'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1448$2145'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1447$2144'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1445$2143'.
  Set init value: \basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1444$2142'.
  Set init value: \basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1441$2141'.
  Set init value: \basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1440$2140'.
  Set init value: \basesoc_sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1438$2139'.
  Set init value: \basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1437$2138'.
  Set init value: \basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1433$2137'.
  Set init value: \basesoc_sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1431$2136'.
  Set init value: \basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1430$2135'.
  Set init value: \basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1426$2133'.
  Set init value: \basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1425$2132'.
  Set init value: \basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1424$2131'.
  Set init value: \basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1423$2130'.
  Set init value: \basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1415$2127'.
  Set init value: \basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1413$2126'.
  Set init value: \basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1404$2125'.
  Set init value: \basesoc_sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1402$2124'.
  Set init value: \basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1401$2123'.
  Set init value: \basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1399$2122'.
  Set init value: \basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1395$2121'.
  Set init value: \basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1393$2120'.
  Set init value: \basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1392$2119'.
  Set init value: \basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1390$2118'.
  Set init value: \basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1388$2117'.
  Set init value: \basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1382$2114'.
  Set init value: \basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1381$2113'.
  Set init value: \basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1380$2112'.
  Set init value: \basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1379$2111'.
  Set init value: \basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1378$2110'.
  Set init value: \basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1376$2109'.
  Set init value: \basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1374$2108'.
  Set init value: \basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1373$2107'.
  Set init value: \basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1372$2106'.
  Set init value: \basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1371$2105'.
  Set init value: \basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1370$2104'.
  Set init value: \basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1369$2103'.
  Set init value: \basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1368$2102'.
  Set init value: \basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1367$2101'.
  Set init value: \basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1366$2100'.
  Set init value: \basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1365$2099'.
  Set init value: \basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1328$2092'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1326$2090'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1317$2081'.
  Set init value: \basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1316$2080'.
  Set init value: \basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1314$2079'.
  Set init value: \basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1312$2078'.
  Set init value: \basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1309$2077'.
  Set init value: \basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1307$2076'.
  Set init value: \basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1305$2075'.
  Set init value: \basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1303$2074'.
  Set init value: \basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1302$2073'.
  Set init value: \basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1301$2072'.
  Set init value: \basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1288$2070'.
  Set init value: \basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1286$2069'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1284$2068'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1283$2067'.
  Set init value: \basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1281$2066'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1279$2065'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1275$2063'.
  Set init value: \basesoc_sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1274$2062'.
  Set init value: \basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1273$2061'.
  Set init value: \basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1271$2059'.
  Set init value: \basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1269$2058'.
  Set init value: \basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1268$2057'.
  Set init value: \basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1267$2056'.
  Set init value: \basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1266$2055'.
  Set init value: \basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1263$2052'.
  Set init value: \basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1262$2051'.
  Set init value: \basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1261$2050'.
  Set init value: \basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1260$2049'.
  Set init value: \basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1258$2048'.
  Set init value: \basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1257$2047'.
  Set init value: \basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1255$2046'.
  Set init value: \basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1254$2045'.
  Set init value: \basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1252$2044'.
  Set init value: \basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1250$2043'.
  Set init value: \basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1249$2042'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1248$2041'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1244$2040'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1236$2035'.
  Set init value: \basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1234$2034'.
  Set init value: \basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1231$2032'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1230$2031'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1226$2030'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1218$2029'.
  Set init value: \basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1216$2028'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1215$2027'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1213$2026'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1212$2025'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1210$2024'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1209$2023'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1178$2020'.
  Set init value: \basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1177$2019'.
  Set init value: \basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1175$2018'.
  Set init value: \basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1174$2017'.
  Set init value: \basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1173$2016'.
  Set init value: \basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1171$2015'.
  Set init value: \basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1168$2014'.
  Set init value: \basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1163$2012'.
  Set init value: \basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1160$2011'.
  Set init value: \basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1159$2010'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1157$2009'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1156$2008'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1155$2007'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1154$2006'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1147$2005'.
  Set init value: \basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1137$2004'.
  Set init value: \basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1136$2003'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1135$2002'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1134$2001'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1133$2000'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1132$1999'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1131$1998'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1130$1997'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1129$1996'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1127$1995'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1126$1994'.
  Set init value: \basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1122$1993'.
  Set init value: \basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1120$1992'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1119$1991'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1117$1990'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1116$1989'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1114$1988'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1113$1987'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1082$1984'.
  Set init value: \basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1081$1983'.
  Set init value: \basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1079$1982'.
  Set init value: \basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1078$1981'.
  Set init value: \basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1077$1980'.
  Set init value: \basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1075$1979'.
  Set init value: \basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1072$1978'.
  Set init value: \basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1067$1976'.
  Set init value: \basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1064$1975'.
  Set init value: \basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1063$1974'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1061$1973'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1060$1972'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1059$1971'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1058$1970'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1051$1969'.
  Set init value: \basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1041$1968'.
  Set init value: \basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1040$1967'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1039$1966'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1038$1965'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1037$1964'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1036$1963'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1035$1962'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1034$1961'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1033$1960'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1031$1959'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1030$1958'.
  Set init value: \basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1026$1957'.
  Set init value: \basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1024$1956'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1023$1955'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1021$1954'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1020$1953'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1018$1952'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1017$1951'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:986$1948'.
  Set init value: \basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:985$1947'.
  Set init value: \basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:983$1946'.
  Set init value: \basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:982$1945'.
  Set init value: \basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:981$1944'.
  Set init value: \basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:979$1943'.
  Set init value: \basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:976$1942'.
  Set init value: \basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:971$1940'.
  Set init value: \basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:968$1939'.
  Set init value: \basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:967$1938'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:965$1937'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:964$1936'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:963$1935'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:962$1934'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:955$1933'.
  Set init value: \basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:945$1932'.
  Set init value: \basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:944$1931'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:943$1930'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:942$1929'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:941$1928'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:940$1927'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:939$1926'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:938$1925'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:937$1924'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:935$1923'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:934$1922'.
  Set init value: \basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:930$1921'.
  Set init value: \basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:928$1920'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:927$1919'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:925$1918'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:924$1917'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:922$1916'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:921$1915'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:890$1912'.
  Set init value: \basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:889$1911'.
  Set init value: \basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:887$1910'.
  Set init value: \basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:886$1909'.
  Set init value: \basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:885$1908'.
  Set init value: \basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:883$1907'.
  Set init value: \basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:880$1906'.
  Set init value: \basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:875$1904'.
  Set init value: \basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:872$1903'.
  Set init value: \basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:871$1902'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:869$1901'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:868$1900'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:867$1899'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:866$1898'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:859$1897'.
  Set init value: \basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:849$1896'.
  Set init value: \basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:848$1895'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:847$1894'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:846$1893'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:845$1892'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:844$1891'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:843$1890'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:842$1889'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:841$1888'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:839$1887'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:838$1886'.
  Set init value: \basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:837$1885'.
  Set init value: \basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:836$1884'.
  Set init value: \basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:835$1883'.
  Set init value: \basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:834$1882'.
  Set init value: \basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:833$1881'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:832$1880'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:831$1879'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:830$1878'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:828$1877'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:825$1874'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:823$1873'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:822$1872'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:820$1871'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:815$1870'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:813$1869'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:812$1868'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:811$1867'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:810$1866'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:808$1865'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:807$1864'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:806$1863'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:805$1862'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:804$1861'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:803$1860'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:802$1859'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:801$1858'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:800$1857'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:799$1856'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:798$1855'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:797$1854'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:796$1853'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:795$1852'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:794$1851'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:791$1850'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:778$1848'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:711$1844'.
  Set init value: \basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:709$1843'.
  Set init value: \basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:708$1842'.
  Set init value: \basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:707$1841'.
  Set init value: \basesoc_mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:706$1840'.
  Set init value: \basesoc_mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:704$1839'.
  Set init value: \basesoc_mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:702$1838'.
  Set init value: \basesoc_mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:701$1837'.
  Set init value: \basesoc_mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:700$1836'.
  Set init value: \basesoc_mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:699$1835'.
  Set init value: \basesoc_mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:695$1832'.
  Set init value: \basesoc_mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:691$1831'.
  Set init value: \basesoc_mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:690$1830'.
  Set init value: \basesoc_mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:687$1828'.
  Set init value: \basesoc_mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:686$1827'.
  Set init value: \basesoc_mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:685$1826'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:684$1825'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:683$1824'.
  Set init value: \basesoc_mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:677$1822'.
  Set init value: \basesoc_mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:673$1821'.
  Set init value: \basesoc_mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:672$1820'.
  Set init value: \basesoc_mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:671$1819'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:670$1818'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:669$1817'.
  Set init value: \basesoc_mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:668$1816'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:667$1815'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:666$1814'.
  Set init value: \basesoc_mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:647$1811'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:645$1810'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:644$1809'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:643$1808'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:642$1807'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:641$1806'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:640$1805'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:630$1804'.
  Set init value: \basesoc_master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:629$1803'.
  Set init value: \basesoc_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:615$1802'.
  Set init value: \basesoc_master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:613$1801'.
  Set init value: \basesoc_master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:600$1800'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:598$1799'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:597$1798'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:596$1797'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:590$1796'.
  Set init value: \basesoc_master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:589$1795'.
  Set init value: \basesoc_master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:586$1794'.
  Set init value: \basesoc_master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:585$1793'.
  Set init value: \basesoc_master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:583$1792'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:582$1791'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:581$1790'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:580$1789'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:579$1788'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:578$1787'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:565$1786'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:564$1785'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:563$1784'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:562$1783'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:561$1782'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:560$1781'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:559$1780'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:558$1779'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:557$1778'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:552$1773'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:551$1772'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:550$1771'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:549$1770'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:548$1769'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:547$1768'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:546$1767'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:545$1766'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:544$1765'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:543$1764'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:542$1763'.
  Set init value: \basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:539$1762'.
  Set init value: \basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:538$1761'.
  Set init value: \basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:536$1760'.
  Set init value: \basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:535$1759'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:534$1758'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:533$1757'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:532$1756'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:531$1755'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:530$1754'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:529$1753'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:528$1752'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:527$1751'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:525$1750'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:524$1749'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:523$1748'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:517$1746'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:512$1745'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:500$1744'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:499$1743'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:498$1742'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:497$1741'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:496$1740'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:484$1739'.
  Set init value: \basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:483$1738'.
  Set init value: \basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:467$1737'.
  Set init value: \basesoc_crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:461$1736'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:460$1735'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:448$1733'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:444$1731'.
  Set init value: \basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:432$1730'.
  Set init value: \_w_storage = 3'101
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:431$1729'.
  Set init value: \_w_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:428$1728'.
  Set init value: \_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2303$2476'.
  Set init value: \sync_rhs_self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2302$2475'.
  Set init value: \sync_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2301$2474'.
  Set init value: \sync_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2300$2473'.
  Set init value: \sync_rhs_self3 = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1086 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3611'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3600'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3599'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3598'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3597'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3595'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588'.
     1/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3594
     2/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_DATA[21:0]$3593
     3/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_ADDR[6:0]$3592
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3586'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579'.
     1/3: $1$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3585
     2/3: $1$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_DATA[31:0]$3584
     3/3: $1$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_ADDR[9:0]$3583
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3546'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3543'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3537'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3516'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3512'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3508'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3505'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3493'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3490'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3477'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3470'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3466'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3452'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3430'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3427'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3424'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3423'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3422'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3421'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3420'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3419'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3416'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3413'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3412'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3411'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3410'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3409'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3408'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3407'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3406'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3399'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3398'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3397
     2/12: $1$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_DATA[7:0]$3396
     3/12: $1$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_ADDR[9:0]$3395
     4/12: $1$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3393
     5/12: $1$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_DATA[7:0]$3392
     6/12: $1$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_ADDR[9:0]$3391
     7/12: $1$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3389
     8/12: $1$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_DATA[7:0]$3388
     9/12: $1$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_ADDR[9:0]$3387
    10/12: $1$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3385
    11/12: $1$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_DATA[7:0]$3384
    12/12: $1$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_ADDR[9:0]$3383
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3363'.
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356'.
     1/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3362
     2/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_DATA[21:0]$3361
     3/3: $1$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_ADDR[6:0]$3360
Creating decoders for process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3354'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3281'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3280'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3273'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3244'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3243'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3242'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3241'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3240'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3239'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3238'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3237'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3236'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3090'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3070'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3067'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3066'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3061'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3060'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3052'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3044'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3041'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3035'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3034'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3033'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3032'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3018'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3017'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3016'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3015'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3011'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2989'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2988'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2987'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2986'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2980'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2974'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2973'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2970'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2969'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2968'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2965'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2964'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2963'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2962'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2961'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2957'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2930'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2929'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2928'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2925'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2921'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2920'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2919'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2918'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2917'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2916'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2912'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2911'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2910'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2908'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2887'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2886'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2883'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2880'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2876'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2875'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2874'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2871'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2868'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2858'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2853'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2829'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2828'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2825'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2824'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2812'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2808'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2807'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2805'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2804'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2803'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2798'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2797'.
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2796'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2785'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2771'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2767'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2763'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2762'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2756'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2754'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2750'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2747'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2740'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2739'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2738'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2737'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2736'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2735'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2734'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2733'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2732'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2731'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2730'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2729'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2728'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2727'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2726'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2725'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2724'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2723'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2722'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2721'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2720'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2719'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2718'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2717'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2716'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2715'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2714'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2703'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2701'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2700'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2699'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2698'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2697'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2677'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2676'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2675'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2674
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_DATA[31:0]$2673
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_ADDR[4:0]$2672
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2666'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2664'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2299$2472'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2298$2471'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2297$2470'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2296$2469'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2295$2468'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2293$2467'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2292$2466'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2291$2465'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2288$2464'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2287$2463'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2286$2462'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2285$2461'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2284$2460'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2277$2459'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2276$2458'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2275$2457'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2274$2456'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2273$2455'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2272$2454'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2268$2453'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2266$2452'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2265$2451'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2264$2450'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2261$2449'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2260$2448'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2259$2447'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2258$2446'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2257$2445'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2254$2444'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2253$2443'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2252$2442'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2250$2441'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2244$2440'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2239$2439'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2237$2438'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2236$2437'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2235$2436'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2233$2435'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2227$2434'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2226$2433'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2225$2432'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2222$2431'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2221$2430'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2220$2429'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2219$2428'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2217$2427'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2216$2426'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2215$2425'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2214$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2213$2423'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2212$2422'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2211$2421'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2210$2420'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2107$2419'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2088$2418'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2086$2417'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2081$2416'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2076$2415'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2071$2414'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2066$2413'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2061$2412'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2056$2411'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2051$2410'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2046$2409'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2041$2408'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2036$2407'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2031$2406'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2028$2405'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2026$2404'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2024$2403'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2022$2402'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2019$2401'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2017$2400'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2015$2399'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2013$2398'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2011$2397'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2009$2396'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2007$2395'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2005$2394'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2003$2393'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2001$2392'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1999$2391'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1997$2390'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1994$2389'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1992$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1990$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1988$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1986$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1984$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1982$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1980$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1978$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1976$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1974$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1972$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1969$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1967$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1965$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1963$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1961$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1959$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1957$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1955$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1953$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1951$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1948$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1946$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1944$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1942$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1940$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1938$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1936$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1934$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1932$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1930$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1928$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1926$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1923$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1921$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1918$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1916$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1913$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1911$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1908$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1906$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1904$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1902$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1899$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1897$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1895$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1893$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1891$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1889$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1886$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1884$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1882$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1880$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1878$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1876$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1874$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1872$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1870$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1868$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1865$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1863$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1861$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1859$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1857$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1855$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1852$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1851$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1845$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1844$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1843$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1842$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1841$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1840$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1839$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1838$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1837$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1836$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1835$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1834$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1833$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1832$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1831$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1830$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1829$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1828$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1827$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1826$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1825$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1824$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1823$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1822$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1821$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1820$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1819$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1818$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1817$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1816$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1815$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1814$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1813$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1812$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1811$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1810$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1809$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1808$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1807$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1806$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1805$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1804$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1800$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1799$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1778$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1773$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1770$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1755$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1747$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1744$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1743$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1742$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1741$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1734$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1733$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1731$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1730$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1729$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1728$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1727$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1723$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1722$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1721$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1720$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1719$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1718$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1717$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1716$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1715$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1714$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1713$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1709$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1707$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1702$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1701$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1688$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1685$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1678$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1663$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1662$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1661$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1660$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1655$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1653$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1645$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1644$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1639$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1638$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1637$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1635$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1631$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1628$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1621$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1604$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1603$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1598$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1596$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1588$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1587$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1582$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1581$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1580$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1578$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1577$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1576$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1574$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1570$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1569$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1567$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1566$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1565$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1564$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1563$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1562$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1559$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1551$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1544$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1543$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1542$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1541$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1540$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1539$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1538$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1537$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1534$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1533$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1528$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1527$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1526$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1525$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1524$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1521$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1520$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1519$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1516$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1515$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1514$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1513$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1511$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1510$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1509$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1508$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1507$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1500$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1499$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1498$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1496$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1495$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1494$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1493$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1492$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1491$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1490$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1489$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1488$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1487$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1486$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1485$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1483$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1480$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1479$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1477$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1470$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1468$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1464$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1463$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1462$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1461$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1460$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1459$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1456$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1453$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1452$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1451$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1450$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1449$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1448$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1447$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1445$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1444$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1441$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1440$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1438$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1437$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1433$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1431$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1430$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1428$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1426$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1425$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1424$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1423$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1422$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1421$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1415$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1413$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1404$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1402$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1401$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1399$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1395$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1393$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1392$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1390$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1388$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1386$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1385$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1382$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1381$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1380$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1379$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1378$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1376$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1374$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1373$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1372$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1371$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1370$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1369$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1368$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1367$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1366$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1365$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1334$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1333$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1332$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1331$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1330$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1329$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1328$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1327$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1326$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1325$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1324$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1323$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1322$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1321$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1320$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1319$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1318$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1317$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1316$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1314$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1312$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1309$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1307$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1305$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1303$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1302$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1301$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1300$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1288$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1286$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1284$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1283$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1281$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1279$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1276$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1275$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1274$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1273$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1272$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1271$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1269$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1268$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1267$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1266$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1265$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1264$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1263$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1262$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1261$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1260$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1258$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1257$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1255$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1254$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1252$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1250$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1249$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1248$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1244$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1240$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1239$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1238$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1237$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1236$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1234$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1232$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1231$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1230$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1226$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1218$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1216$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1215$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1213$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1212$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1210$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1209$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1180$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1179$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1178$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1177$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1175$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1174$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1173$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1171$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1168$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1165$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1163$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1160$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1159$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1157$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1156$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1155$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1154$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1147$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1137$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1136$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1135$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1134$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1133$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1132$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1131$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1130$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1129$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1127$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1126$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1122$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1120$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1119$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1117$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1116$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1114$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1113$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1084$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1083$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1082$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1081$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1079$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1078$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1077$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1075$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1072$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1069$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1067$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1064$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1063$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1061$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1060$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1059$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1058$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1051$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1041$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1040$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1039$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1038$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1037$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1036$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1035$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1034$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1033$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1031$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1030$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1026$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1024$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1023$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1021$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1020$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1018$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1017$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:988$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:987$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:986$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:985$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:983$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:982$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:981$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:979$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:976$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:973$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:971$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:968$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:967$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:965$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:964$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:963$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:962$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:955$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:945$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:944$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:943$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:942$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:941$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:940$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:939$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:938$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:937$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:935$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:934$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:930$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:928$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:927$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:925$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:924$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:922$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:921$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:892$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:891$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:890$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:889$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:887$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:886$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:885$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:883$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:880$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:877$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:875$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:872$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:871$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:869$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:868$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:867$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:866$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:859$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:849$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:848$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:847$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:846$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:845$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:844$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:843$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:842$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:841$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:839$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:838$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:837$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:836$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:835$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:834$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:833$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:832$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:831$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:830$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:828$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:827$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:826$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:825$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:823$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:822$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:820$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:815$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:813$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:812$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:811$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:810$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:808$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:807$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:806$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:805$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:804$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:803$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:802$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:801$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:800$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:799$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:798$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:797$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:796$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:795$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:794$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:791$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:785$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:778$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:777$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:766$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:765$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:711$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:709$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:708$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:707$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:706$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:704$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:702$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:701$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:700$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:699$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:698$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:697$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:695$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:691$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:690$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:689$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:687$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:686$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:685$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:684$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:683$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:679$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:677$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:673$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:672$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:671$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:670$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:669$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:668$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:667$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:666$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:649$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:648$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:647$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:645$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:644$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:643$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:642$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:641$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:640$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:630$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:629$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:615$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:613$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:600$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:598$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:597$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:596$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:590$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:589$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:586$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:585$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:583$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:582$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:581$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:580$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:579$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:578$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:565$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:564$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:563$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:562$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:561$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:560$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:559$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:558$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:557$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:556$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:555$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:554$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:553$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:552$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:551$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:550$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:549$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:548$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:547$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:546$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:545$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:544$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:543$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:542$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:539$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:538$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:536$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:535$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:534$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:533$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:532$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:531$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:530$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:529$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:528$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:527$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:525$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:524$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:523$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:519$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:517$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:512$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:500$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:499$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:498$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:497$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:496$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:484$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:483$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:467$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:461$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:460$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:455$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:448$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:446$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:444$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:432$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:431$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:428$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
     1/3: $1$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1683
     2/3: $1$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_DATA[7:0]$1682
     3/3: $1$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_ADDR[8:0]$1681
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
     1/3: $1$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1675
     2/3: $1$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_DATA[7:0]$1674
     3/3: $1$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_ADDR[8:0]$1673
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
     1/3: $1$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1667
     2/3: $1$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_DATA[7:0]$1666
     3/3: $1$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_ADDR[8:0]$1665
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
     1/3: $1$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1659
     2/3: $1$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_DATA[7:0]$1658
     3/3: $1$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_ADDR[8:0]$1657
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
     1/3: $1$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1651
     2/3: $1$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_DATA[7:0]$1650
     3/3: $1$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_ADDR[8:0]$1649
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
     1/3: $1$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1643
     2/3: $1$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_DATA[7:0]$1642
     3/3: $1$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_ADDR[8:0]$1641
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
     1/3: $1$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1635
     2/3: $1$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_DATA[7:0]$1634
     3/3: $1$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_ADDR[8:0]$1633
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
     1/3: $1$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1627
     2/3: $1$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_DATA[7:0]$1626
     3/3: $1$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_ADDR[8:0]$1625
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
     1/3: $1$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1619
     2/3: $1$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_DATA[7:0]$1618
     3/3: $1$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_ADDR[8:0]$1617
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
     1/3: $1$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1611
     2/3: $1$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_DATA[7:0]$1610
     3/3: $1$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_ADDR[8:0]$1609
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
     1/3: $1$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1603
     2/3: $1$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_DATA[7:0]$1602
     3/3: $1$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_ADDR[8:0]$1601
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
     1/3: $1$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1595
     2/3: $1$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_DATA[7:0]$1594
     3/3: $1$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_ADDR[8:0]$1593
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
     1/3: $1$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1587
     2/3: $1$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_DATA[7:0]$1586
     3/3: $1$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_ADDR[8:0]$1585
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
     1/3: $1$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1579
     2/3: $1$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_DATA[7:0]$1578
     3/3: $1$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_ADDR[8:0]$1577
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
     1/3: $1$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1571
     2/3: $1$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_DATA[7:0]$1570
     3/3: $1$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_ADDR[8:0]$1569
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
     1/3: $1$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1563
     2/3: $1$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_DATA[7:0]$1562
     3/3: $1$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_ADDR[8:0]$1561
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
     1/3: $1$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1554
     2/3: $1$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_DATA[21:0]$1553
     3/3: $1$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_ADDR[8:0]$1552
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2303$2476'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
     1/3: $1$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1544
     2/3: $1$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_DATA[21:0]$1543
     3/3: $1$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_ADDR[2:0]$1542
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2302$2475'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
     1/3: $1$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1534
     2/3: $1$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_DATA[21:0]$1533
     3/3: $1$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_ADDR[2:0]$1532
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2301$2474'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
     1/3: $1$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1524
     2/3: $1$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_DATA[21:0]$1523
     3/3: $1$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_ADDR[2:0]$1522
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2300$2473'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
     1/3: $1$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1514
     2/3: $1$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_DATA[21:0]$1513
     3/3: $1$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_ADDR[2:0]$1512
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7418$1506'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
     1/3: $1$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1504
     2/3: $1$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_DATA[9:0]$1503
     3/3: $1$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_ADDR[3:0]$1502
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7397$1496'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
     1/3: $1$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1494
     2/3: $1$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_DATA[9:0]$1493
     3/3: $1$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_ADDR[3:0]$1492
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7378$1486'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
     1/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1484
     2/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_DATA[31:0]$1483
     3/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_ADDR[12:0]$1482
     4/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1481
     5/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_DATA[31:0]$1480
     6/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_ADDR[12:0]$1479
     7/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1478
     8/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_DATA[31:0]$1477
     9/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_ADDR[12:0]$1476
    10/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1475
    11/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_DATA[31:0]$1474
    12/12: $1$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_ADDR[12:0]$1473
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7344$1458'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
     1/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/282: $0\basesoc_rx_phase[31:0]
     3/282: $0\basesoc_tx_phase[31:0]
     4/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/282: $0\basesoc_rx_tick[0:0]
     7/282: $0\basesoc_spiflash_phy_cnt[7:0]
     8/282: $0\basesoc_timer_value[31:0]
     9/282: $0\basesoc_uart_rxfull_re[0:0]
    10/282: $0\basesoc_uart_txempty_re[0:0]
    11/282: $0\basesoc_uart_enable_re[0:0]
    12/282: $0\basesoc_uart_pending_re[0:0]
    13/282: $0\basesoc_uart_status_re[0:0]
    14/282: $0\basesoc_uart_rxempty_re[0:0]
    15/282: $0\basesoc_uart_txfull_re[0:0]
    16/282: $0\csr_bankarray_interface10_bank_bus_dat_r[31:0]
    17/282: $0\basesoc_timer_enable_re[0:0]
    18/282: $0\basesoc_timer_pending_re[0:0]
    19/282: $0\basesoc_timer_status_re[0:0]
    20/282: $0\basesoc_timer_value_re[0:0]
    21/282: $0\basesoc_timer_update_value_re[0:0]
    22/282: $0\basesoc_timer_en_re[0:0]
    23/282: $0\basesoc_timer_reload_re[0:0]
    24/282: $0\basesoc_timer_load_re[0:0]
    25/282: $0\csr_bankarray_interface9_bank_bus_dat_r[31:0]
    26/282: $0\basesoc_master_status_re[0:0]
    27/282: $0\basesoc_master_phyconfig_re[0:0]
    28/282: $0\basesoc_master_cs_re[0:0]
    29/282: $0\basesoc_mmap_re[0:0]
    30/282: $0\basesoc_spiflash_phy_re[0:0]
    31/282: $0\csr_bankarray_interface8_bank_bus_dat_r[31:0]
    32/282: $0\spi_loopback_re[0:0]
    33/282: $0\spi_cs_re[0:0]
    34/282: $0\spi_miso_re[0:0]
    35/282: $0\spi_mosi_re[0:0]
    36/282: $0\spi_status_re[0:0]
    37/282: $0\spi_control_re[0:0]
    38/282: $0\csr_bankarray_interface7_bank_bus_dat_r[31:0]
    39/282: $0\basesoc_sdram_rddata_re[0:0]
    40/282: $0\basesoc_sdram_wrdata_re[0:0]
    41/282: $0\basesoc_sdram_baddress_re[0:0]
    42/282: $0\basesoc_sdram_address_re[0:0]
    43/282: $0\basesoc_sdram_command_re[0:0]
    44/282: $0\basesoc_sdram_re[0:0]
    45/282: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    46/282: $0\leds_re[0:0]
    47/282: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    48/282: $0\lcd_reset_re[0:0]
    49/282: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    50/282: $0\lcd_dc_re[0:0]
    51/282: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    52/282: $0\lcd_blk_re[0:0]
    53/282: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    54/282: $0\csr_bankarray_sel_r[0:0]
    55/282: $0\_r_re[0:0]
    56/282: $0\_w_re[0:0]
    57/282: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    58/282: $0\basesoc_bus_errors_re[0:0]
    59/282: $0\basesoc_scratch_re[0:0]
    60/282: $0\basesoc_reset_re[0:0]
    61/282: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    62/282: $0\basesoc_wishbone2csr_state[1:0]
    63/282: $0\basesoc_spimaster_state[1:0]
    64/282: $0\spi_cs_n[0:0]
    65/282: $0\spi_clk_divider1[15:0]
    66/282: $0\basesoc_fsm_state[1:0]
    67/282: $0\basesoc_litedramnativeportconverter_state[0:0]
    68/282: $0\basesoc_fullmemorywe_state[1:0]
    69/282: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    70/282: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    71/282: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    72/282: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    73/282: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    74/282: $0\basesoc_litedramcore_multiplexer_state[2:0]
    75/282: $0\basesoc_sdram_dfi_p0_wrdata_en[0:0]
    76/282: $0\basesoc_sdram_dfi_p0_rddata_en[0:0]
    77/282: $0\basesoc_sdram_dfi_p0_we_n[0:0]
    78/282: $0\basesoc_sdram_dfi_p0_ras_n[0:0]
    79/282: $0\basesoc_sdram_dfi_p0_cas_n[0:0]
    80/282: $0\basesoc_sdram_dfi_p0_address[10:0]
    81/282: $0\basesoc_sdram_dfi_p0_bank[1:0]
    82/282: $0\basesoc_sdram_dfi_p0_cs_n[0:0]
    83/282: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    84/282: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    85/282: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    86/282: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    87/282: $0\basesoc_litedramcore_refresher_state[1:0]
    88/282: $0\basesoc_sdram_sequencer_done1[0:0]
    89/282: $0\basesoc_sdram_cmd_payload_we[0:0]
    90/282: $0\basesoc_sdram_cmd_payload_ras[0:0]
    91/282: $0\basesoc_sdram_cmd_payload_cas[0:0]
    92/282: $0\basesoc_sdram_cmd_payload_ba[1:0]
    93/282: $0\basesoc_sdram_cmd_payload_a[10:0]
    94/282: $0\basesoc_sdram_postponer_req_o[0:0]
    95/282: $0\dfi_p0_rddata_valid[0:0]
    96/282: $0\rddata_en[2:0]
    97/282: $0\basesoc_litespiphy_state[1:0]
    98/282: $0\basesoc_spiflash_phy_clk_reg[0:0]
    99/282: $0\basesoc_spiflash_phy_posedge_reg[1:0]
   100/282: $0\basesoc_litespimmap_state[3:0]
   101/282: $0\basesoc_timer_zero_trigger_d[0:0]
   102/282: $0\basesoc_rs232phyrx_state[0:0]
   103/282: $0\basesoc_tx_tick[0:0]
   104/282: $0\basesoc_rx_rx_d[0:0]
   105/282: $0\basesoc_rs232phytx_state[0:0]
   106/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   107/282: $0\basesoc_ram_bus_ram_bus_ack[0:0]
   108/282: $0\basesoc_basesoc_ram_bus_ack[0:0]
   109/282: $0\socbushandler_slaves[4:0]
   110/282: $0\spi_mosi_storage[7:0]
   111/282: $0\spi_mosi_sel[2:0]
   112/282: $0\spi_mosi_data[7:0]
   113/282: $0\spi_miso_data[7:0]
   114/282: $0\spi_miso_1[7:0]
   115/282: $0\spi_loopback_storage[0:0]
   116/282: $0\spi_cs_storage[16:0]
   117/282: $0\spi_count[2:0]
   118/282: $0\spi_control_storage[15:0]
   119/282: $0\socbushandler_grant[0:0]
   120/282: $0\socbushandler_count[19:0]
   121/282: $0\leds_storage[0:0]
   122/282: $0\leds_mode[0:0]
   123/282: $0\leds_count[24:0]
   124/282: $0\leds_chaser[0:0]
   125/282: $0\lcd_reset_storage[0:0]
   126/282: $0\lcd_dc_storage[0:0]
   127/282: $0\lcd_blk_storage[0:0]
   128/282: $0\basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   129/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   130/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   131/282: $0\basesoc_sdram_timer_count1[9:0]
   132/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   133/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   134/282: $0\basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   135/282: $0\basesoc_wishbone_bridge_cmd_we[0:0]
   136/282: $0\basesoc_wishbone_bridge_cmd_count[1:0]
   137/282: $0\basesoc_wishbone_bridge_cmd_addr[18:0]
   138/282: $0\basesoc_wishbone_bridge_aborted[0:0]
   139/282: $0\basesoc_uart_tx_fifo_readable[0:0]
   140/282: $0\basesoc_uart_tx_fifo_produce[3:0]
   141/282: $0\basesoc_uart_tx_fifo_level0[4:0]
   142/282: $0\basesoc_uart_tx_fifo_consume[3:0]
   143/282: $0\basesoc_uart_rx_fifo_readable[0:0]
   144/282: $0\basesoc_uart_rx_fifo_produce[3:0]
   145/282: $0\basesoc_uart_rx_fifo_level0[4:0]
   146/282: $0\basesoc_uart_rx_fifo_consume[3:0]
   147/282: $0\basesoc_uart_pending_r[1:0]
   148/282: $0\basesoc_uart_enable_storage[1:0]
   149/282: $0\basesoc_tx_data[7:0]
   150/282: $0\basesoc_tx_count[3:0]
   151/282: $0\basesoc_timer_zero_pending[0:0]
   152/282: $0\basesoc_timer_value_status[31:0]
   153/282: $0\basesoc_timer_update_value_storage[0:0]
   154/282: $0\basesoc_timer_reload_storage[31:0]
   155/282: $0\basesoc_timer_pending_r[0:0]
   156/282: $0\basesoc_timer_load_storage[31:0]
   157/282: $0\basesoc_timer_enable_storage[0:0]
   158/282: $0\basesoc_timer_en_storage[0:0]
   159/282: $0\basesoc_spiflash_phy_storage[7:0]
   160/282: $0\basesoc_spiflash_phy_sr_out_cnt[5:0]
   161/282: $0\basesoc_spiflash_phy_sr_out[31:0]
   162/282: $0\basesoc_spiflash_phy_sr_in_cnt[5:0]
   163/282: $0\basesoc_spiflash_phy_sr_in[31:0]
   164/282: $0\basesoc_spiflash_phy_dq_oe[0:0]
   165/282: $0\basesoc_spiflash_phy_div[7:0]
   166/282: $0\basesoc_spiflash_phy_count[3:0]
   167/282: $0\basesoc_spiflash_phy_clk[0:0]
   168/282: $0\basesoc_sdram_wrdata_storage[31:0]
   169/282: $0\basesoc_sdram_twtrcon_ready[0:0]
   170/282: $0\basesoc_sdram_twtrcon_count[2:0]
   171/282: $0\basesoc_sdram_trrdcon_ready[0:0]
   172/282: $0\basesoc_sdram_trrdcon_count[0:0]
   173/282: $0\basesoc_sdram_time1[3:0]
   174/282: $0\basesoc_sdram_time0[4:0]
   175/282: $0\basesoc_sdram_tccdcon_ready[0:0]
   176/282: $0\basesoc_sdram_tccdcon_count[0:0]
   177/282: $0\basesoc_sdram_storage[3:0]
   178/282: $0\basesoc_sdram_sequencer_trigger[2:0]
   179/282: $0\basesoc_sdram_sequencer_count[0:0]
   180/282: $0\basesoc_sdram_rddata_status[31:0]
   181/282: $0\basesoc_sdram_postponer_count[0:0]
   182/282: $0\basesoc_sdram_command_storage[7:0]
   183/282: $0\basesoc_sdram_choose_req_grant[1:0]
   184/282: $0\basesoc_sdram_choose_cmd_grant[1:0]
   185/282: $0\basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   186/282: $0\basesoc_sdram_bankmachine3_twtpcon_count[1:0]
   187/282: $0\basesoc_sdram_bankmachine3_trccon_ready[0:0]
   188/282: $0\basesoc_sdram_bankmachine3_trccon_count[1:0]
   189/282: $0\basesoc_sdram_bankmachine3_trascon_ready[0:0]
   190/282: $0\basesoc_sdram_bankmachine3_trascon_count[1:0]
   191/282: $0\basesoc_sdram_bankmachine3_row_opened[0:0]
   192/282: $0\basesoc_sdram_bankmachine3_row[10:0]
   193/282: $0\basesoc_sdram_bankmachine3_produce[2:0]
   194/282: $0\basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   195/282: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   196/282: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   197/282: $0\basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   198/282: $0\basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   199/282: $0\basesoc_sdram_bankmachine3_level[3:0]
   200/282: $0\basesoc_sdram_bankmachine3_consume[2:0]
   201/282: $0\basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   202/282: $0\basesoc_sdram_bankmachine2_twtpcon_count[1:0]
   203/282: $0\basesoc_sdram_bankmachine2_trccon_ready[0:0]
   204/282: $0\basesoc_sdram_bankmachine2_trccon_count[1:0]
   205/282: $0\basesoc_sdram_bankmachine2_trascon_ready[0:0]
   206/282: $0\basesoc_sdram_bankmachine2_trascon_count[1:0]
   207/282: $0\basesoc_sdram_bankmachine2_row_opened[0:0]
   208/282: $0\basesoc_sdram_bankmachine2_row[10:0]
   209/282: $0\basesoc_sdram_bankmachine2_produce[2:0]
   210/282: $0\basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   211/282: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   212/282: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   213/282: $0\basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   214/282: $0\basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   215/282: $0\basesoc_sdram_bankmachine2_level[3:0]
   216/282: $0\basesoc_sdram_bankmachine2_consume[2:0]
   217/282: $0\basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   218/282: $0\basesoc_sdram_bankmachine1_twtpcon_count[1:0]
   219/282: $0\basesoc_sdram_bankmachine1_trccon_ready[0:0]
   220/282: $0\basesoc_sdram_bankmachine1_trccon_count[1:0]
   221/282: $0\basesoc_sdram_bankmachine1_trascon_ready[0:0]
   222/282: $0\basesoc_sdram_bankmachine1_trascon_count[1:0]
   223/282: $0\basesoc_sdram_bankmachine1_row_opened[0:0]
   224/282: $0\basesoc_sdram_bankmachine1_row[10:0]
   225/282: $0\basesoc_sdram_bankmachine1_produce[2:0]
   226/282: $0\basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   227/282: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   228/282: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   229/282: $0\basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   230/282: $0\basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   231/282: $0\basesoc_sdram_bankmachine1_level[3:0]
   232/282: $0\basesoc_sdram_bankmachine1_consume[2:0]
   233/282: $0\basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   234/282: $0\basesoc_sdram_bankmachine0_twtpcon_count[1:0]
   235/282: $0\basesoc_sdram_bankmachine0_trccon_ready[0:0]
   236/282: $0\basesoc_sdram_bankmachine0_trccon_count[1:0]
   237/282: $0\basesoc_sdram_bankmachine0_trascon_ready[0:0]
   238/282: $0\basesoc_sdram_bankmachine0_trascon_count[1:0]
   239/282: $0\basesoc_sdram_bankmachine0_row_opened[0:0]
   240/282: $0\basesoc_sdram_bankmachine0_row[10:0]
   241/282: $0\basesoc_sdram_bankmachine0_produce[2:0]
   242/282: $0\basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   243/282: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   244/282: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   245/282: $0\basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   246/282: $0\basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   247/282: $0\basesoc_sdram_bankmachine0_level[3:0]
   248/282: $0\basesoc_sdram_bankmachine0_consume[2:0]
   249/282: $0\basesoc_sdram_baddress_storage[1:0]
   250/282: $0\basesoc_sdram_address_storage[10:0]
   251/282: $0\basesoc_scratch_storage[31:0]
   252/282: $0\basesoc_rx_data[7:0]
   253/282: $0\basesoc_rx_count[3:0]
   254/282: $0\basesoc_reset_storage[1:0]
   255/282: $0\basesoc_mmap_storage[7:0]
   256/282: $0\basesoc_mmap_count[8:0]
   257/282: $0\basesoc_mmap_byte_count[1:0]
   258/282: $0\basesoc_mmap_burst_cs[0:0]
   259/282: $0\basesoc_mmap_burst_adr[29:0]
   260/282: $0\basesoc_master_tx_fifo_pipe_valid_source_valid[0:0]
   261/282: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_width[3:0]
   262/282: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   263/282: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_len[5:0]
   264/282: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_data[31:0]
   265/282: $0\basesoc_master_tx_fifo_pipe_valid_source_last[0:0]
   266/282: $0\basesoc_master_tx_fifo_pipe_valid_source_first[0:0]
   267/282: $0\basesoc_master_rx_fifo_pipe_valid_source_valid[0:0]
   268/282: $0\basesoc_master_rx_fifo_pipe_valid_source_payload_data[31:0]
   269/282: $0\basesoc_master_rx_fifo_pipe_valid_source_last[0:0]
   270/282: $0\basesoc_master_rx_fifo_pipe_valid_source_first[0:0]
   271/282: $0\basesoc_master_phyconfig_storage[23:0]
   272/282: $0\basesoc_master_cs_storage[0:0]
   273/282: $0\basesoc_interface1_we[0:0]
   274/282: $0\basesoc_interface1_re[0:0]
   275/282: $0\basesoc_interface1_dat_w[31:0]
   276/282: $0\basesoc_interface1_adr[13:0]
   277/282: $0\basesoc_grant[0:0]
   278/282: $0\basesoc_bus_errors[31:0]
   279/282: $0\_w_storage[2:0]
   280/282: $0\spi_mosi[0:0]
   281/282: $0\spi_clk[0:0]
   282/282: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5822$1232'.
     1/1: $0\sync_f_self[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5805$1225'.
     1/1: $0\sync_rhs_self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5788$1218'.
     1/1: $0\sync_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5771$1211'.
     1/1: $0\sync_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5754$1204'.
     1/1: $0\sync_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5737$1197'.
     1/1: $0\sync_rhs_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196'.
     1/1: $0\sync_rhs_self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195'.
     1/1: $0\sync_rhs_self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5695$1181'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5687$1180'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5671$1165'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5663$1164'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5647$1149'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5639$1148'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5623$1133'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5615$1132'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5590$1130'.
     1/1: $0\comb_t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5573$1129'.
     1/1: $0\comb_t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5556$1128'.
     1/1: $0\comb_t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5539$1127'.
     1/1: $0\comb_rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5522$1126'.
     1/1: $0\comb_rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5505$1125'.
     1/1: $0\comb_rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124'.
     1/1: $0\comb_rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123'.
     1/1: $0\comb_rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5454$1122'.
     1/1: $0\comb_rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5437$1121'.
     1/1: $0\comb_t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5420$1120'.
     1/1: $0\comb_t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5403$1119'.
     1/1: $0\comb_t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5386$1118'.
     1/1: $0\comb_rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5369$1117'.
     1/1: $0\comb_rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5352$1116'.
     1/1: $0\comb_rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115'.
     1/1: $0\comb_rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114'.
     1/1: $0\comb_rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5301$1113'.
     1/1: $0\comb_rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112'.
     1/1: $0\comb_rhs_self7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111'.
     1/1: $0\comb_rhs_self6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5268$1110'.
     1/1: $0\comb_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5257$1109'.
     1/1: $0\comb_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5246$1108'.
     1/1: $0\comb_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107'.
     1/1: $0\comb_rhs_self2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106'.
     1/1: $0\comb_rhs_self1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105'.
     1/1: $0\comb_rhs_self0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5145$1093'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5138$1092'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089'.
     1/2: $0\csr_bankarray_csrbank10_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086'.
     1/2: $0\csr_bankarray_csrbank10_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083'.
     1/2: $0\csr_bankarray_csrbank10_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080'.
     1/2: $0\csr_bankarray_csrbank10_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077'.
     1/2: $0\csr_bankarray_csrbank10_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074'.
     1/2: $0\csr_bankarray_csrbank10_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071'.
     1/2: $0\csr_bankarray_csrbank10_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank10_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064'.
     1/2: $0\csr_bankarray_csrbank9_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061'.
     1/2: $0\csr_bankarray_csrbank9_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058'.
     1/2: $0\csr_bankarray_csrbank9_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055'.
     1/2: $0\csr_bankarray_csrbank9_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052'.
     1/2: $0\csr_bankarray_csrbank9_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049'.
     1/2: $0\csr_bankarray_csrbank9_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046'.
     1/2: $0\csr_bankarray_csrbank9_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043'.
     1/2: $0\csr_bankarray_csrbank9_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank9_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4967$1041'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038'.
     1/2: $0\csr_bankarray_csrbank8_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035'.
     1/2: $0\basesoc_master_rxtx_we[0:0]
     2/2: $0\basesoc_master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032'.
     1/2: $0\csr_bankarray_csrbank8_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029'.
     1/2: $0\csr_bankarray_csrbank8_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026'.
     1/2: $0\csr_bankarray_csrbank8_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023'.
     1/2: $0\csr_bankarray_csrbank8_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank8_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4890$1021'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4882$1020'.
     1/1: $0\spi_start1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017'.
     1/2: $0\csr_bankarray_csrbank7_loopback0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_loopback0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014'.
     1/2: $0\csr_bankarray_csrbank7_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011'.
     1/2: $0\csr_bankarray_csrbank7_miso_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_miso_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008'.
     1/2: $0\csr_bankarray_csrbank7_mosi0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_mosi0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005'.
     1/2: $0\csr_bankarray_csrbank7_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002'.
     1/2: $0\csr_bankarray_csrbank7_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank7_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998'.
     1/2: $0\csr_bankarray_csrbank6_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995'.
     1/2: $0\csr_bankarray_csrbank6_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992'.
     1/2: $0\csr_bankarray_csrbank6_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989'.
     1/2: $0\csr_bankarray_csrbank6_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986'.
     1/2: $0\basesoc_sdram_command_issue_we[0:0]
     2/2: $0\basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983'.
     1/2: $0\csr_bankarray_csrbank6_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980'.
     1/2: $0\csr_bankarray_csrbank6_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976'.
     1/2: $0\csr_bankarray_csrbank5_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972'.
     1/2: $0\csr_bankarray_csrbank4_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968'.
     1/2: $0\csr_bankarray_csrbank3_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964'.
     1/2: $0\csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958'.
     1/2: $0\csr_bankarray_csrbank1_r_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_r_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955'.
     1/2: $0\csr_bankarray_csrbank1_w0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_w0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4655$953'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_wishbone2csr_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_wishbone2csr_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_wishbone2csr_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_wishbone2csr_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_wishbone2csr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_wishbone2csr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
     1/9: $0\basesoc_spimaster_next_state[1:0]
     2/9: $0\spi_xfer_enable[0:0]
     3/9: $0\spi_mosi_latch[0:0]
     4/9: $0\spi_miso_latch[0:0]
     5/9: $0\spi_irq[0:0]
     6/9: $0\spi_done0[0:0]
     7/9: $0\spi_count_spimaster_next_value_ce[0:0]
     8/9: $0\spi_count_spimaster_next_value[2:0]
     9/9: $0\spi_clk_enable[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
     1/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\basesoc_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\basesoc_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\basesoc_interface_dat_r[127:0]
     7/7: $0\basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907'.
     1/1: $0\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\basesoc_wishbone_bridge_cmd_ready[0:0]
     5/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\basesoc_port_cmd_valid[0:0]
    10/11: $0\basesoc_port_cmd_payload_we[0:0]
    11/11: $0\basesoc_port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4333$894'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\basesoc_write_from_slave[0:0]
     3/10: $0\basesoc_word_inc[0:0]
     4/10: $0\basesoc_word_clr[0:0]
     5/10: $0\basesoc_wb_sdram_ack[0:0]
     6/10: $0\basesoc_tag_port_we[0:0]
     7/10: $0\basesoc_tag_di_dirty[0:0]
     8/10: $0\basesoc_interface_we[0:0]
     9/10: $0\basesoc_interface_stb[0:0]
    10/10: $0\basesoc_interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887'.
     1/1: $0\basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875'.
     1/2: $0\basesoc_data_port_dat_w[127:0]
     2/2: $0\basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874'.
     1/2: $0\basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\basesoc_sdram_steerer_sel[1:0]
     3/8: $0\basesoc_sdram_en1[0:0]
     4/8: $0\basesoc_sdram_en0[0:0]
     5/8: $0\basesoc_sdram_cmd_ready[0:0]
     6/8: $0\basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\basesoc_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4085$718'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4076$711'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4067$704'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4058$697'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4052$696'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4046$695'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4040$694'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4019$638'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4013$637'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4007$636'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine3_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531'.
     1/1: $0\basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3836$527'.
     1/1: $0\basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine2_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine2_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501'.
     1/1: $0\basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3673$497'.
     1/1: $0\basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine1_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine1_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471'.
     1/1: $0\basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3510$467'.
     1/1: $0\basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine0_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine0_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441'.
     1/1: $0\basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3347$437'.
     1/1: $0\basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\basesoc_sdram_sequencer_start0[0:0]
     3/4: $0\basesoc_sdram_cmd_valid[0:0]
     4/4: $0\basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
     1/4: $0\basesoc_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\basesoc_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
     1/20: $0\basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\basesoc_sdram_master_p0_address[10:0]
    15/20: $0\basesoc_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\basesoc_sdram_slave_p0_rddata[31:0]
    17/20: $0\basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\basesoc_sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\basesoc_sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\basesoc_spiflash_phy_sr_out_shift[0:0]
     3/13: $0\basesoc_spiflash_phy_sr_out_load[0:0]
     4/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\basesoc_spiflash_phy_sr_in_shift[0:0]
     7/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\basesoc_spiflash_phy_source_valid[0:0]
    10/13: $0\basesoc_spiflash_phy_sink_ready[0:0]
    11/13: $0\basesoc_spiflash_phy_en[0:0]
    12/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3010$389'.
     1/1: $0\basesoc_spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
     1/17: $0\basesoc_mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\basesoc_mmap_wait[0:0]
     4/17: $0\basesoc_mmap_source_valid[0:0]
     5/17: $0\basesoc_mmap_source_payload_width[3:0]
     6/17: $0\basesoc_mmap_source_payload_mask[7:0]
     7/17: $0\basesoc_mmap_source_payload_len[5:0]
     8/17: $0\basesoc_mmap_source_payload_data[31:0]
     9/17: $0\basesoc_mmap_sink_ready[0:0]
    10/17: $0\basesoc_mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\basesoc_mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\basesoc_mmap_bus_dat_r[31:0]
    13/17: $0\basesoc_mmap_bus_ack[0:0]
    14/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2827$373'.
     1/1: $0\basesoc_mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2755$370'.
     1/1: $0\basesoc_crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2636$365'.
     1/1: $0\leds_leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2627$361'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2553$333'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2545$331'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256'.
Creating decoders for process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2314$255'.
     1/1: $0\crg_rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3611'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3600'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3599'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3598'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3597'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3546'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3543'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3537'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3516'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3512'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3508'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3505'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3493'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3490'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3477'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3470'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3466'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3452'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3430'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3427'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3424'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3423'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3422'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3421'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3420'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3419'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3416'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3413'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3412'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3411'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3410'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3409'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3408'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3407'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3406'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3399'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3398'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3363'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3281'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3280'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3273'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3244'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3243'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3242'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3241'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3240'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3239'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3238'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3237'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3236'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3090'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3070'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3067'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3066'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3061'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3060'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3052'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3044'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3041'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3035'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3034'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3033'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3032'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3018'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3017'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3016'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3015'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3011'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2989'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2988'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2987'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2986'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2980'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2974'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2973'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2970'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2969'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2968'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2965'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2964'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2963'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2962'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2961'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2957'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2930'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2929'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2928'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2925'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2921'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2920'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2919'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2918'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2917'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2916'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2912'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2911'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2910'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2908'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2887'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2886'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2883'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2880'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2876'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2875'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2874'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2871'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2868'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2858'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2853'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2829'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2828'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2825'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2824'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2812'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2808'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2807'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2805'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2804'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2803'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2798'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2797'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2796'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2785'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2771'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2767'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2763'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2762'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2756'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2754'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2750'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2747'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2740'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2739'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2738'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2737'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2736'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2735'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2734'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2733'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2732'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2731'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2730'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2729'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2728'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2727'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2726'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2725'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2724'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2723'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2722'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2721'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2720'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2719'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2718'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2717'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2716'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2715'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2714'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2703'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2701'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2700'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2699'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2698'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2697'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2677'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2676'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2675'.
No latch inferred for signal `\colorlight_i5.\spi_clk_divider0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2252$2442'.
No latch inferred for signal `\colorlight_i5.\crg_stdby' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1852$2323'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1800$2279'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1799$2278'.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1709$2250'.
No latch inferred for signal `\colorlight_i5.\basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1701$2247'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1663$2243'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1662$2242'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1661$2241'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1604$2228'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1480$2162'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1479$2161'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1464$2157'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1428$2134'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1422$2129'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1421$2128'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1386$2116'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1385$2115'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1334$2098'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1333$2097'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1332$2096'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1331$2095'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1330$2094'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1329$2093'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1327$2091'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1325$2089'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1324$2088'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1323$2087'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1322$2086'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1321$2085'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1320$2084'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1319$2083'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1318$2082'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1300$2071'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1276$2064'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1272$2060'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1265$2054'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1264$2053'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1240$2039'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1239$2038'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1238$2037'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1237$2036'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1232$2033'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1180$2022'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1179$2021'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1165$2013'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1084$1986'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1083$1985'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1069$1977'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:988$1950'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:987$1949'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:973$1941'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:892$1914'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:891$1913'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:877$1905'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:827$1876'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:826$1875'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:785$1849'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:777$1847'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:766$1846'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:765$1845'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:698$1834'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:697$1833'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_dummy' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:689$1829'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:679$1823'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:649$1813'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:648$1812'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:556$1777'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:555$1776'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:554$1775'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:553$1774'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:519$1747'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:455$1734'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:446$1732'.
No latch inferred for signal `\colorlight_i5.\sync_f_self' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5822$1232'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5822$1232`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self6' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5805$1225'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self6` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5805$1225`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self5' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5788$1218'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self5` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5788$1218`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self4' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5771$1211'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self4` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5771$1211`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self3' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5754$1204'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self3` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5754$1204`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5737$1197'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5737$1197`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self31' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5695$1181'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self31` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5695$1181`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self30' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5687$1180'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self30` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5687$1180`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self29' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self28' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5671$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self28` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5671$1165`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self27' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5663$1164'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self27` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5663$1164`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self26' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self25' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5647$1149'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self25` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5647$1149`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self24' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5639$1148'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self24` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5639$1148`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self23' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self22' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5623$1133'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self22` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5623$1133`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self21' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5615$1132'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self21` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5615$1132`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self20' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131`.
No latch inferred for signal `\colorlight_i5.\comb_t_self5' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5590$1130'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self5` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5590$1130`.
No latch inferred for signal `\colorlight_i5.\comb_t_self4' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5573$1129'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self4` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5573$1129`.
No latch inferred for signal `\colorlight_i5.\comb_t_self3' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5556$1128'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self3` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5556$1128`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self19' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5539$1127'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self19` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5539$1127`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self18' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5522$1126'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self18` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5522$1126`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self17' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5505$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self17` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5505$1125`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self16' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self15' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self14' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5454$1122'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self14` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5454$1122`.
No latch inferred for signal `\colorlight_i5.\comb_t_self2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5437$1121'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5437$1121`.
No latch inferred for signal `\colorlight_i5.\comb_t_self1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5420$1120'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5420$1120`.
No latch inferred for signal `\colorlight_i5.\comb_t_self0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5403$1119'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5403$1119`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self13' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5386$1118'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self13` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5386$1118`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self12' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5369$1117'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self12` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5369$1117`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self11' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5352$1116'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self11` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5352$1116`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self10' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self9' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self8' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5301$1113'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self8` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5301$1113`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self7' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self6' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self5' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5268$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self5` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5268$1110`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self4' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5257$1109'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self4` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5257$1109`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self3' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5246$1108'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self3` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5246$1108`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5145$1093'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5145$1093`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5145$1093`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5138$1092'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5138$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5138$1092`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_rxfull_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_rxfull_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_rxfull_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_rxfull_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_txempty_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_txempty_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_txempty_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_txempty_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_ev_enable0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_ev_enable0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_ev_enable0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_ev_enable0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_ev_pending_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_ev_pending_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_ev_pending_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_ev_pending_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_ev_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_ev_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_ev_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_ev_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_rxempty_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_rxempty_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_rxempty_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_rxempty_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_txfull_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_txfull_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank10_txfull_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank10_txfull_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_enable0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_pending_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_ev_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_value_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_value_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_value_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_value_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_update_value0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_update_value0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_update_value0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_update_value0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_en0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_en0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_en0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_en0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_reload0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_reload0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_reload0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_reload0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_load0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_load0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank9_load0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank9_load0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_status_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4967$1041'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4967$1041`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4967$1041`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_master_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_master_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_master_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_master_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_master_cs0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_master_cs0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_master_cs0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_master_cs0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank8_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank8_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023`.
No latch inferred for signal `\colorlight_i5.\spi_status_status' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4890$1021'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4890$1021`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4890$1021`.
No latch inferred for signal `\colorlight_i5.\spi_start1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4882$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_start1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4882$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_loopback0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_loopback0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_loopback0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_loopback0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_cs0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_cs0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_cs0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_cs0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_miso_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_miso_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_miso_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_miso_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_mosi0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_mosi0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_mosi0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_mosi0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_status_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_status_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_status_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_status_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_control0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_control0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank7_control0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank7_control0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_control0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_control0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_control0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_dfii_control0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_out0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_out0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_out0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_out0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_out0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_out0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_out0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_out0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_out0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_out0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_out0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_out0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_r_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_r_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_r_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_r_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_w0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_w0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_w0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_w0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4655$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4655$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_spimaster_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_clk_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_clk_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value_ce' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value_ce` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_done0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_done0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_irq' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_irq` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_miso_latch' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_miso_latch` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_mosi_latch' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_mosi_latch` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\spi_xfer_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_xfer_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4333$894'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4333$894`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_clr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_clr` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_inc' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_inc` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4085$718'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4085$718`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4076$711'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4076$711`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4067$704'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4067$704`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4058$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4058$697`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4052$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4052$696`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4046$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4046$695`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4040$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4040$694`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4019$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4019$638`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4013$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4013$637`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4007$636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4007$636`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3836$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3836$527`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3673$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3673$497`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3510$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3510$467`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3347$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3347$437`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_en` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3010$389'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3010$389`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_request' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_request` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_wait' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_wait` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_cs' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2827$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_cs` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2827$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_crossbar_cs' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2755$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_crossbar_cs` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2755$370`.
No latch inferred for signal `\colorlight_i5.\leds_leds' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2636$365'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds_leds` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2636$365`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2627$361'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2627$361`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2553$333'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2553$333`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2545$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2545$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_adr' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261`.
No latch inferred for signal `\colorlight_i5.\basesoc_interrupt' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256`.
No latch inferred for signal `\colorlight_i5.\crg_rst' from process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2314$255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crg_rst` in process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2314$255`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9769' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9770' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9771' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9772' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9773' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9774' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9775' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9776' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9777' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9778' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9779' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9780' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9781' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9782' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
  created $dff cell `$procdff$9783' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
  created $dff cell `$procdff$9784' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
  created $dff cell `$procdff$9785' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
  created $dff cell `$procdff$9786' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
  created $dff cell `$procdff$9787' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
  created $dff cell `$procdff$9788' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3595'.
  created $dff cell `$procdff$9789' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_ADDR' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588'.
  created $dff cell `$procdff$9790' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_DATA' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588'.
  created $dff cell `$procdff$9791' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588'.
  created $dff cell `$procdff$9792' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3586'.
  created $dff cell `$procdff$9793' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_ADDR' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579'.
  created $dff cell `$procdff$9794' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_DATA' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579'.
  created $dff cell `$procdff$9795' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN' using process `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579'.
  created $dff cell `$procdff$9796' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9797' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9798' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9799' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9800' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9801' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9802' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9803' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9804' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
  created $dff cell `$procdff$9805' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9806' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9807' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9808' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9809' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9810' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9811' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9812' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9813' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9814' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9815' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9816' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9817' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9818' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9819' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9820' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9821' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9822' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9823' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9824' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9825' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9826' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9827' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9828' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9829' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9830' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9831' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9832' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9833' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9834' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9835' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9836' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9837' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9838' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
  created $dff cell `$procdff$9839' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9840' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9841' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9842' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9843' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9844' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9845' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9846' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9847' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9848' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9849' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9850' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
  created $dff cell `$procdff$9851' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
  created $dff cell `$procdff$9852' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
  created $dff cell `$procdff$9853' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
  created $dff cell `$procdff$9855' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_ADDR' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356'.
  created $dff cell `$procdff$9856' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_DATA' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356'.
  created $dff cell `$procdff$9857' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356'.
  created $dff cell `$procdff$9858' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3354'.
  created $dff cell `$procdff$9859' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9942' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9943' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9944' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9945' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9946' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9947' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9948' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9949' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9950' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9951' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9952' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9953' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9954' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9955' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9956' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9957' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9958' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9959' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9960' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9961' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9962' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9963' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9964' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9965' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9966' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_ADDR' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_DATA' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2666'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2664'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7418$1506'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7397$1496'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7378$1486'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_ADDR' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_DATA' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7344$1458'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\colorlight_i5.\_r_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\colorlight_i5.\_w_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\colorlight_i5.\_w_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_adr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_cs' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_byte_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_div' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spimaster_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10321' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10366' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10367' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface10_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10368' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10369' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10370' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10371' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10372' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface7_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface8_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface9_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `\colorlight_i5.\lcd_blk_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `\colorlight_i5.\lcd_blk_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `\colorlight_i5.\lcd_dc_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `\colorlight_i5.\lcd_dc_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `\colorlight_i5.\lcd_reset_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `\colorlight_i5.\lcd_reset_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_chaser' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_mode' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_grant' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk_divider1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_count' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_1' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_data' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10408' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_sel' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_storage' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_status_re' using process `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
  created $dff cell `$procdff$10412' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3642'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3640'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3611'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3611'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3600'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3600'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3599'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3599'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3598'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3598'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3597'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3597'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3595'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3595'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3588'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3586'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3586'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579'.
Removing empty process `InstructionCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3579'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3562'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3554'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3546'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3546'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3543'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3543'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3537'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3537'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3516'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3516'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3512'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3512'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3508'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3508'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3505'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3505'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3493'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3493'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3490'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3490'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3477'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3477'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3470'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3470'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3466'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3466'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3452'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3452'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3430'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3430'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3427'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3427'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3424'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3424'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3423'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3423'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3422'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3422'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3421'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3421'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3420'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3420'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3419'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3419'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3416'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3416'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3413'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3413'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3412'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3412'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3411'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3411'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3410'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3410'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3409'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3409'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3408'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3408'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3407'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3407'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3406'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3406'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3399'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3399'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3398'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3398'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3369'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3364'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3363'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3356'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3354'.
Removing empty process `DataCache.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3354'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3320'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3297'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3281'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3281'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3280'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3280'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3273'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3273'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3244'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3244'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3243'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3243'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3242'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3242'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3241'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3241'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3240'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3240'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3239'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3239'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3238'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3238'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3237'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3237'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3236'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3236'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3090'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3070'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$3070'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3067'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$3067'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3066'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$3066'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3061'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$3061'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3060'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$3060'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3052'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$3052'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3044'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$3044'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3041'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$3041'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3035'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$3035'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3034'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$3034'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3033'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$3033'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3032'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$3032'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3018'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$3018'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3017'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$3017'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3016'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$3016'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3015'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$3015'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3011'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$3011'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2989'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2989'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2988'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2988'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2987'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2987'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2986'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2986'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2980'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2980'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2974'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2973'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2970'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2970'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2969'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2968'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2968'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2965'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2965'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2964'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2963'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2962'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2961'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2961'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2957'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2957'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2930'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2930'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2929'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2929'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2928'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2925'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2921'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2921'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2920'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2920'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2919'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2918'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2917'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2917'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2916'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2916'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2912'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2912'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2911'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2911'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2910'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2910'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2908'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2908'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2887'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2887'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2886'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2883'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2880'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2876'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2876'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2875'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2875'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2874'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2874'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2871'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2871'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2868'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2868'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2858'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2858'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2853'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2853'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2829'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2829'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2828'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2828'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2825'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2825'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2824'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2824'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2812'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2808'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2807'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2805'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2805'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2804'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2803'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2798'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2798'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2797'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2796'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2796'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2785'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2785'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2771'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2771'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2767'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2767'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2763'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2763'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2762'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2762'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2756'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2756'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2754'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2754'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2750'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2750'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2747'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2747'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2740'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2740'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2739'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2739'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2738'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2738'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2737'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2737'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2736'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2736'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2735'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2735'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2734'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2734'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2733'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2733'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2732'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2732'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2731'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2731'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2730'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2730'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2729'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2729'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2728'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2728'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2727'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2727'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2726'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2726'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2725'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2725'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2724'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2724'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2723'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2723'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2722'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2722'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2721'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2721'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2720'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2720'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2719'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2719'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2718'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2718'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2717'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2717'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2716'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2716'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2715'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2715'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2714'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2714'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2703'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2703'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2701'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2701'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2700'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2700'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2699'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2699'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2698'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2698'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2697'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2697'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2677'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2677'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2676'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2676'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2675'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2675'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2668'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2666'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2666'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2664'.
Removing empty process `VexRiscv.$proc$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2664'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2299$2472'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2298$2471'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2297$2470'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2296$2469'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2295$2468'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2293$2467'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2292$2466'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2291$2465'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2288$2464'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2287$2463'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2286$2462'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2285$2461'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2284$2460'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2277$2459'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2276$2458'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2275$2457'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2274$2456'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2273$2455'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2272$2454'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2268$2453'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2266$2452'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2265$2451'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2264$2450'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2261$2449'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2260$2448'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2259$2447'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2258$2446'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2257$2445'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2254$2444'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2253$2443'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2252$2442'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2250$2441'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2244$2440'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2239$2439'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2237$2438'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2236$2437'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2235$2436'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2233$2435'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2227$2434'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2226$2433'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2225$2432'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2222$2431'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2221$2430'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2220$2429'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2219$2428'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2217$2427'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2216$2426'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2215$2425'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2214$2424'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2213$2423'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2212$2422'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2211$2421'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2210$2420'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2107$2419'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2088$2418'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2086$2417'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2081$2416'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2076$2415'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2071$2414'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2066$2413'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2061$2412'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2056$2411'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2051$2410'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2046$2409'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2041$2408'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2036$2407'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2031$2406'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2028$2405'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2026$2404'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2024$2403'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2022$2402'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2019$2401'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2017$2400'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2015$2399'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2013$2398'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2011$2397'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2009$2396'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2007$2395'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2005$2394'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2003$2393'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2001$2392'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1999$2391'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1997$2390'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1994$2389'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1992$2388'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1990$2387'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1988$2386'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1986$2385'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1984$2384'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1982$2383'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1980$2382'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1978$2381'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1976$2380'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1974$2379'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1972$2378'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1969$2377'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1967$2376'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1965$2375'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1963$2374'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1961$2373'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1959$2372'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1957$2371'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1955$2370'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1953$2369'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1951$2368'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1948$2367'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1946$2366'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1944$2365'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1942$2364'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1940$2363'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1938$2362'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1936$2361'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1934$2360'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1932$2359'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1930$2358'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1928$2357'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1926$2356'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1923$2355'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1921$2354'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1918$2353'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1916$2352'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1913$2351'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1911$2350'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1908$2349'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1906$2348'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1904$2347'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1902$2346'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1899$2345'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1897$2344'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1895$2343'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1893$2342'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1891$2341'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1889$2340'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1886$2339'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1884$2338'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1882$2337'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1880$2336'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1878$2335'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1876$2334'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1874$2333'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1872$2332'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1870$2331'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1868$2330'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1865$2329'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1863$2328'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1861$2327'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1859$2326'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1857$2325'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1855$2324'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1852$2323'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1851$2322'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1845$2321'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1844$2320'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1843$2319'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1842$2318'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1841$2317'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1840$2316'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1839$2315'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1838$2314'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1837$2313'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1836$2312'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1835$2311'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1834$2310'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1833$2309'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1832$2308'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1831$2307'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1830$2306'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1829$2305'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1828$2304'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1827$2303'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1826$2302'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1825$2301'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1824$2300'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1823$2299'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1822$2298'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1821$2297'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1820$2296'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1819$2295'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1818$2294'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1817$2293'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1816$2292'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1815$2291'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1814$2290'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1813$2289'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1812$2288'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1811$2287'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1810$2286'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1809$2285'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1808$2284'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1807$2283'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1806$2282'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1805$2281'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1804$2280'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1800$2279'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1799$2278'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1778$2277'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1773$2276'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1770$2275'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1755$2274'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1747$2273'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1744$2272'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1743$2271'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1742$2270'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1741$2269'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1734$2268'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1733$2267'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1731$2266'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1730$2265'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1729$2264'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1728$2263'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1727$2262'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1723$2261'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1722$2260'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1721$2259'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1720$2258'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1719$2257'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1718$2256'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1717$2255'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1716$2254'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1715$2253'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1714$2252'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1713$2251'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1709$2250'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1707$2249'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1702$2248'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1701$2247'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1688$2246'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1685$2245'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1678$2244'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1663$2243'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1662$2242'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1661$2241'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1660$2240'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1655$2239'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1653$2238'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1645$2237'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1644$2236'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1639$2235'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1638$2234'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1637$2233'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1635$2232'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1631$2231'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1628$2230'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1621$2229'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1604$2228'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1603$2227'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1598$2226'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1596$2225'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1588$2224'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1587$2223'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1582$2222'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1581$2221'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1580$2220'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1578$2219'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1577$2218'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1576$2217'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1574$2216'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1570$2215'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1569$2214'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1567$2213'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1566$2212'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1565$2211'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1564$2210'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1563$2209'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1562$2208'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1559$2207'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1551$2206'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1544$2205'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1543$2204'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1542$2203'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1541$2202'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1540$2201'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1539$2200'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1538$2199'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1537$2198'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1534$2197'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1533$2196'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1528$2195'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1527$2194'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1526$2193'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1525$2192'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1524$2191'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1521$2190'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1520$2189'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1519$2188'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1516$2187'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1515$2186'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1514$2185'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1513$2184'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1511$2183'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1510$2182'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1509$2181'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1508$2180'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1507$2179'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1500$2178'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1499$2177'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1498$2176'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1496$2175'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1495$2174'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1494$2173'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1493$2172'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1492$2171'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1491$2170'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1490$2169'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1489$2168'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1488$2167'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1487$2166'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1486$2165'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1485$2164'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1483$2163'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1480$2162'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1479$2161'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1477$2160'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1470$2159'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1468$2158'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1464$2157'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1463$2156'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1462$2155'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1461$2154'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1460$2153'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1459$2152'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1456$2151'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1453$2150'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1452$2149'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1451$2148'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1450$2147'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1449$2146'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1448$2145'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1447$2144'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1445$2143'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1444$2142'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1441$2141'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1440$2140'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1438$2139'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1437$2138'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1433$2137'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1431$2136'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1430$2135'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1428$2134'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1426$2133'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1425$2132'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1424$2131'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1423$2130'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1422$2129'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1421$2128'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1415$2127'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1413$2126'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1404$2125'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1402$2124'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1401$2123'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1399$2122'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1395$2121'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1393$2120'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1392$2119'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1390$2118'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1388$2117'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1386$2116'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1385$2115'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1382$2114'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1381$2113'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1380$2112'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1379$2111'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1378$2110'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1376$2109'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1374$2108'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1373$2107'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1372$2106'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1371$2105'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1370$2104'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1369$2103'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1368$2102'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1367$2101'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1366$2100'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1365$2099'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1334$2098'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1333$2097'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1332$2096'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1331$2095'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1330$2094'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1329$2093'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1328$2092'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1327$2091'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1326$2090'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1325$2089'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1324$2088'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1323$2087'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1322$2086'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1321$2085'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1320$2084'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1319$2083'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1318$2082'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1317$2081'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1316$2080'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1314$2079'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1312$2078'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1309$2077'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1307$2076'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1305$2075'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1303$2074'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1302$2073'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1301$2072'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1300$2071'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1288$2070'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1286$2069'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1284$2068'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1283$2067'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1281$2066'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1279$2065'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1276$2064'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1275$2063'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1274$2062'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1273$2061'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1272$2060'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1271$2059'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1269$2058'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1268$2057'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1267$2056'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1266$2055'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1265$2054'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1264$2053'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1263$2052'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1262$2051'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1261$2050'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1260$2049'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1258$2048'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1257$2047'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1255$2046'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1254$2045'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1252$2044'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1250$2043'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1249$2042'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1248$2041'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1244$2040'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1240$2039'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1239$2038'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1238$2037'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1237$2036'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1236$2035'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1234$2034'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1232$2033'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1231$2032'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1230$2031'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1226$2030'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1218$2029'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1216$2028'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1215$2027'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1213$2026'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1212$2025'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1210$2024'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1209$2023'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1180$2022'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1179$2021'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1178$2020'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1177$2019'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1175$2018'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1174$2017'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1173$2016'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1171$2015'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1168$2014'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1165$2013'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1163$2012'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1160$2011'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1159$2010'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1157$2009'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1156$2008'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1155$2007'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1154$2006'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1147$2005'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1137$2004'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1136$2003'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1135$2002'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1134$2001'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1133$2000'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1132$1999'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1131$1998'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1130$1997'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1129$1996'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1127$1995'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1126$1994'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1122$1993'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1120$1992'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1119$1991'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1117$1990'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1116$1989'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1114$1988'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1113$1987'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1084$1986'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1083$1985'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1082$1984'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1081$1983'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1079$1982'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1078$1981'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1077$1980'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1075$1979'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1072$1978'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1069$1977'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1067$1976'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1064$1975'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1063$1974'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1061$1973'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1060$1972'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1059$1971'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1058$1970'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1051$1969'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1041$1968'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1040$1967'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1039$1966'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1038$1965'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1037$1964'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1036$1963'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1035$1962'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1034$1961'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1033$1960'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1031$1959'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1030$1958'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1026$1957'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1024$1956'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1023$1955'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1021$1954'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1020$1953'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1018$1952'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:1017$1951'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:988$1950'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:987$1949'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:986$1948'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:985$1947'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:983$1946'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:982$1945'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:981$1944'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:979$1943'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:976$1942'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:973$1941'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:971$1940'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:968$1939'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:967$1938'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:965$1937'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:964$1936'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:963$1935'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:962$1934'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:955$1933'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:945$1932'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:944$1931'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:943$1930'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:942$1929'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:941$1928'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:940$1927'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:939$1926'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:938$1925'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:937$1924'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:935$1923'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:934$1922'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:930$1921'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:928$1920'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:927$1919'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:925$1918'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:924$1917'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:922$1916'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:921$1915'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:892$1914'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:891$1913'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:890$1912'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:889$1911'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:887$1910'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:886$1909'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:885$1908'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:883$1907'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:880$1906'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:877$1905'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:875$1904'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:872$1903'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:871$1902'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:869$1901'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:868$1900'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:867$1899'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:866$1898'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:859$1897'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:849$1896'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:848$1895'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:847$1894'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:846$1893'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:845$1892'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:844$1891'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:843$1890'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:842$1889'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:841$1888'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:839$1887'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:838$1886'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:837$1885'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:836$1884'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:835$1883'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:834$1882'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:833$1881'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:832$1880'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:831$1879'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:830$1878'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:828$1877'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:827$1876'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:826$1875'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:825$1874'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:823$1873'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:822$1872'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:820$1871'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:815$1870'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:813$1869'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:812$1868'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:811$1867'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:810$1866'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:808$1865'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:807$1864'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:806$1863'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:805$1862'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:804$1861'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:803$1860'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:802$1859'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:801$1858'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:800$1857'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:799$1856'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:798$1855'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:797$1854'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:796$1853'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:795$1852'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:794$1851'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:791$1850'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:785$1849'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:778$1848'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:777$1847'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:766$1846'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:765$1845'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:711$1844'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:709$1843'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:708$1842'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:707$1841'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:706$1840'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:704$1839'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:702$1838'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:701$1837'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:700$1836'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:699$1835'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:698$1834'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:697$1833'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:695$1832'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:691$1831'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:690$1830'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:689$1829'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:687$1828'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:686$1827'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:685$1826'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:684$1825'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:683$1824'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:679$1823'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:677$1822'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:673$1821'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:672$1820'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:671$1819'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:670$1818'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:669$1817'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:668$1816'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:667$1815'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:666$1814'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:649$1813'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:648$1812'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:647$1811'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:645$1810'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:644$1809'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:643$1808'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:642$1807'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:641$1806'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:640$1805'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:630$1804'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:629$1803'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:615$1802'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:613$1801'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:600$1800'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:598$1799'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:597$1798'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:596$1797'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:590$1796'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:589$1795'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:586$1794'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:585$1793'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:583$1792'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:582$1791'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:581$1790'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:580$1789'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:579$1788'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:578$1787'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:565$1786'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:564$1785'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:563$1784'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:562$1783'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:561$1782'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:560$1781'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:559$1780'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:558$1779'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:557$1778'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:556$1777'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:555$1776'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:554$1775'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:553$1774'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:552$1773'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:551$1772'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:550$1771'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:549$1770'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:548$1769'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:547$1768'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:546$1767'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:545$1766'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:544$1765'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:543$1764'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:542$1763'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:539$1762'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:538$1761'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:536$1760'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:535$1759'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:534$1758'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:533$1757'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:532$1756'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:531$1755'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:530$1754'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:529$1753'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:528$1752'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:527$1751'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:525$1750'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:524$1749'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:523$1748'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:519$1747'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:517$1746'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:512$1745'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:500$1744'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:499$1743'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:498$1742'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:497$1741'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:496$1740'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:484$1739'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:483$1738'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:467$1737'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:461$1736'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:460$1735'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:455$1734'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:448$1733'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:446$1732'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:444$1731'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:432$1730'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:431$1729'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:428$1728'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7808$1677'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7794$1669'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7780$1661'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7766$1653'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7752$1645'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7738$1637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7724$1629'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7710$1621'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7696$1613'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7682$1605'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7668$1597'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7654$1589'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7640$1581'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7626$1573'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7612$1565'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7598$1557'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7513$1548'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2303$2476'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7496$1538'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2302$2475'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7478$1528'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2301$2474'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7460$1518'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2300$2473'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7442$1508'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7418$1506'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7418$1506'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7413$1498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7397$1496'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7397$1496'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7392$1488'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7378$1486'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7359$1460'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7344$1458'.
Found and cleaned up 266 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5858$1233'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5822$1232'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5822$1232'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5805$1225'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5805$1225'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5788$1218'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5788$1218'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5771$1211'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5771$1211'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5754$1204'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5754$1204'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5737$1197'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5737$1197'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5720$1196'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5703$1195'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5695$1181'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5687$1180'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5679$1179'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5671$1165'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5663$1164'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5655$1163'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5647$1149'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5639$1148'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5631$1147'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5623$1133'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5615$1132'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5607$1131'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5590$1130'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5590$1130'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5573$1129'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5573$1129'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5556$1128'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5556$1128'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5539$1127'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5539$1127'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5522$1126'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5522$1126'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5505$1125'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5505$1125'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5488$1124'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5471$1123'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5454$1122'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5454$1122'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5437$1121'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5437$1121'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5420$1120'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5420$1120'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5403$1119'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5403$1119'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5386$1118'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5386$1118'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5369$1117'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5369$1117'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5352$1116'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5352$1116'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5335$1115'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5318$1114'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5301$1113'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5301$1113'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5290$1112'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5279$1111'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5268$1110'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5268$1110'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5257$1109'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5257$1109'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5246$1108'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5246$1108'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5235$1107'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5224$1106'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5213$1105'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5145$1093'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5138$1092'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5126$1089'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5117$1086'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5108$1083'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5099$1080'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5090$1077'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5081$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5072$1071'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5063$1068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5039$1064'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5030$1061'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5021$1058'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5012$1055'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5003$1052'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4994$1049'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4985$1046'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4976$1043'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4967$1041'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4952$1038'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4943$1035'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4934$1032'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4925$1029'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4916$1026'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4907$1023'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4890$1021'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4882$1020'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4882$1020'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4874$1017'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4865$1014'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4856$1011'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4847$1008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4838$1005'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4829$1002'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4800$998'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4791$995'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4782$992'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4773$989'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4764$986'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4755$983'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4746$980'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4735$976'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4724$972'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4713$968'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4702$964'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4693$962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4677$958'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4668$955'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4655$953'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4655$953'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4647$950'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4638$947'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4629$944'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4584$936'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4532$932'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4480$912'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4455$908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4416$907'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4389$901'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4345$896'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4333$894'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4263$888'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4241$887'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4226$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4206$874'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4098$727'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4085$718'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4085$718'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4076$711'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4076$711'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4067$704'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4067$704'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4058$697'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4058$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4052$696'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4052$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4046$695'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4046$695'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4040$694'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4040$694'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4026$641'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4019$638'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4019$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4013$637'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4013$637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4007$636'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4007$636'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3993$583'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3886$540'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3858$531'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3836$527'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3836$527'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3825$518'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3723$510'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3695$501'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3673$497'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3673$497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3662$488'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3560$480'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3532$471'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3510$467'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3510$467'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3499$458'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3397$450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3369$441'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3347$437'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3347$437'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3336$428'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3291$424'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3224$411'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3142$410'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3036$401'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3010$389'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3010$389'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2834$375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2827$373'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2827$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2799$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2766$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2755$370'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2755$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2636$365'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2636$365'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2627$361'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2627$361'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2608$353'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2578$342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2553$333'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2553$333'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2545$331'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2545$331'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2479$320'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2437$317'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2427$304'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2411$289'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2361$271'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2341$261'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2321$256'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2314$255'.
Removing empty process `colorlight_i5.$proc$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2314$255'.
Cleaned up 1086 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~22 debug messages>
Optimizing module DataCache.
<suppressed ~113 debug messages>
Optimizing module VexRiscv.
<suppressed ~334 debug messages>
Optimizing module colorlight_i5.
<suppressed ~498 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 899 unused cells and 6935 unused wires.
<suppressed ~1249 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\basesoc_spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1989 debug messages>
Removed a total of 663 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3668: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$3762: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$7997: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7995: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7992: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9664: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9662: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9659: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9710: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9708: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9705: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6538: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6536: \socbushandler_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$6534: \socbushandler_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$6542: \socbushandler_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$6540: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6795: \basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6793: \basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6811: \basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6809: \basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6841: \basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6839: \basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$6869: \basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$6976: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6974: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6992: \basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6990: \basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7008: \basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7006: \basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7071: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7069: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7087: \basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7085: \basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7103: \basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7101: \basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7166: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7164: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7182: \basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7180: \basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7198: \basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7196: \basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7261: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7259: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7277: \basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7275: \basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7293: \basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7291: \basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7449: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7447: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7445: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7453: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7451: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$4950.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5095.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5121.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5255.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5286.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5288.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5294.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5304.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5306.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5312.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5330.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5343.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5345.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5351.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5361.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5363.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5369.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5387.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5430.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5436.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5442.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5451.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5457.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5463.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5469.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5478.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5566.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5638.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5659.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5713.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5735.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5745.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5747.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5753.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5763.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5765.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5771.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5783.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5789.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5798.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5808.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5810.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5816.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5826.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5828.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5834.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5846.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5852.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5861.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3725.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3895.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3899.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3908.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3914.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3925.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3929.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3938.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3944.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3955.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3959.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3968.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3974.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3983.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3994.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3997.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4001.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4009.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4012.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4016.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4024.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4028.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4037.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4043.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4058.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4070.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4072.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4076.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4084.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4088.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4097.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4103.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4114.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4118.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4127.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4133.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4142.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4153.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4156.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4160.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4168.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4172.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4180.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4184.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4193.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4199.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4208.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4220.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4222.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4226.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4234.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4238.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4247.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4253.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4276.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4306.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4315.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4351.
    dead port 1/2 on $mux $procmux$6563.
Removed 108 multiplexer ports.
<suppressed ~3520 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5105: $auto$opt_reduce.cc:137:opt_pmux$10452
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5268: { $flatten\VexRiscv.$procmux$5271_CMP $auto$opt_reduce.cc:137:opt_pmux$10454 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5273: { $flatten\VexRiscv.$procmux$5277_CMP $flatten\VexRiscv.$procmux$5276_CMP $auto$opt_reduce.cc:137:opt_pmux$10456 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5883:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2480_EN[31:0]$2671 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3739:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3578_EN[21:0]$3591 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3750:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3577_EN[31:0]$3582 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4378:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3353_EN[7:0]$3381 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4387:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3352_EN[7:0]$3378 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4396:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3351_EN[7:0]$3375 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4405:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3350_EN[7:0]$3372 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4422:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3349_EN[21:0]$3359 [0] }
    Consolidated identical input bits for $mux cell $procmux$5896:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [7:1] = { $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] $0$memwr$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7810$253_EN[7:0]$1680 [0] }
    Consolidated identical input bits for $mux cell $procmux$5905:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [7:1] = { $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] $0$memwr$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7796$252_EN[7:0]$1672 [0] }
    Consolidated identical input bits for $mux cell $procmux$5914:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [7:1] = { $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] $0$memwr$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7782$251_EN[7:0]$1664 [0] }
    Consolidated identical input bits for $mux cell $procmux$5923:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [7:1] = { $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] $0$memwr$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7768$250_EN[7:0]$1656 [0] }
    Consolidated identical input bits for $mux cell $procmux$5932:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [7:1] = { $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] $0$memwr$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7754$249_EN[7:0]$1648 [0] }
    Consolidated identical input bits for $mux cell $procmux$5941:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [7:1] = { $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] $0$memwr$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7740$248_EN[7:0]$1640 [0] }
    Consolidated identical input bits for $mux cell $procmux$5950:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [7:1] = { $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] $0$memwr$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7726$247_EN[7:0]$1632 [0] }
    Consolidated identical input bits for $mux cell $procmux$5959:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [7:1] = { $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] $0$memwr$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7712$246_EN[7:0]$1624 [0] }
    Consolidated identical input bits for $mux cell $procmux$5968:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [7:1] = { $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] $0$memwr$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7698$245_EN[7:0]$1616 [0] }
    Consolidated identical input bits for $mux cell $procmux$5977:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [7:1] = { $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] $0$memwr$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7684$244_EN[7:0]$1608 [0] }
    Consolidated identical input bits for $mux cell $procmux$5986:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [7:1] = { $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] $0$memwr$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7670$243_EN[7:0]$1600 [0] }
    Consolidated identical input bits for $mux cell $procmux$5995:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [7:1] = { $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] $0$memwr$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7656$242_EN[7:0]$1592 [0] }
    Consolidated identical input bits for $mux cell $procmux$6004:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [7:1] = { $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] $0$memwr$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7642$241_EN[7:0]$1584 [0] }
    Consolidated identical input bits for $mux cell $procmux$6013:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [7:1] = { $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] $0$memwr$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7628$240_EN[7:0]$1576 [0] }
    Consolidated identical input bits for $mux cell $procmux$6022:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [7:1] = { $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] $0$memwr$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7614$239_EN[7:0]$1568 [0] }
    Consolidated identical input bits for $mux cell $procmux$6031:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [7:1] = { $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] $0$memwr$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7600$238_EN[7:0]$1560 [0] }
    Consolidated identical input bits for $mux cell $procmux$6040:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0]
      New connections: $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [21:1] = { $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] $0$memwr$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7515$237_EN[21:0]$1551 [0] }
    Consolidated identical input bits for $mux cell $procmux$6049:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0]
      New connections: $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [21:1] = { $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] $0$memwr$\storage_5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7498$236_EN[21:0]$1541 [0] }
    Consolidated identical input bits for $mux cell $procmux$6058:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0]
      New connections: $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [21:1] = { $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] $0$memwr$\storage_4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7480$235_EN[21:0]$1531 [0] }
    Consolidated identical input bits for $mux cell $procmux$6067:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0]
      New connections: $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [21:1] = { $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] $0$memwr$\storage_3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7462$234_EN[21:0]$1521 [0] }
    Consolidated identical input bits for $mux cell $procmux$6076:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0]
      New connections: $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [21:1] = { $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] $0$memwr$\storage_2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7444$233_EN[21:0]$1511 [0] }
    Consolidated identical input bits for $mux cell $procmux$6087:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0]
      New connections: $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [9:1] = { $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] $0$memwr$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7415$232_EN[9:0]$1501 [0] }
    Consolidated identical input bits for $mux cell $procmux$6098:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0]
      New connections: $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [9:1] = { $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] $0$memwr$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7394$231_EN[9:0]$1491 [0] }
    Consolidated identical input bits for $mux cell $procmux$6107:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24]
      New connections: { $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [31:25] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [23:0] } = { $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$230_EN[31:0]$1472 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6116:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16]
      New connections: { $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [31:17] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6125:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8]
      New connections: { $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [31:9] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6134:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0]
      New connections: $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] $0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463 [0] }
    New ctrl vector for $pmux cell $procmux$6203: { $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4632$945_Y $procmux$6210_CMP $procmux$6209_CMP $auto$opt_reduce.cc:137:opt_pmux$10458 $procmux$6206_CMP $procmux$6205_CMP $procmux$6204_CMP }
    New ctrl vector for $pmux cell $procmux$6293: { $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4632$945_Y $procmux$6210_CMP $procmux$6208_CMP $procmux$6207_CMP $procmux$6206_CMP $procmux$6205_CMP }
    New ctrl vector for $pmux cell $procmux$6759: { $procmux$6763_CMP $auto$opt_reduce.cc:137:opt_pmux$10460 }
    New ctrl vector for $pmux cell $procmux$7498: $auto$opt_reduce.cc:137:opt_pmux$10462
    New ctrl vector for $pmux cell $procmux$7503: $auto$opt_reduce.cc:137:opt_pmux$10464
    New ctrl vector for $pmux cell $procmux$7508: { $procmux$7501_CMP $auto$opt_reduce.cc:137:opt_pmux$10466 }
    New ctrl vector for $pmux cell $procmux$7513: { $procmux$7501_CMP $auto$opt_reduce.cc:137:opt_pmux$10468 }
    New ctrl vector for $pmux cell $procmux$7518: { $procmux$7501_CMP $auto$opt_reduce.cc:137:opt_pmux$10470 }
    New ctrl vector for $pmux cell $procmux$7523: { $procmux$7501_CMP $auto$opt_reduce.cc:137:opt_pmux$10472 }
    New ctrl vector for $pmux cell $procmux$7528: { $procmux$7501_CMP $auto$opt_reduce.cc:137:opt_pmux$10474 }
    New ctrl vector for $pmux cell $procmux$7843: $auto$opt_reduce.cc:137:opt_pmux$10476
    New ctrl vector for $pmux cell $procmux$7855: $auto$opt_reduce.cc:137:opt_pmux$10478
    New ctrl vector for $pmux cell $procmux$7859: $auto$opt_reduce.cc:137:opt_pmux$10480
    New ctrl vector for $pmux cell $procmux$7863: $auto$opt_reduce.cc:137:opt_pmux$10482
    New ctrl vector for $pmux cell $procmux$7875: $auto$opt_reduce.cc:137:opt_pmux$10484
    New ctrl vector for $pmux cell $procmux$7900: { $procmux$7898_CMP $auto$opt_reduce.cc:137:opt_pmux$10486 }
    New ctrl vector for $pmux cell $procmux$7909: $auto$opt_reduce.cc:137:opt_pmux$10488
    New ctrl vector for $pmux cell $procmux$7926: $auto$opt_reduce.cc:137:opt_pmux$10490
    New ctrl vector for $pmux cell $procmux$7951: $auto$opt_reduce.cc:137:opt_pmux$10492
    New ctrl vector for $pmux cell $procmux$7971: $auto$opt_reduce.cc:137:opt_pmux$10494
    New ctrl vector for $pmux cell $procmux$8125: $auto$opt_reduce.cc:137:opt_pmux$10496
    New ctrl vector for $pmux cell $procmux$8129: $auto$opt_reduce.cc:137:opt_pmux$10498
    New ctrl vector for $pmux cell $procmux$8175: { $procmux$8166_CMP $auto$opt_reduce.cc:137:opt_pmux$10500 }
    New ctrl vector for $pmux cell $procmux$8188: $auto$opt_reduce.cc:137:opt_pmux$10502
    New ctrl vector for $pmux cell $procmux$8208: $auto$opt_reduce.cc:137:opt_pmux$10504
    New ctrl vector for $pmux cell $procmux$8215: $auto$opt_reduce.cc:137:opt_pmux$10506
    New ctrl vector for $pmux cell $procmux$8293: $auto$opt_reduce.cc:137:opt_pmux$10508
    New ctrl vector for $pmux cell $procmux$8312: $auto$opt_reduce.cc:137:opt_pmux$10510
    New ctrl vector for $pmux cell $procmux$8332: $auto$opt_reduce.cc:137:opt_pmux$10512
    New ctrl vector for $pmux cell $procmux$8354: { $procmux$8279_CMP $procmux$8271_CMP $auto$opt_reduce.cc:137:opt_pmux$10514 }
    New ctrl vector for $pmux cell $procmux$8378: { $procmux$8279_CMP $auto$opt_reduce.cc:137:opt_pmux$10516 }
    New ctrl vector for $pmux cell $procmux$8409: $auto$opt_reduce.cc:137:opt_pmux$10518
    New ctrl vector for $pmux cell $procmux$8429: $auto$opt_reduce.cc:137:opt_pmux$10520
    New ctrl vector for $pmux cell $procmux$8455: $auto$opt_reduce.cc:137:opt_pmux$10522
    New ctrl vector for $pmux cell $procmux$8514: $auto$opt_reduce.cc:137:opt_pmux$10524
    New ctrl vector for $pmux cell $procmux$8533: $auto$opt_reduce.cc:137:opt_pmux$10526
    New ctrl vector for $pmux cell $procmux$8553: $auto$opt_reduce.cc:137:opt_pmux$10528
    New ctrl vector for $pmux cell $procmux$8575: { $procmux$8500_CMP $procmux$8492_CMP $auto$opt_reduce.cc:137:opt_pmux$10530 }
    New ctrl vector for $pmux cell $procmux$8599: { $procmux$8500_CMP $auto$opt_reduce.cc:137:opt_pmux$10532 }
    New ctrl vector for $pmux cell $procmux$8630: $auto$opt_reduce.cc:137:opt_pmux$10534
    New ctrl vector for $pmux cell $procmux$8650: $auto$opt_reduce.cc:137:opt_pmux$10536
    New ctrl vector for $pmux cell $procmux$8676: $auto$opt_reduce.cc:137:opt_pmux$10538
    New ctrl vector for $pmux cell $procmux$8735: $auto$opt_reduce.cc:137:opt_pmux$10540
    New ctrl vector for $pmux cell $procmux$8754: $auto$opt_reduce.cc:137:opt_pmux$10542
    New ctrl vector for $pmux cell $procmux$8774: $auto$opt_reduce.cc:137:opt_pmux$10544
    New ctrl vector for $pmux cell $procmux$8796: { $procmux$8721_CMP $procmux$8713_CMP $auto$opt_reduce.cc:137:opt_pmux$10546 }
    New ctrl vector for $pmux cell $procmux$8820: { $procmux$8721_CMP $auto$opt_reduce.cc:137:opt_pmux$10548 }
    New ctrl vector for $pmux cell $procmux$8851: $auto$opt_reduce.cc:137:opt_pmux$10550
    New ctrl vector for $pmux cell $procmux$8871: $auto$opt_reduce.cc:137:opt_pmux$10552
    New ctrl vector for $pmux cell $procmux$8897: $auto$opt_reduce.cc:137:opt_pmux$10554
    New ctrl vector for $pmux cell $procmux$8956: $auto$opt_reduce.cc:137:opt_pmux$10556
    New ctrl vector for $pmux cell $procmux$8975: $auto$opt_reduce.cc:137:opt_pmux$10558
    New ctrl vector for $pmux cell $procmux$8995: $auto$opt_reduce.cc:137:opt_pmux$10560
    New ctrl vector for $pmux cell $procmux$9017: { $procmux$8942_CMP $procmux$8934_CMP $auto$opt_reduce.cc:137:opt_pmux$10562 }
    New ctrl vector for $pmux cell $procmux$9041: { $procmux$8942_CMP $auto$opt_reduce.cc:137:opt_pmux$10564 }
    New ctrl vector for $pmux cell $procmux$9072: $auto$opt_reduce.cc:137:opt_pmux$10566
    New ctrl vector for $pmux cell $procmux$9092: $auto$opt_reduce.cc:137:opt_pmux$10568
    New ctrl vector for $pmux cell $procmux$9118: $auto$opt_reduce.cc:137:opt_pmux$10570
    New ctrl vector for $pmux cell $procmux$9322: $auto$opt_reduce.cc:137:opt_pmux$10572
    New ctrl vector for $pmux cell $procmux$9329: { $procmux$9311_CMP $auto$opt_reduce.cc:137:opt_pmux$10574 }
    New ctrl vector for $pmux cell $procmux$9338: { $procmux$9311_CMP $auto$opt_reduce.cc:137:opt_pmux$10576 }
    New ctrl vector for $pmux cell $procmux$9428: $auto$opt_reduce.cc:137:opt_pmux$10578
    New ctrl vector for $pmux cell $procmux$9474: $auto$opt_reduce.cc:137:opt_pmux$10580
    New ctrl vector for $pmux cell $procmux$9485: $auto$opt_reduce.cc:137:opt_pmux$10582
    New ctrl vector for $pmux cell $procmux$9492: $auto$opt_reduce.cc:137:opt_pmux$10584
    New ctrl vector for $pmux cell $procmux$9522: $auto$opt_reduce.cc:137:opt_pmux$10586
    New ctrl vector for $pmux cell $procmux$9530: $auto$opt_reduce.cc:137:opt_pmux$10588
    New ctrl vector for $pmux cell $procmux$9558: $auto$opt_reduce.cc:137:opt_pmux$10590
    New ctrl vector for $pmux cell $procmux$9567: { $procmux$9434_CMP $auto$opt_reduce.cc:137:opt_pmux$10592 }
    New ctrl vector for $pmux cell $procmux$9579: { $auto$opt_reduce.cc:137:opt_pmux$10594 $procmux$9429_CMP }
    New ctrl vector for $pmux cell $procmux$9586: { $auto$opt_reduce.cc:137:opt_pmux$10596 $procmux$9429_CMP }
  Optimizing cells in module \colorlight_i5.
Performed a total of 111 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~444 debug messages>
Removed a total of 148 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$10268 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10268 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$9882 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1018 unused wires.
<suppressed ~144 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7859.
    dead port 2/2 on $mux $procmux$7859.
    dead port 1/2 on $mux $procmux$7863.
    dead port 1/2 on $mux $procmux$9474.
    dead port 2/2 on $mux $procmux$9474.
    dead port 1/2 on $mux $procmux$9558.
    dead port 2/2 on $mux $procmux$9558.
    dead port 1/3 on $pmux $procmux$9567.
Removed 8 multiplexer ports.
<suppressed ~3151 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$7528: $auto$opt_reduce.cc:137:opt_pmux$10462
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3150 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Finished fast OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3150 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$10411 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spi_mosi_storage).
Adding SRST signal on $procdff$10410 ($dff) from module colorlight_i5 (D = $procmux$6498_Y, Q = \spi_mosi_sel, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10599 ($sdff) from module colorlight_i5 (D = $procmux$6498_Y, Q = \spi_mosi_sel).
Adding SRST signal on $procdff$10408 ($dff) from module colorlight_i5 (D = $procmux$6503_Y, Q = \spi_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10603 ($sdff) from module colorlight_i5 (D = \spi_mosi_storage, Q = \spi_mosi_data).
Adding SRST signal on $procdff$10406 ($dff) from module colorlight_i5 (D = $procmux$6510_Y, Q = \spi_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10605 ($sdff) from module colorlight_i5 (D = $procmux$6508_Y, Q = \spi_miso_data).
Adding SRST signal on $procdff$10405 ($dff) from module colorlight_i5 (D = $procmux$6514_Y, Q = \spi_miso_1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10607 ($sdff) from module colorlight_i5 (D = \spi_miso_data, Q = \spi_miso_1).
Adding SRST signal on $procdff$10404 ($dff) from module colorlight_i5 (D = $procmux$6518_Y, Q = \spi_loopback_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10609 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \spi_loopback_storage).
Adding SRST signal on $procdff$10402 ($dff) from module colorlight_i5 (D = $procmux$6522_Y, Q = \spi_cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$10611 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [16:0], Q = \spi_cs_storage).
Adding SRST signal on $procdff$10400 ($dff) from module colorlight_i5 (D = $procmux$6526_Y, Q = \spi_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10613 ($sdff) from module colorlight_i5 (D = \spi_count_spimaster_next_value, Q = \spi_count).
Adding SRST signal on $procdff$10399 ($dff) from module colorlight_i5 (D = $procmux$6530_Y, Q = \spi_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10615 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \spi_control_storage).
Adding SRST signal on $procdff$10398 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank7_control0_re, Q = \spi_control_re, rval = 1'0).
Adding SRST signal on $procdff$10397 ($dff) from module colorlight_i5 (D = $procmux$6359_Y, Q = \spi_clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$10396 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10395 ($dff) from module colorlight_i5 (D = $procmux$6538_Y, Q = \socbushandler_grant, rval = 1'0).
Adding SRST signal on $procdff$10394 ($dff) from module colorlight_i5 (D = $procmux$6548_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$10621 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5878$1237_Y, Q = \socbushandler_count).
Adding SRST signal on $procdff$10391 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \basesoc_sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10390 ($dff) from module colorlight_i5 (D = $procmux$6554_Y, Q = \leds_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10628 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \leds_storage).
Adding SRST signal on $procdff$10389 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_out0_re, Q = \leds_re, rval = 1'0).
Adding SRST signal on $procdff$10388 ($dff) from module colorlight_i5 (D = $procmux$6558_Y, Q = \leds_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10631 ($sdff) from module colorlight_i5 (D = 1'1, Q = \leds_mode).
Adding SRST signal on $procdff$10387 ($dff) from module colorlight_i5 (D = $procmux$6563_Y, Q = \leds_count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10386 ($dff) from module colorlight_i5 (D = $procmux$6569_Y, Q = \leds_chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10636 ($sdff) from module colorlight_i5 (D = $not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5986$1276_Y, Q = \leds_chaser).
Adding SRST signal on $procdff$10385 ($dff) from module colorlight_i5 (D = $procmux$6573_Y, Q = \lcd_reset_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10638 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \lcd_reset_storage).
Adding SRST signal on $procdff$10383 ($dff) from module colorlight_i5 (D = $procmux$6577_Y, Q = \lcd_dc_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10640 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \lcd_dc_storage).
Adding SRST signal on $procdff$10381 ($dff) from module colorlight_i5 (D = $procmux$6581_Y, Q = \lcd_blk_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10642 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \lcd_blk_storage).
Adding SRST signal on $procdff$10379 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10378 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10377 ($dff) from module colorlight_i5 (D = $procmux$6230_Y, Q = \csr_bankarray_interface9_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10376 ($dff) from module colorlight_i5 (D = $procmux$6251_Y, Q = \csr_bankarray_interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10375 ($dff) from module colorlight_i5 (D = $procmux$6272_Y, Q = \csr_bankarray_interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10374 ($dff) from module colorlight_i5 (D = $procmux$6293_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10373 ($dff) from module colorlight_i5 (D = $procmux$6305_Y [31:1], Q = \csr_bankarray_interface5_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10373 ($dff) from module colorlight_i5 (D = \leds_storage, Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10372 ($dff) from module colorlight_i5 (D = $procmux$6311_Y [31:1], Q = \csr_bankarray_interface4_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10372 ($dff) from module colorlight_i5 (D = \lcd_reset_storage, Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10371 ($dff) from module colorlight_i5 (D = $procmux$6317_Y [31:1], Q = \csr_bankarray_interface3_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10371 ($dff) from module colorlight_i5 (D = \lcd_dc_storage, Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10370 ($dff) from module colorlight_i5 (D = $procmux$6323_Y [31:1], Q = \csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10370 ($dff) from module colorlight_i5 (D = \lcd_blk_storage, Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10369 ($dff) from module colorlight_i5 (D = $procmux$6333_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10368 ($dff) from module colorlight_i5 (D = $procmux$6203_Y, Q = \csr_bankarray_interface10_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10367 ($dff) from module colorlight_i5 (D = $procmux$6344_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10366 ($dff) from module colorlight_i5 (D = $procmux$6588_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10669 ($sdff) from module colorlight_i5 (D = $procmux$6586_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10365 ($dff) from module colorlight_i5 (D = $procmux$6595_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10363 ($dff) from module colorlight_i5 (D = { $procmux$6144_Y $procmux$6479_Y $procmux$6156_Y $procmux$6165_Y }, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10676 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$10676 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$10676 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$10676 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10360 ($dff) from module colorlight_i5 (D = $procmux$6629_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10689 ($sdff) from module colorlight_i5 (D = $procmux$6627_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10359 ($dff) from module colorlight_i5 (D = $procmux$6633_Y, Q = \basesoc_wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10691 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \basesoc_wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10358 ($dff) from module colorlight_i5 (D = $procmux$6637_Y, Q = \basesoc_wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10693 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \basesoc_wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10357 ($dff) from module colorlight_i5 (D = $procmux$6641_Y, Q = \basesoc_wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10695 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \basesoc_wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10356 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4492$914_Y, Q = \basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10355 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10702 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10352 ($dff) from module colorlight_i5 (D = $procmux$6652_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10706 ($sdff) from module colorlight_i5 (D = $procmux$6652_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10351 ($dff) from module colorlight_i5 (D = $procmux$6656_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10710 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5930$1253_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10350 ($dff) from module colorlight_i5 (D = $procmux$6665_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10712 ($sdff) from module colorlight_i5 (D = $procmux$6665_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10349 ($dff) from module colorlight_i5 (D = $procmux$6669_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10720 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5933$1254_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10345 ($dff) from module colorlight_i5 (D = $procmux$6676_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10722 ($sdff) from module colorlight_i5 (D = $procmux$6676_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10344 ($dff) from module colorlight_i5 (D = $procmux$6680_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10726 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5952$1264_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10343 ($dff) from module colorlight_i5 (D = $procmux$6689_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10728 ($sdff) from module colorlight_i5 (D = $procmux$6689_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10342 ($dff) from module colorlight_i5 (D = $procmux$6693_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10736 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5955$1265_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10341 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank10_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10340 ($dff) from module colorlight_i5 (D = $procmux$6697_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10739 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10339 ($dff) from module colorlight_i5 (D = $procmux$6701_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10741 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10337 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5898$1248_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10336 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5898$1248_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10335 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10334 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10750 ($dffe) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2454$318_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10333 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10332 ($dff) from module colorlight_i5 (D = $procmux$6711_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10755 ($sdff) from module colorlight_i5 (D = $procmux$6711_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10331 ($dff) from module colorlight_i5 (D = $procmux$6715_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10759 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10329 ($dff) from module colorlight_i5 (D = $procmux$6185_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10328 ($dff) from module colorlight_i5 (D = $procmux$6719_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10762 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10327 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank9_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10325 ($dff) from module colorlight_i5 (D = $procmux$6723_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10765 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10323 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank9_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10322 ($dff) from module colorlight_i5 (D = $procmux$6727_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10768 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10321 ($dff) from module colorlight_i5 (D = $procmux$6731_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10770 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10319 ($dff) from module colorlight_i5 (D = $procmux$6735_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10772 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10317 ($dff) from module colorlight_i5 (D = $procmux$6739_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10774 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10315 ($dff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10776 ($sdff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state).
Adding SRST signal on $procdff$10314 ($dff) from module colorlight_i5 (D = $procmux$6743_Y, Q = \basesoc_spiflash_phy_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10790 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_spiflash_phy_storage).
Adding EN signal on $procdff$10313 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \basesoc_spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10312 ($dff) from module colorlight_i5 (D = $procmux$6751_Y, Q = \basesoc_spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10793 ($sdff) from module colorlight_i5 (D = $procmux$6751_Y, Q = \basesoc_spiflash_phy_sr_out).
Adding EN signal on $procdff$10311 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \basesoc_spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10310 ($dff) from module colorlight_i5 (D = $procmux$6764_Y, Q = \basesoc_spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10308 ($dff) from module colorlight_i5 (D = { \basesoc_spiflash_phy_posedge \basesoc_spiflash_phy_posedge_reg [1] }, Q = \basesoc_spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10306 ($dff) from module colorlight_i5 (D = $procmux$6772_Y, Q = \basesoc_spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10800 ($sdff) from module colorlight_i5 (D = \basesoc_spiflash_phy_storage, Q = \basesoc_spiflash_phy_div).
Adding SRST signal on $procdff$10305 ($dff) from module colorlight_i5 (D = $procmux$6777_Y, Q = \basesoc_spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$10802 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6087$1296_Y, Q = \basesoc_spiflash_phy_count).
Adding SRST signal on $procdff$10304 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6075$1293_Y, Q = \basesoc_spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10303 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_clk, Q = \basesoc_spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10302 ($dff) from module colorlight_i5 (D = $procmux$6785_Y, Q = \basesoc_spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10816 ($sdff) from module colorlight_i5 (D = $not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3029$390_Y, Q = \basesoc_spiflash_phy_clk).
Adding EN signal on $procdff$10301 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_sdram_wrdata_storage).
Adding SRST signal on $procdff$10299 ($dff) from module colorlight_i5 (D = $procmux$6795_Y, Q = \basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10298 ($dff) from module colorlight_i5 (D = $procmux$6802_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10298 ($dff) from module colorlight_i5 (D = $procmux$6805_Y [2], Q = \basesoc_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10829 ($sdff) from module colorlight_i5 (D = $procmux$6805_Y [2], Q = \basesoc_sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$10826 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6646$1415_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10297 ($dff) from module colorlight_i5 (D = $procmux$6814_Y, Q = \basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10296 ($dff) from module colorlight_i5 (D = $procmux$6818_Y, Q = \basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10835 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6616$1409_Y, Q = \basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$10295 ($dff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6108$1299_Y, Q = \basesoc_sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10294 ($dff) from module colorlight_i5 (D = $procmux$6828_Y, Q = \basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10842 ($sdff) from module colorlight_i5 (D = $procmux$6828_Y, Q = \basesoc_sdram_time1).
Adding SRST signal on $procdff$10293 ($dff) from module colorlight_i5 (D = $procmux$6835_Y, Q = \basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10846 ($sdff) from module colorlight_i5 (D = $procmux$6835_Y, Q = \basesoc_sdram_time0).
Adding SRST signal on $procdff$10292 ($dff) from module colorlight_i5 (D = $procmux$6844_Y, Q = \basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10291 ($dff) from module colorlight_i5 (D = $procmux$6848_Y, Q = \basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10851 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6631$1412_Y, Q = \basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$10290 ($dff) from module colorlight_i5 (D = $procmux$6855_Y, Q = \basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$10855 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \basesoc_sdram_storage).
Adding SRST signal on $procdff$10289 ($dff) from module colorlight_i5 (D = $procmux$6862_Y, Q = \basesoc_sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10857 ($sdff) from module colorlight_i5 (D = $procmux$6862_Y, Q = \basesoc_sdram_sequencer_trigger).
Adding SRST signal on $procdff$10288 ($dff) from module colorlight_i5 (D = $procmux$6407_Y, Q = \basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10287 ($dff) from module colorlight_i5 (D = $procmux$6871_Y, Q = \basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10864 ($sdff) from module colorlight_i5 (D = $procmux$6869_Y, Q = \basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$10285 ($dff) from module colorlight_i5 (D = $procmux$6878_Y, Q = \basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10868 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_csr_dfi_p0_rddata, Q = \basesoc_sdram_rddata_status).
Adding SRST signal on $procdff$10283 ($dff) from module colorlight_i5 (D = $procmux$6446_Y, Q = \basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10282 ($dff) from module colorlight_i5 (D = $procmux$6884_Y, Q = \basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10875 ($sdff) from module colorlight_i5 (D = $procmux$6882_Y, Q = \basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$10281 ($dff) from module colorlight_i5 (D = \basesoc_sdram_twtrcon_valid, Q = \basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10280 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6604$1407_Y, Q = \basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10279 ($dff) from module colorlight_i5 (D = $and$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5795$1220_Y, Q = \basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10278 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6603$1406_Y, Q = \basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10276 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6602$1405_Y, Q = \basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10275 ($dff) from module colorlight_i5 (D = \comb_rhs_self16, Q = \basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10274 ($dff) from module colorlight_i5 (D = \sync_rhs_self1, Q = \basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10273 ($dff) from module colorlight_i5 (D = $procmux$6888_Y, Q = \basesoc_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10896 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_sdram_command_storage).
Adding SRST signal on $procdff$10271 ($dff) from module colorlight_i5 (D = $procmux$6411_Y, Q = \basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10270 ($dff) from module colorlight_i5 (D = $procmux$6421_Y, Q = \basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10269 ($dff) from module colorlight_i5 (D = $procmux$6428_Y, Q = \basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10267 ($dff) from module colorlight_i5 (D = $procmux$6438_Y [9:0], Q = \basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10267 ($dff) from module colorlight_i5 (D = $procmux$6440_Y [10], Q = \basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10266 ($dff) from module colorlight_i5 (D = $procmux$6929_Y, Q = \basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10913 ($sdff) from module colorlight_i5 (D = $procmux$6900_Y, Q = \basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$10264 ($dff) from module colorlight_i5 (D = $procmux$6976_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10263 ($dff) from module colorlight_i5 (D = $procmux$6986_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10930 ($sdff) from module colorlight_i5 (D = $procmux$6986_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10262 ($dff) from module colorlight_i5 (D = $procmux$6992_Y, Q = \basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10261 ($dff) from module colorlight_i5 (D = $procmux$7002_Y, Q = \basesoc_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10937 ($sdff) from module colorlight_i5 (D = $procmux$7002_Y, Q = \basesoc_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10260 ($dff) from module colorlight_i5 (D = $procmux$7008_Y, Q = \basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10259 ($dff) from module colorlight_i5 (D = $procmux$7015_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10259 ($dff) from module colorlight_i5 (D = $procmux$7018_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10947 ($sdff) from module colorlight_i5 (D = $procmux$7018_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10944 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6466$1397_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10258 ($dff) from module colorlight_i5 (D = $procmux$7022_Y, Q = \basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10952 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10257 ($dff) from module colorlight_i5 (D = $procmux$7032_Y, Q = \basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10956 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$10256 ($dff) from module colorlight_i5 (D = $procmux$7036_Y, Q = \basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10962 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6406$1380_Y, Q = \basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10255 ($dff) from module colorlight_i5 (D = $procmux$7040_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10964 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_source_valid, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10254 ($dff) from module colorlight_i5 (D = $procmux$7044_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10966 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10253 ($dff) from module colorlight_i5 (D = $procmux$7048_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10968 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10250 ($dff) from module colorlight_i5 (D = $procmux$7061_Y, Q = \basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10970 ($sdff) from module colorlight_i5 (D = $procmux$7061_Y, Q = \basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$10249 ($dff) from module colorlight_i5 (D = $procmux$7065_Y, Q = \basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10978 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6409$1381_Y, Q = \basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10248 ($dff) from module colorlight_i5 (D = $procmux$7071_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10247 ($dff) from module colorlight_i5 (D = $procmux$7081_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10983 ($sdff) from module colorlight_i5 (D = $procmux$7081_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10246 ($dff) from module colorlight_i5 (D = $procmux$7087_Y, Q = \basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10245 ($dff) from module colorlight_i5 (D = $procmux$7097_Y, Q = \basesoc_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10990 ($sdff) from module colorlight_i5 (D = $procmux$7097_Y, Q = \basesoc_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10244 ($dff) from module colorlight_i5 (D = $procmux$7103_Y, Q = \basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10243 ($dff) from module colorlight_i5 (D = $procmux$7110_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10243 ($dff) from module colorlight_i5 (D = $procmux$7113_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11000 ($sdff) from module colorlight_i5 (D = $procmux$7113_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10997 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6390$1375_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10242 ($dff) from module colorlight_i5 (D = $procmux$7117_Y, Q = \basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11005 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10241 ($dff) from module colorlight_i5 (D = $procmux$7127_Y, Q = \basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11009 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$10240 ($dff) from module colorlight_i5 (D = $procmux$7131_Y, Q = \basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11015 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6330$1358_Y, Q = \basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10239 ($dff) from module colorlight_i5 (D = $procmux$7135_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11017 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_source_valid, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10238 ($dff) from module colorlight_i5 (D = $procmux$7139_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11019 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10237 ($dff) from module colorlight_i5 (D = $procmux$7143_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11021 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10234 ($dff) from module colorlight_i5 (D = $procmux$7156_Y, Q = \basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11023 ($sdff) from module colorlight_i5 (D = $procmux$7156_Y, Q = \basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$10233 ($dff) from module colorlight_i5 (D = $procmux$7160_Y, Q = \basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11031 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6333$1359_Y, Q = \basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10232 ($dff) from module colorlight_i5 (D = $procmux$7166_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10231 ($dff) from module colorlight_i5 (D = $procmux$7176_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11036 ($sdff) from module colorlight_i5 (D = $procmux$7176_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10230 ($dff) from module colorlight_i5 (D = $procmux$7182_Y, Q = \basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10229 ($dff) from module colorlight_i5 (D = $procmux$7192_Y, Q = \basesoc_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11043 ($sdff) from module colorlight_i5 (D = $procmux$7192_Y, Q = \basesoc_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10228 ($dff) from module colorlight_i5 (D = $procmux$7198_Y, Q = \basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10227 ($dff) from module colorlight_i5 (D = $procmux$7205_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10227 ($dff) from module colorlight_i5 (D = $procmux$7208_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11053 ($sdff) from module colorlight_i5 (D = $procmux$7208_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11050 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6314$1353_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10226 ($dff) from module colorlight_i5 (D = $procmux$7212_Y, Q = \basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11058 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10225 ($dff) from module colorlight_i5 (D = $procmux$7222_Y, Q = \basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11062 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$10224 ($dff) from module colorlight_i5 (D = $procmux$7226_Y, Q = \basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11068 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6254$1336_Y, Q = \basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10223 ($dff) from module colorlight_i5 (D = $procmux$7230_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11070 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_source_valid, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10222 ($dff) from module colorlight_i5 (D = $procmux$7234_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11072 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10221 ($dff) from module colorlight_i5 (D = $procmux$7238_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11074 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10218 ($dff) from module colorlight_i5 (D = $procmux$7251_Y, Q = \basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11076 ($sdff) from module colorlight_i5 (D = $procmux$7251_Y, Q = \basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$10217 ($dff) from module colorlight_i5 (D = $procmux$7255_Y, Q = \basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11084 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6257$1337_Y, Q = \basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10216 ($dff) from module colorlight_i5 (D = $procmux$7261_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10215 ($dff) from module colorlight_i5 (D = $procmux$7271_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11089 ($sdff) from module colorlight_i5 (D = $procmux$7271_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10214 ($dff) from module colorlight_i5 (D = $procmux$7277_Y, Q = \basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10213 ($dff) from module colorlight_i5 (D = $procmux$7287_Y, Q = \basesoc_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11096 ($sdff) from module colorlight_i5 (D = $procmux$7287_Y, Q = \basesoc_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10212 ($dff) from module colorlight_i5 (D = $procmux$7293_Y, Q = \basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = $procmux$7300_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = $procmux$7303_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11106 ($sdff) from module colorlight_i5 (D = $procmux$7303_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11103 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6238$1331_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10210 ($dff) from module colorlight_i5 (D = $procmux$7307_Y, Q = \basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11111 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10209 ($dff) from module colorlight_i5 (D = $procmux$7317_Y, Q = \basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11115 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$10208 ($dff) from module colorlight_i5 (D = $procmux$7321_Y, Q = \basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11121 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6178$1314_Y, Q = \basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10207 ($dff) from module colorlight_i5 (D = $procmux$7325_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11123 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_source_valid, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10206 ($dff) from module colorlight_i5 (D = $procmux$7329_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11125 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10205 ($dff) from module colorlight_i5 (D = $procmux$7333_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11127 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10202 ($dff) from module colorlight_i5 (D = $procmux$7346_Y, Q = \basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11129 ($sdff) from module colorlight_i5 (D = $procmux$7346_Y, Q = \basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$10201 ($dff) from module colorlight_i5 (D = $procmux$7350_Y, Q = \basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11137 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6181$1315_Y, Q = \basesoc_sdram_bankmachine0_consume).
Adding EN signal on $procdff$10200 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$10198 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \basesoc_sdram_address_storage).
Adding SRST signal on $procdff$10196 ($dff) from module colorlight_i5 (D = $procmux$7358_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$11141 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10194 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5913$1249_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10193 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10192 ($dff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5913$1249_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10191 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$11150 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10190 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$11154 ($dffe) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2493$321_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10189 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10188 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10187 ($dff) from module colorlight_i5 (D = $procmux$7366_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11160 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10186 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10185 ($dff) from module colorlight_i5 (D = $procmux$6483_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10184 ($dff) from module colorlight_i5 (D = $procmux$7370_Y, Q = \basesoc_mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11164 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_mmap_storage).
Adding SRST signal on $procdff$10182 ($dff) from module colorlight_i5 (D = $procmux$7375_Y, Q = \basesoc_mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$11166 ($sdff) from module colorlight_i5 (D = $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6016$1282_Y, Q = \basesoc_mmap_count).
Adding EN signal on $procdff$10181 ($dff) from module colorlight_i5 (D = 2'00, Q = \basesoc_mmap_byte_count).
Adding SRST signal on $procdff$10180 ($dff) from module colorlight_i5 (D = $procmux$7383_Y, Q = \basesoc_mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11171 ($sdff) from module colorlight_i5 (D = \basesoc_mmap_burst_cs_litespimmap_next_value0, Q = \basesoc_mmap_burst_cs).
Adding EN signal on $procdff$10179 ($dff) from module colorlight_i5 (D = \basesoc_mmap_burst_adr_litespimmap_next_value2, Q = \basesoc_mmap_burst_adr).
Adding SRST signal on $procdff$10178 ($dff) from module colorlight_i5 (D = $procmux$7389_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11174 ($sdff) from module colorlight_i5 (D = \basesoc_master_rxtx_re, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10177 ($dff) from module colorlight_i5 (D = $procmux$7393_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11176 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [11:8], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10175 ($dff) from module colorlight_i5 (D = $procmux$7401_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11178 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [5:0], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10174 ($dff) from module colorlight_i5 (D = $procmux$7405_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11180 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10170 ($dff) from module colorlight_i5 (D = $procmux$7413_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11182 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10169 ($dff) from module colorlight_i5 (D = $procmux$7417_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11184 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10166 ($dff) from module colorlight_i5 (D = $procmux$7425_Y, Q = \basesoc_master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11186 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \basesoc_master_phyconfig_storage).
Adding SRST signal on $procdff$10164 ($dff) from module colorlight_i5 (D = $procmux$7429_Y, Q = \basesoc_master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11188 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_master_cs_storage).
Adding SRST signal on $procdff$10162 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11190 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10161 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11206 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10160 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10159 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11231 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10158 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6653$1428_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10157 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10156 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10155 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10154 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6654$1440_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10153 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11246 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10152 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11262 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10151 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11282 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10150 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11302 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10149 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11322 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10148 ($dff) from module colorlight_i5 (D = $procmux$7433_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11342 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_wishbone2csr_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10147 ($dff) from module colorlight_i5 (D = $procmux$7437_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11344 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_wishbone2csr_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10146 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w_wishbone2csr_next_value0, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10145 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_wishbone2csr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$11347 ($dffe) from module colorlight_i5 (D = \basesoc_adapted_interface_adr [13:0], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10144 ($dff) from module colorlight_i5 (D = $procmux$7449_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10143 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11354 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10142 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11364 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10140 ($dff) from module colorlight_i5 (D = $procmux$7460_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11374 ($sdff) from module colorlight_i5 (D = $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5885$1239_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10139 ($dff) from module colorlight_i5 (D = $procmux$6487_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10137 ($dff) from module colorlight_i5 (D = $procmux$7464_Y, Q = \_w_storage, rval = 3'101).
Adding EN signal on $auto$ff.cc:266:slice$11379 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [2:0], Q = \_w_storage).
Adding SRST signal on $procdff$10134 ($dff) from module colorlight_i5 (D = $procmux$7473_Y, Q = \spi_mosi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11381 ($sdff) from module colorlight_i5 (D = \sync_f_self, Q = \spi_mosi).
Adding SRST signal on $procdff$10133 ($dff) from module colorlight_i5 (D = $not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6734$1456_Y, Q = \spi_cs_n, rval = 1'0).
Adding SRST signal on $procdff$10132 ($dff) from module colorlight_i5 (D = $procmux$7480_Y, Q = \spi_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11388 ($sdff) from module colorlight_i5 (D = $procmux$7480_Y, Q = \spi_clk).
Adding SRST signal on $procdff$10131 ($dff) from module colorlight_i5 (D = $procmux$7484_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11392 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10110 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7399$1497_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$10105 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7420$1507_DATA, Q = \storage_1_dat1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9859 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$3355_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9855 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$3368_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9854 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$3367_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9853 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$3366_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9852 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$3365_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9838 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9837 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9836 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3561_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9835 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9834 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9833 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9831 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9828 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9827 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9825 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9824 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9823 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9822 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9821 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9819 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9818 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9817 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9816 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9815 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9813 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9812 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9805 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3786_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11422 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9804 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3793_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11424 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9803 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9802 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9801 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3802_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11428 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9800 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$3575_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9799 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3762_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9799 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3776_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$11436 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3776_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9798 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3814_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11440 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3814_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9797 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3819_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11444 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9793 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$3587_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9789 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$3596_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9788 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3674_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11452 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3641_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9787 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3679_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11454 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9786 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3688_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11458 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3688_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9785 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3693_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11462 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9784 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3704_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11464 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3704_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9783 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9782 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9780 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9779 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9778 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9775 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9773 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9772 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9770 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3668_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11476 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3643_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9769 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$9997 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4829_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11480 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9996 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4836_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11484 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9995 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4843_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11488 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9994 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4862_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$9993 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4879_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9992 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4896_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9991 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9988 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4906_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11496 ($sdff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9987 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4911_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11498 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$9982 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4952_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11502 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9981 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4961_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11506 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4961_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9980 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4968_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11510 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4968_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9979 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4975_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11514 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4975_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9978 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4982_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11518 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4982_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$9975 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4996_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11524 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$9974 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5003_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11526 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5003_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9973 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5010_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11530 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5010_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9972 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5017_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11534 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5017_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9970 ($dff) from module colorlight_i5 (D = $or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2416$302_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$9969 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$3348_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$9968 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$3347_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$9967 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3346_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$9966 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3345_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$9965 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3344_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$9964 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3343_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$9963 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3342_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$9962 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3341_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$9961 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3340_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$9960 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$3339_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$9959 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$9958 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9957 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9956 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$9955 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$9954 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$9953 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$9952 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$9951 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$9950 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9949 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9948 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9947 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9945 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$9944 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$9943 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$9942 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$9941 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$9940 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9939 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9938 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9937 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9936 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9935 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9934 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9933 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9932 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9931 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9930 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$9929 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9928 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9927 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9926 ($dff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9925 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9924 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$9923 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9922 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9921 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5], Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9920 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9919 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9918 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9917 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9916 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9915 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$11592 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9914 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9913 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9912 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9911 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9910 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9909 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$9908 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9903 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9902 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9901 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9900 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9899 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9898 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9896 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$9895 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4592_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11612 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$9894 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$3338_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$9893 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4436_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$9893 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$11615 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9892 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3329_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$9891 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$9891 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9890 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4614_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$11632 ($dffe) from module colorlight_i5 (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$9889 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4622_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$11640 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4620_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11640 ($dffe) from module colorlight_i5 (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$9888 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$9887 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$9886 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$9885 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$9884 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$3323_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$9883 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9879 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$9875 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$9874 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$9873 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$9872 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$9870 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$9862 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9861 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9860 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).
Adding SRST signal on $flatten\VexRiscv.$procdff$10015 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$3319_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10014 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4776_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11679 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4774_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$10013 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$3314_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10012 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4783_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11682 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3313_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$10011 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4790_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11686 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$10010 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3071_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$10008 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10007 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4797_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11696 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$10006 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4806_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11704 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$10005 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4815_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11712 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10004 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4729_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10003 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$3310_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10002 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4745_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10001 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4751_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10000 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11676 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11646 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11646 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11646 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11637 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11637 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$11617 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11555 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11525 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11525 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11473 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11472 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11471 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11470 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11463 ($sdffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11426 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11425 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11423 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11418 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11412 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11411 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11410 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11409 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11408 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11170 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11170 ($dffe) from module colorlight_i5.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 627 unused cells and 624 unused wires.
<suppressed ~644 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~88 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2877.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2877.
Removed 2 multiplexer ports.
<suppressed ~2142 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11352: { $auto$rtlil.cc:3135:Not$11350 $procmux$7833_CMP $procmux$7832_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11168: { $procmux$9436_CMP $procmux$9435_CMP $procmux$9434_CMP $procmux$9433_CMP $procmux$9432_CMP $procmux$9431_CMP $procmux$9430_CMP $procmux$9429_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$11657: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11658 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11405 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11474 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11474 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11675 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2144 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11479 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11479 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11606 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11606 ($dffe) from module colorlight_i5.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2144 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11605 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11605 ($dffe) from module colorlight_i5.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2144 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11604 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11604 ($dffe) from module colorlight_i5.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2144 debug messages>

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.44. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7375$1727 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7341$1726 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7345$1459 (rom).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10832 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3341$430 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3504$460 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3667$490 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3830$520 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10933 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10950 ($ne).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4329$891 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4329$891 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4329$891 ($sub).
Removed top 15 bits (of 16) from port B of cell colorlight_i5.$eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4531$931 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11039 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11056 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10986 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11003 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11092 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11439 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6155_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6204_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6203 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6205_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6206_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6207_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6208_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6209_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6210_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11627 ($ne).
Removed top 15 bits (of 32) from mux cell colorlight_i5.$procmux$6272 ($pmux).
Removed cell colorlight_i5.$procmux$6305 ($mux).
Removed cell colorlight_i5.$procmux$6311 ($mux).
Removed cell colorlight_i5.$procmux$6317 ($mux).
Removed cell colorlight_i5.$procmux$6323 ($mux).
Removed top 29 bits (of 32) from mux cell colorlight_i5.$procmux$6333 ($pmux).
Removed top 7 bits (of 8) from mux cell colorlight_i5.$procmux$6508 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6761_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6762_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6763_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6919_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7493_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7494_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$7495_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7500_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7804 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7833_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7898_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7953_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$7988 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7990_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8057 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8062_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8135_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8163_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8166_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8173_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8271_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8274_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8279_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8492_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8495_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8500_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8713_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8716_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8721_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8934_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8937_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8942_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9142_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9311_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9430_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9431_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9432_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9433_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9434_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9435_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9436_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9438 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9459 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9492 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10849 ($ne).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11395 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11394 ($dffe).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10667 ($sdff).
Removed top 29 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10666 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10662 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10658 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10654 ($sdff).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10650 ($sdff).
Removed top 15 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10648 ($sdff).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11291 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11311 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11331 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11271 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11209 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11109 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3547 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3555 ($eq).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3563 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3641 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3643 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5880_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5734_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5424_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5411_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5407_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5402_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5398_CMP0 ($eq).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11601 ($dffe).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5276_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5103_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5875_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3346 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3345 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3344 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3343 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3342 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3341 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3340 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3329 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3325 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3324 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3324 ($not).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3316 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3313 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3291 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3246 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3246 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3246 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3245 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3245 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3245 ($or).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$3092 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3080 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3071 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3064 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3064 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3064 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$3025 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$3023 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$3021 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$2926 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2810 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$2800 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2755 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$2712 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$2702 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$2686 ($eq).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2681 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2681 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2681 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2680 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2680 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2680 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2679 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2679 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2679 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2678 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$2662 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$2654 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$2652 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$2646 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$2644 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$2636 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$2630 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$2628 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$2619 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$2614 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$2613 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$2612 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$2609 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$2607 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11550 ($dffe).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$2582 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$2579 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$2567 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$2565 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$2557 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$2554 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$2542 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$2537 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$2535 ($eq).
Removed top 2 bits (of 31) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$2533 ($eq).
Removed top 5 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2530 ($eq).
Removed top 6 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2528 ($eq).
Removed top 8 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2526 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2524 ($eq).
Removed top 7 bits (of 13) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$2523 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$2521 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2518 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2516 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2514 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2512 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$2511 ($eq).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2505 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2505 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2505 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2500 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2499 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2499 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2499 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2498 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2498 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$2497 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2493 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2492 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2491 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2489 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$2486 ($sshr).
Converting cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2482 ($add) from unsigned to signed.
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2482 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2482 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2482 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5212$1094 ($or).
Removed top 15 bits (of 32) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5212$1100 ($or).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5212$1103 ($or).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11602 ($dffe).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2678 ($add).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11551 ($dffe).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2500 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2500 ($sub).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2679 ($mul).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$227_EN[31:0]$1463.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$228_EN[31:0]$1466.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7363$229_EN[31:0]$1469.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326_Y.
Removed top 18 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3329_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2498_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3324_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3245_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3246_Y.
Removed top 30 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2504_Y.
Removed top 4 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$3322_Y.
Removed top 3 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3325_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6203_Y.
Removed top 15 bits (of 32) from wire colorlight_i5.$procmux$6272_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$procmux$6333_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8057_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9438_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9459_Y.
Removed top 30 bits (of 32) from wire colorlight_i5.basesoc_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 49 unused wires.
<suppressed ~14 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 20 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6054$1290 ($sshl):
    Found 1 activation_patterns using ctrl signal \basesoc_spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1289
    Analyzing resource sharing with $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1289 ($sshl):
      Found 1 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6054$1290: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1289: { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6054$1290: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1289: \basesoc_spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6054$1290: $auto$share.cc:1068:make_cell_activation_logic$11776
      New cell: $auto$share.cc:669:make_supercell$11783 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$11783 ($sshl):
    Found 2 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7518$1555 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8062_CMP $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4278$889_Y \socbushandler_done \basesoc_write_from_slave \basesoc_wishbone_bridge_cmd_valid \basesoc_tag_port_we \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7381$1487 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$7832_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7729$1636 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8134_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7715$1628 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8134_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7701$1620 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8135_CMP $procmux$7990_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7687$1612 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8135_CMP $procmux$7990_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7673$1604 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8135_CMP $procmux$7990_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7659$1596 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8135_CMP $procmux$7990_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7645$1588 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$7991_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7631$1580 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$7991_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7813$1684 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$8135_CMP $procmux$8134_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7799$1676 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$8135_CMP $procmux$8134_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7785$1668 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$8135_CMP $procmux$8134_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7771$1660 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$8135_CMP $procmux$8134_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7757$1652 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8134_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7743$1644 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8134_CMP $procmux$7989_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7617$1572 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$7991_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:7603$1564 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8136_CMP $procmux$7991_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1289 ($sshl).
  Removing cell $sshl$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6054$1290 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~62 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~310 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2493$321 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2934$377 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4362$898 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4364$899 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4556$933 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5885$1239 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5898$1248 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5913$1249 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5930$1253 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5933$1254 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5937$1259 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5952$1264 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5955$1265 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5959$1270 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6075$1293 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6161$1310 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6178$1314 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6181$1315 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6185$1320 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6254$1336 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6257$1337 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6261$1342 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6330$1358 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6333$1359 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6337$1364 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6406$1380 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6409$1381 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6413$1386 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6674$1442 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6685$1445 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6725$1452 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2482 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2493 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2494 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2505 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2678 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2755 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2811 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2975 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3064 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3071 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3313 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3316 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3329 ($add).
  creating $macc model for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2454$318 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2489 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2500 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3080 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3641 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3643 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3547 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3563 ($add).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2344$262 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3061$402 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3065$403 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3098$409 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4558$934 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5878$1237 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5941$1260 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5963$1271 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5970$1273 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5993$1278 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6016$1282 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1288 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6087$1296 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6108$1299 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6114$1300 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6125$1303 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6189$1321 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6223$1328 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6238$1331 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6265$1343 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6284$1347 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6299$1350 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6314$1353 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6341$1365 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6360$1369 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6375$1372 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6390$1375 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6417$1387 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6436$1391 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6451$1394 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6466$1397 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6477$1401 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6484$1404 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6616$1409 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6631$1412 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6646$1415 ($sub).
  creating $macc model for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6743$1457 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2482 into $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2678.
  merging $macc model for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2494 into $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2493.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6631$1412.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6616$1409.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6484$1404.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6477$1401.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6466$1397.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6451$1394.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6436$1391.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6417$1387.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6390$1375.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6375$1372.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6360$1369.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6341$1365.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6314$1353.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6299$1350.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6284$1347.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6265$1343.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6238$1331.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6223$1328.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6189$1321.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6125$1303.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6114$1300.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6108$1299.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6087$1296.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1288.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6016$1282.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5993$1278.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5970$1273.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5963$1271.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5941$1260.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5878$1237.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4558$934.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3098$409.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3065$403.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3061$402.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2344$262.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3563.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3547.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3643.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3641.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3080.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2500.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2489.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2454$318.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3329.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3316.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3313.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3071.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3064.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2975.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2811.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2755.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2505.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6743$1457.
  creating $alu model for $macc $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6646$1415.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6725$1452.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6685$1445.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6674$1442.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6413$1386.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6409$1381.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6406$1380.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6337$1364.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6333$1359.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6330$1358.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6261$1342.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6257$1337.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6254$1336.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6185$1320.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6181$1315.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6178$1314.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6161$1310.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6075$1293.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5959$1270.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5955$1265.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5952$1264.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5937$1259.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5933$1254.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5930$1253.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5913$1249.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5898$1248.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5885$1239.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4556$933.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4364$899.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4362$898.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2934$377.
  creating $alu model for $macc $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2493$321.
  creating $macc cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2678: $auto$alumacc.cc:365:replace_macc$11797
  creating $macc cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2493: $auto$alumacc.cc:365:replace_macc$11798
  creating $alu model for $lt$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6074$1292 ($lt): new $alu
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3029$392 ($eq): merged with $lt$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6074$1292.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3081$407 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3061$402.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6209$1326 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6224$1329 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6223$1328.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6239$1332 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6238$1331.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6285$1348 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6284$1347.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6300$1351 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6299$1350.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6315$1354 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6314$1353.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6361$1370 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6360$1369.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6376$1373 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6375$1372.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6391$1376 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6390$1375.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6437$1392 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6436$1391.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6452$1395 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6451$1394.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6467$1398 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6466$1397.
  creating $alu model for $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6647$1416 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6646$1415.
  creating $alu model for $procmux$7495_CMP0 ($eq): merged with $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6743$1457.
  creating $alu cell for $lt$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6074$1292, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3029$392: $auto$alumacc.cc:495:replace_alu$11800
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2493$321: $auto$alumacc.cc:495:replace_alu$11807
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2934$377: $auto$alumacc.cc:495:replace_alu$11810
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4362$898: $auto$alumacc.cc:495:replace_alu$11813
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4364$899: $auto$alumacc.cc:495:replace_alu$11816
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4556$933: $auto$alumacc.cc:495:replace_alu$11819
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5885$1239: $auto$alumacc.cc:495:replace_alu$11822
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5898$1248: $auto$alumacc.cc:495:replace_alu$11825
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5913$1249: $auto$alumacc.cc:495:replace_alu$11828
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5930$1253: $auto$alumacc.cc:495:replace_alu$11831
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5933$1254: $auto$alumacc.cc:495:replace_alu$11834
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5937$1259: $auto$alumacc.cc:495:replace_alu$11837
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5952$1264: $auto$alumacc.cc:495:replace_alu$11840
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5955$1265: $auto$alumacc.cc:495:replace_alu$11843
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5959$1270: $auto$alumacc.cc:495:replace_alu$11846
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6075$1293: $auto$alumacc.cc:495:replace_alu$11849
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6161$1310: $auto$alumacc.cc:495:replace_alu$11852
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6178$1314: $auto$alumacc.cc:495:replace_alu$11855
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6181$1315: $auto$alumacc.cc:495:replace_alu$11858
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6185$1320: $auto$alumacc.cc:495:replace_alu$11861
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6254$1336: $auto$alumacc.cc:495:replace_alu$11864
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6257$1337: $auto$alumacc.cc:495:replace_alu$11867
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6261$1342: $auto$alumacc.cc:495:replace_alu$11870
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6330$1358: $auto$alumacc.cc:495:replace_alu$11873
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6333$1359: $auto$alumacc.cc:495:replace_alu$11876
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6337$1364: $auto$alumacc.cc:495:replace_alu$11879
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6406$1380: $auto$alumacc.cc:495:replace_alu$11882
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6409$1381: $auto$alumacc.cc:495:replace_alu$11885
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6413$1386: $auto$alumacc.cc:495:replace_alu$11888
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6674$1442: $auto$alumacc.cc:495:replace_alu$11891
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6685$1445: $auto$alumacc.cc:495:replace_alu$11894
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6725$1452: $auto$alumacc.cc:495:replace_alu$11897
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6646$1415, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6647$1416: $auto$alumacc.cc:495:replace_alu$11900
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6743$1457, $procmux$7495_CMP0: $auto$alumacc.cc:495:replace_alu$11905
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2505: $auto$alumacc.cc:495:replace_alu$11910
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2755: $auto$alumacc.cc:495:replace_alu$11913
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2811: $auto$alumacc.cc:495:replace_alu$11916
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2975: $auto$alumacc.cc:495:replace_alu$11919
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$3064: $auto$alumacc.cc:495:replace_alu$11922
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$3071: $auto$alumacc.cc:495:replace_alu$11925
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3313: $auto$alumacc.cc:495:replace_alu$11928
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3316: $auto$alumacc.cc:495:replace_alu$11931
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3326: $auto$alumacc.cc:495:replace_alu$11934
  creating $alu cell for $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3329: $auto$alumacc.cc:495:replace_alu$11937
  creating $alu cell for $add$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2454$318: $auto$alumacc.cc:495:replace_alu$11940
  creating $alu cell for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2489: $auto$alumacc.cc:495:replace_alu$11943
  creating $alu cell for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2500: $auto$alumacc.cc:495:replace_alu$11946
  creating $alu cell for $flatten\VexRiscv.$sub$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$3080: $auto$alumacc.cc:495:replace_alu$11949
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3641: $auto$alumacc.cc:495:replace_alu$11952
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3643: $auto$alumacc.cc:495:replace_alu$11955
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3547: $auto$alumacc.cc:495:replace_alu$11958
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3563: $auto$alumacc.cc:495:replace_alu$11961
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:2344$262: $auto$alumacc.cc:495:replace_alu$11964
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3061$402, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3081$407: $auto$alumacc.cc:495:replace_alu$11967
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3065$403: $auto$alumacc.cc:495:replace_alu$11972
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:3098$409: $auto$alumacc.cc:495:replace_alu$11975
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:4558$934: $auto$alumacc.cc:495:replace_alu$11978
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5878$1237: $auto$alumacc.cc:495:replace_alu$11981
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5941$1260: $auto$alumacc.cc:495:replace_alu$11984
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5963$1271: $auto$alumacc.cc:495:replace_alu$11987
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5970$1273: $auto$alumacc.cc:495:replace_alu$11990
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:5993$1278: $auto$alumacc.cc:495:replace_alu$11993
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6016$1282: $auto$alumacc.cc:495:replace_alu$11996
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6050$1288: $auto$alumacc.cc:495:replace_alu$11999
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6087$1296: $auto$alumacc.cc:495:replace_alu$12002
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6108$1299: $auto$alumacc.cc:495:replace_alu$12005
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6114$1300: $auto$alumacc.cc:495:replace_alu$12008
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6125$1303: $auto$alumacc.cc:495:replace_alu$12011
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6189$1321: $auto$alumacc.cc:495:replace_alu$12014
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6208$1325, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6209$1326: $auto$alumacc.cc:495:replace_alu$12017
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6223$1328, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6224$1329: $auto$alumacc.cc:495:replace_alu$12022
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6238$1331, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6239$1332: $auto$alumacc.cc:495:replace_alu$12027
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6265$1343: $auto$alumacc.cc:495:replace_alu$12032
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6284$1347, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6285$1348: $auto$alumacc.cc:495:replace_alu$12035
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6299$1350, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6300$1351: $auto$alumacc.cc:495:replace_alu$12040
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6314$1353, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6315$1354: $auto$alumacc.cc:495:replace_alu$12045
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6341$1365: $auto$alumacc.cc:495:replace_alu$12050
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6360$1369, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6361$1370: $auto$alumacc.cc:495:replace_alu$12053
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6375$1372, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6376$1373: $auto$alumacc.cc:495:replace_alu$12058
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6390$1375, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6391$1376: $auto$alumacc.cc:495:replace_alu$12063
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6417$1387: $auto$alumacc.cc:495:replace_alu$12068
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6436$1391, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6437$1392: $auto$alumacc.cc:495:replace_alu$12071
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6451$1394, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6452$1395: $auto$alumacc.cc:495:replace_alu$12076
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6466$1397, $eq$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6467$1398: $auto$alumacc.cc:495:replace_alu$12081
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6477$1401: $auto$alumacc.cc:495:replace_alu$12086
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6484$1404: $auto$alumacc.cc:495:replace_alu$12089
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6616$1409: $auto$alumacc.cc:495:replace_alu$12092
  creating $alu cell for $sub$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6631$1412: $auto$alumacc.cc:495:replace_alu$12095
  created 88 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2139 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 61 unused wires.
<suppressed ~5 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2143 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished fast OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 15 unused cells and 249 unused wires.
<suppressed ~35 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \basesoc_adapted_interface_adr [12:0]).
  Merging ports 0, 2 (address \basesoc_adapted_interface_adr [12:0]).
  Merging ports 0, 3 (address \basesoc_adapted_interface_adr [12:0]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.RegFilePlugin_regFile via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~15435 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3b0416b7d45b7105c1b973a50fa7c4294a9e9e5c\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3f2bcb4a121b23cbd3c02abeeff4f136aff6e388\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d88ec0bd53fe85a9ebfea94b05e83a4543ce243a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e7f005bb5f442875a56cfdfc931c45a5e1f916e7\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b2c4014d17eca3bcff12eb927b268acffaa323b2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4094bbfbe61a4bf57da7125fe6efad198732178c\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d0ecc9d0b929c539cf6476c0c360485399419cb1\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$1c69e90410cf2e3d7823a235ebe4babbaaa4f73b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$346b21225f4e44a715e1139ed8c9bce98580a840\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$61f1b7b0544e33dab83ff2282985d63905718a68\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$12217d9a22c7d3b650b0fd53d43facb4839dd1f9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3b93bb08c6882524d73a9392d9278aefd1bfffa6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f1b7944f8bfab96123d6d6db79a15dbd057d63db\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b42658cf3286eaa59ea89d8712476247df1b8950\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e8e3cf5f8169969ad525477f0d2a7a6f2de3d473\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$46a58f0d5e1dfdb589f9b69efc2b5b5411f3a34f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$13fd4de49d7d0abccb454690a5fef38782cacf0b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2de9d17aef95123569e1de95a7bf9f552b8f9b0f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2f74c21c0e270ab86ae2fde18bd24949c3a00388\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4d68064a5f261947067d48adea935fab278794ef\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f2d7a54dfdbb8f1d50d6a3ad6d83a6513650db2d\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~830 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~666 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$12469 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$12617 ($dffe) from module colorlight_i5.

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 25 unused cells and 2058 unused wires.
<suppressed ~59 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~26 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$12617 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$12617 ($dff) from module colorlight_i5.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$5509: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1466 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11113: { $procmux$8942_CMP $procmux$8937_CMP $procmux$8929_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11060: { $procmux$8721_CMP $procmux$8716_CMP $procmux$8708_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11007: { $procmux$8500_CMP $procmux$8495_CMP $procmux$8487_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10954: { $procmux$8279_CMP $procmux$8274_CMP $procmux$8266_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$14699:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$14629
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$14629 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$14629 [6:5] $memory\mem$rdmux[0][4][7]$b$14629 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$14696:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$14628
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$14628 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$14628 [6:2] $memory\mem$rdmux[0][4][7]$a$14628 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$14693:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$14626
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$14626 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$14626 [6:2] $memory\mem$rdmux[0][4][6]$b$14626 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$14626 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$14690:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$14625
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$14625 [6] $memory\mem$rdmux[0][4][6]$a$14625 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$14625 [5] $memory\mem$rdmux[0][4][6]$a$14625 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$14625 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$14687:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$14623
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$14623 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$14623 [6:3] $memory\mem$rdmux[0][4][5]$b$14623 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$14623 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$14623 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$14684:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$14622
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$14622 [3] $memory\mem$rdmux[0][4][5]$a$14622 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$14622 [6:4] $memory\mem$rdmux[0][4][5]$a$14622 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$14622 [0] $memory\mem$rdmux[0][4][5]$a$14622 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$14681:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$14620
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$14620 [2] $memory\mem$rdmux[0][4][4]$b$14620 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$14620 [6:3] $memory\mem$rdmux[0][4][4]$b$14620 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$14678:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$14619
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$14619 [4] $memory\mem$rdmux[0][4][4]$a$14619 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$14619 [6:5] $memory\mem$rdmux[0][4][4]$a$14619 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$14619 [0] $memory\mem$rdmux[0][4][4]$a$14619 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$14675:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$14617
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$14617 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$14617 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$14617 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$14672:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$14616
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$14616 [5] $memory\mem$rdmux[0][4][3]$a$14616 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$14616 [6] $memory\mem$rdmux[0][4][3]$a$14616 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$14616 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$14616 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$14669:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$14614
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$14614 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$14614 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$14666:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$14613
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$14613 [5] $memory\mem$rdmux[0][4][2]$a$14613 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$14613 [6] $memory\mem$rdmux[0][4][2]$a$14613 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$14613 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$14613 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$14663:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$14611
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$14611 [4] $memory\mem$rdmux[0][4][1]$b$14611 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$14611 [6:5] $memory\mem$rdmux[0][4][1]$b$14611 [3] $memory\mem$rdmux[0][4][1]$b$14611 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$14611 [2] $memory\mem$rdmux[0][4][1]$b$14611 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$14660:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$14610
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$14610 [5] $memory\mem$rdmux[0][4][1]$a$14610 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$14610 [6] $memory\mem$rdmux[0][4][1]$a$14610 [4] $memory\mem$rdmux[0][4][1]$a$14610 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$14610 [3] $memory\mem$rdmux[0][4][1]$a$14610 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$14657:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$14608
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$14608 [4] $memory\mem$rdmux[0][4][0]$b$14608 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$14608 [6:5] $memory\mem$rdmux[0][4][0]$b$14608 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$14654:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$14607
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$14607 [2] $memory\mem$rdmux[0][4][0]$a$14607 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$14607 [6:3] $memory\mem$rdmux[0][4][0]$a$14607 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$14607 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$14717:
      Old ports: A=7'0110000, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$14638
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][10]$b$14638 [1]
      New connections: { $memory\mem$rdmux[0][4][10]$b$14638 [6:2] $memory\mem$rdmux[0][4][10]$b$14638 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$b$14638 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$14708:
      Old ports: A=7'0110101, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$14634
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$14634 [0]
      New connections: $memory\mem$rdmux[0][4][9]$a$14634 [6:1] = { 2'01 $memory\mem$rdmux[0][4][9]$a$14634 [0] 1'0 $memory\mem$rdmux[0][4][9]$a$14634 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$14711:
      Old ports: A=7'0110001, B=7'0110110, Y=$memory\mem$rdmux[0][4][9]$b$14635
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][9]$b$14635 [1:0]
      New connections: $memory\mem$rdmux[0][4][9]$b$14635 [6:2] = { 4'0110 $memory\mem$rdmux[0][4][9]$b$14635 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$14714:
      Old ports: A=7'0111010, B=7'0110010, Y=$memory\mem$rdmux[0][4][10]$a$14637
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][10]$a$14637 [3]
      New connections: { $memory\mem$rdmux[0][4][10]$a$14637 [6:4] $memory\mem$rdmux[0][4][10]$a$14637 [2:0] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$14705:
      Old ports: A=7'0101101, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$b$14632
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$14632 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$b$14632 [6:2] = { 2'01 $memory\mem$rdmux[0][4][8]$b$14632 [1:0] $memory\mem$rdmux[0][4][8]$b$14632 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$14723:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$14641
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$14641 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$14641 [6:1] = { $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$14702:
      Old ports: A=7'0110001, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$a$14631
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$a$14631 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$14631 [6:2] = 5'01100
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5032:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_externalInterrupt [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_externalInterrupt [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5077:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5080:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5252:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5423:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5428:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5490:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5551:
      Old ports: A={ $flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2755_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2755_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2491:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2492:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2810:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2810_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2810_Y [19:11] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2810_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2810_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [19:11] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [10:5] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3291:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3291_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3291_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$3321:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$4634_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$4634_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$4634_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$4262:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4288:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$6438:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6438_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6438_Y [10]
      New connections: $procmux$6438_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$6905:
      Old ports: A=2'01, B=2'00, Y=$procmux$6905_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6905_Y [0]
      New connections: $procmux$6905_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6914:
      Old ports: A=2'00, B=2'11, Y=$procmux$6914_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6914_Y [0]
      New connections: $procmux$6914_Y [1] = $procmux$6914_Y [0]
    Consolidated identical input bits for $mux cell $procmux$6923:
      Old ports: A=2'11, B=2'10, Y=$procmux$6923_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6923_Y [0]
      New connections: $procmux$6923_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7804:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$7961: $auto$opt_reduce.cc:137:opt_pmux$14751
    New ctrl vector for $pmux cell $procmux$8051: { $procmux$8062_CMP \basesoc_interface_we }
    Consolidated identical input bits for $mux cell $procmux$8155:
      Old ports: A=3'100, B=3'010, Y=$procmux$8155_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8155_Y [2:1]
      New connections: $procmux$8155_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8158: { \basesoc_sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$14753 $procmux$8160_CMP $procmux$8159_CMP }
    Consolidated identical input bits for $mux cell $procmux$8171:
      Old ports: A=3'011, B=3'010, Y=$procmux$8171_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8171_Y [0]
      New connections: $procmux$8171_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8253:
      Old ports: A=3'001, B=3'010, Y=$procmux$8253_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8253_Y [1:0]
      New connections: $procmux$8253_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8265: { $auto$opt_reduce.cc:137:opt_pmux$14757 $auto$opt_reduce.cc:137:opt_pmux$14755 }
    Consolidated identical input bits for $mux cell $procmux$8474:
      Old ports: A=3'001, B=3'010, Y=$procmux$8474_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8474_Y [1:0]
      New connections: $procmux$8474_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8486: { $auto$opt_reduce.cc:137:opt_pmux$14761 $auto$opt_reduce.cc:137:opt_pmux$14759 }
    Consolidated identical input bits for $mux cell $procmux$8695:
      Old ports: A=3'001, B=3'010, Y=$procmux$8695_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8695_Y [1:0]
      New connections: $procmux$8695_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8707: { $auto$opt_reduce.cc:137:opt_pmux$14765 $auto$opt_reduce.cc:137:opt_pmux$14763 }
    Consolidated identical input bits for $mux cell $procmux$8916:
      Old ports: A=3'001, B=3'010, Y=$procmux$8916_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8916_Y [1:0]
      New connections: $procmux$8916_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8928: { $auto$opt_reduce.cc:137:opt_pmux$14769 $auto$opt_reduce.cc:137:opt_pmux$14767 }
    Consolidated identical input bits for $mux cell $procmux$9438:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$11761 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11761 [1]
      New connections: { $auto$wreduce.cc:514:run$11761 [2] $auto$wreduce.cc:514:run$11761 [0] } = { $auto$wreduce.cc:514:run$11761 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9459:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$11762 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11762 [1]
      New connections: $auto$wreduce.cc:514:run$11762 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$14720:
      Old ports: A=7'0110101, B=7'0110111, Y=$memory\mem$rdmux[0][4][11]$a$14640
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][11]$a$14640 [1]
      New connections: { $memory\mem$rdmux[0][4][11]$a$14640 [6:2] $memory\mem$rdmux[0][4][11]$a$14640 [0] } = 6'011011
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$14639:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$14640, B=$memory\mem$rdmux[0][4][11]$b$14641, Y=$memory\mem$rdmux[0][3][5]$b$14599
      New ports: A={ 1'0 $memory\mem$rdmux[0][4][11]$a$14640 [1] 1'1 }, B={ $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] $memory\mem$rdmux[0][4][11]$b$14641 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$14599 [3] $memory\mem$rdmux[0][3][5]$b$14599 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$14599 [6:4] $memory\mem$rdmux[0][3][5]$b$14599 [2] } = { $memory\mem$rdmux[0][3][5]$b$14599 [3] $memory\mem$rdmux[0][3][5]$b$14599 [0] $memory\mem$rdmux[0][3][5]$b$14599 [0] $memory\mem$rdmux[0][3][5]$b$14599 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$14636:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$14637, B=$memory\mem$rdmux[0][4][10]$b$14638, Y=$memory\mem$rdmux[0][3][5]$a$14598
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$14637 [3] 1'1 }, B={ $memory\mem$rdmux[0][4][10]$b$14638 [1] $memory\mem$rdmux[0][4][10]$b$14638 [1] }, Y={ $memory\mem$rdmux[0][3][5]$a$14598 [3] $memory\mem$rdmux[0][3][5]$a$14598 [1] }
      New connections: { $memory\mem$rdmux[0][3][5]$a$14598 [6:4] $memory\mem$rdmux[0][3][5]$a$14598 [2] $memory\mem$rdmux[0][3][5]$a$14598 [0] } = 5'01100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$14633:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$14634, B=$memory\mem$rdmux[0][4][9]$b$14635, Y=$memory\mem$rdmux[0][3][4]$b$14596
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$14634 [0] $memory\mem$rdmux[0][4][9]$a$14634 [0] 1'0 $memory\mem$rdmux[0][4][9]$a$14634 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][9]$b$14635 [1] $memory\mem$rdmux[0][4][9]$b$14635 [1:0] }, Y={ $memory\mem$rdmux[0][3][4]$b$14596 [4] $memory\mem$rdmux[0][3][4]$b$14596 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$14596 [6:5] $memory\mem$rdmux[0][3][4]$b$14596 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$14630:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$14631, B=$memory\mem$rdmux[0][4][8]$b$14632, Y=$memory\mem$rdmux[0][3][4]$a$14595
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$14631 [1:0] }, B={ $memory\mem$rdmux[0][4][8]$b$14632 [1:0] $memory\mem$rdmux[0][4][8]$b$14632 [1:0] }, Y={ $memory\mem$rdmux[0][3][4]$a$14595 [4] $memory\mem$rdmux[0][3][4]$a$14595 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$14595 [6:5] $memory\mem$rdmux[0][3][4]$a$14595 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$14595 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$14627:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$14628, B=$memory\mem$rdmux[0][4][7]$b$14629, Y=$memory\mem$rdmux[0][3][3]$b$14593
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$14628 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$14629 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$14593 [4:3] $memory\mem$rdmux[0][3][3]$b$14593 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$14593 [6:5] $memory\mem$rdmux[0][3][3]$b$14593 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$14593 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$14624:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$14625, B=$memory\mem$rdmux[0][4][6]$b$14626, Y=$memory\mem$rdmux[0][3][3]$a$14592
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$14625 [6] $memory\mem$rdmux[0][4][6]$a$14625 [4] $memory\mem$rdmux[0][4][6]$a$14625 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$14626 [1] $memory\mem$rdmux[0][4][6]$b$14626 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$14592 [6:4] $memory\mem$rdmux[0][3][3]$a$14592 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$14592 [3:2] = { $memory\mem$rdmux[0][3][3]$a$14592 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$14621:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$14622, B=$memory\mem$rdmux[0][4][5]$b$14623, Y=$memory\mem$rdmux[0][3][2]$b$14590
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$14622 [3] $memory\mem$rdmux[0][4][5]$a$14622 [0] $memory\mem$rdmux[0][4][5]$a$14622 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$14623 [2] $memory\mem$rdmux[0][4][5]$b$14623 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$14623 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$14590 [6] $memory\mem$rdmux[0][3][2]$b$14590 [4:2] $memory\mem$rdmux[0][3][2]$b$14590 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$14590 [5] $memory\mem$rdmux[0][3][2]$b$14590 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$14590 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$14618:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$14619, B=$memory\mem$rdmux[0][4][4]$b$14620, Y=$memory\mem$rdmux[0][3][2]$a$14589
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$14619 [4] $memory\mem$rdmux[0][4][4]$a$14619 [0] $memory\mem$rdmux[0][4][4]$a$14619 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$14619 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$14620 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$14620 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$14589 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$14589 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$14615:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$14616, B=$memory\mem$rdmux[0][4][3]$b$14617, Y=$memory\mem$rdmux[0][3][1]$b$14587
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$14616 [0] $memory\mem$rdmux[0][4][3]$a$14616 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$14616 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$14617 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$14587 [6:5] $memory\mem$rdmux[0][3][1]$b$14587 [2] $memory\mem$rdmux[0][3][1]$b$14587 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$14587 [4:3] $memory\mem$rdmux[0][3][1]$b$14587 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$14587 [2] $memory\mem$rdmux[0][3][1]$b$14587 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$14612:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$14613, B=$memory\mem$rdmux[0][4][2]$b$14614, Y=$memory\mem$rdmux[0][3][1]$a$14586
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$14613 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$14613 [0] $memory\mem$rdmux[0][4][2]$a$14613 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$14614 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$14586 [5] $memory\mem$rdmux[0][3][1]$a$14586 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$14586 [6] $memory\mem$rdmux[0][3][1]$a$14586 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$14586 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$14586 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$14609:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$14610, B=$memory\mem$rdmux[0][4][1]$b$14611, Y=$memory\mem$rdmux[0][3][0]$b$14584
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$14610 [3] $memory\mem$rdmux[0][4][1]$a$14610 [5] $memory\mem$rdmux[0][4][1]$a$14610 [3] $memory\mem$rdmux[0][4][1]$a$14610 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$14611 [2] $memory\mem$rdmux[0][4][1]$b$14611 [4] $memory\mem$rdmux[0][4][1]$b$14611 [2] $memory\mem$rdmux[0][4][1]$b$14611 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$14584 [6:2] $memory\mem$rdmux[0][3][0]$b$14584 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$14584 [1] = $memory\mem$rdmux[0][3][0]$b$14584 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14606:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$14607, B=$memory\mem$rdmux[0][4][0]$b$14608, Y=$memory\mem$rdmux[0][3][0]$a$14583
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14607 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$14607 [2] $memory\mem$rdmux[0][4][0]$a$14607 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$14608 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$14608 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$14583 [5:2] $memory\mem$rdmux[0][3][0]$a$14583 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$14583 [6] $memory\mem$rdmux[0][3][0]$a$14583 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4636:
      Old ports: A=$flatten\VexRiscv.$procmux$4634_Y, B=4'1011, Y=$flatten\VexRiscv.$procmux$4636_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$4634_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$4636_Y [3] $flatten\VexRiscv.$procmux$4636_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4636_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5252:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2972_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5258:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$6440:
      Old ports: A=$procmux$6438_Y, B=11'10000000000, Y=$procmux$6440_Y
      New ports: A=$procmux$6438_Y [10], B=1'1, Y=$procmux$6440_Y [10]
      New connections: $procmux$6440_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8255:
      Old ports: A=3'011, B=$procmux$8253_Y, Y=$procmux$8255_Y
      New ports: A=2'11, B=$procmux$8253_Y [1:0], Y=$procmux$8255_Y [1:0]
      New connections: $procmux$8255_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8476:
      Old ports: A=3'011, B=$procmux$8474_Y, Y=$procmux$8476_Y
      New ports: A=2'11, B=$procmux$8474_Y [1:0], Y=$procmux$8476_Y [1:0]
      New connections: $procmux$8476_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8697:
      Old ports: A=3'011, B=$procmux$8695_Y, Y=$procmux$8697_Y
      New ports: A=2'11, B=$procmux$8695_Y [1:0], Y=$procmux$8697_Y [1:0]
      New connections: $procmux$8697_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8918:
      Old ports: A=3'011, B=$procmux$8916_Y, Y=$procmux$8918_Y
      New ports: A=2'11, B=$procmux$8916_Y [1:0], Y=$procmux$8918_Y [1:0]
      New connections: $procmux$8918_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$14597:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$14598, B=$memory\mem$rdmux[0][3][5]$b$14599, Y=$memory\mem$rdmux[0][2][2]$b$14578
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$14598 [3] $memory\mem$rdmux[0][3][5]$a$14598 [1] 1'0 }, B={ $memory\mem$rdmux[0][3][5]$b$14599 [3] $memory\mem$rdmux[0][3][5]$b$14599 [0] $memory\mem$rdmux[0][3][5]$b$14599 [3] $memory\mem$rdmux[0][3][5]$b$14599 [1:0] }, Y={ $memory\mem$rdmux[0][2][2]$b$14578 [6] $memory\mem$rdmux[0][2][2]$b$14578 [4:3] $memory\mem$rdmux[0][2][2]$b$14578 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$b$14578 [5] $memory\mem$rdmux[0][2][2]$b$14578 [2] } = { $memory\mem$rdmux[0][2][2]$b$14578 [4] $memory\mem$rdmux[0][2][2]$b$14578 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$14594:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$14595, B=$memory\mem$rdmux[0][3][4]$b$14596, Y=$memory\mem$rdmux[0][2][2]$a$14577
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$14595 [4] $memory\mem$rdmux[0][3][4]$a$14595 [2] $memory\mem$rdmux[0][3][4]$a$14595 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$14596 [4] 1'0 $memory\mem$rdmux[0][3][4]$b$14596 [2:0] }, Y=$memory\mem$rdmux[0][2][2]$a$14577 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$14577 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$14588:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$14589, B=$memory\mem$rdmux[0][3][2]$b$14590, Y=$memory\mem$rdmux[0][2][1]$a$14574
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$14589 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$14590 [6] $memory\mem$rdmux[0][3][2]$b$14590 [4:2] $memory\mem$rdmux[0][3][2]$b$14590 [0] $memory\mem$rdmux[0][3][2]$b$14590 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$14574 [6] $memory\mem$rdmux[0][2][1]$a$14574 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$14574 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$14585:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$14586, B=$memory\mem$rdmux[0][3][1]$b$14587, Y=$memory\mem$rdmux[0][2][0]$b$14572
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$14586 [1] $memory\mem$rdmux[0][3][1]$a$14586 [5] $memory\mem$rdmux[0][3][1]$a$14586 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$14587 [6:5] $memory\mem$rdmux[0][3][1]$b$14587 [2] $memory\mem$rdmux[0][3][1]$b$14587 [0] $memory\mem$rdmux[0][3][1]$b$14587 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$14572 [6:5] $memory\mem$rdmux[0][2][0]$b$14572 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$14572 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$14572 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4638:
      Old ports: A=$flatten\VexRiscv.$procmux$4636_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$4638_Y
      New ports: A={ $flatten\VexRiscv.$procmux$4636_Y [3] $flatten\VexRiscv.$procmux$4636_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$4638_Y [3] $flatten\VexRiscv.$procmux$4638_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4638_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 89 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~20 debug messages>

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1471 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5428:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14606:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$14607 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14607 [2] $memory\mem$rdmux[0][4][0]$a$14607 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14607 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$14607 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$14583 [5:2] $memory\mem$rdmux[0][3][0]$a$14583 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14607 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14607 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14607 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$14583 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$14583 [0] = $memory\mem$rdmux[0][4][0]$a$14607 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$14630:
      Old ports: A={ 2'10 $memory\mem$rdmux[0][4][1]$a$14610 [5] $memory\mem$rdmux[0][4][1]$a$14610 [6] }, B={ $memory\mem$rdmux[0][4][1]$a$14610 [5] $memory\mem$rdmux[0][4][1]$a$14610 [6:5] $memory\mem$rdmux[0][4][1]$a$14610 [6] }, Y={ $memory\mem$rdmux[0][3][4]$a$14595 [4:3] $memory\mem$rdmux[0][3][4]$a$14595 [1:0] }
      New ports: A=2'10, B={ $memory\mem$rdmux[0][4][1]$a$14610 [5] $memory\mem$rdmux[0][4][1]$a$14610 [6] }, Y=$memory\mem$rdmux[0][3][4]$a$14595 [4:3]
      New connections: $memory\mem$rdmux[0][3][4]$a$14595 [1:0] = { $memory\mem$rdmux[0][4][1]$a$14610 [5] $memory\mem$rdmux[0][4][1]$a$14610 [6] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11652 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4636_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1469 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.23. Finished fast OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$62e541e0af21f235cf958f4db9fdceffcd3095c5\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~8529 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7565 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3741 debug messages>
Removed a total of 1247 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$23279 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$11782 [31], Q = \basesoc_spiflash_phy_sr_out [31]).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1647 unused cells and 9276 unused wires.
<suppressed ~1657 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~14 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$23753 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [31], Q = \csr_bankarray_interface9_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23752 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [30], Q = \csr_bankarray_interface9_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23751 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [29], Q = \csr_bankarray_interface9_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23750 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [28], Q = \csr_bankarray_interface9_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23749 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [27], Q = \csr_bankarray_interface9_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23748 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [26], Q = \csr_bankarray_interface9_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23747 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [25], Q = \csr_bankarray_interface9_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23746 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [24], Q = \csr_bankarray_interface9_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23745 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [23], Q = \csr_bankarray_interface9_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23744 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [22], Q = \csr_bankarray_interface9_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23743 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [21], Q = \csr_bankarray_interface9_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23742 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [20], Q = \csr_bankarray_interface9_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23741 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [19], Q = \csr_bankarray_interface9_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23740 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [18], Q = \csr_bankarray_interface9_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23739 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [17], Q = \csr_bankarray_interface9_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23738 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [16], Q = \csr_bankarray_interface9_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23737 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [15], Q = \csr_bankarray_interface9_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23736 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [14], Q = \csr_bankarray_interface9_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23735 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [13], Q = \csr_bankarray_interface9_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23734 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [12], Q = \csr_bankarray_interface9_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23733 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [11], Q = \csr_bankarray_interface9_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23732 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [10], Q = \csr_bankarray_interface9_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23731 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [9], Q = \csr_bankarray_interface9_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23730 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [8], Q = \csr_bankarray_interface9_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23729 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [7], Q = \csr_bankarray_interface9_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23728 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [6], Q = \csr_bankarray_interface9_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23727 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [5], Q = \csr_bankarray_interface9_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23726 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [4], Q = \csr_bankarray_interface9_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23725 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [3], Q = \csr_bankarray_interface9_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23724 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [2], Q = \csr_bankarray_interface9_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23723 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [1], Q = \csr_bankarray_interface9_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23722 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6230.Y_B [0], Q = \csr_bankarray_interface9_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23721 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [63], Q = \csr_bankarray_interface8_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23720 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [62], Q = \csr_bankarray_interface8_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23719 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [61], Q = \csr_bankarray_interface8_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23718 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [60], Q = \csr_bankarray_interface8_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23717 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [59], Q = \csr_bankarray_interface8_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23716 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [58], Q = \csr_bankarray_interface8_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23715 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [57], Q = \csr_bankarray_interface8_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23714 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.B_AND_S [56], Q = \csr_bankarray_interface8_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23713 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [23], Q = \csr_bankarray_interface8_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23712 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [22], Q = \csr_bankarray_interface8_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23711 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [21], Q = \csr_bankarray_interface8_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23710 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [20], Q = \csr_bankarray_interface8_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23709 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [19], Q = \csr_bankarray_interface8_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23708 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [18], Q = \csr_bankarray_interface8_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23707 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [17], Q = \csr_bankarray_interface8_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23706 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [16], Q = \csr_bankarray_interface8_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23705 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [15], Q = \csr_bankarray_interface8_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23704 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [14], Q = \csr_bankarray_interface8_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23703 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [13], Q = \csr_bankarray_interface8_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23702 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [12], Q = \csr_bankarray_interface8_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23701 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [11], Q = \csr_bankarray_interface8_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23700 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [10], Q = \csr_bankarray_interface8_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23699 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [9], Q = \csr_bankarray_interface8_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23698 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [8], Q = \csr_bankarray_interface8_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23697 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [7], Q = \csr_bankarray_interface8_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23696 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [6], Q = \csr_bankarray_interface8_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23695 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [5], Q = \csr_bankarray_interface8_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23694 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [4], Q = \csr_bankarray_interface8_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23693 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [3], Q = \csr_bankarray_interface8_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23692 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [2], Q = \csr_bankarray_interface8_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23691 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [1], Q = \csr_bankarray_interface8_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23690 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6251.Y_B [0], Q = \csr_bankarray_interface8_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23689 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [33], Q = \csr_bankarray_interface7_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23688 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [15], Q = \csr_bankarray_interface7_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23687 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [14], Q = \csr_bankarray_interface7_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23686 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [13], Q = \csr_bankarray_interface7_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23685 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [12], Q = \csr_bankarray_interface7_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23684 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [11], Q = \csr_bankarray_interface7_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23683 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [10], Q = \csr_bankarray_interface7_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23682 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [9], Q = \csr_bankarray_interface7_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23681 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [8], Q = \csr_bankarray_interface7_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23680 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [7], Q = \csr_bankarray_interface7_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23679 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [6], Q = \csr_bankarray_interface7_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23678 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [5], Q = \csr_bankarray_interface7_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23677 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [4], Q = \csr_bankarray_interface7_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23676 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [3], Q = \csr_bankarray_interface7_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23675 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [2], Q = \csr_bankarray_interface7_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23674 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [1], Q = \csr_bankarray_interface7_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23673 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [0], Q = \csr_bankarray_interface7_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23672 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [31], Q = \csr_bankarray_interface6_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23671 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [30], Q = \csr_bankarray_interface6_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23670 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [29], Q = \csr_bankarray_interface6_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23669 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [28], Q = \csr_bankarray_interface6_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23668 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [27], Q = \csr_bankarray_interface6_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23667 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [26], Q = \csr_bankarray_interface6_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23666 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [25], Q = \csr_bankarray_interface6_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23665 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [24], Q = \csr_bankarray_interface6_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23664 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [23], Q = \csr_bankarray_interface6_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23663 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [22], Q = \csr_bankarray_interface6_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23662 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [21], Q = \csr_bankarray_interface6_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23661 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [20], Q = \csr_bankarray_interface6_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23660 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [19], Q = \csr_bankarray_interface6_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23659 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [18], Q = \csr_bankarray_interface6_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23658 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [17], Q = \csr_bankarray_interface6_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23657 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [16], Q = \csr_bankarray_interface6_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23656 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [15], Q = \csr_bankarray_interface6_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23655 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [14], Q = \csr_bankarray_interface6_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23654 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [13], Q = \csr_bankarray_interface6_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23653 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [12], Q = \csr_bankarray_interface6_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23652 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [11], Q = \csr_bankarray_interface6_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23651 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [10], Q = \csr_bankarray_interface6_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23650 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [9], Q = \csr_bankarray_interface6_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23649 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [8], Q = \csr_bankarray_interface6_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23648 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [7], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23647 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [6], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23646 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [5], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23645 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [4], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23644 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [3], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23643 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [2], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23642 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23641 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6293.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23620 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6333.B_AND_S [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23619 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6333.B_AND_S [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23618 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6333.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23617 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.B_AND_S [55], Q = \csr_bankarray_interface10_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23616 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.B_AND_S [54], Q = \csr_bankarray_interface10_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23615 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.B_AND_S [53], Q = \csr_bankarray_interface10_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23614 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.B_AND_S [52], Q = \csr_bankarray_interface10_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23613 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.B_AND_S [51], Q = \csr_bankarray_interface10_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23612 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.B_AND_S [50], Q = \csr_bankarray_interface10_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23611 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.Y_B [1], Q = \csr_bankarray_interface10_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23610 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6203.Y_B [0], Q = \csr_bankarray_interface10_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23609 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23608 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23607 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23606 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23605 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23604 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23603 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23602 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23601 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23600 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23599 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23598 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23597 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23596 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23595 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23594 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23593 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23592 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23591 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23590 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23589 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23588 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23587 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23586 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23585 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23584 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23583 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23582 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23581 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23580 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23579 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23578 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6344.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23083 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [9], Q = \basesoc_sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23082 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [8], Q = \basesoc_sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23081 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [7], Q = \basesoc_sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23080 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [6], Q = \basesoc_sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23079 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [5], Q = \basesoc_sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23078 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [4], Q = \basesoc_sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23077 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [3], Q = \basesoc_sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23076 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [2], Q = \basesoc_sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23075 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [1], Q = \basesoc_sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$23074 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7523.B_AND_S [0], Q = \basesoc_sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22742 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [29], Q = \basesoc_mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22741 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [28], Q = \basesoc_mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22740 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [27], Q = \basesoc_mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22739 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [26], Q = \basesoc_mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22738 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [25], Q = \basesoc_mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22737 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [24], Q = \basesoc_mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22736 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [23], Q = \basesoc_mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22735 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [22], Q = \basesoc_mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22734 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [21], Q = \basesoc_mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22733 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [20], Q = \basesoc_mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22732 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [19], Q = \basesoc_mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22731 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [18], Q = \basesoc_mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22730 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [17], Q = \basesoc_mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22729 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [16], Q = \basesoc_mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22728 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [15], Q = \basesoc_mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22727 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [14], Q = \basesoc_mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22726 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [13], Q = \basesoc_mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22725 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [12], Q = \basesoc_mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22724 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [11], Q = \basesoc_mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22723 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [10], Q = \basesoc_mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22722 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [9], Q = \basesoc_mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22721 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [8], Q = \basesoc_mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22720 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [7], Q = \basesoc_mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22719 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [6], Q = \basesoc_mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22718 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [5], Q = \basesoc_mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22717 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [4], Q = \basesoc_mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22716 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [3], Q = \basesoc_mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22715 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [2], Q = \basesoc_mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22714 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [1], Q = \basesoc_mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22713 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9586.Y_B [0], Q = \basesoc_mmap_burst_adr [0], rval = 1'0).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 196 unused cells and 175 unused wires.
<suppressed ~198 debug messages>

4.33.10. Rerunning OPT passes. (Removed registers in this run.)

4.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~951 debug messages>
Removed a total of 317 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 317 unused wires.
<suppressed ~1 debug messages>

4.33.15. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~3256 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~162 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 16528 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC9 pass.

4.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.3. Executing PROC pass (convert processes to netlists).

4.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50548 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50549'.
  Set init value: \Q = 1'1

4.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50548'.

4.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50549'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50548'.
     1/1: $0\Q[0:0]

4.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50548'.
  created $adff cell `$procdff$50554' with positive edge clock and positive level reset.

4.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50549'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50548'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50548'.
Cleaned up 1 empty switch.

4.43.4. Executing PROC pass (convert processes to netlists).

4.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50562 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50563'.
  Set init value: \Q = 1'1

4.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50562'.

4.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50563'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50562'.
     1/1: $0\Q[0:0]

4.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50562'.
  created $adff cell `$procdff$50568' with positive edge clock and positive level reset.

4.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50563'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50562'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50562'.
Cleaned up 1 empty switch.

4.43.5. Executing PROC pass (convert processes to netlists).

4.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50586'.
Cleaned up 1 empty switch.

4.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

4.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

4.43.5.4. Executing PROC_INIT pass (extract init attributes).

4.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587'.
     1/3: $1$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50585_EN[3:0]$50592
     2/3: $1$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50585_DATA[3:0]$50591
     3/3: $1$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50585_ADDR[3:0]$50593
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50586'.

4.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50584_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50578_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50573_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50582_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50583_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50571_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50580_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50579_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50581_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50577_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50569_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50570_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50574_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50576_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50572_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50575_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50586'.

4.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50585_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587'.
  created $dff cell `$procdff$50637' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50585_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587'.
  created $dff cell `$procdff$50638' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50585_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587'.
  created $dff cell `$procdff$50639' with positive edge clock.

4.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50611'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50587'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50586'.
Cleaned up 1 empty switch.

4.43.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$31366 $auto$simplemap.cc:46:simplemap_not$41590 $auto$ff.cc:266:slice$31369 $auto$simplemap.cc:157:simplemap_reduce$28450 $auto$ff.cc:266:slice$31368 $auto$simplemap.cc:157:simplemap_reduce$28449 $auto$ff.cc:266:slice$31367 $auto$ff.cc:266:slice$31365 $auto$simplemap.cc:227:simplemap_lognot$28456 $auto$simplemap.cc:157:simplemap_reduce$28454 $auto$simplemap.cc:157:simplemap_reduce$28452 $auto$simplemap.cc:157:simplemap_reduce$28448 $auto$opt_expr.cc:617:replace_const_cells$44381 $auto$ff.cc:266:slice$31364 $auto$simplemap.cc:157:simplemap_reduce$20310 $auto$simplemap.cc:256:simplemap_logbin$28436
Found an SCC: $auto$simplemap.cc:298:simplemap_mux$26957 $auto$opt_expr.cc:617:replace_const_cells$44617 $auto$ff.cc:266:slice$26376 $auto$dfflegalize.cc:941:flip_pol$47123 $auto$simplemap.cc:256:simplemap_logbin$28220
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$28333 $auto$simplemap.cc:157:simplemap_reduce$28339 $auto$simplemap.cc:298:simplemap_mux$26243 $auto$simplemap.cc:298:simplemap_mux$26242 $auto$simplemap.cc:298:simplemap_mux$26233 $auto$simplemap.cc:157:simplemap_reduce$32543 $auto$simplemap.cc:298:simplemap_mux$26380 $auto$ff.cc:266:slice$31083 $auto$simplemap.cc:157:simplemap_reduce$19518 $auto$simplemap.cc:298:simplemap_mux$26375 $auto$simplemap.cc:157:simplemap_reduce$29881 $auto$simplemap.cc:157:simplemap_reduce$29879 $auto$simplemap.cc:298:simplemap_mux$26246 $auto$simplemap.cc:256:simplemap_logbin$28693 $auto$ff.cc:266:slice$31216 $auto$simplemap.cc:157:simplemap_reduce$20312 $auto$simplemap.cc:256:simplemap_logbin$28700 $auto$simplemap.cc:227:simplemap_lognot$28701 $auto$simplemap.cc:256:simplemap_logbin$28702 $auto$ff.cc:266:slice$31291 $auto$simplemap.cc:157:simplemap_reduce$20363 $auto$simplemap.cc:256:simplemap_logbin$28695 $auto$simplemap.cc:298:simplemap_mux$26867 $auto$simplemap.cc:298:simplemap_mux$26866
Found an SCC: $auto$ff.cc:266:slice$25222 $auto$simplemap.cc:157:simplemap_reduce$19370 $auto$simplemap.cc:256:simplemap_logbin$24915 $auto$simplemap.cc:256:simplemap_logbin$24916
Found an SCC: $auto$ff.cc:266:slice$23790 $auto$simplemap.cc:198:logic_reduce$16125 $auto$ff.cc:266:slice$23791 $auto$ff.cc:266:slice$23792 $auto$simplemap.cc:198:logic_reduce$16136 $auto$simplemap.cc:198:logic_reduce$16126 $auto$ff.cc:266:slice$23793 $auto$ff.cc:266:slice$23794 $auto$ff.cc:266:slice$23799 $auto$ff.cc:266:slice$23803 $auto$ff.cc:266:slice$23804 $auto$simplemap.cc:198:logic_reduce$16132 $auto$ff.cc:266:slice$23805 $auto$ff.cc:266:slice$23806 $auto$simplemap.cc:198:logic_reduce$16133 $auto$ff.cc:266:slice$23807 $auto$simplemap.cc:198:logic_reduce$16127 $auto$ff.cc:266:slice$23795 $auto$ff.cc:266:slice$23796 $auto$simplemap.cc:198:logic_reduce$16142 $auto$simplemap.cc:198:logic_reduce$16137 $auto$simplemap.cc:198:logic_reduce$16128 $auto$ff.cc:266:slice$23797 $auto$simplemap.cc:198:logic_reduce$16129 $auto$ff.cc:266:slice$23798 $auto$ff.cc:266:slice$23800 $auto$simplemap.cc:198:logic_reduce$16138 $auto$simplemap.cc:198:logic_reduce$16130 $auto$ff.cc:266:slice$23801 $auto$simplemap.cc:198:logic_reduce$16145 $auto$simplemap.cc:198:logic_reduce$16143 $auto$simplemap.cc:198:logic_reduce$16139 $auto$simplemap.cc:198:logic_reduce$16131 $auto$ff.cc:266:slice$23802 $auto$ff.cc:266:slice$23808 $auto$simplemap.cc:46:simplemap_not$15830 $auto$simplemap.cc:298:simplemap_mux$22486 $auto$simplemap.cc:198:logic_reduce$16147 $auto$simplemap.cc:198:logic_reduce$16140 $auto$simplemap.cc:198:logic_reduce$16134 $auto$ff.cc:266:slice$23809 $auto$simplemap.cc:157:simplemap_reduce$14879 $auto$simplemap.cc:46:simplemap_not$24501 $auto$simplemap.cc:106:simplemap_bitop$15831
Found an SCC: $auto$ff.cc:266:slice$23213 $auto$ff.cc:266:slice$23212 $auto$ff.cc:266:slice$23211 $auto$ff.cc:266:slice$23210 $auto$ff.cc:266:slice$23209 $auto$ff.cc:266:slice$23208 $auto$ff.cc:266:slice$23207 $auto$alumacc.cc:495:replace_alu$11800.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$11800.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$11800.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$11800.slice[0].ccu2c_i $auto$ff.cc:266:slice$23206 $auto$simplemap.cc:157:simplemap_reduce$15603 $auto$simplemap.cc:157:simplemap_reduce$15601
Found an SCC: $auto$ff.cc:266:slice$22951 $auto$simplemap.cc:157:simplemap_reduce$18292 $auto$simplemap.cc:106:simplemap_bitop$16662 $auto$simplemap.cc:106:simplemap_bitop$32564 $auto$simplemap.cc:46:simplemap_not$17065 $auto$simplemap.cc:298:simplemap_mux$32571 $auto$simplemap.cc:106:simplemap_bitop$33325 $auto$simplemap.cc:106:simplemap_bitop$16726 $auto$ff.cc:266:slice$22903 $auto$simplemap.cc:298:simplemap_mux$33322 $auto$simplemap.cc:157:simplemap_reduce$33365 $auto$simplemap.cc:157:simplemap_reduce$33363 $auto$simplemap.cc:298:simplemap_mux$33410 $auto$simplemap.cc:106:simplemap_bitop$17069 $auto$simplemap.cc:106:simplemap_bitop$17068 $auto$simplemap.cc:46:simplemap_not$17067 $auto$simplemap.cc:106:simplemap_bitop$17066 $auto$simplemap.cc:106:simplemap_bitop$17064 $auto$simplemap.cc:106:simplemap_bitop$41514 $auto$simplemap.cc:298:simplemap_mux$41521 $auto$simplemap.cc:157:simplemap_reduce$33433 $auto$simplemap.cc:106:simplemap_bitop$33324 $auto$simplemap.cc:298:simplemap_mux$21715 $auto$ff.cc:266:slice$22906 $auto$simplemap.cc:157:simplemap_reduce$24525 $auto$simplemap.cc:106:simplemap_bitop$16663 $auto$simplemap.cc:106:simplemap_bitop$16661 $auto$simplemap.cc:106:simplemap_bitop$17162 $auto$ff.cc:266:slice$23002 $auto$simplemap.cc:157:simplemap_reduce$16557 $auto$simplemap.cc:106:simplemap_bitop$16762 $auto$simplemap.cc:157:simplemap_reduce$34009 $auto$simplemap.cc:106:simplemap_bitop$34006 $auto$simplemap.cc:298:simplemap_mux$21596 $auto$ff.cc:266:slice$22957 $auto$simplemap.cc:106:simplemap_bitop$32563 $auto$simplemap.cc:46:simplemap_not$17089 $auto$simplemap.cc:298:simplemap_mux$32578 $auto$simplemap.cc:298:simplemap_mux$34004 $auto$simplemap.cc:157:simplemap_reduce$34011 $auto$simplemap.cc:298:simplemap_mux$34312 $auto$simplemap.cc:106:simplemap_bitop$41441 $auto$simplemap.cc:106:simplemap_bitop$17110 $auto$simplemap.cc:106:simplemap_bitop$17109 $auto$simplemap.cc:106:simplemap_bitop$17093 $auto$simplemap.cc:106:simplemap_bitop$17092 $auto$simplemap.cc:46:simplemap_not$17091 $auto$simplemap.cc:106:simplemap_bitop$17090 $auto$simplemap.cc:106:simplemap_bitop$17088 $auto$simplemap.cc:106:simplemap_bitop$41513 $auto$simplemap.cc:298:simplemap_mux$41528 $auto$simplemap.cc:157:simplemap_reduce$34351 $auto$simplemap.cc:106:simplemap_bitop$34007 $auto$simplemap.cc:106:simplemap_bitop$16819 $auto$ff.cc:266:slice$22954 $auto$simplemap.cc:157:simplemap_reduce$17854 $auto$simplemap.cc:106:simplemap_bitop$16768 $auto$simplemap.cc:106:simplemap_bitop$16761 $auto$simplemap.cc:106:simplemap_bitop$17173 $auto$ff.cc:266:slice$23053 $auto$simplemap.cc:157:simplemap_reduce$18311 $auto$simplemap.cc:106:simplemap_bitop$16863 $auto$simplemap.cc:157:simplemap_reduce$34563 $auto$simplemap.cc:106:simplemap_bitop$34535 $auto$simplemap.cc:298:simplemap_mux$21474 $auto$ff.cc:266:slice$23008 $auto$simplemap.cc:157:simplemap_reduce$32568 $auto$simplemap.cc:157:simplemap_reduce$32566 $auto$simplemap.cc:106:simplemap_bitop$32562 $auto$simplemap.cc:46:simplemap_not$17113 $auto$simplemap.cc:298:simplemap_mux$32585 $auto$simplemap.cc:298:simplemap_mux$34533 $auto$simplemap.cc:157:simplemap_reduce$34565 $auto$simplemap.cc:298:simplemap_mux$34808 $auto$simplemap.cc:157:simplemap_reduce$41444 $auto$simplemap.cc:106:simplemap_bitop$41440 $auto$simplemap.cc:106:simplemap_bitop$17134 $auto$simplemap.cc:106:simplemap_bitop$17133 $auto$simplemap.cc:106:simplemap_bitop$17117 $auto$simplemap.cc:106:simplemap_bitop$17116 $auto$simplemap.cc:46:simplemap_not$17115 $auto$simplemap.cc:106:simplemap_bitop$17114 $auto$simplemap.cc:106:simplemap_bitop$17112 $auto$simplemap.cc:157:simplemap_reduce$41518 $auto$simplemap.cc:157:simplemap_reduce$41516 $auto$simplemap.cc:106:simplemap_bitop$41508 $auto$simplemap.cc:298:simplemap_mux$41535 $auto$simplemap.cc:157:simplemap_reduce$34815 $auto$simplemap.cc:106:simplemap_bitop$34544 $auto$simplemap.cc:106:simplemap_bitop$16917 $auto$ff.cc:266:slice$23005 $auto$simplemap.cc:157:simplemap_reduce$18322 $auto$simplemap.cc:106:simplemap_bitop$16864 $auto$simplemap.cc:106:simplemap_bitop$16862 $auto$simplemap.cc:106:simplemap_bitop$17184 $auto$ff.cc:266:slice$23062 $auto$simplemap.cc:157:simplemap_reduce$16866 $auto$simplemap.cc:106:simplemap_bitop$16953 $auto$simplemap.cc:157:simplemap_reduce$35074 $auto$simplemap.cc:106:simplemap_bitop$35007 $auto$simplemap.cc:298:simplemap_mux$21359 $auto$ff.cc:266:slice$23059 $auto$simplemap.cc:46:simplemap_not$17019 $auto$simplemap.cc:298:simplemap_mux$21296 $auto$simplemap.cc:298:simplemap_mux$32561 $auto$simplemap.cc:46:simplemap_not$17137 $auto$simplemap.cc:298:simplemap_mux$32592 $auto$simplemap.cc:298:simplemap_mux$34941 $auto$simplemap.cc:157:simplemap_reduce$35076 $auto$simplemap.cc:106:simplemap_bitop$17157 $auto$simplemap.cc:106:simplemap_bitop$17141 $auto$simplemap.cc:106:simplemap_bitop$17140 $auto$simplemap.cc:46:simplemap_not$17139 $auto$simplemap.cc:106:simplemap_bitop$17138 $auto$simplemap.cc:106:simplemap_bitop$17136 $auto$simplemap.cc:298:simplemap_mux$21297 $auto$simplemap.cc:298:simplemap_mux$41507 $auto$simplemap.cc:298:simplemap_mux$32546 $auto$simplemap.cc:106:simplemap_bitop$17158 $auto$simplemap.cc:298:simplemap_mux$35193 $auto$simplemap.cc:157:simplemap_reduce$35232 $auto$simplemap.cc:106:simplemap_bitop$35040 $auto$simplemap.cc:106:simplemap_bitop$17012 $auto$ff.cc:266:slice$23056 $auto$simplemap.cc:157:simplemap_reduce$17014 $auto$simplemap.cc:106:simplemap_bitop$16961 $auto$simplemap.cc:106:simplemap_bitop$16952 $auto$simplemap.cc:106:simplemap_bitop$17195 $auto$simplemap.cc:106:simplemap_bitop$17016 $auto$simplemap.cc:298:simplemap_mux$21291 $auto$simplemap.cc:106:simplemap_bitop$17212 $auto$simplemap.cc:106:simplemap_bitop$17211 $auto$simplemap.cc:46:simplemap_not$17210 $auto$simplemap.cc:106:simplemap_bitop$17020 $auto$simplemap.cc:106:simplemap_bitop$17018 $auto$simplemap.cc:46:simplemap_not$17017 $auto$simplemap.cc:298:simplemap_mux$21298 $auto$simplemap.cc:298:simplemap_mux$41439 $auto$simplemap.cc:157:simplemap_reduce$41446 $auto$simplemap.cc:106:simplemap_bitop$41442 $auto$simplemap.cc:106:simplemap_bitop$17086 $auto$simplemap.cc:106:simplemap_bitop$17085
Found an SCC: $auto$ff.cc:266:slice$23156 $auto$simplemap.cc:198:logic_reduce$16616 $auto$ff.cc:266:slice$23155 $auto$ff.cc:266:slice$23154 $auto$simplemap.cc:198:logic_reduce$16615 $auto$ff.cc:266:slice$23153 $auto$ff.cc:266:slice$23152 $auto$simplemap.cc:198:logic_reduce$16619 $auto$simplemap.cc:198:logic_reduce$16614 $auto$ff.cc:266:slice$23151 $auto$ff.cc:266:slice$23150 $auto$simplemap.cc:198:logic_reduce$16613 $auto$ff.cc:266:slice$23149 $auto$ff.cc:266:slice$23148 $auto$simplemap.cc:227:simplemap_lognot$16624 $auto$simplemap.cc:198:logic_reduce$16623 $auto$simplemap.cc:198:logic_reduce$16621 $auto$simplemap.cc:198:logic_reduce$16618 $auto$simplemap.cc:198:logic_reduce$16612 $auto$ff.cc:266:slice$23147 $auto$simplemap.cc:157:simplemap_reduce$15622
Found an SCC: $auto$ff.cc:266:slice$23775 $auto$ff.cc:266:slice$23777 $auto$ff.cc:266:slice$23782 $auto$ff.cc:266:slice$23784 $auto$ff.cc:266:slice$23785 $auto$ff.cc:266:slice$23762 $auto$ff.cc:266:slice$23763 $auto$simplemap.cc:198:logic_reduce$16407 $auto$ff.cc:266:slice$23764 $auto$ff.cc:266:slice$23765 $auto$simplemap.cc:198:logic_reduce$16408 $auto$ff.cc:266:slice$23766 $auto$ff.cc:266:slice$23767 $auto$simplemap.cc:198:logic_reduce$16420 $auto$simplemap.cc:198:logic_reduce$16409 $auto$ff.cc:266:slice$23768 $auto$ff.cc:266:slice$23769 $auto$simplemap.cc:198:logic_reduce$16410 $auto$ff.cc:266:slice$23770 $auto$ff.cc:266:slice$23771 $auto$simplemap.cc:198:logic_reduce$16421 $auto$simplemap.cc:198:logic_reduce$16411 $auto$ff.cc:266:slice$23772 $auto$ff.cc:266:slice$23773 $auto$simplemap.cc:198:logic_reduce$16412 $auto$ff.cc:266:slice$23774 $auto$simplemap.cc:198:logic_reduce$16427 $auto$simplemap.cc:198:logic_reduce$16422 $auto$simplemap.cc:198:logic_reduce$16413 $auto$ff.cc:266:slice$23776 $auto$simplemap.cc:198:logic_reduce$16414 $auto$ff.cc:266:slice$23778 $auto$ff.cc:266:slice$23779 $auto$simplemap.cc:198:logic_reduce$16423 $auto$simplemap.cc:198:logic_reduce$16415 $auto$ff.cc:266:slice$23780 $auto$simplemap.cc:198:logic_reduce$16416 $auto$ff.cc:266:slice$23781 $auto$simplemap.cc:198:logic_reduce$16431 $auto$simplemap.cc:198:logic_reduce$16428 $auto$simplemap.cc:198:logic_reduce$16424 $auto$simplemap.cc:198:logic_reduce$16417 $auto$ff.cc:266:slice$23783 $auto$simplemap.cc:227:simplemap_lognot$16434 $auto$simplemap.cc:198:logic_reduce$16433 $auto$simplemap.cc:198:logic_reduce$16430 $auto$simplemap.cc:198:logic_reduce$16426 $auto$simplemap.cc:198:logic_reduce$16419 $auto$simplemap.cc:198:logic_reduce$16406 $auto$ff.cc:266:slice$23761 $auto$simplemap.cc:157:simplemap_reduce$14983
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$44677 $auto$ff.cc:266:slice$23129 $auto$ff.cc:266:slice$23128 $auto$simplemap.cc:227:simplemap_lognot$19338 $auto$simplemap.cc:157:simplemap_reduce$19336 $auto$simplemap.cc:157:simplemap_reduce$19334 $auto$simplemap.cc:46:simplemap_not$39487 $auto$ff.cc:266:slice$23127 $auto$simplemap.cc:157:simplemap_reduce$22412
Found an SCC: $auto$ff.cc:266:slice$22761 $auto$simplemap.cc:46:simplemap_not$19491 $auto$simplemap.cc:106:simplemap_bitop$15639 $auto$simplemap.cc:46:simplemap_not$15638 $auto$simplemap.cc:106:simplemap_bitop$15637 $auto$simplemap.cc:298:simplemap_mux$20473 $auto$ff.cc:266:slice$22763 FD1S3BX_1
Found 11 SCCs in module colorlight_i5.
Found 11 SCCs.

4.43.7. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.8. Executing TECHMAP pass (map to technology primitives).

4.43.8.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

4.43.9. Executing OPT pass (performing simple optimizations).

4.43.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

4.43.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

4.43.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

4.43.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

4.43.9.9. Finished fast OPT passes. (There is nothing left to do.)

4.43.10. Executing TECHMAP pass (map to technology primitives).

4.43.10.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

4.43.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~145 debug messages>

4.43.11. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.13. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.15. Executing TECHMAP pass (map to technology primitives).

4.43.15.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

4.43.16. Executing OPT pass (performing simple optimizations).

4.43.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

4.43.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.43.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.43.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.43.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.13. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.43.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.16. Finished fast OPT passes. (There is nothing left to do.)

4.43.17. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

4.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 8205 cells with 48842 new cells, skipped 6865 cells.
  replaced 4 cell types:
    4913 $_MUX_
      49 $_ORNOT_
    2799 $_OR_
     444 $_XOR_
  not replaced 18 cell types:
    2091 $_AND_
    1037 $_NOT_
       1 $__ABC9_SCC_BREAKER
       3 $scopeinfo
    3002 TRELLIS_FF
      34 TRELLIS_IO
      63 DP16KD
       4 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
     346 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp

4.43.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 21010 AND gates and 59361 wires from module `colorlight_i5' to a netlist network with 4139 inputs and 3671 outputs.

4.43.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.43.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4139/   3671  and =   17574  lev =   35 (2.96)  mem = 0.39 MB  box = 486  bb = 140
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4139/   3671  and =   23159  lev =   29 (2.24)  mem = 0.46 MB  ch = 2943  box = 486  bb = 140
ABC: cst =       0  cls =   2714  lit =    2943  unused =   22891  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   23159.  Ch =  2714.  Total mem =    5.59 MB. Peak cut mem =    0.40 MB.
ABC: P:  Del = 4181.00.  Ar =   18274.0.  Edge =    23714.  Cut =   264837.  T =     0.06 sec
ABC: P:  Del = 4181.00.  Ar =   18629.0.  Edge =    23830.  Cut =   260172.  T =     0.07 sec
ABC: P:  Del = 4181.00.  Ar =    7675.0.  Edge =    19535.  Cut =   538077.  T =     0.13 sec
ABC: F:  Del = 4181.00.  Ar =    5902.0.  Edge =    17685.  Cut =   459204.  T =     0.12 sec
ABC: A:  Del = 4181.00.  Ar =    5639.0.  Edge =    16429.  Cut =   430088.  T =     0.16 sec
ABC: A:  Del = 4181.00.  Ar =    5609.0.  Edge =    16385.  Cut =   443065.  T =     0.16 sec
ABC: Total time =     0.70 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4139/   3671  and =   16117  lev =   24 (2.22)  mem = 0.38 MB  box = 484  bb = 140
ABC: Mapping (K=7)  :  lut =   4443  edge =   16057  lev =    9 (1.12)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   24  mem = 0.20 MB
ABC: LUT = 4443 : 2=723 16.3 %  3=1191 26.8 %  4=1709 38.5 %  5=737 16.6 %  6=64 1.4 %  7=19 0.4 %  Ave = 3.61
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.72 seconds, total: 3.72 seconds

4.43.18.6. Executing AIGER frontend.
<suppressed ~15634 debug messages>
Removed 24951 unused cells and 37944 unused wires.

4.43.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4495
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      344
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:           input signals:      543
ABC RESULTS:          output signals:      993
Removing temp directory.

4.43.19. Executing TECHMAP pass (map to technology primitives).

4.43.19.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.43.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001100 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~649 debug messages>
Removed 856 unused cells and 66535 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/alan/app/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$ca70a27d8d5dedb1902ce622d792211f3154a048\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$8d74306567d34b8c8a1a5e9c7f3e96c518dff826\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$5bc4b34d04423f5c10a1f36d396093524460bd02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$582b2401c1fc478ca982a3e77fd4ea3d4d27c30a\$lut for cells of type $lut.
Using template $paramod$53e3462453d571d93686de391da8175710cf9197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$0e2f95e8976e406a3c7aca2189dd6f7a93d3a259\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$475d219d11bc49fef2b2d3ed35006326b20395ab\$lut for cells of type $lut.
Using template $paramod$5550e33047869e47eb1cf7387c61abc928431cba\$lut for cells of type $lut.
Using template $paramod$ac8cc7a57937c534ca8f2a10083f65205e6cb978\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$a78570fb0d1b28fa97018aef0f6c13e479711d10\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$dc83a80120d64d8f0a0556a90cfe2db67ae4f49e\$lut for cells of type $lut.
Using template $paramod$52c07f038eae9a4e56b8495846bccfd5d15e58d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$1dbc005c3ca46176ed5f71d3318762a2498d170f\$lut for cells of type $lut.
Using template $paramod$7c6259655f13ee2343e424b57bc63dbdb6d8c14f\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$7c7b31b0121ea340920f4564b00cf19c3744cc30\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$94d2f1f461ef911482e15efdba185521de732c99\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$f19bb98065b4fd82c0d3adf2bdd66b5e0c3971a1\$lut for cells of type $lut.
Using template $paramod$36b7d8209200ca95c844934f9e4add2d5121b073\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$43ec79bb22f4aa0d5a0040928d1d72c5d610cc7a\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$f7c513d7fb312b4781d125043c91e24f75281b19\$lut for cells of type $lut.
Using template $paramod$65ded9066c2ba0c381446d7e483a87d0bcfafbb2\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$a511f425a16be7369933baa8c17a62ec61a7d7bf\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$debd9b669717840687fe3e52f7822c4b59921848\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$effc44ab0854ffda2bc26df074bce5c5127889aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$c0c76f8941f8e70af5eafee50342e63bb4e66d09\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$ef621a45f12cfbce183ce3c31c0251e2104a98f0\$lut for cells of type $lut.
Using template $paramod$a236c3b065137e67df1aea88e80358ff333a0873\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$ba07846b1e706d3eb2010a528b0f0417e3645924\$lut for cells of type $lut.
Using template $paramod$9c65fdfac74256c2eb67dd209b598e25d1f0a099\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$7b46a32c1049e622a02ec7883167c6b41121d22f\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$34d8179c3f4e5c9b014184678126740a73fec819\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$2bbec90035bea8ace991b30dd6d61930d1c61b49\$lut for cells of type $lut.
Using template $paramod$3cbeb0c9c05219076d15c80ba61981b72b36edc5\$lut for cells of type $lut.
Using template $paramod$3a85cae28c5fd35e528eb8d8926ebcec25d340cb\$lut for cells of type $lut.
Using template $paramod$7349b8213f82c3cd771c65601300182c2fb68b95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cbf0a50c953b6a4c7e5a4cf3ec7fcd294af3c37d\$lut for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$84abafac600770dbecbd08e858f90b0a8d019d50\$lut for cells of type $lut.
Using template $paramod$a94920e137a1d383e450283994a8db9026d43bad\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$3cb3dc9da68aea393685c8577cc334b15108e7a1\$lut for cells of type $lut.
Using template $paramod$048d747237dc7c0c9b3ac38b28fd102440b9c369\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$b83f4a21de67066a01d67e0f01738171ee1ff3d8\$lut for cells of type $lut.
Using template $paramod$cc88270836ca29009a83d7e3eaf54afc4b29bf0a\$lut for cells of type $lut.
Using template $paramod$1bf3509a544426de1daa8b6919ee1df60c7165ec\$lut for cells of type $lut.
Using template $paramod$3977c724a41263594792e11f1b6eae2f6b247db9\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$38400b76de2b00d7d5f8f09de118b82fd1b8be0a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$994d90e9e38bc4b3e41611c486bc42235dc97a88\$lut for cells of type $lut.
Using template $paramod$87b6ffc82a0cfa8ffdae60dd86ea6be2751b8f53\$lut for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$971c96a6107691db6c8f0727e3ad4bbc4f568e55\$lut for cells of type $lut.
Using template $paramod$f86e0bf0174433e9adc09e5258822e4e829338f2\$lut for cells of type $lut.
Using template $paramod$de04cb9fed08da92a34d101e5e82912c17d40d8e\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$45ba4a6366327f37846e6ac21a38bf61356e3037\$lut for cells of type $lut.
Using template $paramod$d5a9679fba7c57b2aab43e04d37389000bd8f342\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$a6f04dab9c72008face1bf5f4e39156266fce6ba\$lut for cells of type $lut.
Using template $paramod$67989c08f2921f3e4778e541f233a053964dcb70\$lut for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$1c863537316cc1a83bc4ccf6a1ca3bdcec392cee\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod$1958166857ea2b2f920d94647a757f0649f8e058\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$3fa2c0c7c5b627eb96459909f2ad868d65e6ac08\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$5995d6d099b139e85f99f4dc922eeb853038f669\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$2ef40d966d2bcfbfb80349005120d3c7ebf3979a\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$7aee9f69444623e4c83a876d7b49067bd9373c95\$lut for cells of type $lut.
Using template $paramod$7a96d62884cccd5a8d3fffeab24306862b39f37c\$lut for cells of type $lut.
Using template $paramod$bd94f6f9aa560b930749f577496637453f745c70\$lut for cells of type $lut.
Using template $paramod$03bfaab2e766db031b011ae3c0c4b57f383b6d20\$lut for cells of type $lut.
Using template $paramod$9454f864802b3783b0ba0b67368d1d2485660739\$lut for cells of type $lut.
Using template $paramod$10f2dd038622e0c8898d43909acfd6e0d7dfa284\$lut for cells of type $lut.
Using template $paramod$6b7152a2372b120c8fb531282b7739da8442fd16\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$dd091041be455612934bb13bfe851569d81ed6b5\$lut for cells of type $lut.
Using template $paramod$9eed22699c2653b52e395b92910215456ca209e1\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$95f6b803d491f63a27cd8c5699e379898023e461\$lut for cells of type $lut.
Using template $paramod$35161918b92fc22c641ee6415c52d6dfd76a8a67\$lut for cells of type $lut.
Using template $paramod$9df4a4fa550f7c33dbf8d916700bf3fa2c854ac2\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$d0e491e5050f8c06ceb795486affe6966c7741f6\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$233fbc92387086e52d615daac174cde64ececd91\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$e85cc0e3d28ae591110b658d121f79c029b60cf3\$lut for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod$f2572bd04939189aaa86d3f24d7686c9392b7e1b\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$3d195e6340fb4ccd83ff22df2e0bf19795a9b4e7\$lut for cells of type $lut.
Using template $paramod$bcae70a9660d397f29c760d17d9a062af145206e\$lut for cells of type $lut.
Using template $paramod$55899bbc3890f7f279cb176a0b0f1c9447266c71\$lut for cells of type $lut.
Using template $paramod$9f1935e051f8c6f736a49b3d096b8ed95216f427\$lut for cells of type $lut.
Using template $paramod$f0b493acc9c2c1f22184c8d54b35bed5c465d67a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$207f075d283c1546597be57aa11364883152a9ad\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$ec680736eb7431fec2243059f9f072ded3bbc07d\$lut for cells of type $lut.
Using template $paramod$93d76e007098c6f6075be768abeacda4627e26ab\$lut for cells of type $lut.
Using template $paramod$acfb36d9d13aca7dc4182567ecfbcda5ff3345c0\$lut for cells of type $lut.
Using template $paramod$be7d285839094089bcbdd4b65d5f43a5485b6e28\$lut for cells of type $lut.
Using template $paramod$f2af9c41cd1eb521f8d58b93256a449a017e74c3\$lut for cells of type $lut.
Using template $paramod$17d6935ad7ab11d58264abcecc3d99f6a3cb153e\$lut for cells of type $lut.
Using template $paramod$ddc6f4fe74ed36832c5cee6594285c38523f3d9c\$lut for cells of type $lut.
Using template $paramod$558143c28598547a737b3b97a95b2191d686d628\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$04b76070d08337bc357baf9f0d16e1e6b20124d5\$lut for cells of type $lut.
Using template $paramod$a08fe2462bdcdc30db8a81758ff51b6fe69add33\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$74d44973a6ed6d43c071f676621e9d89b5722db8\$lut for cells of type $lut.
Using template $paramod$65dcd6a046f3c75e3ca8da408af4f6004821014f\$lut for cells of type $lut.
Using template $paramod$81eb0732d7b3af233da1c37301641c6199be53e4\$lut for cells of type $lut.
Using template $paramod$4479739115bcbc1a26a92be838010a53e2db4135\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$b156d7d727608c05895aa1bad12c9b2bf324dee2\$lut for cells of type $lut.
Using template $paramod$3e1b1e252614c8141d719bd501dd96766f91f62e\$lut for cells of type $lut.
Using template $paramod$1b4dd6457d07f8f165ec99061b8d6c5023635c5b\$lut for cells of type $lut.
Using template $paramod$e965d68b21f8c31e817ebda39b422eb46f4f3e56\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod$4e09fb85ad5980549134c5674f63e37de31e60bc\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$0ed9ea592dc2102b3d3d44d44c36090bf9578302\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$bba2996181a0535f17751fa07ec087b97f73d35f\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$2c1c2183c0558f2e63975c2497071b95f690b06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$f019b2c602ecd9ed4136572df2723ed58884f4db\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$9264cd5418c36d754331aa206e64072e8dbf89db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$e6f6c0e4217c8e5f63922112eeac136d98b65d10\$lut for cells of type $lut.
Using template $paramod$b8f75cf9c6c06c079da053f4aa60c4d5363c32b3\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$cdaacf07fc4c183a1a69c43d003fff2afeef5be4\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$f840a6057f1d372c3e6a8a9fa5382749feb221f5\$lut for cells of type $lut.
Using template $paramod$fbed19fb84ee7c8a884778d28a96daea96245184\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$20f82dd03802038bc013e5804609eaebb5d257db\$lut for cells of type $lut.
Using template $paramod$9ff8b9db359073556cfbd9a5aafaed5662d81447\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod$9a7e04f5a871ec3543727abf01a41cafb4311d3b\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$0166258e25a172f602a25320a6bb185cfaa3b953\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$d980e96aaa8fd1a44dd0a77b7b61a6fcf6e1f9d5\$lut for cells of type $lut.
Using template $paramod$e39301e8dc62e3e527929a9090d1daa12deb6160\$lut for cells of type $lut.
Using template $paramod$f1acefca719ec3d718b6a1c59e0caf49c609395e\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$908f47c264ca19cc0c21d07b63a487a6b042de45\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$c3e907ce119237dae9cf86af6c990187395403d1\$lut for cells of type $lut.
Using template $paramod$66666cc9990e27949dc3e97b114719658aa04b73\$lut for cells of type $lut.
Using template $paramod$fc35a39fedf42ea8b0283083dd8ffab5b5de9325\$lut for cells of type $lut.
Using template $paramod$f2eb79c39ebb491523afc78d2af354df9964ff6f\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$3afaacb47bae8874b9643c6a6ae9ee8474b6dd27\$lut for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$c90081297ef9b4cd4e0c881349fd936d79594da6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$1b48bc962a0c1e178183f21032378372adc5e26c\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$c8b94778575946887701442ba93976edace11e21\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod$575ba0d9ade37f7b0510e5c68e8dd03f024db8e1\$lut for cells of type $lut.
Using template $paramod$94eb430115c8cdb12a3b9bd9a645f11f8cbd5741\$lut for cells of type $lut.
Using template $paramod$4da2968a38813be585b46e20e9ee8670b201e6eb\$lut for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$b04322c8506fa398de524fd60b089e4970a9dc9c\$lut for cells of type $lut.
Using template $paramod$b9ae2725032d016e61ed1b354a201a6f6dd7b642\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$f5d1c5d5f77f45ffe17befc28ba399e703b6f0a5\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod$28c0cbe87b33f5243d9d17bf8da3dd9a7a40ef6c\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$febb8df435fb387aafae61fdf84a8c9aab9a8469\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$c328927aeeb38d9f70efc10a4d50825d27e90396\$lut for cells of type $lut.
Using template $paramod$a39e9b040c600be8b32ed3010c751970388c7358\$lut for cells of type $lut.
Using template $paramod$81018019865ce3c4ae4ecb45a20b7a601d39d0c8\$lut for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$d2e295582df04b6c15b0e236ed385671c7e08a4f\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$87cad75e5228984b6c2387055450005570b7eea8\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$80acb0d8e79f3a1d969f65cd1beece3d97afb3a8\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$2eacb258319dad6e02f38d192bc514d67ff39629\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$181733d3e31dcdcea8c52d0a4fc252b3aa453564\$lut for cells of type $lut.
Using template $paramod$7e46ff8e52f2fa4e656d9bd34c85231d9a7ff529\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$580d0eb68959e8fd1f3cbc1040e302a5edaaccba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$b45c87067c4fd0088abb66b765df3c35090cb21b\$lut for cells of type $lut.
Using template $paramod$9dfe2a25d99d8640a9f67a2438aaca85b684d257\$lut for cells of type $lut.
Using template $paramod$239081b1531d84a8a5bcf44e8905df542d8d240e\$lut for cells of type $lut.
Using template $paramod$4d7dc822e6ac78c7574e16060f5e26124cddca40\$lut for cells of type $lut.
Using template $paramod$bd1d1a363c4994eeff85d6986fb97ff57f5f6978\$lut for cells of type $lut.
Using template $paramod$4f885685dad0f4b3e324e9c13364f17ead36f4ec\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$53b0705ce7a1c0f264afde9f490d5b4f3eadaad5\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$cba3b01c44031fc5104a4a287afaf982bceb67c6\$lut for cells of type $lut.
Using template $paramod$1386676ffd991b1cc3b13987271a2878ed8315a5\$lut for cells of type $lut.
Using template $paramod$a611082eafbe077768feac0749a8c9c73fa07c20\$lut for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd\$lut for cells of type $lut.
Using template $paramod$0f96367495bfcf9c3e06f1a01699c5c8c0f8b1b0\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$5a6111c4a45b3995029d6750040ae770ab8f396b\$lut for cells of type $lut.
Using template $paramod$355b44c9fea23e82c377a6f2876b97afe91b18c2\$lut for cells of type $lut.
Using template $paramod$071a0c34eb5fab1b6e81f2ff6a346df81e2fff61\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$f708b7057af81b2f8c1afe1f7353a41e38939997\$lut for cells of type $lut.
Using template $paramod$366b24b1b7f97168084763dbbda4416d4b1365f2\$lut for cells of type $lut.
Using template $paramod$b75445e6f12ca134b548f1a334e47ff103467810\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$bee9a279a8dfda7f4139e66624c23c2f13544e5b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$89968a75cd461967ed73db8ea07d0b7442f889e1\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$2fd7bfe0c6351a400ebd96beff2d804d49af26b0\$lut for cells of type $lut.
Using template $paramod$9c6b493fc0429ea7b00892a5cee9b5f5f9204c24\$lut for cells of type $lut.
Using template $paramod$47c21ed260206bae3c8f3c62dd9f416abc06ccf4\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$de2b92d66e62d2468c774d4959d51c030800288f\$lut for cells of type $lut.
Using template $paramod$5e35465a4bcf695a33474c0bc0563e2916a1c649\$lut for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$ad622146fd697e3402bf7fbeec2d8f512d126d5b\$lut for cells of type $lut.
Using template $paramod$3be30a5a9f993377f0c44a54aadf0fabaaafa2c9\$lut for cells of type $lut.
Using template $paramod$3d543628c4af4d7fb6e57a606c2eecb6746b805a\$lut for cells of type $lut.
Using template $paramod$de97368890ede8e57dda90b22a77a439c105d451\$lut for cells of type $lut.
Using template $paramod$fcf06951cc5b75c7f5aa77c20fa157e334adbf64\$lut for cells of type $lut.
Using template $paramod$250fbcc6263177ad1751ac3b022a0a4cec921836\$lut for cells of type $lut.
Using template $paramod$5002424fb13e71fe3d63c5ae16358968d083bd9b\$lut for cells of type $lut.
Using template $paramod$ea723d823a31636131ef13e2fd8d3269fddd1aaf\$lut for cells of type $lut.
Using template $paramod$fa1e55229f23c8a4f6ce714d7cbc9cadbce1fa6f\$lut for cells of type $lut.
Using template $paramod$9e0d89c4110f583bc73f3f0007265220786466e0\$lut for cells of type $lut.
Using template $paramod$83a33ca0034167cc5921ee561c03e33f5afb7b55\$lut for cells of type $lut.
Using template $paramod$312a3e4e2c43f5d2d897ae82ee7dd60e311d4091\$lut for cells of type $lut.
Using template $paramod$90bf02bfbc9ec8907e9d716c05e921b93d4705fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$7c95eb9ffb3745d144aa54b7ec4727e30f2a505a\$lut for cells of type $lut.
Using template $paramod$2aa716f9a4c5591c2aa6059f9b8a14d113f28078\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$8366eba0f474819b476677d968a415bdc5fc8883\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$3c64762f56d2dfc9226156923515f492b69b41a9\$lut for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$98bdbeec8e647ab0c52bf3f77eb419c5f4402d74\$lut for cells of type $lut.
Using template $paramod$ddcec111bec35f9addfb4f5ade0ba6a6aa1a1734\$lut for cells of type $lut.
Using template $paramod$e74c6d7f83ed2ba979c49d744d363e1f6c161561\$lut for cells of type $lut.
Using template $paramod$6efbfa72ec6f4430f746a9eeec729763cf9dc3a0\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$cd23dab4b51a0be18a2714a1c72bc51208a54007\$lut for cells of type $lut.
Using template $paramod$480273aedff341609bb0d70e79d3d629c4101764\$lut for cells of type $lut.
Using template $paramod$b7e860f934e8642e66b60ae3cf8b6ac6ec7368db\$lut for cells of type $lut.
Using template $paramod$112a693e5ca6c7bf4cc4ae8b7a57bb37bee09b00\$lut for cells of type $lut.
Using template $paramod$bfd88c5f5426114d2426b8af3730844200e88f96\$lut for cells of type $lut.
Using template $paramod$443bed75fe433d435805c2f72215d7ab7dce5dd7\$lut for cells of type $lut.
Using template $paramod$4e79aa6839e287ee36e65fa83c13a532a028e9cd\$lut for cells of type $lut.
Using template $paramod$6af1cc63f5f1a29e0831841d508d8c51df9851c5\$lut for cells of type $lut.
Using template $paramod$3b77d611b6ff6bb4f151534a7c73ecfabc8b0452\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$7d0b5a892d0565e1d96f19ab48485535d36638d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$59d0e3f46dbcc2f9af7f7a26a972f6ad68854e4c\$lut for cells of type $lut.
Using template $paramod$b574a45e447526d24162a8f5310b0931c2227a89\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod$5670ef25890f6b626ee4d345034861c7c164cb83\$lut for cells of type $lut.
Using template $paramod$e76151b422bad8bc81a4515c18f7489f7b34cd59\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod$626c926c090c24ceb89df275614206a0a54168a8\$lut for cells of type $lut.
Using template $paramod$dc8f0be42379c903926eb5c45306997db4c0a27c\$lut for cells of type $lut.
Using template $paramod$599ddd1535c1b05e3a58ce55fa4ef8fc792b1d67\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$0b6870f32545ff49ea994cd8eb04418a23eae342\$lut for cells of type $lut.
Using template $paramod$5132bd7bda59a227f1c4c1d8c0411aefb54c51f4\$lut for cells of type $lut.
Using template $paramod$8e7ac30f376a12d4253ecf1aa86ed3f679fd63eb\$lut for cells of type $lut.
Using template $paramod$e77dfcebfafd1b28481271247adc84662b57a60b\$lut for cells of type $lut.
Using template $paramod$cbea2d4d520f64cae694e02ff7f67ddafd2047d5\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$b86d8edbc8b1d101a79459c2636585f5fe6312aa\$lut for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$7b38b1206b08baceb8a92835c1d520f9a8a37658\$lut for cells of type $lut.
Using template $paramod$cd3bf93ad132a1f36ec8403a97f603e24645aec0\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$281d7d2f622df4f002cd717126ffd4e322f859a2\$lut for cells of type $lut.
Using template $paramod$7d0aa94055a209a2a2b000cbee77033a57beaf0d\$lut for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$11c8a0532ba9d971252419a72d4f85ab2c4dc081\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$32218055f2504e562f91aae196e4a7b00a3db31a\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$233b70872b0d11ad6386b65bc4d8864ac02395bb\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$f8d781f8cab4510a0e293986ecff1f154f950409\$lut for cells of type $lut.
Using template $paramod$e412821338883e25f2e0d1a1d7fada158db69807\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$b9f1cc075fd5e1dc13f6aa9fc152bf79a0f71ef7\$lut for cells of type $lut.
Using template $paramod$2c56adda0f23d3add745fd9eb8ad3ffc02c981b6\$lut for cells of type $lut.
Using template $paramod$38d8b27c161e02dc3f9b77b3b2801c31ff148e99\$lut for cells of type $lut.
Using template $paramod$4c1dafd61a49bac7b9ed3ad088eb60b4aceb6b22\$lut for cells of type $lut.
Using template $paramod$ac0496fcebb0f2011b0bd8f43e25017a354391ee\$lut for cells of type $lut.
Using template $paramod$b191695349501b3c1003e90f2d9ac60d767bdeed\$lut for cells of type $lut.
Using template $paramod$c47b4a6a89dc2f20e82f3a0fa8adca73da029604\$lut for cells of type $lut.
Using template $paramod$b66d80b0cbf10eb5fce477a3738322bad7230390\$lut for cells of type $lut.
Using template $paramod$1343edce7d3a957b4ed0f1f83825df9a2e0b3f18\$lut for cells of type $lut.
Using template $paramod$5fc61e24cdd1ff578cfb422e177dea6b2c21df46\$lut for cells of type $lut.
Using template $paramod$b1d41c251992348e752b19c12db8a58434359feb\$lut for cells of type $lut.
Using template $paramod$169de26690e8cc55adb262f2943c8a6710aaf0d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$6cf1e67d26413c445ad4b253ded4804bdce8be18\$lut for cells of type $lut.
Using template $paramod$dd7c1583fe0ade167c7826c594e5d16b758a72fe\$lut for cells of type $lut.
Using template $paramod$0923960fd7832301df742040da39a260f4e26f51\$lut for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod$8284ee9e75ae6412880956cf406b46fcb4320b90\$lut for cells of type $lut.
Using template $paramod$9e1755e3954600257bb9b9ab192e2c0243b0f35a\$lut for cells of type $lut.
Using template $paramod$40aec0ed5f327702430cbc466f51b2d10c03091a\$lut for cells of type $lut.
Using template $paramod$a619374511796b51d4d7b6ef1cc75f27c77c5024\$lut for cells of type $lut.
Using template $paramod$2ed927f7115580f1a4860d250759265a594510e1\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$134ff8682de338bde0aa2a3712804860dfc70a02\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$bc0db0d82b22a7a85090b545a2e36e6b38af48d4\$lut for cells of type $lut.
Using template $paramod$4041094bc579bb56db91a46789c480c943397fc8\$lut for cells of type $lut.
Using template $paramod$1a7ec66c90336a030f683469530d49d7f8234ddb\$lut for cells of type $lut.
Using template $paramod$3805d2c960ff8143ced45f91b64245ae89250aa0\$lut for cells of type $lut.
Using template $paramod$b25b13209cff296162ed96294a67333bb2ff1fac\$lut for cells of type $lut.
Using template $paramod$818104d74e99f98fca1645547d929ba06538e890\$lut for cells of type $lut.
Using template $paramod$e0b274e4c394639a21abb9b7fa43f480bb375b85\$lut for cells of type $lut.
Using template $paramod$6f589720d3806edfdf31d868029c2254ecef77c5\$lut for cells of type $lut.
Using template $paramod$2eec29b4d564b6d33ebea335a66fdc26438ed512\$lut for cells of type $lut.
Using template $paramod$5eb2943b6d2b97bbf5ee219b6040b79930719060\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$360e0a7660009284231ad04d7e026cbdfa7b9c03\$lut for cells of type $lut.
Using template $paramod$cd35857a9ef9537eac3e33d18425da57e6c128cb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod$70254f3ca5002cd5d3fe8c766fa21483ca9b6f03\$lut for cells of type $lut.
Using template $paramod$68eca64f97a754595b5ef818cbff73c395167921\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod$4c8de682f2508054a5f7f13444038e3331866a9d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$091020fc4c81b92d40cf9301ee038f3ac6e03908\$lut for cells of type $lut.
Using template $paramod$b7716129dc809f83e207ea3308668d49efa22e35\$lut for cells of type $lut.
Using template $paramod$4e85fb4b972f42a938ba339b76953ed6750228fc\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100100 for cells of type $lut.
Using template $paramod$32c48a69e3acd22031599a3593da71076425a763\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$70030fad4752898f91dbdc976f7643d169393c6b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$d077760500d22606291b3062f511663cb1c1101b\$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02\$lut for cells of type $lut.
Using template $paramod$02f8afd8ab3ea00559be39e5a9e481f7578b1902\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$b9da1c98db16dca7832889b44d3942f9ef51a26a\$lut for cells of type $lut.
Using template $paramod$c244211b162763cc5b8606c674b3815ad5b3d663\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$819950977cea75abcdb6647b62839bb5d18f05bc\$lut for cells of type $lut.
Using template $paramod$04c0d0ec3cfefc07c72f9354ed04757001f0f844\$lut for cells of type $lut.
Using template $paramod$c39bbcce81dae514aefd17dbc9fef8e011d41497\$lut for cells of type $lut.
Using template $paramod$af5fca15e234686148fab1a0abbefc3f847ca99d\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$cfca0d60a5530b0ba2f6892ecc3e0931abb488df\$lut for cells of type $lut.
Using template $paramod$66f476b5322da6a457769f356c73a5789643c02f\$lut for cells of type $lut.
Using template $paramod$59325520b3f64032858d4707227e9e2da57e394e\$lut for cells of type $lut.
Using template $paramod$c79843a7a21eda73c585e76a35dd51b0a4d6fd36\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$bb2c6f94f278739dbc4cbdcc1656474af7a8f667\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$247b9f770cbc5fb75c0d8b7d5cd0d69ef97e8a15\$lut for cells of type $lut.
Using template $paramod$c7193a90cd4a7a0c4ab677b56d675eb5640d2b8e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$1d45edc614defc815d133246b330a66b08944a6c\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$5b4061d5ffadcb791c1e030ff6ae7d405ad13188\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$ef96da75fd5d12ea1d35c52a6ba59013d8e2c059\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$aad870f7c4ba1dc3abe5883b37046fc54735bb1e\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$2bf796e0fd6e6f7f76aac424a34e617ed5d61822\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$a0564496f944911d8e3cda1f371162a24de310cf\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$700f9c226918e1ac5d98c724d270422c3b9e61d9\$lut for cells of type $lut.
Using template $paramod$70dcc34b3190ff5541006bab0f38ffad9d439d5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$b66813d22eb1eddfce67db001b68f8ce23980556\$lut for cells of type $lut.
Using template $paramod$59eef270b28c66ba07a8e57f2a063623e8d43b8d\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod$d347749c4845db0c00bf65461d7b1877f279a8ba\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~13255 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$9642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$auto$opt_dff.cc:272:make_patterns_logic$11340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$8423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$148936$lut$not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6603$1406_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7360.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$opt_dff.cc:272:make_patterns_logic$45637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$20051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$20051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$20035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$20035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$20035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18456.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$\mem$rdreg[0]$d[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$6467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$7458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$15038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$15038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$18904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149055.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$5443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$148936$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$10114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$10248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$10285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$10422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$10501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$10508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$10508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$10802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$10837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$10967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$10986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$10993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$10993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$11000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$11125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$11146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$11265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$11588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$11642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$11816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$11858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$11902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$11909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$11909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$11925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$12433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$12558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$12631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$12934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13247.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$5443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$13977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$14332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$14409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$14835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$15491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$15574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$15759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$15951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$15980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$16100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$16693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$16762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$16847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$17027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17055.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$5449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$17356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$17374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$17451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$17512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$17591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$17670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$17798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$17888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$18291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$18851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$18904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$19167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$19336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$19571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$19932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$19959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$20035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$20040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$20658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$5394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$5423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$5443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$5744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$5849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$5999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$6602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$6623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$6746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$6797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6812.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$6930.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$6980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$5773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$not$/home/alan/Documentos/teste/build/colorlight_i5/gateware/colorlight_i5.v:6604$1407_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$7970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$7981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$7990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$14723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$8423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$8515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$8527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$8982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$9624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$auto$opt_dff.cc:272:make_patterns_logic$11320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$opt_dff.cc:272:make_patterns_logic$11300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$9823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$9832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$auto$opt_dff.cc:272:make_patterns_logic$11260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$9972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$opt_dff.cc:272:make_patterns_logic$11300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$auto$rtlil.cc:3372:NotGate$47148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$flatten\VexRiscv.$eq$/home/alan/app/oss-cad-suite/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3343_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$flatten\VexRiscv.$procmux$5003_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$12184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$7523.B_AND_S[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$11724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$11311.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.io_mem_cmd_valid.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$12785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_IS_DIV.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.decode_RS2[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$auto$share.cc:669:make_supercell$11783.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$10515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$7523.B_AND_S[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$14613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv.IBusCachedPlugin_cache.io_mem_cmd_fire.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$7449.Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_decode_RS2_2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$13141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$10615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$13180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$14069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut\basesoc_timer_zero_trigger.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$procmux$6185_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$8767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$12346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$13759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut\socbushandler_master[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut\socbushandler_master[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148942.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149053.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$auto$abc9_ops.cc:595:break_scc$50878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$19383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$19275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$18478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$18056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$17870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$17467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$17423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$17154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$16587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$148936$lut$aiger148935$16201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$16085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$15659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$15520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$148936$lut$aiger148935$15375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$15215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$148936$lut$aiger148935$15145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$148936$lut$aiger148935$14935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$149807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 9811 unused wires.

4.46. Executing AUTONAME pass.
Renamed 15152 objects in module colorlight_i5 (1355 iterations).
<suppressed ~15152 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

4.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     7386 wires
    34846 wire bits
     7386 public wires
    34846 public wire bits
       24 ports
       66 port bits
      107 cells
        3   $scopeinfo
       63   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       34   TRELLIS_IO
        1   USRMCLK
    10127 submodules
      344   CCU2C
      121   L6MUX21
     5576   LUT4
      943   PFUMX
       24   TRELLIS_DPR16X4
     3119   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
      107 colorlight_i5

        +----------Count including submodules.
        | 
     7386 wires
    34846 wire bits
     7386 public wires
    34846 public wire bits
       24 ports
       66 port bits
        - memories
        - memory bits
        - processes
      107 cells
        3   $scopeinfo
       63   DP16KD
        1   EHXPLLL
        4   MULT18X18D
        1   ODDRX1F
       34   TRELLIS_IO
        1   USRMCLK
    10127 submodules
      344   CCU2C
      121   L6MUX21
     5576   LUT4
      943   PFUMX
       24   TRELLIS_DPR16X4
     3119   TRELLIS_FF

4.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: f6fcc772d9, CPU: user 28.58s system 0.51s, MEM: 647.54 MB peak
Yosys 0.57+263 (git sha1 637665c9d, clang++ 18.1.8 -fPIC -O3)
Time spent: 27% 1x autoname (9 sec), 13% 11x techmap (4 sec), ...
