Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "top.v" in library work
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work> with parameters.
	max = "0101000101100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
	max = 13'b0101000101100
Module <top> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:1780 - Signal <stop<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <stop<0>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <start> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <received_data<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Tx>.
    Found 8-bit register for signal <led>.
    Found 15-bit up counter for signal <counter>.
    Found 1-bit register for signal <enable_rec>.
    Found 1-bit register for signal <enable_trans>.
    Found 12-bit register for signal <encoded_data>.
    Found 4-bit up counter for signal <M>.
    Found 4-bit up counter for signal <N>.
    Found 1-bit xor8 for signal <parity$xor0000> created at line 23.
    Found 10-bit register for signal <received_data<9:0>>.
    Found 1-bit register for signal <reg_slowclock>.
    Summary:
	inferred   3 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Xor(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 15-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 16
 1-bit register                                        : 14
 12-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 12-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch encoded_data_11 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <encoded_data_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <encoded_data_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 15-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 1
 1-bit 12-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch encoded_data_11 hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <encoded_data_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <encoded_data_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 101
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 14
#      LUT2                        : 16
#      LUT3                        : 17
#      LUT3_L                      : 1
#      LUT4                        : 11
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 14
#      MUXF5                       : 3
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 55
#      FDE                         : 36
#      FDR                         : 15
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                       38  out of    960     3%  
 Number of Slice Flip Flops:             55  out of   1920     2%  
 Number of 4 input LUTs:                 66  out of   1920     3%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    108    23%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16    |
reg_slowclock1                     | BUFG                   | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.065ns (Maximum Frequency: 197.433MHz)
   Minimum input arrival time before clock: 4.151ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: 7.562ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.065ns (frequency: 197.433MHz)
  Total number of paths / destination ports: 361 / 32
-------------------------------------------------------------------------
Delay:               5.065ns (Levels of Logic = 2)
  Source:            counter_5 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_5 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  counter_5 (counter_5)
     LUT4:I0->O            1   0.704   0.499  counter_cmp_eq000016 (counter_cmp_eq000016)
     LUT4:I1->O           16   0.704   1.034  counter_cmp_eq000063 (counter_cmp_eq0000)
     FDR:R                     0.911          counter_0
    ----------------------------------------
    Total                      5.065ns (2.910ns logic, 2.155ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_slowclock1'
  Clock period: 4.500ns (frequency: 222.222MHz)
  Total number of paths / destination ports: 242 / 62
-------------------------------------------------------------------------
Delay:               4.500ns (Levels of Logic = 2)
  Source:            N_0 (FF)
  Destination:       N_0 (FF)
  Source Clock:      reg_slowclock1 rising
  Destination Clock: reg_slowclock1 rising

  Data Path: N_0 to N_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.824  N_0 (N_0)
     LUT4_D:I3->LO         1   0.704   0.179  enable_trans_cmp_eq00001 (N2)
     LUT2:I1->O            4   0.704   0.587  N_and00001 (N_and0000)
     FDRE:R                    0.911          N_0
    ----------------------------------------
    Total                      4.500ns (2.910ns logic, 1.590ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reg_slowclock1'
  Total number of paths / destination ports: 40 / 31
-------------------------------------------------------------------------
Offset:              4.151ns (Levels of Logic = 3)
  Source:            switch<3> (PAD)
  Destination:       encoded_data_1 (FF)
  Destination Clock: reg_slowclock1 rising

  Data Path: switch<3> to encoded_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  switch_3_IBUF (switch_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  Mxor_parity_xor0000_xo<0>4 (Mxor_parity_xor0000_xo<0>4)
     LUT2:I0->O            2   0.704   0.000  Mxor_parity_xor0000_xo<0>10 (parity_0_OBUF)
     FDE:D                     0.308          encoded_data_1
    ----------------------------------------
    Total                      4.151ns (2.934ns logic, 1.217ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            reg_slowclock (FF)
  Destination:       slowclock (PAD)
  Source Clock:      clk rising

  Data Path: reg_slowclock to slowclock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  reg_slowclock (reg_slowclock1)
     OBUF:I->O                 3.272          slowclock_OBUF (slowclock)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg_slowclock1'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            Tx (FF)
  Destination:       Tx (PAD)
  Source Clock:      reg_slowclock1 rising

  Data Path: Tx to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  Tx (Tx_OBUF)
     OBUF:I->O                 3.272          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               7.562ns (Levels of Logic = 4)
  Source:            switch<3> (PAD)
  Destination:       parity<0> (PAD)

  Data Path: switch<3> to parity<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  switch_3_IBUF (switch_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  Mxor_parity_xor0000_xo<0>4 (Mxor_parity_xor0000_xo<0>4)
     LUT2:I0->O            2   0.704   0.447  Mxor_parity_xor0000_xo<0>10 (parity_0_OBUF)
     OBUF:I->O                 3.272          parity_0_OBUF (parity<0>)
    ----------------------------------------
    Total                      7.562ns (5.898ns logic, 1.664ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.19 secs
 
--> 

Total memory usage is 4472044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

