Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Dec 13 17:19:02 2019
| Host         : LAPTOP-4UI7L5JN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : xa7a100t-csg324
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk_200ms_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_25MHz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_50MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_100ms_reg[9]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: music_generator/clk_8Hz_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vga0/VGA_HS_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.181        0.000                      0                  341        0.101        0.000                      0                  341        3.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
music_generator/clk12MHz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                   {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0                   {0.000 25.000}     50.000          20.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
music_generator/clk12MHz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                        79.391        0.000                      0                   35        0.280        0.000                      0                   35       41.167        0.000                       0                    20  
  clkfbout_clk_wiz_0                                                                                                                                                                    47.845        0.000                       0                     3  
sys_clk_pin                                  4.181        0.000                      0                  306        0.101        0.000                      0                  306        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  music_generator/clk12MHz/inst/clk_in1
  To Clock:  music_generator/clk12MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         music_generator/clk12MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { music_generator/clk12MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.391ns  (required time - arrival time)
  Source:                 music_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.287ns (41.433%)  route 1.819ns (58.567%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[3]/Q
                         net (fo=2, routed)           1.093     3.262    music_generator/count_reg[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.386    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.936 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.936    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.093 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.726     4.819    music_generator/clear
    SLICE_X4Y105         FDRE                                         r  music_generator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.590    84.926    music_generator/clk_12MHz
    SLICE_X4Y105         FDRE                                         r  music_generator/count_reg[16]/C
                         clock pessimism              0.094    85.020    
                         clock uncertainty           -0.176    84.844    
    SLICE_X4Y105         FDRE (Setup_fdre_C_R)       -0.634    84.210    music_generator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                 79.391    

Slack (MET) :             79.407ns  (required time - arrival time)
  Source:                 music_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.287ns (41.634%)  route 1.804ns (58.366%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 84.927 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[4]/Q
                         net (fo=2, routed)           1.088     3.257    music_generator/count_reg[4]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.381    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.931 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.931    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.088 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.716     4.804    music_generator/clear
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.591    84.927    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[0]/C
                         clock pessimism              0.094    85.021    
                         clock uncertainty           -0.176    84.845    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.634    84.211    music_generator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 79.407    

Slack (MET) :             79.407ns  (required time - arrival time)
  Source:                 music_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.287ns (41.634%)  route 1.804ns (58.366%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 84.927 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[4]/Q
                         net (fo=2, routed)           1.088     3.257    music_generator/count_reg[4]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.381    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.931 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.931    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.088 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.716     4.804    music_generator/clear
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.591    84.927    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[1]/C
                         clock pessimism              0.094    85.021    
                         clock uncertainty           -0.176    84.845    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.634    84.211    music_generator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 79.407    

Slack (MET) :             79.407ns  (required time - arrival time)
  Source:                 music_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.287ns (41.634%)  route 1.804ns (58.366%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 84.927 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[4]/Q
                         net (fo=2, routed)           1.088     3.257    music_generator/count_reg[4]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.381    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.931 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.931    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.088 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.716     4.804    music_generator/clear
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.591    84.927    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[2]/C
                         clock pessimism              0.094    85.021    
                         clock uncertainty           -0.176    84.845    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.634    84.211    music_generator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 79.407    

Slack (MET) :             79.407ns  (required time - arrival time)
  Source:                 music_generator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 1.287ns (41.634%)  route 1.804ns (58.366%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 84.927 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[4]/Q
                         net (fo=2, routed)           1.088     3.257    music_generator/count_reg[4]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.381 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.381    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.931 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.931    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.088 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.716     4.804    music_generator/clear
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.591    84.927    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
                         clock pessimism              0.094    85.021    
                         clock uncertainty           -0.176    84.845    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.634    84.211    music_generator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         84.211    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                 79.407    

Slack (MET) :             79.440ns  (required time - arrival time)
  Source:                 music_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/audiof_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.616ns (43.440%)  route 2.104ns (56.560%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[3]/Q
                         net (fo=2, routed)           1.093     3.262    music_generator/count_reg[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.386    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.936 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.936    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.093 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          1.011     5.104    music_generator/clear
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.329     5.433 r  music_generator/audiof_i_1/O
                         net (fo=1, routed)           0.000     5.433    music_generator/audiof_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  music_generator/audiof_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.590    84.926    music_generator/clk_12MHz
    SLICE_X4Y106         FDRE                                         r  music_generator/audiof_reg/C
                         clock pessimism              0.094    85.020    
                         clock uncertainty           -0.176    84.844    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.029    84.873    music_generator/audiof_reg
  -------------------------------------------------------------------
                         required time                         84.873    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 79.440    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 music_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.287ns (43.386%)  route 1.679ns (56.614%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[3]/Q
                         net (fo=2, routed)           1.093     3.262    music_generator/count_reg[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.386    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.936 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.936    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.093 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.586     4.679    music_generator/clear
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.590    84.926    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[12]/C
                         clock pessimism              0.094    85.020    
                         clock uncertainty           -0.176    84.844    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.634    84.210    music_generator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                 79.530    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 music_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.287ns (43.386%)  route 1.679ns (56.614%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[3]/Q
                         net (fo=2, routed)           1.093     3.262    music_generator/count_reg[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.386    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.936 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.936    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.093 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.586     4.679    music_generator/clear
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.590    84.926    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[13]/C
                         clock pessimism              0.094    85.020    
                         clock uncertainty           -0.176    84.844    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.634    84.210    music_generator/count_reg[13]
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                 79.530    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 music_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.287ns (43.386%)  route 1.679ns (56.614%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[3]/Q
                         net (fo=2, routed)           1.093     3.262    music_generator/count_reg[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.386    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.936 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.936    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.093 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.586     4.679    music_generator/clear
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.590    84.926    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[14]/C
                         clock pessimism              0.094    85.020    
                         clock uncertainty           -0.176    84.844    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.634    84.210    music_generator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                 79.530    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 music_generator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.287ns (43.386%)  route 1.679ns (56.614%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 84.926 - 83.333 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.809     1.809    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.711     1.713    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  music_generator/count_reg[3]/Q
                         net (fo=2, routed)           1.093     3.262    music_generator/count_reg[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  music_generator/count[0]_i_9/O
                         net (fo=1, routed)           0.000     3.386    music_generator/count[0]_i_9_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.936 r  music_generator/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.936    music_generator/count_reg[0]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.093 r  music_generator/count_reg[0]_i_1/CO[1]
                         net (fo=18, routed)          0.586     4.679    music_generator/clear
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.683    85.016    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    81.322 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    83.245    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.336 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          1.590    84.926    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[15]/C
                         clock pessimism              0.094    85.020    
                         clock uncertainty           -0.176    84.844    
    SLICE_X4Y104         FDRE (Setup_fdre_C_R)       -0.634    84.210    music_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         84.210    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                 79.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 music_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600     0.602    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  music_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.133     0.875    music_generator/count_reg[6]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.986 r  music_generator/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.986    music_generator/count_reg[4]_i_1_n_5
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.870     0.872    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[6]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     0.707    music_generator/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music_generator/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.599     0.601    music_generator/clk_12MHz
    SLICE_X4Y103         FDRE                                         r  music_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  music_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.134     0.875    music_generator/count_reg[10]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.986 r  music_generator/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.986    music_generator/count_reg[8]_i_1_n_5
    SLICE_X4Y103         FDRE                                         r  music_generator/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.869     0.871    music_generator/clk_12MHz
    SLICE_X4Y103         FDRE                                         r  music_generator/count_reg[10]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     0.706    music_generator/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music_generator/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.599     0.601    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  music_generator/count_reg[14]/Q
                         net (fo=2, routed)           0.134     0.875    music_generator/count_reg[14]
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.986 r  music_generator/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.986    music_generator/count_reg[12]_i_1_n_5
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.869     0.871    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[14]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.105     0.706    music_generator/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 music_generator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600     0.602    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  music_generator/count_reg[2]/Q
                         net (fo=2, routed)           0.134     0.876    music_generator/count_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.987 r  music_generator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.987    music_generator/count_reg[0]_i_2_n_5
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.870     0.872    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[2]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     0.707    music_generator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 music_generator/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600     0.602    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  music_generator/count_reg[6]/Q
                         net (fo=2, routed)           0.133     0.875    music_generator/count_reg[6]
    SLICE_X4Y102         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.019 r  music_generator/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.019    music_generator/count_reg[4]_i_1_n_4
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.870     0.872    music_generator/clk_12MHz
    SLICE_X4Y102         FDRE                                         r  music_generator/count_reg[7]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     0.707    music_generator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 music_generator/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.599     0.601    music_generator/clk_12MHz
    SLICE_X4Y103         FDRE                                         r  music_generator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  music_generator/count_reg[10]/Q
                         net (fo=2, routed)           0.134     0.875    music_generator/count_reg[10]
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.019 r  music_generator/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.019    music_generator/count_reg[8]_i_1_n_4
    SLICE_X4Y103         FDRE                                         r  music_generator/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.869     0.871    music_generator/clk_12MHz
    SLICE_X4Y103         FDRE                                         r  music_generator/count_reg[11]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.105     0.706    music_generator/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 music_generator/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.599     0.601    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  music_generator/count_reg[14]/Q
                         net (fo=2, routed)           0.134     0.875    music_generator/count_reg[14]
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.019 r  music_generator/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.019    music_generator/count_reg[12]_i_1_n_4
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.869     0.871    music_generator/clk_12MHz
    SLICE_X4Y104         FDRE                                         r  music_generator/count_reg[15]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.105     0.706    music_generator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 music_generator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600     0.602    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  music_generator/count_reg[2]/Q
                         net (fo=2, routed)           0.134     0.876    music_generator/count_reg[2]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.020 r  music_generator/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.020    music_generator/count_reg[0]_i_2_n_4
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.870     0.872    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[3]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     0.707    music_generator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 music_generator/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600     0.602    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  music_generator/count_reg[1]/Q
                         net (fo=2, routed)           0.183     0.925    music_generator/count_reg[1]
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.035 r  music_generator/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.035    music_generator/count_reg[0]_i_2_n_6
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.870     0.872    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[1]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     0.707    music_generator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 music_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            music_generator/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.624     0.624    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.600     0.602    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     0.743 f  music_generator/count_reg[0]/Q
                         net (fo=2, routed)           0.185     0.927    music_generator/count_reg[0]
    SLICE_X4Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.972 r  music_generator/count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.972    music_generator/count[0]_i_6_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.042 r  music_generator/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.042    music_generator/count_reg[0]_i_2_n_7
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.898     0.898    music_generator/clk12MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    music_generator/clk12MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  music_generator/clk12MHz/inst/clkout1_buf/O
                         net (fo=18, routed)          0.870     0.872    music_generator/clk_12MHz
    SLICE_X4Y101         FDRE                                         r  music_generator/count_reg[0]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     0.707    music_generator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    music_generator/clk12MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y101     music_generator/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y103     music_generator/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y103     music_generator/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y104     music_generator/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y104     music_generator/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y104     music_generator/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y104     music_generator/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X4Y105     music_generator/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y102     music_generator/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y102     music_generator/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y102     music_generator/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y102     music_generator/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y103     music_generator/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y101     music_generator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y103     music_generator/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y103     music_generator/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y103     music_generator/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y103     music_generator/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y104     music_generator/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y104     music_generator/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y104     music_generator/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X4Y104     music_generator/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { music_generator/clk12MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    music_generator/clk12MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  music_generator/clk12MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 comp03_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            action_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 1.262ns (21.920%)  route 4.495ns (78.080%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.631     5.233    clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  comp03_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  comp03_reg[0]/Q
                         net (fo=6, routed)           1.153     6.905    comp03[0]
    SLICE_X12Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.029 r  action[1]_i_40/O
                         net (fo=2, routed)           0.682     7.711    action[1]_i_40_n_0
    SLICE_X12Y99         LUT4 (Prop_lut4_I3_O)        0.124     7.835 f  action[1]_i_18/O
                         net (fo=2, routed)           0.730     8.565    action[1]_i_18_n_0
    SLICE_X15Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.689 f  action[0]_i_11/O
                         net (fo=1, routed)           0.291     8.980    action[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.124     9.104 f  action[0]_i_6/O
                         net (fo=1, routed)           0.843     9.946    action[0]_i_6_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.070 f  action[0]_i_4/O
                         net (fo=1, routed)           0.796    10.867    action[0]_i_4_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.991 r  action[0]_i_1/O
                         net (fo=1, routed)           0.000    10.991    action[0]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  action_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.525    14.948    clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  action_reg[0]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.079    15.171    action_reg[0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.890ns (19.702%)  route 3.627ns (80.298%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.182     9.829    display/cnt[0]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[28]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.890ns (19.702%)  route 3.627ns (80.298%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.182     9.829    display/cnt[0]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[29]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.890ns (19.702%)  route 3.627ns (80.298%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.182     9.829    display/cnt[0]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[30]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.890ns (19.702%)  route 3.627ns (80.298%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.182     9.829    display/cnt[0]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y105         FDRE                                         r  display/cnt_reg[31]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y105         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 comp03_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            action_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.592ns (32.483%)  route 3.309ns (67.517%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.631     5.233    clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  comp03_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  comp03_reg[1]/Q
                         net (fo=6, routed)           1.151     6.902    comp03[1]
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.146     7.048 f  action[1]_i_37/O
                         net (fo=3, routed)           0.465     7.513    action[1]_i_37_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I1_O)        0.328     7.841 f  action[1]_i_42/O
                         net (fo=2, routed)           0.643     8.484    action[1]_i_42_n_0
    SLICE_X13Y97         LUT4 (Prop_lut4_I0_O)        0.150     8.634 f  action[1]_i_15/O
                         net (fo=3, routed)           0.464     9.098    action[1]_i_15_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.326     9.424 r  action[1]_i_4/O
                         net (fo=1, routed)           0.586    10.010    action[1]_i_4_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.134 r  action[1]_i_1/O
                         net (fo=1, routed)           0.000    10.134    action[1]_i_1_n_0
    SLICE_X14Y97         FDRE                                         r  action_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.525    14.948    clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  action_reg[1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X14Y97         FDRE (Setup_fdre_C_D)        0.077    15.169    action_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.890ns (20.324%)  route 3.489ns (79.676%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.044     9.690    display/cnt[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[24]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.890ns (20.324%)  route 3.489ns (79.676%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.044     9.690    display/cnt[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[25]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.890ns (20.324%)  route 3.489ns (79.676%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.044     9.690    display/cnt[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[26]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 display/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.890ns (20.324%)  route 3.489ns (79.676%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.709     5.311    display/clk
    SLICE_X2Y103         FDRE                                         r  display/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  display/cnt_reg[20]/Q
                         net (fo=2, routed)           0.950     6.779    display/cnt_reg[20]
    SLICE_X3Y101         LUT4 (Prop_lut4_I1_O)        0.124     6.903 r  display/episode_3[3]_i_10/O
                         net (fo=1, routed)           0.717     7.621    display/episode_3[3]_i_10_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  display/episode_3[3]_i_5/O
                         net (fo=2, routed)           0.778     8.523    display/episode_3[3]_i_5_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  display/cnt[0]_i_1/O
                         net (fo=32, routed)          1.044     9.690    display/cnt[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.589    15.011    display/clk
    SLICE_X2Y104         FDRE                                         r  display/cnt_reg[27]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y104         FDRE (Setup_fdre_C_R)       -0.524    14.727    display/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  5.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 display/cnt2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X1Y99          FDRE                                         r  display/cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  display/cnt2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.783    display/cnt2_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  display/cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    display/cnt2_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  display/cnt2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    display/cnt2_reg[24]_i_1_n_7
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    display/cnt2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.989%)  route 0.138ns (27.011%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X2Y99          FDRE                                         r  display/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/cnt_reg[6]/Q
                         net (fo=3, routed)           0.137     1.826    display/cnt_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.982 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.982    display/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.035 r  display/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    display/cnt_reg[8]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  display/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X2Y100         FDRE                                         r  display/cnt_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    display/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 display/cnt2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X1Y99          FDRE                                         r  display/cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  display/cnt2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.783    display/cnt2_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  display/cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    display/cnt2_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  display/cnt2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    display/cnt2_reg[24]_i_1_n_5
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    display/cnt2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cnt_100ms_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_100ms_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  cnt_100ms_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cnt_100ms_reg[26]/Q
                         net (fo=3, routed)           0.134     1.761    cnt_100ms_reg[26]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  cnt_100ms_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    cnt_100ms_reg[24]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  cnt_100ms_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    cnt_100ms_reg[28]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  cnt_100ms_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  cnt_100ms_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cnt_100ms_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.659%)  route 0.138ns (26.341%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X2Y99          FDRE                                         r  display/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  display/cnt_reg[6]/Q
                         net (fo=3, routed)           0.137     1.826    display/cnt_reg[6]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.982 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.982    display/cnt_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.048 r  display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.048    display/cnt_reg[8]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X2Y100         FDRE                                         r  display/cnt_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    display/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cnt_100ms_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_100ms_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  cnt_100ms_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  cnt_100ms_reg[26]/Q
                         net (fo=3, routed)           0.134     1.761    cnt_100ms_reg[26]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  cnt_100ms_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.922    cnt_100ms_reg[24]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  cnt_100ms_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    cnt_100ms_reg[28]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  cnt_100ms_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  cnt_100ms_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    cnt_100ms_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 display/cnt2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X1Y99          FDRE                                         r  display/cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  display/cnt2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.783    display/cnt2_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  display/cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    display/cnt2_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  display/cnt2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    display/cnt2_reg[24]_i_1_n_6
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    display/cnt2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 display/cnt2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X1Y99          FDRE                                         r  display/cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  display/cnt2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.783    display/cnt2_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  display/cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    display/cnt2_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  display/cnt2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    display/cnt2_reg[24]_i_1_n_4
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X1Y100         FDRE                                         r  display/cnt2_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    display/cnt2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/cnt2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.605     1.524    display/clk
    SLICE_X1Y99          FDRE                                         r  display/cnt2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  display/cnt2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.783    display/cnt2_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  display/cnt2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    display/cnt2_reg[20]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  display/cnt2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    display/cnt2_reg[24]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  display/cnt2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    display/cnt2_reg[28]_i_1_n_7
    SLICE_X1Y101         FDRE                                         r  display/cnt2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.872     2.037    display/clk
    SLICE_X1Y101         FDRE                                         r  display/cnt2_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    display/cnt2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 display/episode_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/episode_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.604     1.523    display/clk
    SLICE_X3Y93          FDRE                                         r  display/episode_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/episode_2_reg[0]/Q
                         net (fo=5, routed)           0.099     1.764    display/episode_2[0]
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.048     1.812 r  display/episode_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    display/episode_101_out[2]
    SLICE_X2Y93          FDRE                                         r  display/episode_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.877     2.042    display/clk
    SLICE_X2Y93          FDRE                                         r  display/episode_1_reg[2]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.131     1.667    display/episode_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y96    clk_50MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    cnt_100ms_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y97     comp02_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y99    comp13_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     display/cnt2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     display/cnt2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     display/cnt2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     display/cnt2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     display/cnt2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     display/cnt2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     display/cnt2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     display/cnt2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     display/cnt2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     display/cnt2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     display/cnt2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     display/cnt2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     display/episode_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     display/episode_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     display/id_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     comp02_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    comp13_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    comp13_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    comp01_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y99    comp01_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     comp02_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    action_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y97    action_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y96    clk_50MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y95    cnt_100ms_reg[9]/C



