[N
31
27
8 iInstExt
20
8 onescomp
5
10 ADDR_WIDTH
11
11 mux2t1_5bit
8
1 N
17
6 andg2n
14
5 mixed
19
8 mux2t1_n
22
10 nbitaddsub
25
6 i_sign
3
3 rtl
21
9 nbitadder
12
8 nbit_reg
10
9 structure
26
14 mips_processor
1
69 /home/mdd1/Desktop/Project1/cpr-e-381/containers/sim_container_0/work
31
12 OUTPUT_TRACE
29
2 tb
4
10 DATA_WIDTH
23
14 barrel_shifter
16
5 i_RST
18
12 mipsregister
15
4 i_WE
7
10 structural
2
3 mem
6
11 nbit_reg_pc
30
9 gCLK_HPER
9
10 pcregister
28
9 iInstAddr
13
4 dffg
24
11 i_leftShift
]
[G
1
29
14
1
31
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
18
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
20
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
22
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
29
14
1
30
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
29
14
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
26
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
7
2
8
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
0
0
32
0
0 0
0
0
]
[P
1
26
10
27
28
1
0
0
]
[P
1
12
7
15
16
1
0
0
]
[P
1
13
14
15
16
1
0
0
]
[P
1
23
7
24
25
2
0
0
]
