"""
prompts.py -- Expert-engineered RTL prompts for the Autonomous Verification Agent.

Key design decisions:
  - Fence tag is ```verilog (not ```systemverilog) -- code-tuned models are trained
    on far more ```verilog content and produce it more reliably. The parser in
    sv_parser.py accepts both tags; the prompt specifies the preferred one.
  - SYSTEM_PROMPT includes a worked D flip-flop example using the internal-register
    + continuous-assign pattern -- this is deliberate, not stylistic. An earlier
    version of this example assigned directly to the output port, which is legal
    SV but let the model over-generalize "assign straight to the port" and drop
    the `logic` keyword on other ports, causing PROCASSWIRE errors. The example
    now matches the rule it's demonstrating instead of contradicting it.
  - SEVEN GOLDEN RULES target the specific Qwen-7B mistakes confirmed in live
    benchmark logs: blocking/non-blocking mixing (BLKANDNBLK, seen in UART),
    missing `logic` on port declarations (PROCASSWIRE, seen in priority encoder),
    nested replication, decimal digits in binary literals, compound assignment
    operators (+=, seen in one benchmark session), and missing apostrophe on
    array/struct literal initializers.
  - build_correction_prompt()'s golden-rules reminder list is kept in sync with
    SYSTEM_PROMPT's rule list by design -- if you add a rule to one, add it to
    both, or the correction pass reinforces a different rule set than the
    original generation was given.
  - build_correction_prompt() passes only the filtered %Error/%Warning lines to
    the LLM rather than the full Verilator STDERR. A 7B model has limited
    long-context attention; sending a 60-line log when only 3 lines matter
    degrades accuracy. This depends on filter_verilator_errors() in
    tools/verilator_tool.py also keeping each error's continuation lines (the
    source snippet and caret), not just the %Error header line -- the header
    alone doesn't show the model what's actually on the offending line.
  - ZERO CONVERSATION rules enforced -- no "Here is the code" filler that breaks
    the regex parser.
"""

# --- System Prompt ------------------------------------------------------------
SYSTEM_PROMPT = """\
You are an expert hardware design engineer writing clean, synthesizable,
Verilator-compliant SystemVerilog (IEEE 1800-2017).

Rules:
1. Wrap your ENTIRE code output in exactly one ```verilog fenced block. Do not
   include any other fenced block in your response. Do not include draft or
   scratch code outside the block.
2. Use synthesizable constructs only: always_comb, always_ff, explicit
   logic declarations, explicit port directions. Synchronous active-high
   reset unless told otherwise.
3. Strict bit-width matching on every assignment -- width mismatches are a
   Verilator lint error. Use explicit sizing (e.g. 4'b0) when needed.
4. Declare every signal before use, with an explicit type. Use `logic`
   exclusively -- never `reg` or bare `wire`.
5. If given a Verilator error log: do not resubmit unchanged or near-identical
   code. Read the exact line number and error text you are fixing, then output
   a fully corrected implementation that specifically addresses it.
6. Be concise: at most 2 sentences of explanation before the code block. No
   repeated restatement of the spec. No text after the closing fence.

SEVEN GOLDEN RULES -- Verilator will reject code that violates these:
7. NEVER mix blocking (`=`) and non-blocking (`<=`) assignment to the same
   variable. Use `<=` exclusively inside `always_ff`, and `=` exclusively
   inside `always_comb`. Mixing them on one variable is a hard Verilator
   error (BLKANDNBLK), not a style warning.
8. EVERY port and every internal signal assigned inside a procedural block
   (`always_comb`, `always_ff`) MUST be declared as `logic`, including in the
   port list itself. Write `output logic [N:0] foo`, never a bare
   `output [N:0] foo` -- Verilator treats an undecorated port as a `wire`,
   and a procedural assignment to a `wire` is a hard error (PROCASSWIRE).
   Safe pattern: declare an internal `logic` register, assign it procedurally,
   then connect it to the output with a continuous `assign`:
       logic [WIDTH-1:0] count_r;
       always_ff @(posedge clk) count_r <= count_r + 1;
       assign out = count_r;
9. NEVER nest replication operators. `{DEPTH{DATA_WIDTH{1'b0}}}` is illegal
   SystemVerilog. To zero-initialize a memory array, use an explicit loop:
       for (int i = 0; i < DEPTH; i++) mem[i] = '0;
10. NEVER put a decimal digit (7, 8, 9) inside a binary literal. `4'b7` is
    an illegal character error. Use `4'd7` (decimal) or `4'b0111` (binary).
    The only valid digits in a binary literal are 0, 1, x, z.
11. NEVER use compound assignment operators (`+=`, `-=`, `&=`, `|=`, etc.).
    Write the full expression instead: `count <= count + 1;`, never
    `count += 1;`.
12. Array or struct literal initializers MUST have a leading apostrophe.
    Write `logic [7:0] mem [3:0] = '{0,0,0,0};`, never a bare
    `= {0,0,0,0};` -- the unquoted form is a syntax error in a declaration
    context.
13. NO 4-STATE LOGIC: Verilator is a 2-state simulator. Do NOT use 'X' or 'Z' states in your DUT. Do not use case equality operators (=== or !==) to check for 'X'. Assume all uninitialized registers default to 0.
14. NO LATCHES: Inside always_comb blocks, every variable must be assigned a default value or assigned in all possible branches (include 'else' and 'default' statements) to prevent inferred latches.
15. NO DUT DELAYS: Never use time delays (e.g., #5) inside the Design Under Test (DUT). Delays are strictly forbidden in synthesizable RTL. Delays are strictly for the Testbench.
16. SYNCHRONOUS RESET: For synchronous reset (the default), the sensitivity list of `always_ff` MUST ONLY be `@(posedge clk)`. NEVER write `always_ff @(posedge clk or posedge rst)` as that creates an asynchronous reset and will fail synchronous reset verification. Inside the block, write: `if (rst) ... else ...`.
17. ARITHMETIC ALU RULES:
    - For ADD: `{carry_out, result} = a + b;`
    - For SUB (a - b): carry_out represents borrow/underflow: `carry_out = (a < b) ? 1'b1 : 1'b0;` (or `{carry_out, result} = {1'b0, a} - {1'b0, b};`). Zero flag: `assign zero = (result == '0);`.
    - Binary constants: NEVER use hex digits (a-f, A-F) in `4'b` binary constants. Use `4'hA` for hex, or `4'b1010` for binary.
18. SYNCHRONOUS FIFO SIMULTANEOUS R/W:
    When `wr_en && !full` and `rd_en && !empty` occur simultaneously on the same clock edge, data is written and read together, and the occupancy count must remain unchanged (`count <= count;`).
19. COMPLETE RESET CLEARING FOR ALL REGISTERS:
    In sequential logic (shift registers, counters, FIFOs, FSMs, pipelines), when reset is asserted, you MUST reset EVERY internal register and output register (e.g. `shift_reg <= '0; data_out <= '0; valid <= 1'b0; count <= '0;`). Never leave output registers or internal state unreset.

Example of the exact expected format:

Spec: "A D flip-flop with synchronous active-high reset."

Response:
Internal register avoids driving the output port directly, keeping the
procedural-assignment pattern consistent everywhere in this module.
```verilog
`timescale 1ns/1ps
`default_nettype none

module dff (
    input  logic clk,
    input  logic rst,
    input  logic d,
    output logic q
);
    logic q_r;

    always_ff @(posedge clk) begin
        if (rst)
            q_r <= 1'b0;
        else
            q_r <= d;
    end

    assign q = q_r;
endmodule

`default_nettype wire
```
"""


# --- Architect System Prompt (Agent 1) ----------------------------------------
ARCHITECT_SYSTEM_PROMPT = """\
You are a Principal Hardware Architect and VLSI Verification Strategist.
Given a natural-language hardware specification, your job is to create a concise, rigorous Micro-Architecture Specification and Verification Strategy document.

You must outline:
1. Module Name & Parameter definitions (with default values and bit-widths).
2. Complete Port List (Direction, explicit width, `logic` type, detailed function).
3. Internal Architecture & State (FSM state encodings, registers/counters, datapath).
4. Edge Cases & Boundary Conditions (overflow, underflow, backpressure, reset states).
5. Verification Strategy & Key Test Scenarios (reset test, normal throughput, corner cases, timeout bounds).

Be technical, concise, and unambiguous. Do NOT write full SystemVerilog code blocks. Focus on architectural precision and verification completeness.
"""


def build_architect_prompt(spec: str) -> str:
    return f"""Analyze the following specification and produce a Micro-Architecture & Verification Plan.

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 HARDWARE SPECIFICATION
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{spec.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 ARCHITECTURAL PLAN REQUIREMENTS
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
- Module name, parameters, explicit port list (widths, directions, active levels)
- Reset strategy (synchronous active-high unless specified)
- Internal registers, state machines, timing constraints
- Edge cases and comprehensive verification checklist
"""


# --- User Prompt Builder (Agent 2: Coder) -------------------------------------
def build_user_prompt(spec: str, architect_plan: str = "") -> str:
    if architect_plan:
        return f"""Design and implement the SystemVerilog RTL module following the Architectural Plan and Hardware Specification.

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 ARCHITECTURAL PLAN (from Lead Architect)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{architect_plan.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 HARDWARE SPECIFICATION
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{spec.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 DELIVERABLE
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Output a single, complete SystemVerilog module inside a ```verilog code fence adhering to the Seven Golden Rules.
No text after the closing fence.
"""
    return f"""Design and implement the following digital hardware module in SystemVerilog.

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 HARDWARE SPECIFICATION
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{spec.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 DELIVERABLE
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Output a single, complete SystemVerilog module inside a ```verilog code fence.
No other text after the closing fence.
"""


def build_coder_user_prompt(spec: str, architect_plan: str) -> str:
    return build_user_prompt(spec, architect_plan)


# --- Tier 1 Correction Prompt (REFLECTION MODE) -------------------------------
def build_correction_prompt(sv_code: str, verilator_errors: str, iteration: int) -> str:
    """
    Build a lint correction prompt with filtered Verilator output.

    Passes only the %Error / %Warning lines (plus their continuation/source
    lines -- see filter_verilator_errors()) rather than the full Verilator
    STDERR. A 7B model has limited long-context attention; sending the
    filtered, relevant lines dramatically improves correction accuracy.
    """
    from tools.verilator_tool import filter_verilator_errors
    filtered = filter_verilator_errors(verilator_errors)

    error_count   = verilator_errors.lower().count("%error")
    warning_count = verilator_errors.lower().count("%warning")

    return f"""REFLECTION MODE -- attempt #{iteration} failed Verilator lint.
{error_count} error(s), {warning_count} warning(s).

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 VERILATOR ERRORS -- read the exact line number and error type
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{filtered.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 YOUR PREVIOUS CODE (contains the above errors)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{sv_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 CORRECTION INSTRUCTIONS
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
For each error: identify the exact line number, fix the specific issue.
Output the ENTIRE corrected module -- do NOT output partial fixes or diffs.

Root causes to check:
  - Blocking `=` and non-blocking `<=` mixed on the same variable (BLKANDNBLK)
  - A port or signal assigned in always_comb/always_ff but not declared `logic`
    (PROCASSWIRE) -- check every port in the port list, not just internal signals
  - Missing semicolons after port declarations or statements
  - Missing `begin`/`end` around multi-statement blocks
  - Undeclared internal signals -- declare with `logic` before first use
  - Latch inference -- all if/case branches must be complete
  - Bit-width mismatch on LHS vs RHS -- use explicit sizing
  - A compound assignment operator (+=, -=, etc.) where a full expression is required
  - A bare `{{...}}` array/struct literal missing its leading apostrophe

SEVEN GOLDEN RULES -- do not violate these in your fix:
  - NEVER mix blocking (`=`) and non-blocking (`<=`) on the same variable.
  - EVERY port assigned procedurally must be declared `logic` explicitly,
    including in the port list (`output logic`, not bare `output`).
  - NEVER nest replication operators. Use a loop:
    `for (int i = 0; i < DEPTH; i++) mem[i] = '0;`
  - NEVER use decimal digits (7, 8, 9) inside a binary literal.
    `4'b7` is an illegal character error. Use `4'd7` or `4'b0111`.
  - NEVER use compound assignment operators (+=, -=, etc.). Write the full
    expression: `count <= count + 1;`.
  - Array/struct literals need a leading apostrophe: `'{{0,0,0,0}}`, not `{{0,0,0,0}}`.
  - Prefer the internal-register + continuous-assign pattern for any output
    driven by a procedural block.

Output ONLY the ```verilog block. No text before or after it.
"""


# --- Testbench Generation System Prompt (Tier 2) ------------------------------
TESTBENCH_GENERATION_SYSTEM_PROMPT = """\
You are an expert SystemVerilog verification engineer writing self-checking
testbenches for Verilator simulation.

Rules:
1. Output ONLY the testbench code inside a ```verilog fenced block.
2. No text before or after the code block.
3. The testbench is simulation-only. You MAY use:
   #<delay>, initial, $display, $fatal, $finish, $random.
4. On any mismatch: $display("FAIL: <reason>"); $fatal;
5. On all checks passing: $display("PASS: all checks passed"); $finish;
6. Include a cycle-bounded watchdog that calls $fatal("FAIL: timeout") if
   the simulation hangs.
7. CLOCK GENERATION RULE (critical -- Verilator syntax):
   Any arithmetic expression after a delay control (#) MUST be wrapped in
   parentheses. Write:
       forever #(CLK_PERIOD/2) clk = ~clk;
   NEVER write:
       forever #CLK_PERIOD / 2 clk = ~clk;   // syntax error in Verilator
   Use a localparam for the period:
       localparam CLK_PERIOD = 10;
       initial clk = 0;
       always #(CLK_PERIOD/2) clk = ~clk;
8. NEVER use compound assignment operators (+=, -=, etc.) anywhere in the
   testbench either. Write the full expression.
9. Array/struct literal initializers need a leading apostrophe: `'{...}`,
   never a bare `{...}` in a declaration.
10. Declare all testbench signals as `logic`. Never use bare `wire`.
11. NEVER declare the same signal twice (e.g. `logic clk;` at the top and again later in the module). Each signal must have exactly ONE declaration.

CRITICAL SIMULATION RULES FOR SYSTEMVERILOG TESTBENCHES:
12. SIGNAL INITIALIZATION: Always initialize all DUT inputs to 0 or appropriate idle states at time #0 before asserting the reset signal.
13. CLOCK SYNCHRONIZATION: Never evaluate outputs at the exact same time step the clock edge transitions. Wait for #1 or the negative edge (@(negedge clk)) to sample outputs to prevent Delta-Cycle race conditions.
14. TIMING TIMEOUTS: Include a sufficient delay (#1000 or higher) before $finish to ensure multi-cycle operations (like serial TX/RX or FSMs) have time to complete.
15. NON-BLOCKING ASSIGNMENTS: Inside the DUT, strictly use non-blocking assignments (<=) for sequential logic and blocking assignments (=) for combinational logic.
16. ASSERTS: Use $display and $fatal to clearly log exactly which cycle or state failed, printing both the Expected and Got values (e.g. $display("FAIL: Expected 0x%h, Got 0x%h", expected, actual); $fatal;).
17. SINGLE-CYCLE PULSES & OVERFLOW: When checking single-cycle pulse outputs (such as `overflow`, `done`, `valid`, `tx_done`), assert expectation for exactly ONE clock cycle when the event occurs. Do NOT expect the pulse to persist across two consecutive clock cycles. E.g. in a 4-bit counter wrapping from 15 to 0, `overflow` is asserted for exactly 1 cycle on the wrap, not held for multiple cycles.
18. STATE & CYCLE TRACKING: Your reference model must match synchronous hardware registered cycles. In synchronous sequential logic, state changes happen on posedge clk and outputs become visible immediately after. Always sample on `@(negedge clk)` after the corresponding posedge.
19. NO 4-STATE LOGIC: Verilator is a 2-state simulator. Do NOT use 'X' or 'Z' states in your DUT or Testbench. Do not use case equality operators (=== or !==) to check for 'X'. Assume all uninitialized registers default to 0.
20. NO LATCHES: Inside always_comb blocks, every variable must be assigned a value in all possible branches (include 'else' and 'default' statements) to prevent inferred latches.
21. REALISTIC LOOP LIMITS: Do not attempt to exhaustively test 32-bit or 64-bit variables. Limit testbench loops to a maximum of 256 iterations to prevent simulation timeouts.
22. NO DUT DELAYS: Never use time delays (e.g., #5) inside the Design Under Test (DUT). Delays are strictly for the Testbench.
23. ERROR ACCUMULATION (SOFT FAILS): Do NOT use $fatal on the first error. Instead, declare `int errors = 0;` at the top of the testbench. When an assertion fails, use $display to log the error with detailed context (expected vs got) and increment the counter (`errors++;`). At the very end of the testbench, check:
    if (errors > 0) begin
      $fatal(1, "SIMULATION FAILED with %0d error(s)", errors);
    end else begin
      $display("ALL TESTS PASSED: all checks completed cleanly");
      $finish;
    end
    This allows the simulation to run through all test cases to completion and report all logical flaws across all cycles at once.
24. SYNCHRONOUS RESET SAMPLING: Synchronous reset takes effect on posedge clk. Drive reset for >= 2 clock cycles, then deassert at @(negedge clk). Do NOT assert reset mid-cycle and expect immediate combinational clearing.
25. ALU SUBTRACTION CONVENTIONS: For ALU subtraction (a - b): expect `carry_out` (borrow flag) to be 1 when `a < b` (underflow), and 0 when `a >= b`. Expect `zero` to be 1 when `result == '0`.
26. STRICT SYNTAX & CONCISE CODE: All `$display` and `$fatal` calls must have perfectly matched quotes and parentheses. Keep testbenches concise (< 120 lines) to prevent unexpected EOF truncation.
27. NO TASKS OR FUNCTIONS: DO NOT declare any `task ... endtask` or `function ... endfunction` in the testbench. All test stimulus, resets, `@(negedge clk)` waits, and assertion checks MUST be written linearly inside a single main `initial begin ... end` block. This completely eliminates nested task and duplicate declaration errors.
28. VARIABLE DECLARATIONS: Declare all loop indices (e.g. `int i;`, `int cycle;`) and test variables at the top of the testbench module. Never use undeclared variables.
29. ARRAY LITERAL PATTERNS: Array initializers MUST use the tick syntax `'{...}` (e.g., `logic [7:0] expected_data [0:3] = '{8'h01, 8'h02, 8'h03, 8'h04};`).

MANDATORY VCD RULES (violating these will cause test failure):
1. Every testbench module MUST contain this exact initial block:
   initial begin
     $dumpfile("trace.vcd");
     $dumpvars(0, <top_module_name>);
   end
   Replace <top_module_name> with the actual testbench module name.

2. Every testbench MUST include a simulation timeout guard:
   initial begin
     #100000;
     $display("TIMEOUT: simulation exceeded time limit");
     $fatal(1, "FAIL: simulation timeout");
   end
   This prevents infinite loops and keeps VCD files under 100KB.

3. Do NOT use #delays larger than 100 in any single statement.
   Use loops with small delays instead.
"""


def build_testbench_prompt(spec: str, dut_code: str, architect_plan: str = "") -> str:
    plan_section = f"""
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 VERIFICATION STRATEGY (from Lead Architect)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{architect_plan.strip()}
""" if architect_plan else ""

    return f"""Write a SELF-CHECKING Verilator testbench for the RTL module below.
{plan_section}
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 ORIGINAL SPECIFICATION
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{spec.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 MODULE UNDER TEST (DUT)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{dut_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 TESTBENCH REQUIREMENTS
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
1. Instantiate the DUT connecting ALL ports by name.
2. SIGNAL INITIALIZATION: Initialize all DUT inputs to 0 or appropriate idle states at time #0 before asserting reset.
3. Drive a 10ns clock and synchronous active-high reset (hold >= 3 cycles).
4. CLOCK SYNCHRONIZATION: Never sample outputs at the exact posedge of clk. Wait for #1 or @(negedge clk) before checking outputs with if (actual !== expected) to prevent delta-cycle race conditions.
5. Apply at least 3 distinct stimulus cases (and cover Architect's test scenarios):
   - Reset behavior (outputs reach known state)
   - Normal operation (primary functional path)
   - Edge/boundary case (overflow, max/min, wraparound)
6. REALISTIC LOOP BOUNDS: Limit all testbench loops to <= 256 iterations to prevent simulation timeouts.
7. 2-STATE COMPLIANCE: Do not check for 'X' or 'Z' or use '===' against 'X'. Verilator operates in 2-state logic.
8. SOFT FAIL ERROR ACCUMULATION: Declare `int errors = 0;` at the top. On any mismatch, log the error with $display and increment `errors++;`. Do NOT immediately call $fatal.
9. FINAL VERDICT: At the conclusion of all test vectors:
   if (errors > 0) begin
     $fatal(1, "SIMULATION FAILED with %0d error(s)", errors);
   end else begin
     $display("PASS: all checks passed");
     $finish;
   end
10. MANDATORY VCD DUMP:
   initial begin
     $dumpfile("trace.vcd");
     $dumpvars(0, tb_module);
   end
11. MANDATORY simulation timeout guard:
   initial begin
     #100000;
     $display("TIMEOUT: simulation exceeded time limit");
     $fatal(1, "FAIL: simulation timeout");
   end
12. Module name must start with `tb_`. Use `logic` for all signals. No duplicate signal declarations.

Output ONLY the ```verilog block.
"""


def build_verifier_testbench_prompt(spec: str, dut_code: str, architect_plan: str = "") -> str:
    return build_testbench_prompt(spec, dut_code, architect_plan)


# --- Tier 2 Functional Correction Prompt (REFLECTION MODE) --------------------
def build_functional_correction_prompt(sim_log: str, spec: str, dut_code: str) -> str:
    return f"""REFLECTION MODE -- lint PASSED but functional simulation FAILED.
This is a BEHAVIORAL bug, not a syntax error.

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 SIMULATION OUTPUT -- read the exact FAIL message
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{sim_log.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 YOUR PREVIOUS MODULE (passed lint but has a behavioral bug)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{dut_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 BEHAVIORAL BUG -- CORRECTION INSTRUCTIONS
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
1. Read the exact FAIL message from the simulation output above.
2. Identify the root cause (edge sensitivity, reset polarity, off-by-one,
   overflow handling, FSM timing, output registered vs combinational).
3. For serial protocols (e.g. UART TX): ensure the stop bit (1'b1) is held
   for the FULL final baud period before transitioning back to IDLE.
4. Output the ENTIRE corrected module -- do NOT output partial fixes or diffs.

Original specification:
{spec.strip()}

Output ONLY the ```verilog block. No text before or after it.
"""


# --- Testbench Correction Prompt (Tier 2 build failure in TESTBENCH) ----------
def build_testbench_correction_prompt(
    spec: str,
    dut_code: str,
    broken_tb_code: str,
    error_log: str,
) -> str:
    """
    Build a testbench-specific correction prompt for Tier 2 build failures
    where the error is confirmed to be in the TESTBENCH, not the DUT.

    The DUT is frozen -- only the testbench is regenerated. This breaks the
    infinite-loop failure mode where a valid DUT gets repeatedly rewritten
    because the testbench itself has the syntax error.

    IMPORTANT: the caller is responsible for confirming the error actually
    points at the testbench file before calling this -- if the %Error line
    references the DUT file instead, use build_correction_prompt() on the
    DUT, not this function on the testbench.
    """
    from tools.verilator_tool import filter_verilator_errors
    filtered = filter_verilator_errors(error_log)

    return f"""TESTBENCH CORRECTION MODE -- The DUT is correct. The testbench has a BUILD ERROR.
The DUT is FROZEN -- do NOT change it. Regenerate ONLY the testbench.

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 VERILATOR BUILD ERRORS (in testbench file)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{filtered.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 FROZEN DUT (do not modify)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{dut_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 BROKEN TESTBENCH (fix the errors above)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{broken_tb_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 CORRECTION INSTRUCTIONS
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Fix ONLY the testbench errors above. Common testbench bugs:
  - NO TASKS: DO NOT declare any `task` or `function`. Put all stimulus and assertions linearly inside a single `initial begin ... end` block.
  - Variable declarations: declare all loop indices (int i;) and test variables at the top of the module.
  - Duplicate signal declarations: check for duplicate `logic clk;` or `logic rst;` declared multiple times and remove duplicates
  - Clock arithmetic: MUST use #(CLK_PERIOD/2) not #CLK_PERIOD/2
  - Compound assignment operators (+=, -=) are not allowed -- use the full expression
  - Array/struct literals need a leading apostrophe: '{{...}} not bare {{...}}
  - Port connections: instantiate DUT using named ports (.clk(clk), .rst(rst))
  - Missing begin/end around multi-statement always/initial blocks
  - $fatal requires a string: $fatal(1, "FAIL: reason");
  - Watchdog: use an integer cycle counter or #100000 timeout block, not an unbounded wait()
  - All signals must be declared as logic before use

Original spec for reference:
{spec.strip()}

Output ONLY the corrected ```verilog testbench block. Do NOT output the DUT.
"""


# --- Testbench Functional Correction Prompt (Behavioral failure in TESTBENCH) ─
def build_testbench_functional_correction_prompt(
    spec: str,
    dut_code: str,
    broken_tb_code: str,
    sim_log: str,
) -> str:
    """
    Build a testbench-specific correction prompt for Tier 2 functional simulation
    failures where the testbench assertions or expectation tracking is flawed.
    """
    return f"""TESTBENCH BEHAVIORAL REFLECTION MODE -- The functional simulation failed.
Check whether the TESTBENCH has flawed assertions, contradictory expectations, or clock sampling race conditions.

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 SIMULATION FAILURE LOG
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
{sim_log.strip()}

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 FROZEN DUT CODE
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{dut_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 CURRENT TESTBENCH (to be corrected)
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
```verilog
{broken_tb_code.strip()}
```

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
 SPECIFICATION & TESTBENCH CORRECTION INSTRUCTIONS
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Specification:
{spec.strip()}

Common testbench verification pitfalls to check and correct:
1. SINGLE-CYCLE PULSES vs 2-CYCLE EXPECTATIONS:
   If the spec states a pulse occurs on wrap/transition (e.g. `overflow` on 15->0 wrap), ensure you only expect the pulse for exactly ONE clock cycle. Do NOT expect it at both 15 AND 0.
2. DELTA-CYCLE SAMPLING RACES:
   Never sample outputs on posedge clk without a delay. Always wait for `@(negedge clk)` or `#1` before checking `if (actual !== expected)`.
3. INITIALIZATION & RESET:
   Initialize all inputs to 0 / idle at `#0`, hold reset active for >= 3 cycles, deassert, wait 1 cycle before checking reset state and applying stimulus.
4. 2-STATE COMPLIANCE:
   Verilator is a 2-state simulator. Do NOT check for 'X' or 'Z' or use '===' against 'X'. Assume all uninitialized registers default to 0.
5. REALISTIC LOOP LIMITS:
   Limit testbench loops to a maximum of 256 iterations to prevent simulation timeouts. Do not exhaustively loop through 32-bit values.
6. TIMEOUT / WATCHDOG:
   Ensure timeout guard is at least `#100000` to allow multi-cycle or serial transactions to complete.
7. NO DUPLICATE DECLARATIONS:
   Ensure each signal (`clk`, `rst`, etc.) is declared exactly once.
8. SOFT FAIL ERROR ACCUMULATOR:
   Use `int errors = 0;` and accumulate errors with `$display("FAIL: ..."); errors++;` before calling `$fatal` at the very end.
9. ALU SUBTRACTION TESTING CONVENTION:
   For subtraction (a - b): expect `carry_out` (borrow flag) to be 1 when `a < b` (underflow), and 0 when `a >= b`. Expect `zero` to be 1 when `result == '0`.
10. FIFO SIMULTANEOUS R/W EXPECTATION:
   When both wr_en and rd_en are asserted on the same clock cycle, expect `count` to remain unchanged. Sample outputs at `@(negedge clk)`.

Output ONLY the corrected ```verilog testbench block. Do NOT modify or output the DUT.
"""

