// Seed: 1355117663
module module_0 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    input uwire module_0,
    input uwire id_5
    , id_12,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10
);
  logic id_13 = 1 | -1;
  wire  id_14;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    output wand id_8,
    output uwire id_9,
    output supply1 id_10
);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_0,
      id_7,
      id_7,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_10
  );
endmodule
