{
  "module_name": "irq_service_dce80.c",
  "hash_id": "90568ed284c62828d4106d9bf389c2963a1e5081d37ec0ae36119795254188d0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/irq/dce80/irq_service_dce80.c",
  "human_readable_source": " \n\n#include \"dm_services.h\"\n\n#include \"include/logger_interface.h\"\n\n#include \"irq_service_dce80.h\"\n#include \"../dce110/irq_service_dce110.h\"\n\n#include \"dce/dce_8_0_d.h\"\n#include \"dce/dce_8_0_sh_mask.h\"\n\n#include \"ivsrcid/ivsrcid_vislands30.h\"\n\n#include \"dc_types.h\"\n\nstatic bool hpd_ack(\n\tstruct irq_service *irq_service,\n\tconst struct irq_source_info *info)\n{\n\tuint32_t addr = info->status_reg;\n\tuint32_t value = dm_read_reg(irq_service->ctx, addr);\n\tuint32_t current_status =\n\t\tget_reg_field_value(\n\t\t\tvalue,\n\t\t\tDC_HPD1_INT_STATUS,\n\t\t\tDC_HPD1_SENSE_DELAYED);\n\n\tdal_irq_service_ack_generic(irq_service, info);\n\n\tvalue = dm_read_reg(irq_service->ctx, info->enable_reg);\n\n\tset_reg_field_value(\n\t\tvalue,\n\t\tcurrent_status ? 0 : 1,\n\t\tDC_HPD1_INT_CONTROL,\n\t\tDC_HPD1_INT_POLARITY);\n\n\tdm_write_reg(irq_service->ctx, info->enable_reg, value);\n\n\treturn true;\n}\n\nstatic const struct irq_source_info_funcs hpd_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = hpd_ack\n};\n\nstatic const struct irq_source_info_funcs hpd_rx_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs pflip_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs vblank_irq_info_funcs = {\n\t.set = dce110_vblank_set,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs vupdate_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\n#define hpd_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_INVALID + reg_num] = {\\\n\t\t.enable_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\\\n\t\t.enable_mask = DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK,\\\n\t\t.enable_value = {\\\n\t\t\tDC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK,\\\n\t\t\t~DC_HPD1_INT_CONTROL__DC_HPD1_INT_EN_MASK\\\n\t\t},\\\n\t\t.ack_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\\\n\t\t.ack_mask = DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK,\\\n\t\t.ack_value = DC_HPD1_INT_CONTROL__DC_HPD1_INT_ACK_MASK,\\\n\t\t.status_reg = mmDC_HPD ## reg_num ## _INT_STATUS,\\\n\t\t.funcs = &hpd_irq_info_funcs\\\n\t}\n\n#define hpd_rx_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_HPD6 + reg_num] = {\\\n\t\t.enable_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\\\n\t\t.enable_mask = DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK,\\\n\t\t.enable_value = {\\\n\t\t\t\tDC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK,\\\n\t\t\t~DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_EN_MASK },\\\n\t\t.ack_reg = mmDC_HPD ## reg_num ## _INT_CONTROL,\\\n\t\t.ack_mask = DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK,\\\n\t\t.ack_value = DC_HPD1_INT_CONTROL__DC_HPD1_RX_INT_ACK_MASK,\\\n\t\t.status_reg = mmDC_HPD ## reg_num ## _INT_STATUS,\\\n\t\t.funcs = &hpd_rx_irq_info_funcs\\\n\t}\n\n#define pflip_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_PFLIP1 + reg_num] = {\\\n\t\t.enable_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_CONTROL,\\\n\t\t.enable_mask =\\\n\t\tGRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\\\n\t\t.enable_value = {\\\n\t\t\tGRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\\\n\t\t\t~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK},\\\n\t\t.ack_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_STATUS,\\\n\t\t.ack_mask = GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,\\\n\t\t.ack_value = GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,\\\n\t\t.status_reg = mmDCP ## reg_num ##_GRPH_INTERRUPT_STATUS,\\\n\t\t.funcs = &pflip_irq_info_funcs\\\n \t}\n\n#define vupdate_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_VUPDATE1 + reg_num] = {\\\n\t\t.enable_reg = mmCRTC ## reg_num ## _CRTC_INTERRUPT_CONTROL,\\\n\t\t.enable_mask =\\\n\t\tCRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK,\\\n\t\t.enable_value = {\\\n\t\t\tCRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK,\\\n\t\t\t~CRTC_INTERRUPT_CONTROL__CRTC_V_UPDATE_INT_MSK_MASK},\\\n\t\t.ack_reg = mmCRTC ## reg_num ## _CRTC_V_UPDATE_INT_STATUS,\\\n\t\t.ack_mask =\\\n\t\tCRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK,\\\n\t\t.ack_value =\\\n\t\tCRTC_V_UPDATE_INT_STATUS__CRTC_V_UPDATE_INT_CLEAR_MASK,\\\n\t\t.funcs = &vupdate_irq_info_funcs\\\n\t}\n\n#define vblank_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_VBLANK1 + reg_num] = {\\\n\t\t.enable_reg = mmCRTC ## reg_num ## _CRTC_VERTICAL_INTERRUPT0_CONTROL,\\\n\t\t.enable_mask =\\\n\t\tCRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK,\\\n\t\t.enable_value = {\\\n\t\t\tCRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK,\\\n\t\t\t~CRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_INT_ENABLE_MASK},\\\n\t\t.ack_reg = mmCRTC ## reg_num ## _CRTC_VERTICAL_INTERRUPT0_CONTROL,\\\n\t\t.ack_mask =\\\n\t\tCRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR_MASK,\\\n\t\t.ack_value =\\\n\t\tCRTC_VERTICAL_INTERRUPT0_CONTROL__CRTC_VERTICAL_INTERRUPT0_CLEAR_MASK,\\\n\t\t.funcs = &vblank_irq_info_funcs,\\\n\t\t.src_id = VISLANDS30_IV_SRCID_D1_VERTICAL_INTERRUPT0 + reg_num\\\n\t}\n\n#define dummy_irq_entry() \\\n\t{\\\n\t\t.funcs = &dummy_irq_info_funcs\\\n\t}\n\n#define i2c_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()\n\n#define dp_sink_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()\n\n#define gpio_pad_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()\n\n#define dc_underflow_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()\n\n\nstatic const struct irq_source_info_funcs dummy_irq_info_funcs = {\n\t.set = dal_irq_service_dummy_set,\n\t.ack = dal_irq_service_dummy_ack\n};\n\nstatic const struct irq_source_info\nirq_source_info_dce80[DAL_IRQ_SOURCES_NUMBER] = {\n\t[DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),\n\thpd_int_entry(1),\n\thpd_int_entry(2),\n\thpd_int_entry(3),\n\thpd_int_entry(4),\n\thpd_int_entry(5),\n\thpd_int_entry(6),\n\thpd_rx_int_entry(1),\n\thpd_rx_int_entry(2),\n\thpd_rx_int_entry(3),\n\thpd_rx_int_entry(4),\n\thpd_rx_int_entry(5),\n\thpd_rx_int_entry(6),\n\ti2c_int_entry(1),\n\ti2c_int_entry(2),\n\ti2c_int_entry(3),\n\ti2c_int_entry(4),\n\ti2c_int_entry(5),\n\ti2c_int_entry(6),\n\tdp_sink_int_entry(1),\n\tdp_sink_int_entry(2),\n\tdp_sink_int_entry(3),\n\tdp_sink_int_entry(4),\n\tdp_sink_int_entry(5),\n\tdp_sink_int_entry(6),\n\t[DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),\n\tpflip_int_entry(0),\n\tpflip_int_entry(1),\n\tpflip_int_entry(2),\n\tpflip_int_entry(3),\n\tpflip_int_entry(4),\n\tpflip_int_entry(5),\n\t[DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),\n\tgpio_pad_int_entry(0),\n\tgpio_pad_int_entry(1),\n\tgpio_pad_int_entry(2),\n\tgpio_pad_int_entry(3),\n\tgpio_pad_int_entry(4),\n\tgpio_pad_int_entry(5),\n\tgpio_pad_int_entry(6),\n\tgpio_pad_int_entry(7),\n\tgpio_pad_int_entry(8),\n\tgpio_pad_int_entry(9),\n\tgpio_pad_int_entry(10),\n\tgpio_pad_int_entry(11),\n\tgpio_pad_int_entry(12),\n\tgpio_pad_int_entry(13),\n\tgpio_pad_int_entry(14),\n\tgpio_pad_int_entry(15),\n\tgpio_pad_int_entry(16),\n\tgpio_pad_int_entry(17),\n\tgpio_pad_int_entry(18),\n\tgpio_pad_int_entry(19),\n\tgpio_pad_int_entry(20),\n\tgpio_pad_int_entry(21),\n\tgpio_pad_int_entry(22),\n\tgpio_pad_int_entry(23),\n\tgpio_pad_int_entry(24),\n\tgpio_pad_int_entry(25),\n\tgpio_pad_int_entry(26),\n\tgpio_pad_int_entry(27),\n\tgpio_pad_int_entry(28),\n\tgpio_pad_int_entry(29),\n\tgpio_pad_int_entry(30),\n\tdc_underflow_int_entry(1),\n\tdc_underflow_int_entry(2),\n\tdc_underflow_int_entry(3),\n\tdc_underflow_int_entry(4),\n\tdc_underflow_int_entry(5),\n\tdc_underflow_int_entry(6),\n\t[DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),\n\t[DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),\n\tvupdate_int_entry(0),\n\tvupdate_int_entry(1),\n\tvupdate_int_entry(2),\n\tvupdate_int_entry(3),\n\tvupdate_int_entry(4),\n\tvupdate_int_entry(5),\n\tvblank_int_entry(0),\n\tvblank_int_entry(1),\n\tvblank_int_entry(2),\n\tvblank_int_entry(3),\n\tvblank_int_entry(4),\n\tvblank_int_entry(5),\n};\n\nstatic const struct irq_service_funcs irq_service_funcs_dce80 = {\n\t\t.to_dal_irq_source = to_dal_irq_source_dce110\n};\n\nstatic void dce80_irq_construct(\n\tstruct irq_service *irq_service,\n\tstruct irq_service_init_data *init_data)\n{\n\tdal_irq_service_construct(irq_service, init_data);\n\n\tirq_service->info = irq_source_info_dce80;\n\tirq_service->funcs = &irq_service_funcs_dce80;\n}\n\nstruct irq_service *dal_irq_service_dce80_create(\n\tstruct irq_service_init_data *init_data)\n{\n\tstruct irq_service *irq_service = kzalloc(sizeof(*irq_service),\n\t\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!irq_service)\n\t\treturn NULL;\n\n\tdce80_irq_construct(irq_service, init_data);\n\treturn irq_service;\n}\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}