Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 19 15:44:53 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.796        0.000                      0                  839        0.096        0.000                      0                  839        2.000        0.000                       0                   489  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
USER_SMA_CLOCK_P            {0.000 2.500}        5.000           200.000         
  divider_even_inst/clk_x1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_SMA_CLOCK_P                  0.796        0.000                      0                  703        0.137        0.000                      0                  703        2.000        0.000                       0                   422  
  divider_even_inst/clk_x1       46.172        0.000                      0                  124        0.187        0.000                      0                  124       24.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
divider_even_inst/clk_x1  USER_SMA_CLOCK_P                1.078        0.000                      0                    4        0.368        0.000                      0                    4  
USER_SMA_CLOCK_P          divider_even_inst/clk_x1        2.376        0.000                      0                    9        0.096        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.975ns (24.546%)  route 2.997ns (75.454%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.423     8.316    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.440     9.099    control_inst/clk_x10_i_BUFG
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[1]/C
                         clock pessimism              0.217     9.315    
                         clock uncertainty           -0.035     9.280    
    SLICE_X5Y160         FDRE (Setup_fdre_C_CE)      -0.168     9.112    control_inst/show_flag_reg[1]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.975ns (24.546%)  route 2.997ns (75.454%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.423     8.316    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.440     9.099    control_inst/clk_x10_i_BUFG
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[2]/C
                         clock pessimism              0.217     9.315    
                         clock uncertainty           -0.035     9.280    
    SLICE_X5Y160         FDRE (Setup_fdre_C_CE)      -0.168     9.112    control_inst/show_flag_reg[2]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.975ns (24.546%)  route 2.997ns (75.454%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.423     8.316    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.440     9.099    control_inst/clk_x10_i_BUFG
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[4]/C
                         clock pessimism              0.217     9.315    
                         clock uncertainty           -0.035     9.280    
    SLICE_X5Y160         FDRE (Setup_fdre_C_CE)      -0.168     9.112    control_inst/show_flag_reg[4]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.975ns (24.546%)  route 2.997ns (75.454%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.423     8.316    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.440     9.099    control_inst/clk_x10_i_BUFG
    SLICE_X5Y160         FDRE                                         r  control_inst/show_flag_reg[5]/C
                         clock pessimism              0.217     9.315    
                         clock uncertainty           -0.035     9.280    
    SLICE_X5Y160         FDRE (Setup_fdre_C_CE)      -0.168     9.112    control_inst/show_flag_reg[5]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.975ns (24.606%)  route 2.987ns (75.394%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 9.100 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.413     8.306    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.441     9.100    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
                         clock pessimism              0.244     9.343    
                         clock uncertainty           -0.035     9.308    
    SLICE_X4Y159         FDRE (Setup_fdre_C_CE)      -0.168     9.140    control_inst/show_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.975ns (24.606%)  route 2.987ns (75.394%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 9.100 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.413     8.306    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.441     9.100    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[7]/C
                         clock pessimism              0.244     9.343    
                         clock uncertainty           -0.035     9.308    
    SLICE_X4Y159         FDRE (Setup_fdre_C_CE)      -0.168     9.140    control_inst/show_flag_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.975ns (24.606%)  route 2.987ns (75.394%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 9.100 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.413     8.306    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.441     9.100    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[8]/C
                         clock pessimism              0.244     9.343    
                         clock uncertainty           -0.035     9.308    
    SLICE_X4Y159         FDRE (Setup_fdre_C_CE)      -0.168     9.140    control_inst/show_flag_reg[8]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.975ns (25.238%)  route 2.888ns (74.762%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 9.100 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.314     8.207    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X5Y159         FDRE                                         r  control_inst/show_flag_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.441     9.100    control_inst/clk_x10_i_BUFG
    SLICE_X5Y159         FDRE                                         r  control_inst/show_flag_reg[3]/C
                         clock pessimism              0.220     9.319    
                         clock uncertainty           -0.035     9.284    
    SLICE_X5Y159         FDRE (Setup_fdre_C_CE)      -0.168     9.116    control_inst/show_flag_reg[3]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 control_inst/show_flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.975ns (25.425%)  route 2.860ns (74.575%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 9.103 - 5.000 ) 
    Source Clock Delay      (SCD):    4.343ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.548     4.343    control_inst/clk_x10_i_BUFG
    SLICE_X4Y159         FDRE                                         r  control_inst/show_flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y159         FDRE (Prop_fdre_C_Q)         0.379     4.722 r  control_inst/show_flag_reg[0]/Q
                         net (fo=12, routed)          0.990     5.712    control_inst/show_flag[0]
    SLICE_X5Y160         LUT5 (Prop_lut5_I0_O)        0.119     5.831 f  control_inst/r_rising_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.687     6.518    control_inst/debounce_module[5].debounce_inst/r_rising_delay_value_reg[0]_0
    SLICE_X5Y159         LUT6 (Prop_lut6_I1_O)        0.267     6.785 f  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10/O
                         net (fo=1, routed)           0.434     7.219    control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_10_n_0
    SLICE_X4Y160         LUT6 (Prop_lut6_I2_O)        0.105     7.324 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.464     7.788    control_inst/debounce_module[0].debounce_inst/show_flag_reg[0]_2
    SLICE_X2Y160         LUT6 (Prop_lut6_I5_O)        0.105     7.893 r  control_inst/debounce_module[0].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.285     8.178    control_inst/debounce_module[0].debounce_inst_n_1
    SLICE_X3Y159         FDRE                                         r  control_inst/show_flag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.444     9.103    control_inst/clk_x10_i_BUFG
    SLICE_X3Y159         FDRE                                         r  control_inst/show_flag_reg[6]/C
                         clock pessimism              0.202     9.304    
                         clock uncertainty           -0.035     9.269    
    SLICE_X3Y159         FDRE (Setup_fdre_C_CE)      -0.168     9.101    control_inst/show_flag_reg[6]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/g_falling_delay_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.033ns (29.638%)  route 2.452ns (70.362%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.476     4.271    control_inst/debounce_module[5].debounce_inst/clk_x10_i_BUFG
    SLICE_X10Y165        FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDRE (Prop_fdre_C_Q)         0.398     4.669 f  control_inst/debounce_module[5].debounce_inst/key_sec_reg/Q
                         net (fo=12, routed)          1.082     5.752    control_inst/debounce_module[5].debounce_inst/sel0[0]
    SLICE_X6Y160         LUT2 (Prop_lut2_I0_O)        0.245     5.997 r  control_inst/debounce_module[5].debounce_inst/show_flag[8]_i_13/O
                         net (fo=3, routed)           0.394     6.391    control_inst/debounce_module[7].debounce_inst/b_falling_delay_value_reg[0]_1
    SLICE_X3Y161         LUT6 (Prop_lut6_I3_O)        0.264     6.655 r  control_inst/debounce_module[7].debounce_inst/g_falling_delay_value[3]_i_4/O
                         net (fo=3, routed)           0.461     7.116    control_inst/debounce_module[7].debounce_inst/key_sec_reg_0
    SLICE_X3Y160         LUT4 (Prop_lut4_I1_O)        0.126     7.242 r  control_inst/debounce_module[7].debounce_inst/g_falling_delay_value[3]_i_1/O
                         net (fo=4, routed)           0.515     7.757    control_inst/debounce_module[7].debounce_inst_n_3
    SLICE_X4Y160         FDRE                                         r  control_inst/g_falling_delay_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.440     9.099    control_inst/clk_x10_i_BUFG
    SLICE_X4Y160         FDRE                                         r  control_inst/g_falling_delay_value_reg[0]/C
                         clock pessimism              0.202     9.300    
                         clock uncertainty           -0.035     9.265    
    SLICE_X4Y160         FDRE (Setup_fdre_C_CE)      -0.330     8.935    control_inst/g_falling_delay_value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  1.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 reset_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_gen_inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.732%)  route 0.085ns (31.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X13Y163        FDRE                                         r  reset_gen_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.141     1.859 f  reset_gen_inst/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.085     1.944    reset_gen_inst/counter_reg[2]
    SLICE_X12Y163        LUT6 (Prop_lut6_I0_O)        0.045     1.989 r  reset_gen_inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.989    reset_gen_inst/state_next[1]
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.086    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.355     1.731    
    SLICE_X12Y163        FDRE (Hold_fdre_C_D)         0.121     1.852    reset_gen_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reset_gen_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_gen_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.228%)  route 0.087ns (31.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X13Y163        FDRE                                         r  reset_gen_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  reset_gen_inst/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.087     1.946    reset_gen_inst/counter_reg[2]
    SLICE_X12Y163        LUT6 (Prop_lut6_I0_O)        0.045     1.991 r  reset_gen_inst/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.991    reset_gen_inst/state_next[0]
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.890     2.086    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.355     1.731    
    SLICE_X12Y163        FDRE (Hold_fdre_C_D)         0.120     1.851    reset_gen_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[4].debounce_inst/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[4].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    control_inst/debounce_module[4].debounce_inst/clk_x10_i_BUFG
    SLICE_X11Y165        FDRE                                         r  control_inst/debounce_module[4].debounce_inst/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDRE (Prop_fdre_C_Q)         0.141     1.859 f  control_inst/debounce_module[4].debounce_inst/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.097     1.956    control_inst/debounce_module[4].debounce_inst/key_rst_pre
    SLICE_X10Y165        LUT4 (Prop_lut4_I1_O)        0.045     2.001 r  control_inst/debounce_module[4].debounce_inst/counter_on_i_1__3/O
                         net (fo=1, routed)           0.000     2.001    control_inst/debounce_module[4].debounce_inst/counter_on_i_1__3_n_0
    SLICE_X10Y165        FDRE                                         r  control_inst/debounce_module[4].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.889     2.085    control_inst/debounce_module[4].debounce_inst/clk_x10_i_BUFG
    SLICE_X10Y165        FDRE                                         r  control_inst/debounce_module[4].debounce_inst/counter_on_reg/C
                         clock pessimism             -0.354     1.731    
    SLICE_X10Y165        FDRE (Hold_fdre_C_D)         0.120     1.851    control_inst/debounce_module[4].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[8].debounce_inst/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[8].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.650     1.749    control_inst/debounce_module[8].debounce_inst/clk_x10_i_BUFG
    SLICE_X7Y155         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.141     1.890 f  control_inst/debounce_module[8].debounce_inst/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.097     1.987    control_inst/debounce_module[8].debounce_inst/key_rst_pre
    SLICE_X6Y155         LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  control_inst/debounce_module[8].debounce_inst/counter_on_i_1__7/O
                         net (fo=1, routed)           0.000     2.032    control_inst/debounce_module[8].debounce_inst/counter_on_i_1__7_n_0
    SLICE_X6Y155         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.924     2.120    control_inst/debounce_module[8].debounce_inst/clk_x10_i_BUFG
    SLICE_X6Y155         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_on_reg/C
                         clock pessimism             -0.358     1.762    
    SLICE_X6Y155         FDRE (Hold_fdre_C_D)         0.120     1.882    control_inst/debounce_module[8].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[1].data_sync_reg7/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[1].data_sync_reg8/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.649     1.748    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X5Y157         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         FDRE (Prop_fdre_C_Q)         0.141     1.889 r  init_delay_inst_ref/delay_circuit[1].data_sync_reg7/Q
                         net (fo=2, routed)           0.116     2.005    init_delay_inst_ref/data_sync7_1
    SLICE_X5Y156         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg8/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.924     2.120    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X5Y156         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg8/C
                         clock pessimism             -0.355     1.765    
    SLICE_X5Y156         FDRE (Hold_fdre_C_D)         0.072     1.837    init_delay_inst_ref/delay_circuit[1].data_sync_reg8
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[1].data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[1].data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.212%)  route 0.124ns (46.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.650     1.749    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X5Y156         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  init_delay_inst_ref/delay_circuit[1].data_sync_reg2/Q
                         net (fo=2, routed)           0.124     2.014    init_delay_inst_ref/data_sync2_1
    SLICE_X4Y157         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.923     2.119    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X4Y157         FDRE                                         r  init_delay_inst_ref/delay_circuit[1].data_sync_reg3/C
                         clock pessimism             -0.355     1.764    
    SLICE_X4Y157         FDRE (Hold_fdre_C_D)         0.070     1.834    init_delay_inst_ref/delay_circuit[1].data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 init_delay_inst_ref/delay_circuit[0].data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_ref/delay_circuit[0].data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.291%)  route 0.114ns (44.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.651     1.750    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y156         FDRE                                         r  init_delay_inst_ref/delay_circuit[0].data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  init_delay_inst_ref/delay_circuit[0].data_sync_reg2/Q
                         net (fo=2, routed)           0.114     2.005    init_delay_inst_ref/data_sync2_0
    SLICE_X1Y155         FDRE                                         r  init_delay_inst_ref/delay_circuit[0].data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.925     2.121    init_delay_inst_ref/clk_x10_i_BUFG
    SLICE_X1Y155         FDRE                                         r  init_delay_inst_ref/delay_circuit[0].data_sync_reg3/C
                         clock pessimism             -0.355     1.766    
    SLICE_X1Y155         FDRE (Hold_fdre_C_D)         0.046     1.812    init_delay_inst_ref/delay_circuit[0].data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 edge_det_inst/edge_det[2].data_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.346%)  route 0.144ns (43.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.622     1.721    edge_det_inst/clk_x10_i_BUFG
    SLICE_X13Y158        FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  edge_det_inst/edge_det[2].data_r1_reg[2]/Q
                         net (fo=11, routed)          0.144     2.006    edge_det_inst/p_4_in
    SLICE_X12Y157        LUT6 (Prop_lut6_I4_O)        0.045     2.051 r  edge_det_inst/FSM_onehot_eq_delay[2].state_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.000     2.051    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]_1[1]
    SLICE_X12Y157        FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.894     2.090    eq_delay_inst/clk_x10_i_BUFG
    SLICE_X12Y157        FDRE                                         r  eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/C
                         clock pessimism             -0.353     1.737    
    SLICE_X12Y157        FDRE (Hold_fdre_C_D)         0.121     1.858    eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[1].data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[1].data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.651     1.750    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X3Y155         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y155         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  init_delay_inst_eq/delay_circuit[1].data_sync_reg5/Q
                         net (fo=2, routed)           0.124     2.015    init_delay_inst_eq/data_sync5_1
    SLICE_X2Y155         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.925     2.121    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X2Y155         FDRE                                         r  init_delay_inst_eq/delay_circuit[1].data_sync_reg6/C
                         clock pessimism             -0.358     1.763    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.059     1.822    init_delay_inst_eq/delay_circuit[1].data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 init_delay_inst_eq/delay_circuit[2].data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_delay_inst_eq/delay_circuit[2].data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.045%)  route 0.130ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.650     1.749    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X4Y154         FDRE                                         r  init_delay_inst_eq/delay_circuit[2].data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  init_delay_inst_eq/delay_circuit[2].data_sync_reg3/Q
                         net (fo=2, routed)           0.130     2.020    init_delay_inst_eq/data_sync3_2
    SLICE_X4Y154         FDRE                                         r  init_delay_inst_eq/delay_circuit[2].data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.924     2.120    init_delay_inst_eq/clk_x10_i_BUFG
    SLICE_X4Y154         FDRE                                         r  init_delay_inst_eq/delay_circuit[2].data_sync_reg4/C
                         clock pessimism             -0.371     1.749    
    SLICE_X4Y154         FDRE (Hold_fdre_C_D)         0.075     1.824    init_delay_inst_eq/delay_circuit[2].data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_SMA_CLOCK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { USER_SMA_CLOCK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_x10_i_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y159    control_inst/g_rising_delay_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X7Y159    control_inst/g_rising_delay_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y158    control_inst/g_whole_delay_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y158    control_inst/g_whole_delay_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y158    control_inst/g_whole_delay_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y158    control_inst/g_whole_delay_value_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         5.000       4.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X13Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y158   control_inst/r_falling_delay_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y158   control_inst/r_falling_delay_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y158   control_inst/r_falling_delay_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y158   control_inst/r_falling_delay_value_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y159   control_inst/r_rising_delay_value_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X13Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X12Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X11Y157   eq_delay_inst/FSM_onehot_eq_delay[2].state_reg_reg[2][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y156    init_delay_inst_ref/delay_circuit[1].data_sync_reg0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y156    init_delay_inst_ref/delay_circuit[1].data_sync_reg1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y156    init_delay_inst_ref/delay_circuit[1].data_sync_reg2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y165   control_inst/debounce_module[4].debounce_inst/counter_on_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X10Y165   control_inst/debounce_module[5].debounce_inst/counter_on_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack       46.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.172ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.978ns (25.764%)  route 2.818ns (74.236%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 56.586 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          1.245    10.818    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y164        LUT2 (Prop_lut2_I0_O)        0.105    10.923 r  debounce_inst_2/counter[13]_i_1__10/O
                         net (fo=1, routed)           0.000    10.923    debounce_inst_2/counter[13]
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.369    56.586    debounce_inst_2/CLK
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[13]/C
                         clock pessimism              0.513    57.098    
                         clock uncertainty           -0.035    57.063    
    SLICE_X23Y164        FDRE (Setup_fdre_C_D)        0.032    57.095    debounce_inst_2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         57.095    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                 46.172    

Slack (MET) :             46.193ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.994ns (26.075%)  route 2.818ns (73.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 56.586 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          1.245    10.818    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y164        LUT2 (Prop_lut2_I0_O)        0.121    10.939 r  debounce_inst_2/counter[15]_i_1__10/O
                         net (fo=1, routed)           0.000    10.939    debounce_inst_2/counter[15]
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.369    56.586    debounce_inst_2/CLK
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[15]/C
                         clock pessimism              0.513    57.098    
                         clock uncertainty           -0.035    57.063    
    SLICE_X23Y164        FDRE (Setup_fdre_C_D)        0.069    57.132    debounce_inst_2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         57.132    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 46.193    

Slack (MET) :             46.306ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.978ns (26.467%)  route 2.717ns (73.533%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 56.591 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          1.144    10.718    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X14Y162        LUT4 (Prop_lut4_I0_O)        0.105    10.823 r  debounce_inst_2/counter_on_i_1__9/O
                         net (fo=1, routed)           0.000    10.823    debounce_inst_2/counter_on_i_1__9_n_0
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.374    56.591    debounce_inst_2/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/counter_on_reg/C
                         clock pessimism              0.498    57.088    
                         clock uncertainty           -0.035    57.053    
    SLICE_X14Y162        FDRE (Setup_fdre_C_D)        0.076    57.129    debounce_inst_2/counter_on_reg
  -------------------------------------------------------------------
                         required time                         57.129    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                 46.306    

Slack (MET) :             46.315ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/key_sec_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.999ns (26.882%)  route 2.717ns (73.118%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 56.591 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 f  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 f  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 f  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          1.144    10.718    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X14Y162        LUT2 (Prop_lut2_I1_O)        0.126    10.844 r  debounce_inst_2/key_sec_i_1__9/O
                         net (fo=1, routed)           0.000    10.844    debounce_inst_2/key_sec
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/key_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.374    56.591    debounce_inst_2/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/key_sec_reg/C
                         clock pessimism              0.498    57.088    
                         clock uncertainty           -0.035    57.053    
    SLICE_X14Y162        FDRE (Setup_fdre_C_D)        0.106    57.159    debounce_inst_2/key_sec_reg
  -------------------------------------------------------------------
                         required time                         57.159    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                 46.315    

Slack (MET) :             46.541ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.978ns (28.657%)  route 2.435ns (71.343%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.589ns = ( 56.589 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.862    10.435    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X21Y161        LUT2 (Prop_lut2_I0_O)        0.105    10.540 r  debounce_inst_2/counter[1]_i_1__10/O
                         net (fo=1, routed)           0.000    10.540    debounce_inst_2/counter[1]
    SLICE_X21Y161        FDRE                                         r  debounce_inst_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.372    56.589    debounce_inst_2/CLK
    SLICE_X21Y161        FDRE                                         r  debounce_inst_2/counter_reg[1]/C
                         clock pessimism              0.498    57.086    
                         clock uncertainty           -0.035    57.051    
    SLICE_X21Y161        FDRE (Setup_fdre_C_D)        0.030    57.081    debounce_inst_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         57.081    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 46.541    

Slack (MET) :             46.551ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.978ns (28.626%)  route 2.438ns (71.374%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 56.586 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.865    10.439    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y164        LUT2 (Prop_lut2_I0_O)        0.105    10.544 r  debounce_inst_2/counter[12]_i_1__10/O
                         net (fo=1, routed)           0.000    10.544    debounce_inst_2/counter[12]
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.369    56.586    debounce_inst_2/CLK
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[12]/C
                         clock pessimism              0.513    57.098    
                         clock uncertainty           -0.035    57.063    
    SLICE_X23Y164        FDRE (Setup_fdre_C_D)        0.032    57.095    debounce_inst_2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         57.095    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 46.551    

Slack (MET) :             46.552ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.978ns (28.622%)  route 2.439ns (71.378%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 56.587 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.866    10.439    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y163        LUT2 (Prop_lut2_I0_O)        0.105    10.544 r  debounce_inst_2/counter[17]_i_1__10/O
                         net (fo=1, routed)           0.000    10.544    debounce_inst_2/counter[17]
    SLICE_X23Y163        FDRE                                         r  debounce_inst_2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.370    56.587    debounce_inst_2/CLK
    SLICE_X23Y163        FDRE                                         r  debounce_inst_2/counter_reg[17]/C
                         clock pessimism              0.513    57.099    
                         clock uncertainty           -0.035    57.064    
    SLICE_X23Y163        FDRE (Setup_fdre_C_D)        0.032    57.096    debounce_inst_2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         57.096    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 46.552    

Slack (MET) :             46.553ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.978ns (28.660%)  route 2.434ns (71.340%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.586ns = ( 56.586 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.861    10.435    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y164        LUT2 (Prop_lut2_I0_O)        0.105    10.540 r  debounce_inst_2/counter[11]_i_1__10/O
                         net (fo=1, routed)           0.000    10.540    debounce_inst_2/counter[11]
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.369    56.586    debounce_inst_2/CLK
    SLICE_X23Y164        FDRE                                         r  debounce_inst_2/counter_reg[11]/C
                         clock pessimism              0.513    57.098    
                         clock uncertainty           -0.035    57.063    
    SLICE_X23Y164        FDRE (Setup_fdre_C_D)        0.030    57.093    debounce_inst_2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         57.093    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 46.553    

Slack (MET) :             46.554ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.978ns (28.656%)  route 2.435ns (71.344%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.587ns = ( 56.587 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.862    10.435    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y163        LUT2 (Prop_lut2_I0_O)        0.105    10.540 r  debounce_inst_2/counter[16]_i_1__10/O
                         net (fo=1, routed)           0.000    10.540    debounce_inst_2/counter[16]
    SLICE_X23Y163        FDRE                                         r  debounce_inst_2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.370    56.587    debounce_inst_2/CLK
    SLICE_X23Y163        FDRE                                         r  debounce_inst_2/counter_reg[16]/C
                         clock pessimism              0.513    57.099    
                         clock uncertainty           -0.035    57.064    
    SLICE_X23Y163        FDRE (Setup_fdre_C_D)        0.030    57.094    debounce_inst_2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         57.094    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                 46.554    

Slack (MET) :             46.559ns  (required time - arrival time)
  Source:                 debounce_inst_2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (divider_even_inst/clk_x1 rise@50.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.978ns (28.446%)  route 2.460ns (71.554%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.588ns = ( 56.588 - 50.000 ) 
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.479     7.127    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.348     7.475 r  debounce_inst_2/counter_reg[8]/Q
                         net (fo=3, routed)           0.919     8.395    debounce_inst_2/counter_reg_n_0_[8]
    SLICE_X23Y162        LUT4 (Prop_lut4_I1_O)        0.258     8.653 r  debounce_inst_2/counter[18]_i_4__0/O
                         net (fo=1, routed)           0.654     9.306    debounce_inst_2/counter[18]_i_4__0_n_0
    SLICE_X23Y161        LUT5 (Prop_lut5_I0_O)        0.267     9.573 r  debounce_inst_2/counter[18]_i_3__0/O
                         net (fo=20, routed)          0.887    10.460    debounce_inst_2/counter[18]_i_3__0_n_0
    SLICE_X23Y162        LUT2 (Prop_lut2_I0_O)        0.105    10.565 r  debounce_inst_2/counter[2]_i_1__10/O
                         net (fo=1, routed)           0.000    10.565    debounce_inst_2/counter[2]
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.371    56.588    debounce_inst_2/CLK
    SLICE_X23Y162        FDRE                                         r  debounce_inst_2/counter_reg[2]/C
                         clock pessimism              0.540    57.127    
                         clock uncertainty           -0.035    57.092    
    SLICE_X23Y162        FDRE (Setup_fdre_C_D)        0.032    57.124    debounce_inst_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         57.124    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                 46.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.355%)  route 0.094ns (30.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X12Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDSE (Prop_fdse_C_Q)         0.164     3.161 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/Q
                         net (fo=3, routed)           0.094     3.255    data_gen_inst/PRBS_GENERATE/p_0_in1_in[4]
    SLICE_X13Y161        LUT2 (Prop_lut2_I1_O)        0.049     3.304 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.304    data_gen_inst/PRBS_GENERATE/p_6_in
    SLICE_X13Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X13Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/C
                         clock pessimism             -0.716     3.010    
    SLICE_X13Y161        FDSE (Hold_fdse_C_D)         0.107     3.117    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.951%)  route 0.094ns (31.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X12Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDSE (Prop_fdse_C_Q)         0.164     3.161 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/Q
                         net (fo=3, routed)           0.094     3.255    data_gen_inst/PRBS_GENERATE/p_0_in1_in[4]
    SLICE_X13Y161        LUT2 (Prop_lut2_I0_O)        0.045     3.300 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     3.300    data_gen_inst/PRBS_GENERATE/prbs_xor_b[1]
    SLICE_X13Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X13Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
                         clock pessimism             -0.716     3.010    
    SLICE_X13Y161        FDSE (Hold_fdse_C_D)         0.092     3.102    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encoder_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.878%)  route 0.104ns (33.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.164     3.161 r  data_gen_inst/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.104     3.264    data_gen_inst/PRBS_GENERATE/Q[1]
    SLICE_X13Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.309 r  data_gen_inst/PRBS_GENERATE/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.309    encoder_inst/D[1]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/C
                         clock pessimism             -0.716     3.010    
    SLICE_X13Y160        FDRE (Hold_fdre_C_D)         0.092     3.102    encoder_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.112%)  route 0.171ns (47.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    data_gen_inst/CLK
    SLICE_X13Y160        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDSE (Prop_fdse_C_Q)         0.141     3.138 r  data_gen_inst/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.171     3.309    data_gen_inst/prbs_send_reset
    SLICE_X12Y160        LUT6 (Prop_lut6_I4_O)        0.045     3.354 r  data_gen_inst/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.354    data_gen_inst/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.716     3.010    
    SLICE_X12Y160        FDRE (Hold_fdre_C_D)         0.121     3.131    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X13Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDSE (Prop_fdse_C_Q)         0.128     3.125 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/Q
                         net (fo=1, routed)           0.116     3.240    data_gen_inst/PRBS_GENERATE/prbs_reg_reg_n_0_[2]
    SLICE_X12Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X12Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                         clock pessimism             -0.716     3.010    
    SLICE_X12Y161        FDSE (Hold_fdse_C_D)         0.005     3.015    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debounce_inst_2/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_2/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.252%)  route 0.104ns (29.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.622     2.996    debounce_inst_2/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.148     3.144 f  debounce_inst_2/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.104     3.248    debounce_inst_2/key_rst_pre
    SLICE_X14Y162        LUT4 (Prop_lut4_I3_O)        0.098     3.346 r  debounce_inst_2/counter_on_i_1__9/O
                         net (fo=1, routed)           0.000     3.346    debounce_inst_2/counter_on_i_1__9_n_0
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.893     3.724    debounce_inst_2/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_2/counter_on_reg/C
                         clock pessimism             -0.728     2.996    
    SLICE_X14Y162        FDRE (Hold_fdre_C_D)         0.121     3.117    debounce_inst_2/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.238%)  route 0.162ns (49.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.725ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.621     2.995    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X16Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y161        FDSE (Prop_fdse_C_Q)         0.164     3.159 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/Q
                         net (fo=1, routed)           0.162     3.321    data_gen_inst/PRBS_GENERATE/prbs_reg_reg_n_0_[3]
    SLICE_X16Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.894     3.725    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X16Y161        FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                         clock pessimism             -0.730     2.995    
    SLICE_X16Y161        FDSE (Hold_fdse_C_D)         0.090     3.085    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debounce_inst_1/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.733%)  route 0.153ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.622     2.996    debounce_inst_1/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_1/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.164     3.160 f  debounce_inst_1/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.153     3.313    debounce_inst_1/key_rst_pre
    SLICE_X14Y162        LUT4 (Prop_lut4_I3_O)        0.045     3.358 r  debounce_inst_1/counter_on_i_1__8/O
                         net (fo=1, routed)           0.000     3.358    debounce_inst_1/counter_on_i_1__8_n_0
    SLICE_X14Y162        FDRE                                         r  debounce_inst_1/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.893     3.724    debounce_inst_1/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_1/counter_on_reg/C
                         clock pessimism             -0.728     2.996    
    SLICE_X14Y162        FDRE (Hold_fdre_C_D)         0.120     3.116    debounce_inst_1/counter_on_reg
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 debounce_inst_1/key_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            debounce_inst_1/key_rst_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.660%)  route 0.173ns (51.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.622     2.996    debounce_inst_1/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_1/key_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.164     3.160 r  debounce_inst_1/key_rst_reg/Q
                         net (fo=3, routed)           0.173     3.333    debounce_inst_1/key_rst
    SLICE_X14Y162        FDRE                                         r  debounce_inst_1/key_rst_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.893     3.724    debounce_inst_1/CLK
    SLICE_X14Y162        FDRE                                         r  debounce_inst_1/key_rst_pre_reg/C
                         clock pessimism             -0.728     2.996    
    SLICE_X14Y162        FDRE (Hold_fdre_C_D)         0.089     3.085    debounce_inst_1/key_rst_pre_reg
  -------------------------------------------------------------------
                         required time                         -3.085    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.213ns (56.025%)  route 0.167ns (43.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.164     3.161 r  data_gen_inst/counter_reg_reg[1]/Q
                         net (fo=4, routed)           0.167     3.328    data_gen_inst/counter_reg[1]
    SLICE_X12Y160        LUT4 (Prop_lut4_I1_O)        0.049     3.377 r  data_gen_inst/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.377    data_gen_inst/counter_reg[2]_i_1_n_0
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.729     2.997    
    SLICE_X12Y160        FDRE (Hold_fdre_C_D)         0.131     3.128    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         divider_even_inst/clk_x1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { divider_even_inst/clk_div_even_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         50.000      48.408     BUFGCTRL_X0Y0  clk_x1_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X14Y162  debounce_inst_1/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y160  debounce_inst_1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y161  debounce_inst_1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y162  debounce_inst_1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X17Y161  debounce_inst_1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X15Y162  debounce_inst_1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X14Y162  debounce_inst_2/counter_on_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X21Y161  debounce_inst_2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X23Y162  debounce_inst_2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X14Y162  debounce_inst_1/counter_on_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X15Y162  debounce_inst_1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X15Y162  debounce_inst_1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X14Y162  debounce_inst_2/counter_on_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X21Y161  debounce_inst_2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y163  debounce_inst_2/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y163  debounce_inst_2/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y164  debounce_inst_2/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y163  debounce_inst_2/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X23Y163  debounce_inst_2/counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  divider_even_inst/clk_x1
  To Clock:  USER_SMA_CLOCK_P

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.258%)  route 0.497ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 9.033 - 5.000 ) 
    Source Clock Delay      (SCD):    7.132ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.484     7.132    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.379     7.511 r  encoder_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.497     8.008    edge_det_inst/Q[0]
    SLICE_X11Y159        FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.374     9.033    edge_det_inst/clk_x10_i_BUFG
    SLICE_X11Y159        FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism              0.137     9.169    
                         clock uncertainty           -0.035     9.134    
    SLICE_X11Y159        FDRE (Setup_fdre_C_D)       -0.047     9.087    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.348ns (56.520%)  route 0.268ns (43.480%))
  Logic Levels:           0  
  Clock Path Skew:        -2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 9.033 - 5.000 ) 
    Source Clock Delay      (SCD):    7.132ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.484     7.132    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.348     7.480 r  encoder_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.268     7.748    edge_det_inst/Q[2]
    SLICE_X13Y158        FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.374     9.033    edge_det_inst/clk_x10_i_BUFG
    SLICE_X13Y158        FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism              0.137     9.169    
                         clock uncertainty           -0.035     9.134    
    SLICE_X13Y158        FDRE (Setup_fdre_C_D)       -0.182     8.952    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 encoder_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@5.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.379ns (50.921%)  route 0.365ns (49.079%))
  Logic Levels:           0  
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 9.032 - 5.000 ) 
    Source Clock Delay      (SCD):    7.132ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827     2.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384     4.179    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379     4.558 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.009     5.567    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.648 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.484     7.132    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.379     7.511 r  encoder_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.365     7.877    edge_det_inst/Q[1]
    SLICE_X14Y160        FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      5.000     5.000 r  
    J23                                               0.000     5.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     5.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846     5.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734     7.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.373     9.032    edge_det_inst/clk_x10_i_BUFG
    SLICE_X14Y160        FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism              0.137     9.168    
                         clock uncertainty           -0.035     9.133    
    SLICE_X14Y160        FDRE (Setup_fdre_C_D)       -0.015     9.118    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (USER_SMA_CLOCK_P rise@30.000ns - divider_even_inst/clk_x1 fall@25.000ns)
  Data Path Delay:        1.125ns  (logic 0.105ns (9.331%)  route 1.020ns (90.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 33.931 - 30.000 ) 
    Source Clock Delay      (SCD):    4.558ns = ( 29.558 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 fall edge)
                                                     25.000    25.000 f  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    25.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    27.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    27.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.384    29.179    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.379    29.558 f  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           1.020    30.578    divider_even_inst/clk_x1
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.105    30.683 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000    30.683    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                     30.000    30.000 r  
    J23                                               0.000    30.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    30.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    30.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    32.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    32.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    33.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism              0.137    34.068    
                         clock uncertainty           -0.035    34.033    
    SLICE_X82Y146        FDRE (Setup_fdre_C_D)        0.030    34.063    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                         34.063    
                         arrival time                         -30.683    
  -------------------------------------------------------------------
                         slack                                  3.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 divider_even_inst/clk_div_even_reg/Q
                            (clock source 'divider_even_inst/clk_x1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            divider_even_inst/clk_div_even_reg/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@25.000ns - divider_even_inst/clk_x1 fall@25.000ns)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.650%)  route 0.543ns (92.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 27.033 - 25.000 ) 
    Source Clock Delay      (SCD):    1.807ns = ( 26.807 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 fall edge)
                                                     25.000    25.000 f  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382    25.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690    26.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027    26.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567    26.666    divider_even_inst/clk_x10_i_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141    26.807 f  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.543    27.350    divider_even_inst/clk_x1
    SLICE_X82Y146        LUT5 (Prop_lut5_I4_O)        0.045    27.395 r  divider_even_inst/clk_div_even_i_1/O
                         net (fo=1, routed)           0.000    27.395    divider_even_inst/clk_div_even_i_1_n_0
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                     25.000    25.000 r  
    J23                                               0.000    25.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    25.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417    25.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750    26.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    26.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837    27.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE                                         r  divider_even_inst/clk_div_even_reg/C
                         clock pessimism             -0.098    26.936    
    SLICE_X82Y146        FDRE (Hold_fdre_C_D)         0.091    27.027    divider_even_inst/clk_div_even_reg
  -------------------------------------------------------------------
                         required time                        -27.027    
                         arrival time                          27.395    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[2].data_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.306%)  route 0.117ns (47.694%))
  Logic Levels:           0  
  Clock Path Skew:        -1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.128     3.125 r  encoder_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.117     3.241    edge_det_inst/Q[2]
    SLICE_X13Y158        FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.894     2.090    edge_det_inst/clk_x10_i_BUFG
    SLICE_X13Y158        FDRE                                         r  edge_det_inst/edge_det[2].data_r1_reg[2]/C
                         clock pessimism             -0.098     1.993    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.017     2.010    edge_det_inst/edge_det[2].data_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[1].data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        -1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.141     3.138 r  encoder_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.153     3.291    edge_det_inst/Q[1]
    SLICE_X14Y160        FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.893     2.089    edge_det_inst/clk_x10_i_BUFG
    SLICE_X14Y160        FDRE                                         r  edge_det_inst/edge_det[1].data_r1_reg[1]/C
                         clock pessimism             -0.098     1.992    
    SLICE_X14Y160        FDRE (Hold_fdre_C_D)         0.059     2.051    edge_det_inst/edge_det[1].data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 encoder_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            edge_det_inst/edge_det[0].data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             USER_SMA_CLOCK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_SMA_CLOCK_P rise@0.000ns - divider_even_inst/clk_x1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.260%)  route 0.218ns (60.740%))
  Logic Levels:           0  
  Clock Path Skew:        -1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.567     1.666    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.541     2.348    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.374 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.623     2.997    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.141     3.138 r  encoder_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.218     3.356    edge_det_inst/Q[0]
    SLICE_X11Y159        FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.894     2.090    edge_det_inst/clk_x10_i_BUFG
    SLICE_X11Y159        FDRE                                         r  edge_det_inst/edge_det[0].data_r1_reg[0]/C
                         clock pessimism             -0.098     1.993    
    SLICE_X11Y159        FDRE (Hold_fdre_C_D)         0.070     2.063    edge_det_inst/edge_det[0].data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  1.293    





---------------------------------------------------------------------------------------------------
From Clock:  USER_SMA_CLOCK_P
  To Clock:  divider_even_inst/clk_x1

Setup :            0  Failing Endpoints,  Worst Slack        2.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X12Y160        FDRE (Setup_fdre_C_R)       -0.423    56.270    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         56.270    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X12Y160        FDRE (Setup_fdre_C_R)       -0.423    56.270    data_gen_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         56.270    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X12Y160        FDRE (Setup_fdre_C_R)       -0.423    56.270    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         56.270    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X12Y160        FDRE (Setup_fdre_C_R)       -0.423    56.270    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         56.270    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    data_gen_inst/SS[0]
    SLICE_X13Y160        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    data_gen_inst/CLK
    SLICE_X13Y160        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X13Y160        FDSE (Setup_fdse_C_S)       -0.352    56.341    data_gen_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         56.341    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    data_gen_inst/SS[0]
    SLICE_X13Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    data_gen_inst/CLK
    SLICE_X13Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X13Y160        FDRE (Setup_fdre_C_R)       -0.352    56.341    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         56.341    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    encoder_inst/SR[0]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[0]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X13Y160        FDRE (Setup_fdre_C_R)       -0.352    56.341    encoder_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         56.341    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    encoder_inst/SR[0]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X13Y160        FDRE (Setup_fdre_C_R)       -0.352    56.341    encoder_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         56.341    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (divider_even_inst/clk_x1 rise@50.000ns - USER_SMA_CLOCK_P rise@45.000ns)
  Data Path Delay:        4.619ns  (logic 0.538ns (11.648%)  route 4.081ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.592ns = ( 56.592 - 50.000 ) 
    Source Clock Delay      (SCD):    4.274ns = ( 49.274 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                     45.000    45.000 r  
    J23                                               0.000    45.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    45.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.886    45.886 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.827    47.713    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082    47.795 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.479    49.274    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433    49.707 f  reset_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=4, routed)           1.112    50.820    reset_gen_inst/state_reg[1]
    SLICE_X12Y163        LUT2 (Prop_lut2_I1_O)        0.105    50.925 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           2.969    53.893    encoder_inst/SR[0]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                     50.000    50.000 r  
    J23                                               0.000    50.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000    50.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.846    50.846 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.734    52.581    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078    52.659 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         1.273    53.931    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.304    54.235 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.904    55.139    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    55.216 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          1.375    56.592    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism              0.137    56.728    
                         clock uncertainty           -0.035    56.693    
    SLICE_X13Y160        FDRE (Setup_fdre_C_R)       -0.352    56.341    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         56.341    
                         arrival time                         -53.893    
  -------------------------------------------------------------------
                         slack                                  2.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X12Y160        FDRE (Hold_fdre_C_R)         0.009     3.637    data_gen_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X12Y160        FDRE (Hold_fdre_C_R)         0.009     3.637    data_gen_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X12Y160        FDRE (Hold_fdre_C_R)         0.009     3.637    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    data_gen_inst/SS[0]
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X12Y160        FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X12Y160        FDRE (Hold_fdre_C_R)         0.009     3.637    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    data_gen_inst/SS[0]
    SLICE_X13Y160        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X13Y160        FDSE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X13Y160        FDSE (Hold_fdse_C_S)        -0.018     3.610    data_gen_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_gen_inst/FSM_onehot_state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    data_gen_inst/SS[0]
    SLICE_X13Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    data_gen_inst/CLK
    SLICE_X13Y160        FDRE                                         r  data_gen_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X13Y160        FDRE (Hold_fdre_C_R)        -0.018     3.610    data_gen_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    encoder_inst/SR[0]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[0]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X13Y160        FDRE (Hold_fdre_C_R)        -0.018     3.610    encoder_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    encoder_inst/SR[0]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[1]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X13Y160        FDRE (Hold_fdre_C_R)        -0.018     3.610    encoder_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_SMA_CLOCK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            encoder_inst/data_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by divider_even_inst/clk_x1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             divider_even_inst/clk_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (divider_even_inst/clk_x1 rise@0.000ns - USER_SMA_CLOCK_P rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.209ns (10.369%)  route 1.807ns (89.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_SMA_CLOCK_P rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.690     1.072    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.099 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.619     1.718    reset_gen_inst/clk_x10_i_BUFG
    SLICE_X12Y163        FDRE                                         r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  reset_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.311     2.193    reset_gen_inst/state_reg[0]
    SLICE_X12Y163        LUT2 (Prop_lut2_I0_O)        0.045     2.238 r  reset_gen_inst/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=9, routed)           1.496     3.734    encoder_inst/SR[0]
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock divider_even_inst/clk_x1 rise edge)
                                                      0.000     0.000 r  
    J23                                               0.000     0.000 r  USER_SMA_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    USER_SMA_CLOCK_P
    J23                  IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.750     1.167    clk_x10_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.197 r  clk_x10_i_BUFG_inst/O
                         net (fo=421, routed)         0.837     2.033    divider_even_inst/clk_x10_i_BUFG
    SLICE_X82Y146        FDRE (Prop_fdre_C_Q)         0.175     2.208 r  divider_even_inst/clk_div_even_reg/Q
                         net (fo=2, routed)           0.594     2.802    clk_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.831 r  clk_x1_BUFG_inst/O
                         net (fo=66, routed)          0.895     3.726    encoder_inst/CLK
    SLICE_X13Y160        FDRE                                         r  encoder_inst/data_out_reg[2]/C
                         clock pessimism             -0.098     3.628    
    SLICE_X13Y160        FDRE (Hold_fdre_C_R)        -0.018     3.610    encoder_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.123    





