vio_0.vhd,vhdl,xil_defaultlib,../../../../lpgbt-fpga-kcu105-10g24.srcs/sources_1/ip/vio_0/sim/vio_0.vhd,incdir="../../../../lpgbt-fpga-kcu105-10g24.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../lpgbt-fpga-kcu105-10g24.srcs/sources_1/ip/vio_0/hdl"
