// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weipcA_H__
#define __myip_v1_0_HLS_weipcA_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weipcA_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weipcA_ram) {
        ram[0] = "0b00111101000000010111010011011000";
        ram[1] = "0b10111101100110010010000111101110";
        ram[2] = "0b10111101000001100010100011010110";
        ram[3] = "0b00111101000110110000011111100100";
        ram[4] = "0b10111101111100111111111011111000";
        ram[5] = "0b10111100101001110111010010110000";
        ram[6] = "0b00111110001001110011100011000110";
        ram[7] = "0b00111100101110111011000010011001";
        ram[8] = "0b00111101011111100001110011000011";
        ram[9] = "0b00111101111111000101011100100111";
        ram[10] = "0b00111101101010010010001001001011";
        ram[11] = "0b10111101010101110000010100101100";
        ram[12] = "0b00111101011011000111001100111001";
        ram[13] = "0b00111110010100101000000101001111";
        ram[14] = "0b10111101100111100110100011111110";
        ram[15] = "0b00111101100100111011110000100111";
        ram[16] = "0b10111011101110011001100001101000";
        ram[17] = "0b10111101111110110010010100001000";
        ram[18] = "0b10111110001100010001110100111110";
        ram[19] = "0b00111101110001001010100010111111";
        ram[20] = "0b10111110011110111101000111011101";
        ram[21] = "0b00111101111111011011010111000111";
        ram[22] = "0b00111101111101011011101011101010";
        ram[23] = "0b00111101101011110101010011011111";
        ram[24] = "0b10111110000011010111001110100000";
        ram[25] = "0b10111110001110110000100100001101";
        ram[26] = "0b10111101101101111001110111111101";
        ram[27] = "0b10111100010100010111101111001111";
        ram[28] = "0b00111101000010000000100011011100";
        ram[29] = "0b00111110001101000110010001111010";
        ram[30] = "0b10111110001011011001000010000111";
        ram[31] = "0b00111101110101110101001000000011";
        ram[32] = "0b00111110000101010100110111001110";
        ram[33] = "0b10111101110100110000100101101100";
        ram[34] = "0b00111101000101011011001000000100";
        ram[35] = "0b10111101101010010110101101110110";
        ram[36] = "0b00111101000101100101010011111100";
        ram[37] = "0b00111101101000101010110010010011";
        ram[38] = "0b00111100101011001111110011110110";
        ram[39] = "0b00111110100000011001100100010101";
        ram[40] = "0b10111011110110000101001001011110";
        ram[41] = "0b00111100001000011001111101111110";
        ram[42] = "0b10111100100001111011001110110111";
        ram[43] = "0b00111101101010010110001110111011";
        ram[44] = "0b10111110001000101100110000001111";
        ram[45] = "0b00111101110100001110001000011001";
        ram[46] = "0b10111011110110000101010111110000";
        ram[47] = "0b10111011101010010110011001100110";
        ram[48] = "0b00111101101010011011001001111110";
        ram[49] = "0b10111100110010000111100111001010";
        ram[50] = "0b00111100101000100011101101001110";
        ram[51] = "0b00111100100110000000010101100101";
        ram[52] = "0b00111101100110011111001111110100";
        ram[53] = "0b00111110010110101111101100000000";
        ram[54] = "0b00111101100000010000000000011111";
        ram[55] = "0b10111101100010001101101101011000";
        ram[56] = "0b10111110001010110101000010110011";
        ram[57] = "0b10111101001110100011111001001010";
        ram[58] = "0b10111110000100111110110000111010";
        ram[59] = "0b10111110001000111111110010100010";
        ram[60] = "0b00111110001100010101000110111001";
        ram[61] = "0b00111110011111001011011100101001";
        ram[62] = "0b10111101110000100010101100001001";
        ram[63] = "0b00111011010011001011001010100101";
        ram[64] = "0b10111110001100000100010110011001";
        ram[65] = "0b00111100111000111101101001111100";
        ram[66] = "0b00111110010100001100000111100001";
        ram[67] = "0b10111101111101111010111110110001";
        ram[68] = "0b10111101011000110001011100011010";
        ram[69] = "0b00111110011000010111100000011000";
        ram[70] = "0b10111101110011111011001000100011";
        ram[71] = "0b00111101111000110110001001101100";
        ram[72] = "0b00111101000001110010100101111000";
        ram[73] = "0b10111101000000110011011111000000";
        ram[74] = "0b10111010001000001001100101011110";
        ram[75] = "0b10111101110110100110000111101011";
        ram[76] = "0b00111101110010010100101000001110";
        ram[77] = "0b10111101100100011101010011000100";
        ram[78] = "0b10111110011100100001111101101001";
        ram[79] = "0b10111110001010011000001010010010";
        ram[80] = "0b00111100110000110100010101111111";
        ram[81] = "0b10111101101111111010110000011010";
        ram[82] = "0b10111101111111000001101111100100";
        ram[83] = "0b10111110100000111000101001011000";
        ram[84] = "0b10111110001111010001110010101111";
        ram[85] = "0b10111101111100111010010111111010";
        ram[86] = "0b10111100101100110011011000011111";
        ram[87] = "0b10111110001100000010010110010110";
        ram[88] = "0b10111011110010100101000010011110";
        ram[89] = "0b10111011100001110111000011001101";
        ram[90] = "0b10111011100101000111010101110111";
        ram[91] = "0b10111101001100011000000001011001";
        ram[92] = "0b10111110001101111111000011000010";
        ram[93] = "0b00111110001100101000111011101100";
        ram[94] = "0b10111101110111110001011000001011";
        ram[95] = "0b00111101010010000101001101011110";
        ram[96] = "0b10111011111001101010001100011101";
        ram[97] = "0b00111101010111011000100001001000";
        ram[98] = "0b10111110000011101001100011110000";
        ram[99] = "0b00111101010111111000101111001111";
        ram[100] = "0b00111101101101001110010000001111";
        ram[101] = "0b10111001010110110011110010010110";
        ram[102] = "0b00111011101101011001010010001010";
        ram[103] = "0b10111101101000100100001101011111";
        ram[104] = "0b10111100010001100100011100011010";
        ram[105] = "0b00111101111111110011011011011001";
        ram[106] = "0b10111101110110001111001100011010";
        ram[107] = "0b10111101110101110110000110000010";
        ram[108] = "0b10111101010100110011001000010010";
        ram[109] = "0b00111100001000101000100101111001";
        ram[110] = "0b00111101011110111100011010001111";
        ram[111] = "0b00111110000111010100101111000111";
        ram[112] = "0b00111110001001110111101010011110";
        ram[113] = "0b10111100111110010110110111111001";
        ram[114] = "0b10111100000111010110001000001100";
        ram[115] = "0b10111101101001101100000110111101";
        ram[116] = "0b00111110011000000101010010111010";
        ram[117] = "0b10111100110011100010011010011011";
        ram[118] = "0b00111101100111000000000011001100";
        ram[119] = "0b10111101111001100011011111100110";
        ram[120] = "0b00111101101110110110001001010110";
        ram[121] = "0b10111110011001010100100010010111";
        ram[122] = "0b00111110010001001011111011101101";
        ram[123] = "0b10111100010000110100111001111010";
        ram[124] = "0b00111110000101001000101100000110";
        ram[125] = "0b10111110001111110100000111101000";
        ram[126] = "0b00111110011010011011111010001011";
        ram[127] = "0b10111110001110001011101110011011";
        ram[128] = "0b10111101001111101100101001100110";
        ram[129] = "0b00111110001111010101010011010110";
        ram[130] = "0b00111101110010100001000000111111";
        ram[131] = "0b00111101101011100011100110000001";
        ram[132] = "0b10111110000110011111101101001000";
        ram[133] = "0b10111110001001001111100100010001";
        ram[134] = "0b00111101110000010001100000010010";
        ram[135] = "0b00111110100001111010000001100101";
        ram[136] = "0b10111110000100001001000100001000";
        ram[137] = "0b00111101000101100001000101001111";
        ram[138] = "0b00111110001000110100001111001110";
        ram[139] = "0b10111101110111101101010010001111";
        ram[140] = "0b10111101101000011100101111110100";
        ram[141] = "0b00111110000000011111100110000011";
        ram[142] = "0b00111100001110100000100010000110";
        ram[143] = "0b00111101111000011000101000010111";
        ram[144] = "0b10111110001101011101010100001011";
        ram[145] = "0b10111101110100111001001001000101";
        ram[146] = "0b00111101111101011100111001101101";
        ram[147] = "0b00111101101110110000110000000000";
        ram[148] = "0b00111101100011000110101001000110";
        ram[149] = "0b00111101110101001011001111110000";
        ram[150] = "0b00111101100110111000011010101100";
        ram[151] = "0b10111110000000100110000001110101";
        ram[152] = "0b10111100111110011100100110010001";
        ram[153] = "0b00111110001100101000111010111111";
        ram[154] = "0b10111101101110011110011000100010";
        ram[155] = "0b00111110000111100101010111000111";
        ram[156] = "0b00111110000100010100000111001101";
        ram[157] = "0b00111100011001100110110011011001";
        ram[158] = "0b00111101100111001000000000110001";
        ram[159] = "0b00111101111000011000100111001101";
        ram[160] = "0b10111101101110010100000011111010";
        ram[161] = "0b00111110001001101110100110111011";
        ram[162] = "0b10111101100110011111010011101000";
        ram[163] = "0b00111100000001010110101000001101";
        ram[164] = "0b00111110001001010010110001110011";
        ram[165] = "0b00111101100100001110011110101001";
        ram[166] = "0b10111101010010000110111000111001";
        ram[167] = "0b00111100111110111000001010110100";
        ram[168] = "0b10111100100011011000100010111111";
        ram[169] = "0b00111101110110001011000110011010";
        ram[170] = "0b00111101110001000110001110110101";
        ram[171] = "0b00111011001011101110111000010110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weipcA) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weipcA_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weipcA) {
meminst = new myip_v1_0_HLS_weipcA_ram("myip_v1_0_HLS_weipcA_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weipcA() {
    delete meminst;
}


};//endmodule
#endif
