;redcode
;assert 1
	SPL -0, <-54
	CMP -7, <-420
	MOV 0, <-70
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD @20, @19
	SLT @20, @19
	SUB @121, 103
	SPL @10, @462
	SLT #128, 3
	SUB <0, <1
	CMP <0, <1
	SLT 128, 13
	SPL @10, @462
	SUB @121, 103
	CMP @127, 100
	SUB @121, 103
	SLT 280, 30
	MOV 273, 1
	SPL @10, @462
	DJN -1, @-20
	SLT 3, @6
	DJN <2, -1
	DJN -1, @-20
	ADD @20, @19
	DJN -1, @-20
	SUB 280, 30
	MOV #10, <462
	SUB <-500, <1
	SUB @121, 103
	SPL @10, @462
	SUB <-500, <1
	SLT 0, @42
	SUB <-500, <1
	SUB <0, <1
	CMP @127, 100
	SUB @127, 100
	SUB <0, <1
	DJN 102, 621
	SLT @20, @19
	SPL @10, @462
	CMP -7, <-420
	SUB @121, 103
	DJN -1, @-20
	JMN -1, 46
	JMN @12, #200
	ADD 270, 1
	MOV 0, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @10, @462
