Protel Design System Design Rule Check
PCB File : D:\ALTIUM\nangcao\Mach KIT ESP32\Mach tham khao ESP32\ESP32-Ethernet-CAN-IR-Relay\esp_ethernet_can_ir_relay.PcbDoc
Date     : 7/1/2025
Time     : 9:32:22 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net ETH_GND Between Pad R25-2(31.891mm,61.468mm) on Top Layer And Pad C20-1(35.306mm,56.769mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad IC6-3(21.812mm,36.632mm) on Top Layer And Pad IC6-29(22.312mm,39.132mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad IC6-8(24.812mm,37.632mm) on Top Layer And Via (24.892mm,29.718mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad L3-2(7.874mm,58.674mm) on Multi-Layer And Pad USB1-6(10.066mm,40.997mm) on Multi-Layer 
Rule Violations :4

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (InNetClass('power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.5mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.3mm) (Conductor Width=0.2mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad hole1-1(3.175mm,3.429mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad hole2-1(105.029mm,4.064mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad hole3-1(105.029mm,109.728mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad hole4-1(3.175mm,109.728mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.25mm > 2.54mm) Via (33.655mm,100.551mm) from Top Layer to Bottom Layer Actual Hole Size = 3.25mm
   Violation between Hole Size Constraint: (3.25mm > 2.54mm) Via (46.355mm,100.551mm) from Top Layer to Bottom Layer Actual Hole Size = 3.25mm
   Violation between Hole Size Constraint: (3.25mm > 2.54mm) Via (46.355mm,100.551mm) from Top Layer to Bottom Layer Actual Hole Size = 3.25mm
Rule Violations :7

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Via (46.355mm,100.551mm) from Top Layer to Bottom Layer And Via (46.355mm,100.551mm) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :1

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-1(37.5mm,38.227mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-2(37.5mm,39.497mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-3(37.5mm,40.767mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-4(37.5mm,42.037mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-5(31.75mm,42.037mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-6(31.75mm,40.767mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-7(31.75mm,39.497mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Area Fill (32.175mm,38.657mm) (37.075mm,41.607mm) on Top Solder And Pad U10-8(31.75mm,38.227mm) on Top Layer [Top Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Pad L2-1(44.018mm,56.642mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Pad L2-2(42.418mm,56.642mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Pad R21-2(44.041mm,61.435mm) on Top Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.066mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Pad R21-1(42.291mm,61.435mm) on Top Layer [Top Solder] Mask Sliver [0.066mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Pad C14-1(40.64mm,56.858mm) on Top Layer And Via (39.116mm,56.769mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad D6-2(8.255mm,50.546mm) on Top Layer And Via (10.414mm,51.562mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad D6-2(8.255mm,50.546mm) on Top Layer And Via (10.668mm,50.292mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-1(38.969mm,66.398mm) on Top Layer And Pad IC2-2(38.469mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-1(38.969mm,66.398mm) on Top Layer And Pad IC2-24(39.602mm,65.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-1(38.969mm,66.398mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-10(35.836mm,64.266mm) on Top Layer And Pad IC2-11(35.836mm,63.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-10(35.836mm,64.266mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-10(35.836mm,64.266mm) on Top Layer And Pad IC2-9(35.836mm,64.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-11(35.836mm,63.766mm) on Top Layer And Pad IC2-12(35.836mm,63.266mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-11(35.836mm,63.766mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-12(35.836mm,63.266mm) on Top Layer And Pad IC2-13(36.469mm,62.633mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-12(35.836mm,63.266mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-13(36.469mm,62.633mm) on Top Layer And Pad IC2-14(36.969mm,62.633mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-13(36.469mm,62.633mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad IC2-13(36.469mm,62.633mm) on Top Layer And Via (35.779mm,62.357mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-14(36.969mm,62.633mm) on Top Layer And Pad IC2-15(37.469mm,62.633mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-14(36.969mm,62.633mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-15(37.469mm,62.633mm) on Top Layer And Pad IC2-16(37.969mm,62.633mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-15(37.469mm,62.633mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-16(37.969mm,62.633mm) on Top Layer And Pad IC2-17(38.469mm,62.633mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-16(37.969mm,62.633mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-17(38.469mm,62.633mm) on Top Layer And Pad IC2-18(38.969mm,62.633mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-17(38.469mm,62.633mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-18(38.969mm,62.633mm) on Top Layer And Pad IC2-19(39.602mm,63.266mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-18(38.969mm,62.633mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-19(39.602mm,63.266mm) on Top Layer And Pad IC2-20(39.602mm,63.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-19(39.602mm,63.266mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-2(38.469mm,66.398mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-2(38.469mm,66.398mm) on Top Layer And Pad IC2-3(37.969mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-20(39.602mm,63.766mm) on Top Layer And Pad IC2-21(39.602mm,64.266mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-20(39.602mm,63.766mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-21(39.602mm,64.266mm) on Top Layer And Pad IC2-22(39.602mm,64.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-21(39.602mm,64.266mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-22(39.602mm,64.766mm) on Top Layer And Pad IC2-23(39.602mm,65.266mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-22(39.602mm,64.766mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-23(39.602mm,65.266mm) on Top Layer And Pad IC2-24(39.602mm,65.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-23(39.602mm,65.266mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-24(39.602mm,65.766mm) on Top Layer And Pad IC2-25(37.719mm,64.516mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-3(37.969mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-4(37.469mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-5(36.969mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-6(36.469mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-7(35.836mm,65.766mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-8(35.836mm,65.266mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad IC2-25(37.719mm,64.516mm) on Top Layer And Pad IC2-9(35.836mm,64.766mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-3(37.969mm,66.398mm) on Top Layer And Pad IC2-4(37.469mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-4(37.469mm,66.398mm) on Top Layer And Pad IC2-5(36.969mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-5(36.969mm,66.398mm) on Top Layer And Pad IC2-6(36.469mm,66.398mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-6(36.469mm,66.398mm) on Top Layer And Pad IC2-7(35.836mm,65.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-7(35.836mm,65.766mm) on Top Layer And Pad IC2-8(35.836mm,65.266mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.12mm < 0.254mm) Between Pad IC2-8(35.836mm,65.266mm) on Top Layer And Pad IC2-9(35.836mm,64.766mm) on Top Layer [Top Solder] Mask Sliver [0.12mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-1(23.977mm,54.417mm) on Top Layer And Pad IC3-2(23.977mm,53.467mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad IC3-2(23.977mm,53.467mm) on Top Layer And Pad IC3-3(23.977mm,52.517mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-(20.212mm,37.032mm) on Top Layer And Pad IC6-1(20.812mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-(20.212mm,37.032mm) on Top Layer And Pad IC6-28(19.812mm,37.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-1(20.812mm,36.632mm) on Top Layer And Pad IC6-2(21.312mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-10(24.812mm,38.632mm) on Top Layer And Pad IC6-11(24.812mm,39.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-10(24.812mm,38.632mm) on Top Layer And Pad IC6-9(24.812mm,38.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-11(24.812mm,39.132mm) on Top Layer And Pad IC6-12(24.812mm,39.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-12(24.812mm,39.632mm) on Top Layer And Pad IC6-13(24.812mm,40.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-13(24.812mm,40.132mm) on Top Layer And Pad IC6-14(24.812mm,40.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-15(23.812mm,41.632mm) on Top Layer And Pad IC6-16(23.312mm,41.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-16(23.312mm,41.632mm) on Top Layer And Pad IC6-17(22.812mm,41.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-17(22.812mm,41.632mm) on Top Layer And Pad IC6-18(22.312mm,41.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-18(22.312mm,41.632mm) on Top Layer And Pad IC6-19(21.812mm,41.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-19(21.812mm,41.632mm) on Top Layer And Pad IC6-20(21.312mm,41.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-2(21.312mm,36.632mm) on Top Layer And Pad IC6-3(21.812mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-20(21.312mm,41.632mm) on Top Layer And Pad IC6-21(20.812mm,41.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-22(19.812mm,40.632mm) on Top Layer And Pad IC6-23(19.812mm,40.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-23(19.812mm,40.132mm) on Top Layer And Pad IC6-24(19.812mm,39.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-24(19.812mm,39.632mm) on Top Layer And Pad IC6-25(19.812mm,39.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-25(19.812mm,39.132mm) on Top Layer And Pad IC6-26(19.812mm,38.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-26(19.812mm,38.632mm) on Top Layer And Pad IC6-27(19.812mm,38.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-27(19.812mm,38.132mm) on Top Layer And Pad IC6-28(19.812mm,37.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-3(21.812mm,36.632mm) on Top Layer And Pad IC6-4(22.312mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-4(22.312mm,36.632mm) on Top Layer And Pad IC6-5(22.812mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-5(22.812mm,36.632mm) on Top Layer And Pad IC6-6(23.312mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-6(23.312mm,36.632mm) on Top Layer And Pad IC6-7(23.812mm,36.632mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad IC6-8(24.812mm,37.632mm) on Top Layer And Pad IC6-9(24.812mm,38.132mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-1(36.449mm,90.551mm) on Top Layer And Pad J1-2(37.465mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad J1-10(30.955mm,100.551mm) on Top Layer And Via (33.655mm,100.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-2(37.465mm,90.551mm) on Top Layer And Pad J1-3(38.481mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-3(38.481mm,90.551mm) on Top Layer And Pad J1-4(39.497mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-4(39.497mm,90.551mm) on Top Layer And Pad J1-5(40.513mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-5(40.513mm,90.551mm) on Top Layer And Pad J1-6(41.529mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-6(41.529mm,90.551mm) on Top Layer And Pad J1-7(42.545mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad J1-7(42.545mm,90.551mm) on Top Layer And Pad J1-8(43.561mm,90.551mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Via (46.355mm,100.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Via (46.355mm,100.551mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad R19-1(18.415mm,52.578mm) on Top Layer And Via (19.558mm,51.181mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.254mm) Between Pad R22-1(42.291mm,68.072mm) on Top Layer And Via (41.148mm,67.945mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad R23-1(42.291mm,65.86mm) on Top Layer And Via (41.402mm,64.516mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R43-1(87.856mm,20.066mm) on Top Layer And Pad U9-2(90.005mm,19.533mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad R43-2(86.106mm,20.066mm) on Top Layer And Pad U7-3(83.985mm,19.533mm) on Top Layer [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.021mm < 0.254mm) Between Pad T1-1(36.322mm,76.326mm) on Top Layer And Via (36.053mm,77.724mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.021mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad T1-6(42.672mm,76.326mm) on Top Layer And Via (43.18mm,77.724mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad T1-7(43.942mm,76.326mm) on Top Layer And Via (43.18mm,77.724mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-1(7.232mm,98.813mm) on Top Layer And Pad U1-2(7.232mm,97.543mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-10(7.232mm,87.383mm) on Top Layer And Pad U1-11(7.232mm,86.113mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-10(7.232mm,87.383mm) on Top Layer And Pad U1-9(7.232mm,88.653mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-11(7.232mm,86.113mm) on Top Layer And Pad U1-12(7.232mm,84.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-12(7.232mm,84.843mm) on Top Layer And Pad U1-13(7.232mm,83.573mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-13(7.232mm,83.573mm) on Top Layer And Pad U1-14(7.232mm,82.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-15(10.017mm,81.303mm) on Top Layer And Pad U1-16(11.287mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-16(11.287mm,81.303mm) on Top Layer And Pad U1-17(12.557mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-17(12.557mm,81.303mm) on Top Layer And Pad U1-18(13.827mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-18(13.827mm,81.303mm) on Top Layer And Pad U1-19(15.097mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-19(15.097mm,81.303mm) on Top Layer And Pad U1-20(16.367mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-2(7.232mm,97.543mm) on Top Layer And Pad U1-3(7.232mm,96.273mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-20(16.367mm,81.303mm) on Top Layer And Pad U1-21(17.637mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-21(17.637mm,81.303mm) on Top Layer And Pad U1-22(18.907mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-22(18.907mm,81.303mm) on Top Layer And Pad U1-23(20.177mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-23(20.177mm,81.303mm) on Top Layer And Pad U1-24(21.447mm,81.303mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-25(24.232mm,82.303mm) on Top Layer And Pad U1-26(24.232mm,83.573mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U1-25(24.232mm,82.303mm) on Top Layer And Via (26.035mm,82.296mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-26(24.232mm,83.573mm) on Top Layer And Pad U1-27(24.232mm,84.843mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-27(24.232mm,84.843mm) on Top Layer And Pad U1-28(24.232mm,86.113mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-28(24.232mm,86.113mm) on Top Layer And Pad U1-29(24.232mm,87.383mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-29(24.232mm,87.383mm) on Top Layer And Pad U1-30(24.232mm,88.653mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-3(7.232mm,96.273mm) on Top Layer And Pad U1-4(7.232mm,95.003mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-30(24.232mm,88.653mm) on Top Layer And Pad U1-31(24.232mm,89.923mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-31(24.232mm,89.923mm) on Top Layer And Pad U1-32(24.232mm,91.193mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-32(24.232mm,91.193mm) on Top Layer And Pad U1-33(24.232mm,92.463mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-33(24.232mm,92.463mm) on Top Layer And Pad U1-34(24.232mm,93.733mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-34(24.232mm,93.733mm) on Top Layer And Pad U1-35(24.232mm,95.003mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-35(24.232mm,95.003mm) on Top Layer And Pad U1-36(24.232mm,96.273mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-36(24.232mm,96.273mm) on Top Layer And Pad U1-37(24.232mm,97.543mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-37(24.232mm,97.543mm) on Top Layer And Pad U1-38(24.232mm,98.813mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-4(7.232mm,95.003mm) on Top Layer And Pad U1-5(7.232mm,93.733mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-5(7.232mm,93.733mm) on Top Layer And Pad U1-6(7.232mm,92.463mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-6(7.232mm,92.463mm) on Top Layer And Pad U1-7(7.232mm,91.193mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-7(7.232mm,91.193mm) on Top Layer And Pad U1-8(7.232mm,89.923mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1-8(7.232mm,89.923mm) on Top Layer And Pad U1-9(7.232mm,88.653mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-1(10.066mm,39.797mm) on Top Layer And Pad USB1-2(10.066mm,39.147mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad USB1-1(10.066mm,39.797mm) on Top Layer And Pad USB1-6(10.066mm,40.997mm) on Multi-Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-2(10.066mm,39.147mm) on Top Layer And Pad USB1-3(10.066mm,38.497mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-3(10.066mm,38.497mm) on Top Layer And Pad USB1-4(10.066mm,37.847mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-4(10.066mm,37.847mm) on Top Layer And Pad USB1-5(10.066mm,37.197mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad USB1-5(10.066mm,37.197mm) on Top Layer And Pad USB1-7(10.066mm,35.997mm) on Multi-Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Via (10.414mm,51.562mm) from Top Layer to Bottom Layer And Via (10.668mm,50.292mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.192mm] / [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Via (35.687mm,61.214mm) from Top Layer to Bottom Layer And Via (35.779mm,62.357mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.243mm] / [Bottom Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Via (40.132mm,60.96mm) from Top Layer to Bottom Layer And Via (40.894mm,60.198mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm] / [Bottom Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (41.402mm,64.516mm) from Top Layer to Bottom Layer And Via (41.402mm,65.659mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
Rule Violations :156

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (18.912mm,39.132mm) on Top Overlay And Pad IC6-25(19.812mm,39.132mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (21.312mm,42.532mm) on Top Overlay And Pad IC6-20(21.312mm,41.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (22.479mm,44.069mm) on Bottom Overlay And Pad J5-1(22.479mm,44.069mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (22.479mm,44.069mm) on Top Overlay And Pad J5-1(22.479mm,44.069mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (22.812mm,35.732mm) on Top Overlay And Pad IC6-5(22.812mm,36.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (23.812mm,42.532mm) on Top Overlay And Pad IC6-15(23.812mm,41.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (25.712mm,38.632mm) on Top Overlay And Pad IC6-10(24.812mm,38.632mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (29.083mm,58.801mm) on Bottom Overlay And Pad J4-1(29.083mm,58.801mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (29.083mm,58.801mm) on Top Overlay And Pad J4-1(29.083mm,58.801mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Arc (35.237mm,64.266mm) on Top Overlay And Pad IC2-10(35.836mm,64.266mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Arc (36.969mm,66.998mm) on Top Overlay And Pad IC2-5(36.969mm,66.398mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Arc (37.469mm,62.033mm) on Top Overlay And Pad IC2-15(37.469mm,62.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (37.597mm,86.172mm) on Top Overlay And Pad T1-15(37.592mm,84.836mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Arc (40.201mm,63.766mm) on Top Overlay And Pad IC2-20(39.602mm,63.766mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (41.397mm,74.99mm) on Top Overlay And Pad T1-5(41.402mm,76.326mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (43.947mm,86.172mm) on Top Overlay And Pad T1-10(43.942mm,84.836mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (85.725mm,25.146mm) on Bottom Overlay And Pad J3-1(85.725mm,25.146mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (85.725mm,25.146mm) on Top Overlay And Pad J3-1(85.725mm,25.146mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (85.725mm,28.448mm) on Bottom Overlay And Pad J2-1(85.725mm,28.448mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (85.725mm,28.448mm) on Top Overlay And Pad J2-1(85.725mm,28.448mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(45.809mm,72.263mm) on Top Layer And Track (45.009mm,71.333mm)(45.009mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-1(45.809mm,72.263mm) on Top Layer And Track (45.009mm,71.333mm)(48.209mm,71.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-1(45.809mm,72.263mm) on Top Layer And Track (45.009mm,73.193mm)(48.209mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-2(47.409mm,72.263mm) on Top Layer And Track (45.009mm,71.333mm)(48.209mm,71.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C10-2(47.409mm,72.263mm) on Top Layer And Track (45.009mm,73.193mm)(48.209mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(47.409mm,72.263mm) on Top Layer And Track (48.209mm,71.333mm)(48.209mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-1(18.834mm,70.866mm) on Top Layer And Track (16.434mm,69.936mm)(19.634mm,69.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-1(18.834mm,70.866mm) on Top Layer And Track (16.434mm,71.796mm)(19.634mm,71.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-1(18.834mm,70.866mm) on Top Layer And Track (19.634mm,69.936mm)(19.634mm,71.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(30.277mm,48.641mm) on Top Layer And Track (29.477mm,47.711mm)(29.477mm,49.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-1(30.277mm,48.641mm) on Top Layer And Track (29.477mm,47.711mm)(32.677mm,47.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-1(30.277mm,48.641mm) on Top Layer And Track (29.477mm,49.571mm)(32.677mm,49.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-2(31.877mm,48.641mm) on Top Layer And Track (29.477mm,47.711mm)(32.677mm,47.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C11-2(31.877mm,48.641mm) on Top Layer And Track (29.477mm,49.571mm)(32.677mm,49.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-2(31.877mm,48.641mm) on Top Layer And Track (32.677mm,47.711mm)(32.677mm,49.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(17.234mm,70.866mm) on Top Layer And Track (16.434mm,69.936mm)(16.434mm,71.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-2(17.234mm,70.866mm) on Top Layer And Track (16.434mm,69.936mm)(19.634mm,69.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-2(17.234mm,70.866mm) on Top Layer And Track (16.434mm,71.796mm)(19.634mm,71.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Text "C14" (43.199mm,56.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Track (41.491mm,57.109mm)(44.691mm,57.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Track (41.491mm,58.887mm)(44.691mm,58.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Track (41.491mm,58.969mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Track (44.691mm,57.109mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C12-1(43.891mm,58.039mm) on Top Layer And Track (44.691mm,58.887mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Text "C14" (43.199mm,56.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Track (41.491mm,57.109mm)(41.491mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Track (41.491mm,57.109mm)(44.691mm,57.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Track (41.491mm,58.887mm)(41.491mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Track (41.491mm,58.887mm)(44.691mm,58.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Track (41.491mm,58.969mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C12-2(42.291mm,58.039mm) on Top Layer And Track (41.57mm,56.058mm)(41.57mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Track (41.476mm,60.464mm)(44.841mm,60.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Track (41.491mm,58.887mm)(44.691mm,58.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Track (41.491mm,58.969mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Track (41.491mm,60.747mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Track (44.691mm,57.109mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-1(43.891mm,59.817mm) on Top Layer And Track (44.691mm,58.887mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (39.71mm,59.258mm)(41.57mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.476mm,60.464mm)(41.476mm,62.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.476mm,60.464mm)(44.841mm,60.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.491mm,57.109mm)(41.491mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.491mm,58.887mm)(41.491mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.491mm,58.887mm)(44.691mm,58.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.491mm,58.969mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.491mm,60.747mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C13-2(42.291mm,59.817mm) on Top Layer And Track (41.57mm,56.058mm)(41.57mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-1(40.64mm,56.858mm) on Top Layer And Track (39.71mm,56.058mm)(39.71mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-1(40.64mm,56.858mm) on Top Layer And Track (39.71mm,56.058mm)(41.57mm,56.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C14-1(40.64mm,56.858mm) on Top Layer And Track (41.491mm,57.109mm)(41.491mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C14-1(40.64mm,56.858mm) on Top Layer And Track (41.491mm,57.109mm)(44.691mm,57.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-1(40.64mm,56.858mm) on Top Layer And Track (41.57mm,56.058mm)(41.57mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (39.71mm,56.058mm)(39.71mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (39.71mm,59.258mm)(41.57mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (41.491mm,57.109mm)(41.491mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (41.491mm,58.887mm)(41.491mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (41.491mm,58.887mm)(44.691mm,58.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (41.491mm,58.969mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C14-2(40.64mm,58.458mm) on Top Layer And Track (41.57mm,56.058mm)(41.57mm,59.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C15-1(33.782mm,70.358mm) on Top Layer And Track (32.852mm,67.958mm)(32.852mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-1(33.782mm,70.358mm) on Top Layer And Track (32.852mm,71.158mm)(34.712mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C15-1(33.782mm,70.358mm) on Top Layer And Track (34.712mm,67.958mm)(34.712mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C15-2(33.782mm,68.758mm) on Top Layer And Track (32.852mm,67.958mm)(32.852mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C15-2(33.782mm,68.758mm) on Top Layer And Track (32.852mm,67.958mm)(34.712mm,67.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C15-2(33.782mm,68.758mm) on Top Layer And Track (34.712mm,67.958mm)(34.712mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C16-1(31.623mm,70.358mm) on Top Layer And Track (30.693mm,67.958mm)(30.693mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(31.623mm,70.358mm) on Top Layer And Track (30.693mm,71.158mm)(32.553mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C16-1(31.623mm,70.358mm) on Top Layer And Track (32.553mm,67.958mm)(32.553mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C16-2(31.623mm,68.758mm) on Top Layer And Track (30.693mm,67.958mm)(30.693mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(31.623mm,68.758mm) on Top Layer And Track (30.693mm,67.958mm)(32.553mm,67.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C16-2(31.623mm,68.758mm) on Top Layer And Track (32.553mm,67.958mm)(32.553mm,71.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C17-1(20.828mm,52.667mm) on Top Layer And Track (19.898mm,51.867mm)(19.898mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-1(20.828mm,52.667mm) on Top Layer And Track (19.898mm,51.867mm)(21.758mm,51.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C17-1(20.828mm,52.667mm) on Top Layer And Track (21.758mm,51.867mm)(21.758mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C17-2(20.828mm,54.267mm) on Top Layer And Track (19.898mm,51.867mm)(19.898mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C17-2(20.828mm,54.267mm) on Top Layer And Track (19.898mm,55.067mm)(21.758mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C17-2(20.828mm,54.267mm) on Top Layer And Track (21.758mm,51.867mm)(21.758mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-1(29.591mm,52.667mm) on Top Layer And Track (28.661mm,51.867mm)(28.661mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(29.591mm,52.667mm) on Top Layer And Track (28.661mm,51.867mm)(30.521mm,51.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-1(29.591mm,52.667mm) on Top Layer And Track (30.521mm,51.867mm)(30.521mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-2(29.591mm,54.267mm) on Top Layer And Track (28.661mm,51.867mm)(28.661mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(29.591mm,54.267mm) on Top Layer And Track (28.661mm,55.067mm)(30.521mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-2(29.591mm,54.267mm) on Top Layer And Track (30.521mm,51.867mm)(30.521mm,55.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-1(30.277mm,46.482mm) on Top Layer And Track (29.477mm,45.552mm)(29.477mm,47.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-1(30.277mm,46.482mm) on Top Layer And Track (29.477mm,45.552mm)(32.677mm,45.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-1(30.277mm,46.482mm) on Top Layer And Track (29.477mm,47.412mm)(32.677mm,47.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(31.877mm,46.482mm) on Top Layer And Track (29.477mm,45.552mm)(32.677mm,45.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(31.877mm,46.482mm) on Top Layer And Track (29.477mm,47.412mm)(32.677mm,47.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C19-2(31.877mm,46.482mm) on Top Layer And Track (32.677mm,45.552mm)(32.677mm,47.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-1(35.306mm,56.769mm) on Top Layer And Track (34.376mm,55.969mm)(34.376mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(35.306mm,56.769mm) on Top Layer And Track (34.376mm,55.969mm)(36.236mm,55.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C20-1(35.306mm,56.769mm) on Top Layer And Track (34.441mm,55.926mm)(34.441mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-1(35.306mm,56.769mm) on Top Layer And Track (36.236mm,55.969mm)(36.236mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (31.076mm,57.856mm)(34.441mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (31.076mm,58.339mm)(34.441mm,58.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (34.376mm,55.969mm)(34.376mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (34.376mm,59.169mm)(36.236mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (34.441mm,55.926mm)(34.441mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (34.441mm,58.339mm)(34.441mm,60.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-2(35.306mm,58.369mm) on Top Layer And Track (36.236mm,55.969mm)(36.236mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-1(18.834mm,73.237mm) on Top Layer And Track (16.434mm,72.307mm)(19.634mm,72.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-1(18.834mm,73.237mm) on Top Layer And Track (16.434mm,74.167mm)(19.634mm,74.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(18.834mm,73.237mm) on Top Layer And Track (19.634mm,72.307mm)(19.634mm,74.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-2(17.234mm,73.237mm) on Top Layer And Track (16.434mm,72.307mm)(16.434mm,74.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-2(17.234mm,73.237mm) on Top Layer And Track (16.434mm,72.307mm)(19.634mm,72.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-2(17.234mm,73.237mm) on Top Layer And Track (16.434mm,74.167mm)(19.634mm,74.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-1(36.411mm,35.941mm) on Top Layer And Track (35.611mm,35.011mm)(35.611mm,36.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(36.411mm,35.941mm) on Top Layer And Track (35.611mm,35.011mm)(38.811mm,35.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(36.411mm,35.941mm) on Top Layer And Track (35.611mm,36.871mm)(38.811mm,36.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(38.011mm,35.941mm) on Top Layer And Track (35.611mm,35.011mm)(38.811mm,35.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(38.011mm,35.941mm) on Top Layer And Track (35.611mm,36.871mm)(38.811mm,36.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(38.011mm,35.941mm) on Top Layer And Track (38.811mm,35.011mm)(38.811mm,36.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-1(57.874mm,67.564mm) on Top Layer And Track (57.074mm,66.634mm)(57.074mm,68.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C23-1(57.874mm,67.564mm) on Top Layer And Track (57.074mm,66.634mm)(60.274mm,66.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C23-1(57.874mm,67.564mm) on Top Layer And Track (57.074mm,68.494mm)(60.274mm,68.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C23-2(59.474mm,67.564mm) on Top Layer And Track (57.074mm,66.634mm)(60.274mm,66.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C23-2(59.474mm,67.564mm) on Top Layer And Track (57.074mm,68.494mm)(60.274mm,68.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C23-2(59.474mm,67.564mm) on Top Layer And Track (60.274mm,66.634mm)(60.274mm,68.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C24-1(42.62mm,38.608mm) on Top Layer And Track (40.22mm,37.678mm)(43.42mm,37.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C24-1(42.62mm,38.608mm) on Top Layer And Track (40.22mm,39.538mm)(43.42mm,39.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-1(42.62mm,38.608mm) on Top Layer And Track (43.42mm,37.678mm)(43.42mm,39.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C24-2(41.02mm,38.608mm) on Top Layer And Track (40.22mm,37.678mm)(40.22mm,39.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C24-2(41.02mm,38.608mm) on Top Layer And Track (40.22mm,37.678mm)(43.42mm,37.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C24-2(41.02mm,38.608mm) on Top Layer And Track (40.22mm,39.538mm)(43.42mm,39.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C25-1(42.62mm,40.894mm) on Top Layer And Track (40.22mm,39.964mm)(43.42mm,39.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C25-1(42.62mm,40.894mm) on Top Layer And Track (40.22mm,41.824mm)(43.42mm,41.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-1(42.62mm,40.894mm) on Top Layer And Track (43.42mm,39.964mm)(43.42mm,41.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(41.02mm,40.894mm) on Top Layer And Track (40.22mm,39.964mm)(40.22mm,41.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C25-2(41.02mm,40.894mm) on Top Layer And Track (40.22mm,39.964mm)(43.42mm,39.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C25-2(41.02mm,40.894mm) on Top Layer And Track (40.22mm,41.824mm)(43.42mm,41.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-1(57.874mm,70.358mm) on Top Layer And Track (57.074mm,69.428mm)(57.074mm,71.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C26-1(57.874mm,70.358mm) on Top Layer And Track (57.074mm,69.428mm)(60.274mm,69.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C26-1(57.874mm,70.358mm) on Top Layer And Track (57.074mm,71.288mm)(60.274mm,71.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C26-2(59.474mm,70.358mm) on Top Layer And Track (57.074mm,69.428mm)(60.274mm,69.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C26-2(59.474mm,70.358mm) on Top Layer And Track (57.074mm,71.288mm)(60.274mm,71.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-2(59.474mm,70.358mm) on Top Layer And Track (60.274mm,69.428mm)(60.274mm,71.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-1(27.596mm,41.783mm) on Top Layer And Track (26.796mm,40.853mm)(26.796mm,42.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-1(27.596mm,41.783mm) on Top Layer And Track (26.796mm,40.853mm)(29.996mm,40.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-1(27.596mm,41.783mm) on Top Layer And Track (26.796mm,42.713mm)(29.996mm,42.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-2(29.196mm,41.783mm) on Top Layer And Track (26.796mm,40.853mm)(29.996mm,40.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C27-2(29.196mm,41.783mm) on Top Layer And Track (26.796mm,42.713mm)(29.996mm,42.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-2(29.196mm,41.783mm) on Top Layer And Track (29.996mm,40.853mm)(29.996mm,42.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-1(29.196mm,37.465mm) on Top Layer And Track (26.796mm,36.535mm)(29.996mm,36.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-1(29.196mm,37.465mm) on Top Layer And Track (26.796mm,38.395mm)(29.996mm,38.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-1(29.196mm,37.465mm) on Top Layer And Track (29.996mm,36.535mm)(29.996mm,38.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-2(27.596mm,37.465mm) on Top Layer And Track (26.796mm,36.535mm)(26.796mm,38.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-2(27.596mm,37.465mm) on Top Layer And Track (26.796mm,36.535mm)(29.996mm,36.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C28-2(27.596mm,37.465mm) on Top Layer And Track (26.796mm,38.395mm)(29.996mm,38.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C29-1(93.673mm,25.273mm) on Top Layer And Track (92.624mm,23.762mm)(92.624mm,26.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(93.673mm,25.273mm) on Top Layer And Track (93.923mm,23.823mm)(96.623mm,23.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(93.673mm,25.273mm) on Top Layer And Track (93.923mm,26.723mm)(96.623mm,26.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(93.673mm,25.273mm) on Top Layer And Track (94.673mm,23.823mm)(94.673mm,26.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(96.573mm,25.273mm) on Top Layer And Track (93.923mm,23.823mm)(96.623mm,23.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(96.573mm,25.273mm) on Top Layer And Track (93.923mm,26.723mm)(96.623mm,26.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(36.449mm,48.948mm) on Top Layer And Track (34.999mm,45.998mm)(34.999mm,48.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(36.449mm,48.948mm) on Top Layer And Track (34.999mm,47.948mm)(37.899mm,47.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(36.449mm,48.948mm) on Top Layer And Track (37.899mm,45.998mm)(37.899mm,48.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(36.449mm,46.048mm) on Top Layer And Track (34.999mm,45.998mm)(34.999mm,48.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(36.449mm,46.048mm) on Top Layer And Track (37.899mm,45.998mm)(37.899mm,48.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C3-1(18.834mm,75.607mm) on Top Layer And Track (16.434mm,74.677mm)(19.634mm,74.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C3-1(18.834mm,75.607mm) on Top Layer And Track (16.434mm,76.537mm)(19.634mm,76.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-1(18.834mm,75.607mm) on Top Layer And Track (19.634mm,74.677mm)(19.634mm,76.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C31-1(91.694mm,26.162mm) on Top Layer And Track (90.764mm,23.762mm)(90.764mm,26.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31-1(91.694mm,26.162mm) on Top Layer And Track (90.764mm,26.962mm)(92.624mm,26.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C31-1(91.694mm,26.162mm) on Top Layer And Track (92.624mm,23.762mm)(92.624mm,26.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C31-2(91.694mm,24.562mm) on Top Layer And Track (90.764mm,23.762mm)(90.764mm,26.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31-2(91.694mm,24.562mm) on Top Layer And Track (90.764mm,23.762mm)(92.624mm,23.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C31-2(91.694mm,24.562mm) on Top Layer And Track (92.624mm,23.762mm)(92.624mm,26.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3-2(17.234mm,75.607mm) on Top Layer And Track (16.434mm,74.677mm)(16.434mm,76.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C3-2(17.234mm,75.607mm) on Top Layer And Track (16.434mm,74.677mm)(19.634mm,74.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C3-2(17.234mm,75.607mm) on Top Layer And Track (16.434mm,76.537mm)(19.634mm,76.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C32-1(44.846mm,46.444mm) on Top Layer And Track (43.916mm,45.644mm)(43.916mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32-1(44.846mm,46.444mm) on Top Layer And Track (43.916mm,45.644mm)(45.776mm,45.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C32-1(44.846mm,46.444mm) on Top Layer And Track (45.776mm,45.644mm)(45.776mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C32-2(44.846mm,48.044mm) on Top Layer And Track (43.916mm,45.644mm)(43.916mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32-2(44.846mm,48.044mm) on Top Layer And Track (43.916mm,48.844mm)(45.776mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C32-2(44.846mm,48.044mm) on Top Layer And Track (45.776mm,45.644mm)(45.776mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33-1(57.874mm,72.771mm) on Top Layer And Track (57.074mm,71.841mm)(57.074mm,73.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C33-1(57.874mm,72.771mm) on Top Layer And Track (57.074mm,71.841mm)(60.274mm,71.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C33-1(57.874mm,72.771mm) on Top Layer And Track (57.074mm,73.701mm)(60.274mm,73.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C33-2(59.474mm,72.771mm) on Top Layer And Track (57.074mm,71.841mm)(60.274mm,71.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C33-2(59.474mm,72.771mm) on Top Layer And Track (57.074mm,73.701mm)(60.274mm,73.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33-2(59.474mm,72.771mm) on Top Layer And Track (60.274mm,71.841mm)(60.274mm,73.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34-1(57.874mm,75.184mm) on Top Layer And Track (57.074mm,74.254mm)(57.074mm,76.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C34-1(57.874mm,75.184mm) on Top Layer And Track (57.074mm,74.254mm)(60.274mm,74.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C34-1(57.874mm,75.184mm) on Top Layer And Track (57.074mm,76.114mm)(60.274mm,76.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C34-2(59.474mm,75.184mm) on Top Layer And Track (57.074mm,74.254mm)(60.274mm,74.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C34-2(59.474mm,75.184mm) on Top Layer And Track (57.074mm,76.114mm)(60.274mm,76.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34-2(59.474mm,75.184mm) on Top Layer And Track (60.274mm,74.254mm)(60.274mm,76.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(16.383mm,31.422mm) on Top Layer And Track (14.933mm,28.472mm)(14.933mm,31.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(16.383mm,31.422mm) on Top Layer And Track (14.933mm,30.422mm)(17.833mm,30.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(16.383mm,31.422mm) on Top Layer And Track (17.833mm,28.472mm)(17.833mm,31.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(16.383mm,28.522mm) on Top Layer And Track (14.933mm,28.472mm)(14.933mm,31.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(16.383mm,28.522mm) on Top Layer And Track (17.833mm,28.472mm)(17.833mm,31.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-1(25.146mm,46.736mm) on Top Layer And Track (24.216mm,45.936mm)(24.216mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C36-1(25.146mm,46.736mm) on Top Layer And Track (24.216mm,45.936mm)(26.076mm,45.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-1(25.146mm,46.736mm) on Top Layer And Track (26.076mm,45.936mm)(26.076mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-2(25.146mm,48.336mm) on Top Layer And Track (24.216mm,45.936mm)(24.216mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C36-2(25.146mm,48.336mm) on Top Layer And Track (24.216mm,49.136mm)(26.076mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-2(25.146mm,48.336mm) on Top Layer And Track (26.076mm,45.936mm)(26.076mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C37-1(57.874mm,77.724mm) on Top Layer And Track (57.074mm,76.794mm)(57.074mm,78.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C37-1(57.874mm,77.724mm) on Top Layer And Track (57.074mm,76.794mm)(60.274mm,76.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C37-1(57.874mm,77.724mm) on Top Layer And Track (57.074mm,78.654mm)(60.274mm,78.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C37-2(59.474mm,77.724mm) on Top Layer And Track (57.074mm,76.794mm)(60.274mm,76.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C37-2(59.474mm,77.724mm) on Top Layer And Track (57.074mm,78.654mm)(60.274mm,78.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C37-2(59.474mm,77.724mm) on Top Layer And Track (60.274mm,76.794mm)(60.274mm,78.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-1(17.196mm,77.978mm) on Top Layer And Track (16.396mm,77.048mm)(16.396mm,78.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C4-1(17.196mm,77.978mm) on Top Layer And Track (16.396mm,77.048mm)(19.596mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C4-1(17.196mm,77.978mm) on Top Layer And Track (16.396mm,78.908mm)(19.596mm,78.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C4-2(18.796mm,77.978mm) on Top Layer And Track (16.396mm,77.048mm)(19.596mm,77.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C4-2(18.796mm,77.978mm) on Top Layer And Track (16.396mm,78.908mm)(19.596mm,78.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(18.796mm,77.978mm) on Top Layer And Track (19.596mm,77.048mm)(19.596mm,78.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C5-1(47.409mm,68.199mm) on Top Layer And Track (45.009mm,67.269mm)(48.209mm,67.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C5-1(47.409mm,68.199mm) on Top Layer And Track (45.009mm,69.129mm)(48.209mm,69.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(47.409mm,68.199mm) on Top Layer And Track (48.209mm,67.269mm)(48.209mm,69.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(45.809mm,68.199mm) on Top Layer And Track (45.009mm,67.269mm)(45.009mm,69.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C5-2(45.809mm,68.199mm) on Top Layer And Track (45.009mm,67.269mm)(48.209mm,67.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C5-2(45.809mm,68.199mm) on Top Layer And Track (45.009mm,69.129mm)(48.209mm,69.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(42.342mm,72.263mm) on Top Layer And Track (41.542mm,71.333mm)(41.542mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C6-1(42.342mm,72.263mm) on Top Layer And Track (41.542mm,71.333mm)(44.742mm,71.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C6-1(42.342mm,72.263mm) on Top Layer And Track (41.542mm,73.193mm)(44.742mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C6-2(43.942mm,72.263mm) on Top Layer And Track (41.542mm,71.333mm)(44.742mm,71.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C6-2(43.942mm,72.263mm) on Top Layer And Track (41.542mm,73.193mm)(44.742mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(43.942mm,72.263mm) on Top Layer And Track (44.742mm,71.333mm)(44.742mm,73.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(51.613mm,101.473mm) on Top Layer And Text "R11" (50.749mm,101.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(51.613mm,101.473mm) on Top Layer And Track (50.813mm,100.543mm)(50.813mm,102.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C7-1(51.613mm,101.473mm) on Top Layer And Track (50.813mm,100.543mm)(54.013mm,100.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C7-1(51.613mm,101.473mm) on Top Layer And Track (50.813mm,102.403mm)(54.013mm,102.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C7-2(53.213mm,101.473mm) on Top Layer And Text "R11" (50.749mm,101.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C7-2(53.213mm,101.473mm) on Top Layer And Track (50.813mm,100.543mm)(54.013mm,100.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C7-2(53.213mm,101.473mm) on Top Layer And Track (50.813mm,102.403mm)(54.013mm,102.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-2(53.213mm,101.473mm) on Top Layer And Track (54.013mm,100.543mm)(54.013mm,102.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-1(10.465mm,53.213mm) on Top Layer And Track (9.665mm,52.283mm)(12.865mm,52.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-1(10.465mm,53.213mm) on Top Layer And Track (9.665mm,52.283mm)(9.665mm,54.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-1(10.465mm,53.213mm) on Top Layer And Track (9.665mm,54.143mm)(12.865mm,54.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(12.065mm,53.213mm) on Top Layer And Track (12.865mm,52.283mm)(12.865mm,54.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-2(12.065mm,53.213mm) on Top Layer And Track (9.665mm,52.283mm)(12.865mm,52.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C8-2(12.065mm,53.213mm) on Top Layer And Track (9.665mm,54.143mm)(12.865mm,54.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(45.809mm,70.231mm) on Top Layer And Track (45.009mm,69.301mm)(45.009mm,71.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-1(45.809mm,70.231mm) on Top Layer And Track (45.009mm,69.301mm)(48.209mm,69.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-1(45.809mm,70.231mm) on Top Layer And Track (45.009mm,71.161mm)(48.209mm,71.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-2(47.409mm,70.231mm) on Top Layer And Track (45.009mm,69.301mm)(48.209mm,69.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C9-2(47.409mm,70.231mm) on Top Layer And Track (45.009mm,71.161mm)(48.209mm,71.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-2(47.409mm,70.231mm) on Top Layer And Track (48.209mm,69.301mm)(48.209mm,71.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D1-1(59.309mm,53.988mm) on Top Layer And Track (59.309mm,56.093mm)(59.309mm,60.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D1-2(59.309mm,62.598mm) on Top Layer And Track (59.309mm,56.093mm)(59.309mm,60.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad D2-1(58.547mm,91.173mm) on Top Layer And Text "R9" (55.101mm,89.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D2-1(58.547mm,91.173mm) on Top Layer And Track (58.547mm,84.668mm)(58.547mm,89.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad D2-2(58.547mm,82.563mm) on Top Layer And Track (58.547mm,84.668mm)(58.547mm,89.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(33.401mm,26.67mm) on Top Layer And Track (30.291mm,26.565mm)(31.401mm,26.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-1(33.401mm,26.67mm) on Top Layer And Track (35.401mm,26.565mm)(36.511mm,26.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(33.401mm,33.57mm) on Top Layer And Track (30.291mm,33.675mm)(31.401mm,33.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3-2(33.401mm,33.57mm) on Top Layer And Track (35.401mm,33.675mm)(36.511mm,33.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D4-1(51.308mm,31.242mm) on Top Layer And Track (51.561mm,28.132mm)(51.561mm,29.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D4-1(51.308mm,31.242mm) on Top Layer And Track (51.561mm,33.142mm)(51.561mm,34.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D4-2(44.704mm,31.242mm) on Top Layer And Track (44.451mm,28.132mm)(44.451mm,29.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D4-2(44.704mm,31.242mm) on Top Layer And Track (44.451mm,33.142mm)(44.451mm,34.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D5-1(91.821mm,32.888mm) on Top Layer And Track (90.805mm,29.271mm)(90.805mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D5-1(91.821mm,32.888mm) on Top Layer And Track (90.805mm,33.843mm)(92.837mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D5-1(91.821mm,32.888mm) on Top Layer And Track (92.837mm,29.271mm)(92.837mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D5-2(91.821mm,30.988mm) on Top Layer And Track (90.805mm,29.271mm)(90.805mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D5-2(91.821mm,30.988mm) on Top Layer And Track (90.805mm,30.033mm)(92.837mm,30.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D5-2(91.821mm,30.988mm) on Top Layer And Track (92.837mm,29.271mm)(92.837mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D6-1(8.255mm,43.942mm) on Top Layer And Track (10.155mm,43.689mm)(11.365mm,43.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D6-1(8.255mm,43.942mm) on Top Layer And Track (5.145mm,43.689mm)(6.355mm,43.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D6-2(8.255mm,50.546mm) on Top Layer And Track (10.155mm,50.799mm)(11.365mm,50.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D6-2(8.255mm,50.546mm) on Top Layer And Track (5.145mm,50.799mm)(6.355mm,50.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D7-1(7.559mm,28.321mm) on Top Layer And Track (6.604mm,27.305mm)(11.176mm,27.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D7-1(7.559mm,28.321mm) on Top Layer And Track (6.604mm,27.305mm)(6.604mm,29.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D7-1(7.559mm,28.321mm) on Top Layer And Track (6.604mm,29.337mm)(11.176mm,29.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D7-2(9.459mm,28.321mm) on Top Layer And Track (10.414mm,27.305mm)(10.414mm,29.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D7-2(9.459mm,28.321mm) on Top Layer And Track (6.604mm,27.305mm)(11.176mm,27.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D7-2(9.459mm,28.321mm) on Top Layer And Track (6.604mm,29.337mm)(11.176mm,29.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad F1-1(40.64mm,28.538mm) on Top Layer And Track (38.175mm,29.591mm)(38.175mm,32.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad F1-1(40.64mm,28.538mm) on Top Layer And Track (38.175mm,29.591mm)(43.105mm,29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad F1-1(40.64mm,28.538mm) on Top Layer And Track (43.105mm,29.591mm)(43.105mm,32.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad F1-2(40.64mm,33.438mm) on Top Layer And Track (38.175mm,29.591mm)(38.175mm,32.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad F1-2(40.64mm,33.438mm) on Top Layer And Track (38.175mm,32.385mm)(43.105mm,32.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad F1-2(40.64mm,33.438mm) on Top Layer And Track (43.105mm,29.591mm)(43.105mm,32.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-1(52.892mm,78.74mm) on Top Layer And Track (51.492mm,78.145mm)(51.492mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad IC1-1(52.892mm,78.74mm) on Top Layer And Track (51.492mm,78.145mm)(54.292mm,78.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-1(52.892mm,78.74mm) on Top Layer And Track (54.292mm,78.145mm)(54.292mm,78.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-2(52.892mm,80.01mm) on Top Layer And Track (51.492mm,78.145mm)(51.492mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-3(52.892mm,81.28mm) on Top Layer And Track (51.492mm,78.145mm)(51.492mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-4(52.892mm,82.55mm) on Top Layer And Track (51.492mm,78.145mm)(51.492mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-5(47.692mm,82.55mm) on Top Layer And Track (47.117mm,77.501mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-5(47.692mm,82.55mm) on Top Layer And Track (49.092mm,78.145mm)(49.092mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-6(47.692mm,81.28mm) on Top Layer And Track (47.117mm,77.501mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-6(47.692mm,81.28mm) on Top Layer And Track (49.092mm,78.145mm)(49.092mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-7(47.692mm,80.01mm) on Top Layer And Track (47.117mm,77.501mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-7(47.692mm,80.01mm) on Top Layer And Track (49.092mm,78.145mm)(49.092mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1-8(47.692mm,78.74mm) on Top Layer And Track (47.117mm,77.501mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC1-8(47.692mm,78.74mm) on Top Layer And Track (49.092mm,78.145mm)(49.092mm,83.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad IC2-1(38.969mm,66.398mm) on Top Layer And Track (38.869mm,66.966mm)(39.369mm,66.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-1(38.969mm,66.398mm) on Top Layer And Track (39.369mm,66.566mm)(39.369mm,66.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-1(38.969mm,66.398mm) on Top Layer And Track (39.369mm,66.566mm)(39.769mm,66.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad IC2-12(35.836mm,63.266mm) on Top Layer And Track (35.669mm,62.466mm)(35.669mm,62.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-13(36.469mm,62.633mm) on Top Layer And Track (35.669mm,62.466mm)(36.069mm,62.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-18(38.969mm,62.633mm) on Top Layer And Track (39.369mm,62.466mm)(39.769mm,62.466mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-19(39.602mm,63.266mm) on Top Layer And Track (39.769mm,62.466mm)(39.769mm,62.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad IC2-2(38.469mm,66.398mm) on Top Layer And Track (38.869mm,66.966mm)(39.369mm,66.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-24(39.602mm,65.766mm) on Top Layer And Track (39.769mm,66.166mm)(39.769mm,66.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad IC2-6(36.469mm,66.398mm) on Top Layer And Track (35.669mm,66.566mm)(36.069mm,66.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad IC2-7(35.836mm,65.766mm) on Top Layer And Track (35.669mm,66.116mm)(35.669mm,66.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-1(23.977mm,54.417mm) on Top Layer And Track (22.927mm,54.167mm)(22.927mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-1(23.977mm,54.417mm) on Top Layer And Track (22.927mm,55.017mm)(25.027mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-1(23.977mm,54.417mm) on Top Layer And Track (25.027mm,51.917mm)(25.027mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-2(23.977mm,53.467mm) on Top Layer And Track (25.027mm,51.917mm)(25.027mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-3(23.977mm,52.517mm) on Top Layer And Track (25.027mm,51.917mm)(25.027mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-4(27.077mm,52.517mm) on Top Layer And Track (26.027mm,51.917mm)(26.027mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC3-5(27.077mm,54.417mm) on Top Layer And Track (26.027mm,51.917mm)(26.027mm,55.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad IC6-(20.212mm,37.032mm) on Top Layer And Track (19.612mm,36.232mm)(19.612mm,37.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-1(20.812mm,36.632mm) on Top Layer And Track (19.612mm,36.232mm)(20.412mm,36.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-1(20.812mm,36.632mm) on Top Layer And Track (20.412mm,35.832mm)(20.412mm,36.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad IC6-1(20.812mm,36.632mm) on Top Layer And Track (20.412mm,35.832mm)(21.012mm,35.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad IC6-14(24.812mm,40.632mm) on Top Layer And Text "R47" (26.181mm,41.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-14(24.812mm,40.632mm) on Top Layer And Track (24.812mm,41.032mm)(24.812mm,41.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-15(23.812mm,41.632mm) on Top Layer And Track (24.212mm,41.632mm)(24.812mm,41.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad IC6-2(21.312mm,36.632mm) on Top Layer And Track (20.412mm,35.832mm)(21.012mm,35.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-21(20.812mm,41.632mm) on Top Layer And Track (19.812mm,41.632mm)(20.412mm,41.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-22(19.812mm,40.632mm) on Top Layer And Track (19.812mm,41.032mm)(19.812mm,41.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-28(19.812mm,37.632mm) on Top Layer And Track (19.612mm,36.232mm)(19.612mm,37.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-7(23.812mm,36.632mm) on Top Layer And Track (24.212mm,36.632mm)(24.812mm,36.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad IC6-8(24.812mm,37.632mm) on Top Layer And Track (24.812mm,36.632mm)(24.812mm,37.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad J1-1(36.449mm,90.551mm) on Top Layer And Track (34.999mm,90.211mm)(35.775mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad J1-1(36.449mm,90.551mm) on Top Layer And Track (35.775mm,88.751mm)(35.775mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad J1-1(36.449mm,90.551mm) on Top Layer And Track (35.775mm,88.751mm)(36.789mm,88.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-10(30.955mm,100.551mm) on Top Layer And Track (30.085mm,102.581mm)(31.875mm,102.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-10(30.955mm,100.551mm) on Top Layer And Track (30.085mm,98.681mm)(30.085mm,102.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-10(30.955mm,100.551mm) on Top Layer And Track (30.085mm,98.681mm)(31.875mm,98.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-10(30.955mm,100.551mm) on Top Layer And Track (31.875mm,102.581mm)(31.875mm,105.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-10(30.955mm,100.551mm) on Top Layer And Track (31.875mm,90.211mm)(31.875mm,98.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad J1-8(43.561mm,90.551mm) on Top Layer And Track (44.139mm,90.211mm)(45.009mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Track (48.135mm,102.501mm)(48.135mm,105.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Track (48.135mm,102.501mm)(49.925mm,102.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Track (48.135mm,90.211mm)(48.135mm,98.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Track (48.135mm,98.601mm)(49.925mm,98.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-9(49.055mm,100.551mm) on Top Layer And Track (49.925mm,98.601mm)(49.925mm,102.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad J1-A1(34.425mm,89.751mm) on Top Layer And Text "T1" (34.519mm,87.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad J1-A1(34.425mm,89.751mm) on Top Layer And Track (34.999mm,90.211mm)(35.775mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad J1-A2(46.855mm,89.751mm) on Top Layer And Track (47.429mm,90.211mm)(48.135mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad J1-K1(33.155mm,89.751mm) on Top Layer And Track (31.875mm,90.211mm)(32.579mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad J1-K2(45.585mm,89.751mm) on Top Layer And Track (44.139mm,90.211mm)(45.009mm,90.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(29.083mm,58.801mm) on Multi-Layer And Text "R17" (28.464mm,58.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(29.083mm,58.801mm) on Multi-Layer And Text "R18" (28.464mm,57.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(98.171mm,12.827mm) on Multi-Layer And Track (96.171mm,12.827mm)(97.071mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(98.171mm,12.827mm) on Multi-Layer And Track (98.171mm,10.827mm)(98.171mm,11.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(98.171mm,12.827mm) on Multi-Layer And Track (98.171mm,13.927mm)(98.171mm,14.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-1(98.171mm,12.827mm) on Multi-Layer And Track (99.271mm,12.827mm)(100.171mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(93.091mm,12.827mm) on Multi-Layer And Track (91.091mm,12.827mm)(91.991mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(93.091mm,12.827mm) on Multi-Layer And Track (93.091mm,10.827mm)(93.091mm,11.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(93.091mm,12.827mm) on Multi-Layer And Track (93.091mm,13.927mm)(93.091mm,14.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP10-2(93.091mm,12.827mm) on Multi-Layer And Track (94.191mm,12.827mm)(95.091mm,12.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(19.177mm,12.573mm) on Multi-Layer And Track (17.177mm,12.573mm)(18.077mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(19.177mm,12.573mm) on Multi-Layer And Track (19.177mm,10.573mm)(19.177mm,11.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(19.177mm,12.573mm) on Multi-Layer And Track (19.177mm,13.673mm)(19.177mm,14.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-1(19.177mm,12.573mm) on Multi-Layer And Track (20.277mm,12.573mm)(21.177mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(94.869mm,96.52mm) on Multi-Layer And Track (92.869mm,96.52mm)(93.769mm,96.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(94.869mm,96.52mm) on Multi-Layer And Track (94.869mm,94.52mm)(94.869mm,95.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(94.869mm,96.52mm) on Multi-Layer And Track (94.869mm,97.62mm)(94.869mm,98.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-1(94.869mm,96.52mm) on Multi-Layer And Track (95.969mm,96.52mm)(96.869mm,96.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(94.869mm,91.44mm) on Multi-Layer And Track (92.869mm,91.44mm)(93.769mm,91.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(94.869mm,91.44mm) on Multi-Layer And Track (94.869mm,89.44mm)(94.869mm,90.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(94.869mm,91.44mm) on Multi-Layer And Track (94.869mm,92.54mm)(94.869mm,93.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP11-2(94.869mm,91.44mm) on Multi-Layer And Track (95.969mm,91.44mm)(96.869mm,91.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(14.097mm,12.573mm) on Multi-Layer And Track (12.097mm,12.573mm)(12.997mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(14.097mm,12.573mm) on Multi-Layer And Track (14.097mm,10.573mm)(14.097mm,11.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(14.097mm,12.573mm) on Multi-Layer And Track (14.097mm,13.673mm)(14.097mm,14.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-2(14.097mm,12.573mm) on Multi-Layer And Track (15.197mm,12.573mm)(16.097mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-3(9.017mm,12.573mm) on Multi-Layer And Track (10.117mm,12.573mm)(11.017mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-3(9.017mm,12.573mm) on Multi-Layer And Track (7.017mm,12.573mm)(7.917mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-3(9.017mm,12.573mm) on Multi-Layer And Track (9.017mm,10.573mm)(9.017mm,11.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP1-3(9.017mm,12.573mm) on Multi-Layer And Track (9.017mm,13.673mm)(9.017mm,14.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(36.83mm,12.573mm) on Multi-Layer And Track (34.83mm,12.573mm)(35.73mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(36.83mm,12.573mm) on Multi-Layer And Track (36.83mm,10.573mm)(36.83mm,11.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(36.83mm,12.573mm) on Multi-Layer And Track (36.83mm,13.673mm)(36.83mm,14.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-1(36.83mm,12.573mm) on Multi-Layer And Track (37.93mm,12.573mm)(38.83mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31.75mm,12.573mm) on Multi-Layer And Track (29.75mm,12.573mm)(30.65mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31.75mm,12.573mm) on Multi-Layer And Track (31.75mm,10.573mm)(31.75mm,11.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31.75mm,12.573mm) on Multi-Layer And Track (31.75mm,13.673mm)(31.75mm,14.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-2(31.75mm,12.573mm) on Multi-Layer And Track (32.85mm,12.573mm)(33.75mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(26.67mm,12.573mm) on Multi-Layer And Track (24.67mm,12.573mm)(25.57mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(26.67mm,12.573mm) on Multi-Layer And Track (26.67mm,10.573mm)(26.67mm,11.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(26.67mm,12.573mm) on Multi-Layer And Track (26.67mm,13.673mm)(26.67mm,14.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP2-3(26.67mm,12.573mm) on Multi-Layer And Track (27.77mm,12.573mm)(28.67mm,12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(51.816mm,12.7mm) on Multi-Layer And Track (49.816mm,12.7mm)(50.716mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(51.816mm,12.7mm) on Multi-Layer And Track (51.816mm,10.7mm)(51.816mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(51.816mm,12.7mm) on Multi-Layer And Track (51.816mm,13.8mm)(51.816mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-1(51.816mm,12.7mm) on Multi-Layer And Track (52.916mm,12.7mm)(53.816mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(46.736mm,12.7mm) on Multi-Layer And Track (44.736mm,12.7mm)(45.636mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(46.736mm,12.7mm) on Multi-Layer And Track (46.736mm,10.7mm)(46.736mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(46.736mm,12.7mm) on Multi-Layer And Track (46.736mm,13.8mm)(46.736mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP3-2(46.736mm,12.7mm) on Multi-Layer And Track (47.836mm,12.7mm)(48.736mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(94.869mm,48.895mm) on Multi-Layer And Track (92.869mm,48.895mm)(93.769mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(94.869mm,48.895mm) on Multi-Layer And Track (94.869mm,46.895mm)(94.869mm,47.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(94.869mm,48.895mm) on Multi-Layer And Track (94.869mm,49.995mm)(94.869mm,50.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-1(94.869mm,48.895mm) on Multi-Layer And Track (95.969mm,48.895mm)(96.869mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(94.869mm,43.815mm) on Multi-Layer And Track (92.869mm,43.815mm)(93.769mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(94.869mm,43.815mm) on Multi-Layer And Track (94.869mm,41.815mm)(94.869mm,42.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(94.869mm,43.815mm) on Multi-Layer And Track (94.869mm,44.915mm)(94.869mm,45.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP4-2(94.869mm,43.815mm) on Multi-Layer And Track (95.969mm,43.815mm)(96.869mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(94.869mm,60.801mm) on Multi-Layer And Track (92.869mm,60.801mm)(93.769mm,60.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(94.869mm,60.801mm) on Multi-Layer And Track (94.869mm,58.801mm)(94.869mm,59.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(94.869mm,60.801mm) on Multi-Layer And Track (94.869mm,61.901mm)(94.869mm,62.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-1(94.869mm,60.801mm) on Multi-Layer And Track (95.969mm,60.801mm)(96.869mm,60.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(94.869mm,55.721mm) on Multi-Layer And Track (92.869mm,55.721mm)(93.769mm,55.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(94.869mm,55.721mm) on Multi-Layer And Track (94.869mm,53.721mm)(94.869mm,54.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(94.869mm,55.721mm) on Multi-Layer And Track (94.869mm,56.821mm)(94.869mm,57.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP5-2(94.869mm,55.721mm) on Multi-Layer And Track (95.969mm,55.721mm)(96.869mm,55.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(94.869mm,72.707mm) on Multi-Layer And Track (92.869mm,72.707mm)(93.769mm,72.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(94.869mm,72.707mm) on Multi-Layer And Track (94.869mm,70.707mm)(94.869mm,71.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(94.869mm,72.707mm) on Multi-Layer And Track (94.869mm,73.808mm)(94.869mm,74.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-1(94.869mm,72.707mm) on Multi-Layer And Track (95.969mm,72.707mm)(96.869mm,72.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(94.869mm,67.627mm) on Multi-Layer And Track (92.869mm,67.627mm)(93.769mm,67.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(94.869mm,67.627mm) on Multi-Layer And Track (94.869mm,65.627mm)(94.869mm,66.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(94.869mm,67.627mm) on Multi-Layer And Track (94.869mm,68.728mm)(94.869mm,69.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP6-2(94.869mm,67.627mm) on Multi-Layer And Track (95.969mm,67.627mm)(96.869mm,67.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(94.869mm,84.614mm) on Multi-Layer And Track (92.869mm,84.614mm)(93.769mm,84.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(94.869mm,84.614mm) on Multi-Layer And Track (94.869mm,82.614mm)(94.869mm,83.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(94.869mm,84.614mm) on Multi-Layer And Track (94.869mm,85.714mm)(94.869mm,86.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-1(94.869mm,84.614mm) on Multi-Layer And Track (95.969mm,84.614mm)(96.869mm,84.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(94.869mm,79.534mm) on Multi-Layer And Track (92.869mm,79.534mm)(93.769mm,79.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(94.869mm,79.534mm) on Multi-Layer And Track (94.869mm,77.534mm)(94.869mm,78.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(94.869mm,79.534mm) on Multi-Layer And Track (94.869mm,80.634mm)(94.869mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP7-2(94.869mm,79.534mm) on Multi-Layer And Track (95.969mm,79.534mm)(96.869mm,79.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(67.564mm,12.7mm) on Multi-Layer And Track (65.564mm,12.7mm)(66.464mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(67.564mm,12.7mm) on Multi-Layer And Track (67.564mm,10.7mm)(67.564mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(67.564mm,12.7mm) on Multi-Layer And Track (67.564mm,13.8mm)(67.564mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-1(67.564mm,12.7mm) on Multi-Layer And Track (68.664mm,12.7mm)(69.564mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(62.484mm,12.7mm) on Multi-Layer And Track (60.484mm,12.7mm)(61.384mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(62.484mm,12.7mm) on Multi-Layer And Track (62.484mm,10.7mm)(62.484mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(62.484mm,12.7mm) on Multi-Layer And Track (62.484mm,13.8mm)(62.484mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP8-2(62.484mm,12.7mm) on Multi-Layer And Track (63.584mm,12.7mm)(64.484mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(84.201mm,12.7mm) on Multi-Layer And Track (82.201mm,12.7mm)(83.101mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(84.201mm,12.7mm) on Multi-Layer And Track (84.201mm,10.7mm)(84.201mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(84.201mm,12.7mm) on Multi-Layer And Track (84.201mm,13.8mm)(84.201mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-1(84.201mm,12.7mm) on Multi-Layer And Track (85.301mm,12.7mm)(86.201mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(79.121mm,12.7mm) on Multi-Layer And Track (77.121mm,12.7mm)(78.021mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(79.121mm,12.7mm) on Multi-Layer And Track (79.121mm,10.7mm)(79.121mm,11.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(79.121mm,12.7mm) on Multi-Layer And Track (79.121mm,13.8mm)(79.121mm,14.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JP9-2(79.121mm,12.7mm) on Multi-Layer And Track (80.221mm,12.7mm)(81.121mm,12.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(16.764mm,67.056mm) on Multi-Layer And Track (14.986mm,67.056mm)(15.748mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(16.764mm,67.056mm) on Multi-Layer And Track (14.986mm,67.056mm)(15.748mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(7.874mm,67.056mm) on Multi-Layer And Track (8.89mm,67.056mm)(9.652mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(7.874mm,67.056mm) on Multi-Layer And Track (8.89mm,67.056mm)(9.652mm,67.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(44.018mm,56.642mm) on Top Layer And Track (41.491mm,57.109mm)(44.691mm,57.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L2-1(44.018mm,56.642mm) on Top Layer And Track (43.218mm,56.292mm)(43.218mm,56.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad L2-1(44.018mm,56.642mm) on Top Layer And Track (44.691mm,57.109mm)(44.691mm,58.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(42.418mm,56.642mm) on Top Layer And Text "C14" (43.199mm,56.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(42.418mm,56.642mm) on Top Layer And Track (41.491mm,57.109mm)(44.691mm,57.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L2-2(42.418mm,56.642mm) on Top Layer And Track (43.218mm,56.292mm)(43.218mm,56.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-1(16.764mm,58.674mm) on Multi-Layer And Track (14.986mm,58.674mm)(15.748mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-1(16.764mm,58.674mm) on Multi-Layer And Track (14.986mm,58.674mm)(15.748mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad L3-2(7.874mm,58.674mm) on Multi-Layer And Text "L3" (5.176mm,58.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(7.874mm,58.674mm) on Multi-Layer And Track (8.89mm,58.674mm)(9.652mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(7.874mm,58.674mm) on Multi-Layer And Track (8.89mm,58.674mm)(9.652mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-1(16.764mm,62.865mm) on Multi-Layer And Track (14.986mm,62.865mm)(15.748mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-1(16.764mm,62.865mm) on Multi-Layer And Track (14.986mm,62.865mm)(15.748mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad L4-2(7.874mm,62.865mm) on Multi-Layer And Text "L4" (5.176mm,62.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-2(7.874mm,62.865mm) on Multi-Layer And Track (8.89mm,62.865mm)(9.652mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-2(7.874mm,62.865mm) on Multi-Layer And Track (8.89mm,62.865mm)(9.652mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L5-1(28.448mm,29.972mm) on Top Layer And Track (28.973mm,26.572mm)(28.973mm,27.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L5-1(28.448mm,29.972mm) on Top Layer And Track (28.973mm,31.972mm)(28.973mm,33.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L5-2(22.698mm,29.972mm) on Top Layer And Track (22.173mm,26.572mm)(22.173mm,27.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L5-2(22.698mm,29.972mm) on Top Layer And Track (22.173mm,31.972mm)(22.173mm,33.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q1-1(69.85mm,32.766mm) on Top Layer And Track (68mm,32.416mm)(69.2mm,32.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-1(69.85mm,32.766mm) on Top Layer And Track (69.6mm,33.266mm)(69.6mm,33.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q1-2(69.85mm,34.066mm) on Top Layer And Track (68mm,34.416mm)(69.2mm,34.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-2(69.85mm,34.066mm) on Top Layer And Track (69.6mm,33.266mm)(69.6mm,33.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-3(67.75mm,33.416mm) on Top Layer And Track (68mm,32.416mm)(68mm,32.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q1-3(67.75mm,33.416mm) on Top Layer And Track (68mm,33.916mm)(68mm,34.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q2-1(84.074mm,32.766mm) on Top Layer And Track (82.224mm,32.416mm)(83.424mm,32.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-1(84.074mm,32.766mm) on Top Layer And Track (83.824mm,33.266mm)(83.824mm,33.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Q2-2(84.074mm,34.066mm) on Top Layer And Track (82.224mm,34.416mm)(83.424mm,34.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-2(84.074mm,34.066mm) on Top Layer And Track (83.824mm,33.266mm)(83.824mm,33.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-3(81.974mm,33.416mm) on Top Layer And Track (82.224mm,32.416mm)(82.224mm,32.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q2-3(81.974mm,33.416mm) on Top Layer And Track (82.224mm,33.916mm)(82.224mm,34.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-1(18.476mm,44.924mm) on Top Layer And Track (17.126mm,45.074mm)(17.926mm,45.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-1(18.476mm,44.924mm) on Top Layer And Track (19.026mm,45.074mm)(19.026mm,46.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-2(16.576mm,44.924mm) on Top Layer And Track (16.026mm,45.074mm)(16.026mm,46.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q3-2(16.576mm,44.924mm) on Top Layer And Track (17.126mm,45.074mm)(17.926mm,45.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-3(17.526mm,47.024mm) on Top Layer And Track (16.026mm,46.874mm)(16.926mm,46.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q3-3(17.526mm,47.024mm) on Top Layer And Track (18.126mm,46.874mm)(19.026mm,46.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-1(14.986mm,45.085mm) on Top Layer And Track (13.636mm,45.235mm)(14.436mm,45.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-1(14.986mm,45.085mm) on Top Layer And Track (15.536mm,45.235mm)(15.536mm,47.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-2(13.086mm,45.085mm) on Top Layer And Track (12.536mm,45.235mm)(12.536mm,47.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Q4-2(13.086mm,45.085mm) on Top Layer And Track (13.636mm,45.235mm)(14.436mm,45.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-3(14.036mm,47.185mm) on Top Layer And Track (12.536mm,47.035mm)(13.436mm,47.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q4-3(14.036mm,47.185mm) on Top Layer And Track (14.636mm,47.035mm)(15.536mm,47.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(51.463mm,94.53mm) on Top Layer And Text "R8" (50.749mm,94.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R10-1(51.463mm,94.53mm) on Top Layer And Track (50.648mm,93.56mm)(50.648mm,95.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-1(51.463mm,94.53mm) on Top Layer And Track (50.648mm,93.56mm)(54.013mm,93.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R10-1(51.463mm,94.53mm) on Top Layer And Track (50.648mm,95.49mm)(54.013mm,95.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-2(53.213mm,94.53mm) on Top Layer And Track (50.648mm,93.56mm)(54.013mm,93.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R10-2(53.213mm,94.53mm) on Top Layer And Track (50.648mm,95.49mm)(54.013mm,95.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(53.213mm,94.53mm) on Top Layer And Track (54.013mm,93.56mm)(54.013mm,95.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R1-1(14.859mm,71.656mm) on Top Layer And Track (13.899mm,70.841mm)(15.829mm,70.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R1-1(14.859mm,71.656mm) on Top Layer And Track (13.899mm,74.206mm)(13.899mm,70.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-1(14.859mm,71.656mm) on Top Layer And Track (15.829mm,70.841mm)(15.829mm,74.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(53.198mm,99.175mm) on Top Layer And Text "R12" (50.749mm,98.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-1(53.198mm,99.175mm) on Top Layer And Track (50.648mm,100.145mm)(54.013mm,100.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R11-1(53.198mm,99.175mm) on Top Layer And Track (50.648mm,98.215mm)(54.013mm,98.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R11-1(53.198mm,99.175mm) on Top Layer And Track (54.013mm,98.215mm)(54.013mm,100.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(51.448mm,99.175mm) on Top Layer And Text "R12" (50.749mm,98.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-2(51.448mm,99.175mm) on Top Layer And Track (50.648mm,100.145mm)(54.013mm,100.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(51.448mm,99.175mm) on Top Layer And Track (50.648mm,98.215mm)(50.648mm,100.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R11-2(51.448mm,99.175mm) on Top Layer And Track (50.648mm,98.215mm)(54.013mm,98.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R1-2(14.859mm,73.406mm) on Top Layer And Track (13.899mm,74.206mm)(13.899mm,70.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(14.859mm,73.406mm) on Top Layer And Track (13.899mm,74.206mm)(15.829mm,74.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-2(14.859mm,73.406mm) on Top Layer And Track (15.829mm,70.841mm)(15.829mm,74.206mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(53.198mm,96.848mm) on Top Layer And Text "R10" (50.749mm,96.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R12-1(53.198mm,96.848mm) on Top Layer And Track (50.648mm,95.887mm)(54.013mm,95.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-1(53.198mm,96.848mm) on Top Layer And Track (50.648mm,97.818mm)(54.013mm,97.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R12-1(53.198mm,96.848mm) on Top Layer And Track (54.013mm,95.888mm)(54.013mm,97.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(51.448mm,96.848mm) on Top Layer And Text "R10" (50.749mm,96.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(51.448mm,96.848mm) on Top Layer And Track (50.648mm,95.887mm)(50.648mm,97.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R12-2(51.448mm,96.848mm) on Top Layer And Track (50.648mm,95.887mm)(54.013mm,95.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(51.448mm,96.848mm) on Top Layer And Track (50.648mm,97.818mm)(54.013mm,97.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R13-1(12.037mm,55.372mm) on Top Layer And Track (12.852mm,54.412mm)(12.852mm,56.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R13-1(12.037mm,55.372mm) on Top Layer And Track (9.487mm,54.412mm)(12.852mm,54.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-1(12.037mm,55.372mm) on Top Layer And Track (9.487mm,56.342mm)(12.852mm,56.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R13-2(10.287mm,55.372mm) on Top Layer And Track (9.487mm,54.412mm)(12.852mm,54.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(10.287mm,55.372mm) on Top Layer And Track (9.487mm,54.412mm)(9.487mm,56.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-2(10.287mm,55.372mm) on Top Layer And Track (9.487mm,56.342mm)(12.852mm,56.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R14-1(31.891mm,65.786mm) on Top Layer And Track (31.076mm,64.816mm)(31.076mm,66.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-1(31.891mm,65.786mm) on Top Layer And Track (31.076mm,64.816mm)(34.441mm,64.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R14-1(31.891mm,65.786mm) on Top Layer And Track (31.076mm,66.746mm)(34.441mm,66.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-2(33.641mm,65.786mm) on Top Layer And Track (31.076mm,64.816mm)(34.441mm,64.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R14-2(33.641mm,65.786mm) on Top Layer And Track (31.076mm,66.746mm)(34.441mm,66.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(33.641mm,65.786mm) on Top Layer And Track (34.441mm,64.816mm)(34.441mm,66.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-1(33.641mm,63.627mm) on Top Layer And Track (31.091mm,62.667mm)(34.456mm,62.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-1(33.641mm,63.627mm) on Top Layer And Track (31.091mm,64.597mm)(34.456mm,64.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R15-1(33.641mm,63.627mm) on Top Layer And Track (34.456mm,62.667mm)(34.456mm,64.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(31.891mm,63.627mm) on Top Layer And Track (31.091mm,62.667mm)(31.091mm,64.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R15-2(31.891mm,63.627mm) on Top Layer And Track (31.091mm,62.667mm)(34.456mm,62.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R15-2(31.891mm,63.627mm) on Top Layer And Track (31.091mm,64.597mm)(34.456mm,64.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-1(33.006mm,85.979mm) on Top Layer And Track (30.456mm,85.019mm)(33.821mm,85.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-1(33.006mm,85.979mm) on Top Layer And Track (30.456mm,86.949mm)(33.821mm,86.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R16-1(33.006mm,85.979mm) on Top Layer And Track (33.821mm,85.019mm)(33.821mm,86.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(31.256mm,85.979mm) on Top Layer And Track (30.456mm,85.019mm)(30.456mm,86.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-2(31.256mm,85.979mm) on Top Layer And Track (30.456mm,85.019mm)(33.821mm,85.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-2(31.256mm,85.979mm) on Top Layer And Track (30.456mm,86.949mm)(33.821mm,86.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R17-1(31.891mm,59.309mm) on Top Layer And Track (31.076mm,58.339mm)(31.076mm,60.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R17-1(31.891mm,59.309mm) on Top Layer And Track (31.076mm,58.339mm)(34.441mm,58.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-1(31.891mm,59.309mm) on Top Layer And Track (31.076mm,60.269mm)(34.441mm,60.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad R17-2(33.641mm,59.309mm) on Top Layer And Text "C20" (33.001mm,58.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R17-2(33.641mm,59.309mm) on Top Layer And Track (31.076mm,58.339mm)(34.441mm,58.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R17-2(33.641mm,59.309mm) on Top Layer And Track (31.076mm,60.269mm)(34.441mm,60.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad R17-2(33.641mm,59.309mm) on Top Layer And Track (34.376mm,55.969mm)(34.376mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad R17-2(33.641mm,59.309mm) on Top Layer And Track (34.376mm,59.169mm)(36.236mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(33.641mm,59.309mm) on Top Layer And Track (34.441mm,58.339mm)(34.441mm,60.269mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R18-1(31.891mm,56.896mm) on Top Layer And Track (31.076mm,55.926mm)(31.076mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-1(31.891mm,56.896mm) on Top Layer And Track (31.076mm,55.926mm)(34.441mm,55.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-1(31.891mm,56.896mm) on Top Layer And Track (31.076mm,57.856mm)(34.441mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-2(33.641mm,56.896mm) on Top Layer And Text "C20" (33.001mm,58.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R18-2(33.641mm,56.896mm) on Top Layer And Track (31.076mm,55.926mm)(34.441mm,55.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R18-2(33.641mm,56.896mm) on Top Layer And Track (31.076mm,57.856mm)(34.441mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad R18-2(33.641mm,56.896mm) on Top Layer And Track (34.376mm,55.969mm)(34.376mm,59.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R18-2(33.641mm,56.896mm) on Top Layer And Track (34.376mm,55.969mm)(36.236mm,55.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(33.641mm,56.896mm) on Top Layer And Track (34.441mm,55.926mm)(34.441mm,57.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R19-1(18.415mm,52.578mm) on Top Layer And Track (17.455mm,51.763mm)(19.385mm,51.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-1(18.415mm,52.578mm) on Top Layer And Track (17.455mm,55.128mm)(17.455mm,51.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R19-1(18.415mm,52.578mm) on Top Layer And Track (19.385mm,51.763mm)(19.385mm,55.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R19-2(18.415mm,54.328mm) on Top Layer And Track (17.455mm,55.128mm)(17.455mm,51.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(18.415mm,54.328mm) on Top Layer And Track (17.455mm,55.128mm)(19.385mm,55.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R19-2(18.415mm,54.328mm) on Top Layer And Track (19.385mm,51.763mm)(19.385mm,55.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R20-1(42.291mm,63.647mm) on Top Layer And Track (41.476mm,62.677mm)(41.476mm,64.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-1(42.291mm,63.647mm) on Top Layer And Track (41.476mm,62.677mm)(44.841mm,62.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-1(42.291mm,63.647mm) on Top Layer And Track (41.476mm,64.607mm)(44.841mm,64.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-2(44.041mm,63.647mm) on Top Layer And Track (41.476mm,62.677mm)(44.841mm,62.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-2(44.041mm,63.647mm) on Top Layer And Track (41.476mm,64.607mm)(44.841mm,64.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(44.041mm,63.647mm) on Top Layer And Track (44.841mm,62.677mm)(44.841mm,64.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-1(14.859mm,77.329mm) on Top Layer And Track (13.889mm,74.779mm)(13.889mm,78.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R2-1(14.859mm,77.329mm) on Top Layer And Track (13.889mm,78.144mm)(15.819mm,78.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-1(14.859mm,77.329mm) on Top Layer And Track (15.819mm,78.144mm)(15.819mm,74.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R21-1(42.291mm,61.435mm) on Top Layer And Track (41.476mm,60.464mm)(41.476mm,62.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-1(42.291mm,61.435mm) on Top Layer And Track (41.476mm,60.464mm)(44.841mm,60.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-1(42.291mm,61.435mm) on Top Layer And Track (41.476mm,62.394mm)(44.841mm,62.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad R21-1(42.291mm,61.435mm) on Top Layer And Track (41.491mm,58.887mm)(41.491mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-1(42.291mm,61.435mm) on Top Layer And Track (41.491mm,60.747mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(44.041mm,61.435mm) on Top Layer And Track (41.476mm,60.464mm)(44.841mm,60.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-2(44.041mm,61.435mm) on Top Layer And Track (41.476mm,62.394mm)(44.841mm,62.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-2(44.041mm,61.435mm) on Top Layer And Track (41.491mm,60.747mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R21-2(44.041mm,61.435mm) on Top Layer And Track (44.691mm,58.887mm)(44.691mm,60.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(44.041mm,61.435mm) on Top Layer And Track (44.841mm,60.464mm)(44.841mm,62.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-2(14.859mm,75.579mm) on Top Layer And Track (13.889mm,74.779mm)(13.889mm,78.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(14.859mm,75.579mm) on Top Layer And Track (13.889mm,74.779mm)(15.819mm,74.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-2(14.859mm,75.579mm) on Top Layer And Track (15.819mm,78.144mm)(15.819mm,74.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R22-1(42.291mm,68.072mm) on Top Layer And Track (41.476mm,67.102mm)(41.476mm,69.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-1(42.291mm,68.072mm) on Top Layer And Track (41.476mm,67.102mm)(44.841mm,67.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-1(42.291mm,68.072mm) on Top Layer And Track (41.476mm,69.032mm)(44.841mm,69.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-2(44.041mm,68.072mm) on Top Layer And Track (41.476mm,67.102mm)(44.841mm,67.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-2(44.041mm,68.072mm) on Top Layer And Track (41.476mm,69.032mm)(44.841mm,69.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(44.041mm,68.072mm) on Top Layer And Track (44.841mm,67.102mm)(44.841mm,69.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R23-1(42.291mm,65.86mm) on Top Layer And Track (41.476mm,64.889mm)(41.476mm,66.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-1(42.291mm,65.86mm) on Top Layer And Track (41.476mm,64.889mm)(44.841mm,64.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-1(42.291mm,65.86mm) on Top Layer And Track (41.476mm,66.819mm)(44.841mm,66.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-2(44.041mm,65.86mm) on Top Layer And Track (41.476mm,64.889mm)(44.841mm,64.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-2(44.041mm,65.86mm) on Top Layer And Track (41.476mm,66.819mm)(44.841mm,66.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(44.041mm,65.86mm) on Top Layer And Track (44.841mm,64.889mm)(44.841mm,66.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R24-1(36.449mm,70.471mm) on Top Layer And Track (35.479mm,67.921mm)(35.479mm,71.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R24-1(36.449mm,70.471mm) on Top Layer And Track (35.479mm,71.286mm)(37.409mm,71.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R24-1(36.449mm,70.471mm) on Top Layer And Track (37.409mm,71.286mm)(37.409mm,67.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R24-2(36.449mm,68.721mm) on Top Layer And Track (35.479mm,67.921mm)(35.479mm,71.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(36.449mm,68.721mm) on Top Layer And Track (35.479mm,67.921mm)(37.409mm,67.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R24-2(36.449mm,68.721mm) on Top Layer And Track (37.409mm,71.286mm)(37.409mm,67.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R25-1(33.641mm,61.468mm) on Top Layer And Track (31.091mm,60.508mm)(34.456mm,60.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R25-1(33.641mm,61.468mm) on Top Layer And Track (31.091mm,62.438mm)(34.456mm,62.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R25-1(33.641mm,61.468mm) on Top Layer And Track (34.456mm,60.508mm)(34.456mm,62.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(31.891mm,61.468mm) on Top Layer And Track (31.091mm,60.508mm)(31.091mm,62.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R25-2(31.891mm,61.468mm) on Top Layer And Track (31.091mm,60.508mm)(34.456mm,60.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R25-2(31.891mm,61.468mm) on Top Layer And Track (31.091mm,62.438mm)(34.456mm,62.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R26-1(42.305mm,70.231mm) on Top Layer And Track (41.49mm,69.261mm)(41.49mm,71.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R26-1(42.305mm,70.231mm) on Top Layer And Track (41.49mm,69.261mm)(44.855mm,69.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R26-1(42.305mm,70.231mm) on Top Layer And Track (41.49mm,71.191mm)(44.855mm,71.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad R26-1(42.305mm,70.231mm) on Top Layer And Track (41.542mm,71.333mm)(44.742mm,71.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R26-2(44.055mm,70.231mm) on Top Layer And Track (41.49mm,69.261mm)(44.855mm,69.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R26-2(44.055mm,70.231mm) on Top Layer And Track (41.49mm,71.191mm)(44.855mm,71.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad R26-2(44.055mm,70.231mm) on Top Layer And Track (41.542mm,71.333mm)(44.742mm,71.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(44.055mm,70.231mm) on Top Layer And Track (44.855mm,69.261mm)(44.855mm,71.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R27-1(8.636mm,19.685mm) on Top Layer And Track (6.086mm,18.725mm)(9.451mm,18.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R27-1(8.636mm,19.685mm) on Top Layer And Track (6.086mm,20.655mm)(9.451mm,20.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R27-1(8.636mm,19.685mm) on Top Layer And Track (9.451mm,18.725mm)(9.451mm,20.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R27-2(6.886mm,19.685mm) on Top Layer And Track (6.086mm,18.725mm)(6.086mm,20.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R27-2(6.886mm,19.685mm) on Top Layer And Track (6.086mm,18.725mm)(9.451mm,18.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R27-2(6.886mm,19.685mm) on Top Layer And Track (6.086mm,20.655mm)(9.451mm,20.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R28-1(8.636mm,21.971mm) on Top Layer And Track (6.086mm,21.011mm)(9.451mm,21.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R28-1(8.636mm,21.971mm) on Top Layer And Track (6.086mm,22.941mm)(9.451mm,22.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R28-1(8.636mm,21.971mm) on Top Layer And Track (9.451mm,21.011mm)(9.451mm,22.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R28-2(6.886mm,21.971mm) on Top Layer And Track (6.086mm,21.011mm)(6.086mm,22.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R28-2(6.886mm,21.971mm) on Top Layer And Track (6.086mm,21.011mm)(9.451mm,21.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R28-2(6.886mm,21.971mm) on Top Layer And Track (6.086mm,22.941mm)(9.451mm,22.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R29-1(26.656mm,19.939mm) on Top Layer And Track (24.106mm,18.979mm)(27.471mm,18.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R29-1(26.656mm,19.939mm) on Top Layer And Track (24.106mm,20.909mm)(27.471mm,20.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R29-1(26.656mm,19.939mm) on Top Layer And Track (27.471mm,18.979mm)(27.471mm,20.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(24.906mm,19.939mm) on Top Layer And Track (24.106mm,18.979mm)(24.106mm,20.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R29-2(24.906mm,19.939mm) on Top Layer And Track (24.106mm,18.979mm)(27.471mm,18.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R29-2(24.906mm,19.939mm) on Top Layer And Track (24.106mm,20.909mm)(27.471mm,20.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R30-1(26.529mm,22.479mm) on Top Layer And Track (23.979mm,21.519mm)(27.344mm,21.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R30-1(26.529mm,22.479mm) on Top Layer And Track (23.979mm,23.449mm)(27.344mm,23.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R30-1(26.529mm,22.479mm) on Top Layer And Track (27.344mm,21.519mm)(27.344mm,23.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R30-2(24.779mm,22.479mm) on Top Layer And Track (23.979mm,21.519mm)(23.979mm,23.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R30-2(24.779mm,22.479mm) on Top Layer And Track (23.979mm,21.519mm)(27.344mm,21.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R30-2(24.779mm,22.479mm) on Top Layer And Track (23.979mm,23.449mm)(27.344mm,23.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R3-1(31.27mm,77.343mm) on Top Layer And Track (30.455mm,76.373mm)(30.455mm,78.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R3-1(31.27mm,77.343mm) on Top Layer And Track (30.455mm,76.373mm)(33.82mm,76.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-1(31.27mm,77.343mm) on Top Layer And Track (30.455mm,78.303mm)(33.82mm,78.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R31-1(22.479mm,20.32mm) on Top Layer And Track (21.519mm,19.505mm)(23.449mm,19.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R31-1(22.479mm,20.32mm) on Top Layer And Track (21.519mm,22.87mm)(21.519mm,19.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R31-1(22.479mm,20.32mm) on Top Layer And Track (23.449mm,19.505mm)(23.449mm,22.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R31-2(22.479mm,22.07mm) on Top Layer And Track (21.519mm,22.87mm)(21.519mm,19.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(22.479mm,22.07mm) on Top Layer And Track (21.519mm,22.87mm)(23.449mm,22.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R31-2(22.479mm,22.07mm) on Top Layer And Track (23.449mm,19.505mm)(23.449mm,22.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R3-2(33.02mm,77.343mm) on Top Layer And Track (30.455mm,76.373mm)(33.82mm,76.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-2(33.02mm,77.343mm) on Top Layer And Track (30.455mm,78.303mm)(33.82mm,78.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(33.02mm,77.343mm) on Top Layer And Track (33.82mm,76.373mm)(33.82mm,78.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R32-1(40.132mm,20.221mm) on Top Layer And Track (39.172mm,19.406mm)(41.102mm,19.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R32-1(40.132mm,20.221mm) on Top Layer And Track (39.172mm,22.771mm)(39.172mm,19.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-1(40.132mm,20.221mm) on Top Layer And Track (41.102mm,19.406mm)(41.102mm,22.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R32-2(40.132mm,21.971mm) on Top Layer And Track (39.172mm,22.771mm)(39.172mm,19.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R32-2(40.132mm,21.971mm) on Top Layer And Track (39.172mm,22.771mm)(41.102mm,22.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R32-2(40.132mm,21.971mm) on Top Layer And Track (41.102mm,19.406mm)(41.102mm,22.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R33-1(59.295mm,102.743mm) on Top Layer And Track (56.745mm,101.783mm)(60.11mm,101.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-1(59.295mm,102.743mm) on Top Layer And Track (56.745mm,103.713mm)(60.11mm,103.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R33-1(59.295mm,102.743mm) on Top Layer And Track (60.11mm,101.783mm)(60.11mm,103.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R33-2(57.545mm,102.743mm) on Top Layer And Track (56.745mm,101.783mm)(56.745mm,103.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R33-2(57.545mm,102.743mm) on Top Layer And Track (56.745mm,101.783mm)(60.11mm,101.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-2(57.545mm,102.743mm) on Top Layer And Track (56.745mm,103.713mm)(60.11mm,103.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R34-1(44.436mm,19.812mm) on Top Layer And Track (41.886mm,18.852mm)(45.251mm,18.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R34-1(44.436mm,19.812mm) on Top Layer And Track (41.886mm,20.782mm)(45.251mm,20.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R34-1(44.436mm,19.812mm) on Top Layer And Track (45.251mm,18.852mm)(45.251mm,20.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R34-2(42.686mm,19.812mm) on Top Layer And Track (41.886mm,18.852mm)(41.886mm,20.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R34-2(42.686mm,19.812mm) on Top Layer And Track (41.886mm,18.852mm)(45.251mm,18.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R34-2(42.686mm,19.812mm) on Top Layer And Track (41.886mm,20.782mm)(45.251mm,20.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R35-1(44.436mm,22.225mm) on Top Layer And Track (41.886mm,21.265mm)(45.251mm,21.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R35-1(44.436mm,22.225mm) on Top Layer And Track (41.886mm,23.195mm)(45.251mm,23.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R35-1(44.436mm,22.225mm) on Top Layer And Track (45.251mm,21.265mm)(45.251mm,23.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R35-2(42.686mm,22.225mm) on Top Layer And Track (41.886mm,21.265mm)(41.886mm,23.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R35-2(42.686mm,22.225mm) on Top Layer And Track (41.886mm,21.265mm)(45.251mm,21.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R35-2(42.686mm,22.225mm) on Top Layer And Track (41.886mm,23.195mm)(45.251mm,23.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R36-1(59.309mm,105.156mm) on Top Layer And Track (56.759mm,104.196mm)(60.124mm,104.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R36-1(59.309mm,105.156mm) on Top Layer And Track (56.759mm,106.126mm)(60.124mm,106.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R36-1(59.309mm,105.156mm) on Top Layer And Track (60.124mm,104.196mm)(60.124mm,106.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R36-2(57.559mm,105.156mm) on Top Layer And Track (56.759mm,104.196mm)(56.759mm,106.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R36-2(57.559mm,105.156mm) on Top Layer And Track (56.759mm,104.196mm)(60.124mm,104.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R36-2(57.559mm,105.156mm) on Top Layer And Track (56.759mm,106.126mm)(60.124mm,106.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R37-1(57.545mm,109.982mm) on Top Layer And Track (56.73mm,109.012mm)(56.73mm,110.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R37-1(57.545mm,109.982mm) on Top Layer And Track (56.73mm,109.012mm)(60.095mm,109.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R37-1(57.545mm,109.982mm) on Top Layer And Track (56.73mm,110.942mm)(60.095mm,110.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R37-2(59.295mm,109.982mm) on Top Layer And Track (56.73mm,109.012mm)(60.095mm,109.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R37-2(59.295mm,109.982mm) on Top Layer And Track (56.73mm,110.942mm)(60.095mm,110.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R37-2(59.295mm,109.982mm) on Top Layer And Track (60.095mm,109.012mm)(60.095mm,110.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R38-1(59.309mm,107.569mm) on Top Layer And Track (56.759mm,106.609mm)(60.124mm,106.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R38-1(59.309mm,107.569mm) on Top Layer And Track (56.759mm,108.539mm)(60.124mm,108.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R38-1(59.309mm,107.569mm) on Top Layer And Track (60.124mm,106.609mm)(60.124mm,108.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R38-2(57.559mm,107.569mm) on Top Layer And Track (56.759mm,106.609mm)(56.759mm,108.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R38-2(57.559mm,107.569mm) on Top Layer And Track (56.759mm,106.609mm)(60.124mm,106.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R38-2(57.559mm,107.569mm) on Top Layer And Track (56.759mm,108.539mm)(60.124mm,108.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R39-1(58.293mm,20.207mm) on Top Layer And Track (57.333mm,19.392mm)(59.263mm,19.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R39-1(58.293mm,20.207mm) on Top Layer And Track (57.333mm,22.757mm)(57.333mm,19.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R39-1(58.293mm,20.207mm) on Top Layer And Track (59.263mm,19.392mm)(59.263mm,22.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R39-2(58.293mm,21.957mm) on Top Layer And Track (57.333mm,22.757mm)(57.333mm,19.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R39-2(58.293mm,21.957mm) on Top Layer And Track (57.333mm,22.757mm)(59.263mm,22.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R39-2(58.293mm,21.957mm) on Top Layer And Track (59.263mm,19.392mm)(59.263mm,22.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R40-1(68.707mm,28.293mm) on Top Layer And Track (67.737mm,25.743mm)(67.737mm,29.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R40-1(68.707mm,28.293mm) on Top Layer And Track (67.737mm,29.108mm)(69.667mm,29.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R40-1(68.707mm,28.293mm) on Top Layer And Track (69.667mm,29.108mm)(69.667mm,25.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R40-2(68.707mm,26.543mm) on Top Layer And Track (67.737mm,25.743mm)(67.737mm,29.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R40-2(68.707mm,26.543mm) on Top Layer And Track (67.737mm,25.743mm)(69.667mm,25.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R40-2(68.707mm,26.543mm) on Top Layer And Track (69.667mm,29.108mm)(69.667mm,25.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R4-1(31.27mm,79.502mm) on Top Layer And Track (30.455mm,78.532mm)(30.455mm,80.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R4-1(31.27mm,79.502mm) on Top Layer And Track (30.455mm,78.532mm)(33.82mm,78.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-1(31.27mm,79.502mm) on Top Layer And Track (30.455mm,80.462mm)(33.82mm,80.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R41-1(72.517mm,19.699mm) on Top Layer And Track (71.557mm,18.884mm)(73.487mm,18.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R41-1(72.517mm,19.699mm) on Top Layer And Track (71.557mm,22.249mm)(71.557mm,18.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R41-1(72.517mm,19.699mm) on Top Layer And Track (73.487mm,18.884mm)(73.487mm,22.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R41-2(72.517mm,21.449mm) on Top Layer And Track (71.557mm,22.249mm)(71.557mm,18.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R41-2(72.517mm,21.449mm) on Top Layer And Track (71.557mm,22.249mm)(73.487mm,22.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R41-2(72.517mm,21.449mm) on Top Layer And Track (73.487mm,18.884mm)(73.487mm,22.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R4-2(33.02mm,79.502mm) on Top Layer And Track (30.455mm,78.532mm)(33.82mm,78.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-2(33.02mm,79.502mm) on Top Layer And Track (30.455mm,80.462mm)(33.82mm,80.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(33.02mm,79.502mm) on Top Layer And Track (33.82mm,78.532mm)(33.82mm,80.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R42-1(74.803mm,31.976mm) on Top Layer And Track (73.833mm,29.426mm)(73.833mm,32.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R42-1(74.803mm,31.976mm) on Top Layer And Track (73.833mm,32.791mm)(75.763mm,32.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R42-1(74.803mm,31.976mm) on Top Layer And Track (75.763mm,32.791mm)(75.763mm,29.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R42-2(74.803mm,30.226mm) on Top Layer And Track (73.833mm,29.426mm)(73.833mm,32.791mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R42-2(74.803mm,30.226mm) on Top Layer And Track (73.833mm,29.426mm)(75.763mm,29.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R42-2(74.803mm,30.226mm) on Top Layer And Track (75.763mm,32.791mm)(75.763mm,29.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R43-1(87.856mm,20.066mm) on Top Layer And Track (85.306mm,19.106mm)(88.671mm,19.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R43-1(87.856mm,20.066mm) on Top Layer And Track (85.306mm,21.036mm)(88.671mm,21.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R43-1(87.856mm,20.066mm) on Top Layer And Track (88.671mm,19.106mm)(88.671mm,21.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R43-2(86.106mm,20.066mm) on Top Layer And Track (85.306mm,19.106mm)(85.306mm,21.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R43-2(86.106mm,20.066mm) on Top Layer And Track (85.306mm,19.106mm)(88.671mm,19.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R43-2(86.106mm,20.066mm) on Top Layer And Track (85.306mm,21.036mm)(88.671mm,21.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R44-1(97.282mm,33.028mm) on Top Layer And Track (96.312mm,30.478mm)(96.312mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R44-1(97.282mm,33.028mm) on Top Layer And Track (96.312mm,33.843mm)(98.242mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R44-1(97.282mm,33.028mm) on Top Layer And Track (98.242mm,33.843mm)(98.242mm,30.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R44-2(97.282mm,31.278mm) on Top Layer And Track (96.312mm,30.478mm)(96.312mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R44-2(97.282mm,31.278mm) on Top Layer And Track (96.312mm,30.478mm)(98.242mm,30.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R44-2(97.282mm,31.278mm) on Top Layer And Track (98.242mm,33.843mm)(98.242mm,30.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R45-1(27.716mm,46.586mm) on Top Layer And Track (26.756mm,45.771mm)(28.686mm,45.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R45-1(27.716mm,46.586mm) on Top Layer And Track (26.756mm,49.136mm)(26.756mm,45.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R45-1(27.716mm,46.586mm) on Top Layer And Track (28.686mm,45.771mm)(28.686mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R45-2(27.716mm,48.336mm) on Top Layer And Track (26.756mm,49.136mm)(26.756mm,45.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R45-2(27.716mm,48.336mm) on Top Layer And Track (26.756mm,49.136mm)(28.686mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R45-2(27.716mm,48.336mm) on Top Layer And Track (28.686mm,45.771mm)(28.686mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R46-1(41.035mm,43.18mm) on Top Layer And Track (40.22mm,42.21mm)(40.22mm,44.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R46-1(41.035mm,43.18mm) on Top Layer And Track (40.22mm,42.21mm)(43.585mm,42.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R46-1(41.035mm,43.18mm) on Top Layer And Track (40.22mm,44.14mm)(43.585mm,44.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R46-2(42.785mm,43.18mm) on Top Layer And Track (40.22mm,42.21mm)(43.585mm,42.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R46-2(42.785mm,43.18mm) on Top Layer And Track (40.22mm,44.14mm)(43.585mm,44.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R46-2(42.785mm,43.18mm) on Top Layer And Track (43.585mm,42.21mm)(43.585mm,44.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R47-1(27.446mm,39.497mm) on Top Layer And Track (26.631mm,38.527mm)(26.631mm,40.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R47-1(27.446mm,39.497mm) on Top Layer And Track (26.631mm,38.527mm)(29.996mm,38.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R47-1(27.446mm,39.497mm) on Top Layer And Track (26.631mm,40.457mm)(29.996mm,40.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad R47-1(27.446mm,39.497mm) on Top Layer And Track (26.796mm,38.395mm)(29.996mm,38.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R47-2(29.196mm,39.497mm) on Top Layer And Track (26.631mm,38.527mm)(29.996mm,38.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R47-2(29.196mm,39.497mm) on Top Layer And Track (26.631mm,40.457mm)(29.996mm,40.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad R47-2(29.196mm,39.497mm) on Top Layer And Track (26.796mm,38.395mm)(29.996mm,38.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R47-2(29.196mm,39.497mm) on Top Layer And Track (29.996mm,38.527mm)(29.996mm,40.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R48-1(27.446mm,43.942mm) on Top Layer And Track (26.631mm,42.972mm)(26.631mm,44.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R48-1(27.446mm,43.942mm) on Top Layer And Track (26.631mm,42.972mm)(29.996mm,42.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R48-1(27.446mm,43.942mm) on Top Layer And Track (26.631mm,44.902mm)(29.996mm,44.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R48-2(29.196mm,43.942mm) on Top Layer And Track (26.631mm,42.972mm)(29.996mm,42.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R48-2(29.196mm,43.942mm) on Top Layer And Track (26.631mm,44.902mm)(29.996mm,44.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R48-2(29.196mm,43.942mm) on Top Layer And Track (29.996mm,42.972mm)(29.996mm,44.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R49-1(42.26mm,48.029mm) on Top Layer And Track (41.29mm,45.479mm)(41.29mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R49-1(42.26mm,48.029mm) on Top Layer And Track (41.29mm,48.844mm)(43.22mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R49-1(42.26mm,48.029mm) on Top Layer And Track (43.22mm,48.844mm)(43.22mm,45.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R49-2(42.26mm,46.279mm) on Top Layer And Track (41.29mm,45.479mm)(41.29mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R49-2(42.26mm,46.279mm) on Top Layer And Track (41.29mm,45.479mm)(43.22mm,45.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R49-2(42.26mm,46.279mm) on Top Layer And Track (43.22mm,48.844mm)(43.22mm,45.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R50-1(39.624mm,46.294mm) on Top Layer And Track (38.664mm,45.479mm)(40.594mm,45.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R50-1(39.624mm,46.294mm) on Top Layer And Track (38.664mm,48.844mm)(38.664mm,45.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R50-1(39.624mm,46.294mm) on Top Layer And Track (40.594mm,45.479mm)(40.594mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R50-2(39.624mm,48.044mm) on Top Layer And Track (38.664mm,48.844mm)(38.664mm,45.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R50-2(39.624mm,48.044mm) on Top Layer And Track (38.664mm,48.844mm)(40.594mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R50-2(39.624mm,48.044mm) on Top Layer And Track (40.594mm,45.479mm)(40.594mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R5-1(31.27mm,81.661mm) on Top Layer And Track (30.455mm,80.691mm)(30.455mm,82.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-1(31.27mm,81.661mm) on Top Layer And Track (30.455mm,80.691mm)(33.82mm,80.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-1(31.27mm,81.661mm) on Top Layer And Track (30.455mm,82.621mm)(33.82mm,82.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R51-1(94.519mm,31.293mm) on Top Layer And Track (93.558mm,33.843mm)(93.559mm,30.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R51-1(94.519mm,31.293mm) on Top Layer And Track (93.559mm,30.478mm)(95.489mm,30.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R51-1(94.519mm,31.293mm) on Top Layer And Track (95.489mm,30.478mm)(95.489mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R51-2(94.519mm,33.043mm) on Top Layer And Track (93.558mm,33.843mm)(93.559mm,30.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R51-2(94.519mm,33.043mm) on Top Layer And Track (93.558mm,33.843mm)(95.489mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R51-2(94.519mm,33.043mm) on Top Layer And Track (95.489mm,30.478mm)(95.489mm,33.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-2(33.02mm,81.661mm) on Top Layer And Track (30.455mm,80.691mm)(33.82mm,80.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-2(33.02mm,81.661mm) on Top Layer And Track (30.455mm,82.621mm)(33.82mm,82.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(33.02mm,81.661mm) on Top Layer And Track (33.82mm,80.691mm)(33.82mm,82.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R52-1(22.479mm,46.586mm) on Top Layer And Text "J5" (21.432mm,45.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R52-1(22.479mm,46.586mm) on Top Layer And Track (21.519mm,45.771mm)(23.449mm,45.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R52-1(22.479mm,46.586mm) on Top Layer And Track (21.519mm,49.136mm)(21.519mm,45.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R52-1(22.479mm,46.586mm) on Top Layer And Track (23.449mm,45.771mm)(23.449mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R52-2(22.479mm,48.336mm) on Top Layer And Track (21.519mm,49.136mm)(21.519mm,45.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R52-2(22.479mm,48.336mm) on Top Layer And Track (21.519mm,49.136mm)(23.449mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R52-2(22.479mm,48.336mm) on Top Layer And Track (23.449mm,45.771mm)(23.449mm,49.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R53-1(9.116mm,31.115mm) on Top Layer And Track (6.566mm,30.155mm)(9.931mm,30.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R53-1(9.116mm,31.115mm) on Top Layer And Track (6.566mm,32.085mm)(9.931mm,32.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R53-1(9.116mm,31.115mm) on Top Layer And Track (9.931mm,30.155mm)(9.931mm,32.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R53-2(7.366mm,31.115mm) on Top Layer And Track (6.566mm,30.155mm)(6.566mm,32.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R53-2(7.366mm,31.115mm) on Top Layer And Track (6.566mm,30.155mm)(9.931mm,30.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R53-2(7.366mm,31.115mm) on Top Layer And Track (6.566mm,32.085mm)(9.931mm,32.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R54-1(15.367mm,36.83mm) on Top Layer And Track (14.552mm,35.86mm)(14.552mm,37.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R54-1(15.367mm,36.83mm) on Top Layer And Track (14.552mm,35.86mm)(17.917mm,35.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R54-1(15.367mm,36.83mm) on Top Layer And Track (14.552mm,37.79mm)(17.917mm,37.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R54-2(17.117mm,36.83mm) on Top Layer And Track (14.552mm,35.86mm)(17.917mm,35.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R54-2(17.117mm,36.83mm) on Top Layer And Track (14.552mm,37.79mm)(17.917mm,37.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R54-2(17.117mm,36.83mm) on Top Layer And Track (17.917mm,35.86mm)(17.917mm,37.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R55-1(15.381mm,39.116mm) on Top Layer And Track (14.566mm,38.146mm)(14.566mm,40.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R55-1(15.381mm,39.116mm) on Top Layer And Track (14.566mm,38.146mm)(17.931mm,38.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R55-1(15.381mm,39.116mm) on Top Layer And Track (14.566mm,40.076mm)(17.931mm,40.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R55-2(17.131mm,39.116mm) on Top Layer And Track (14.566mm,38.146mm)(17.931mm,38.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R55-2(17.131mm,39.116mm) on Top Layer And Track (14.566mm,40.076mm)(17.931mm,40.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R55-2(17.131mm,39.116mm) on Top Layer And Track (17.931mm,38.146mm)(17.931mm,40.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R56-1(28.42mm,34.798mm) on Top Layer And Track (25.87mm,33.838mm)(29.235mm,33.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R56-1(28.42mm,34.798mm) on Top Layer And Track (25.87mm,35.768mm)(29.235mm,35.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R56-1(28.42mm,34.798mm) on Top Layer And Track (29.235mm,33.838mm)(29.235mm,35.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R56-2(26.67mm,34.798mm) on Top Layer And Track (25.87mm,33.838mm)(25.87mm,35.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R56-2(26.67mm,34.798mm) on Top Layer And Track (25.87mm,33.838mm)(29.235mm,33.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R56-2(26.67mm,34.798mm) on Top Layer And Track (25.87mm,35.768mm)(29.235mm,35.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R57-1(15.395mm,34.544mm) on Top Layer And Track (14.58mm,33.574mm)(14.58mm,35.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R57-1(15.395mm,34.544mm) on Top Layer And Track (14.58mm,33.574mm)(17.945mm,33.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R57-1(15.395mm,34.544mm) on Top Layer And Track (14.58mm,35.504mm)(17.945mm,35.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R57-2(17.145mm,34.544mm) on Top Layer And Track (14.58mm,33.574mm)(17.945mm,33.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R57-2(17.145mm,34.544mm) on Top Layer And Track (14.58mm,35.504mm)(17.945mm,35.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R57-2(17.145mm,34.544mm) on Top Layer And Track (17.945mm,33.574mm)(17.945mm,35.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R58-1(15.395mm,41.402mm) on Top Layer And Track (14.58mm,40.432mm)(14.58mm,42.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R58-1(15.395mm,41.402mm) on Top Layer And Track (14.58mm,40.432mm)(17.945mm,40.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R58-1(15.395mm,41.402mm) on Top Layer And Track (14.58mm,42.362mm)(17.945mm,42.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R58-2(17.145mm,41.402mm) on Top Layer And Track (14.58mm,40.432mm)(17.945mm,40.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R58-2(17.145mm,41.402mm) on Top Layer And Track (14.58mm,42.362mm)(17.945mm,42.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R58-2(17.145mm,41.402mm) on Top Layer And Track (17.945mm,40.432mm)(17.945mm,42.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R6-1(31.27mm,83.82mm) on Top Layer And Track (30.455mm,82.85mm)(30.455mm,84.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-1(31.27mm,83.82mm) on Top Layer And Track (30.455mm,82.85mm)(33.82mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-1(31.27mm,83.82mm) on Top Layer And Track (30.455mm,84.78mm)(33.82mm,84.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-2(33.02mm,83.82mm) on Top Layer And Track (30.455mm,82.85mm)(33.82mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-2(33.02mm,83.82mm) on Top Layer And Track (30.455mm,84.78mm)(33.82mm,84.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(33.02mm,83.82mm) on Top Layer And Track (33.82mm,82.85mm)(33.82mm,84.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R7-1(13.97mm,55.372mm) on Top Layer And Track (13.155mm,54.402mm)(13.155mm,56.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-1(13.97mm,55.372mm) on Top Layer And Track (13.155mm,54.402mm)(16.52mm,54.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-1(13.97mm,55.372mm) on Top Layer And Track (13.155mm,56.332mm)(16.52mm,56.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-2(15.72mm,55.372mm) on Top Layer And Track (13.155mm,54.402mm)(16.52mm,54.402mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-2(15.72mm,55.372mm) on Top Layer And Track (13.155mm,56.332mm)(16.52mm,56.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(15.72mm,55.372mm) on Top Layer And Track (16.52mm,54.402mm)(16.52mm,56.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R8-1(51.463mm,92.202mm) on Top Layer And Track (50.648mm,91.232mm)(50.648mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-1(51.463mm,92.202mm) on Top Layer And Track (50.648mm,91.232mm)(54.013mm,91.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-1(51.463mm,92.202mm) on Top Layer And Track (50.648mm,93.162mm)(54.013mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-2(53.213mm,92.202mm) on Top Layer And Track (50.648mm,91.232mm)(54.013mm,91.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-2(53.213mm,92.202mm) on Top Layer And Track (50.648mm,93.162mm)(54.013mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(53.213mm,92.202mm) on Top Layer And Track (54.013mm,91.232mm)(54.013mm,93.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-1(53.213mm,89.916mm) on Top Layer And Track (50.663mm,88.956mm)(54.028mm,88.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-1(53.213mm,89.916mm) on Top Layer And Track (50.663mm,90.886mm)(54.028mm,90.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R9-1(53.213mm,89.916mm) on Top Layer And Track (54.028mm,88.956mm)(54.028mm,90.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(51.463mm,89.916mm) on Top Layer And Track (50.663mm,88.956mm)(50.663mm,90.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-2(51.463mm,89.916mm) on Top Layer And Track (50.663mm,88.956mm)(54.028mm,88.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-2(51.463mm,89.916mm) on Top Layer And Track (50.663mm,90.886mm)(54.028mm,90.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL1-1(69.469mm,63.246mm) on Multi-Layer And Track (69.549mm,59.956mm)(69.549mm,61.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL1-2(79.629mm,63.246mm) on Multi-Layer And Track (79.549mm,59.956mm)(79.549mm,61.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad RL1-3(83.439mm,50.546mm) on Multi-Layer And Track (83.549mm,44.656mm)(83.549mm,48.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad RL1-3(83.439mm,50.546mm) on Multi-Layer And Track (84.919mm,38.286mm)(84.919mm,49.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad RL1-3(83.439mm,50.546mm) on Multi-Layer And Track (84.919mm,52.016mm)(84.919mm,67.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad RL1-4(65.659mm,48.006mm) on Multi-Layer And Track (67.749mm,48.216mm)(71.489mm,48.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-1(69.342mm,95.504mm) on Multi-Layer And Track (69.422mm,92.214mm)(69.422mm,94.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad RL2-2(79.502mm,95.504mm) on Multi-Layer And Track (79.422mm,92.214mm)(79.422mm,94.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad RL2-3(83.312mm,82.804mm) on Multi-Layer And Track (83.422mm,76.914mm)(83.422mm,80.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad RL2-3(83.312mm,82.804mm) on Multi-Layer And Track (84.792mm,70.544mm)(84.792mm,81.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad RL2-3(83.312mm,82.804mm) on Multi-Layer And Track (84.792mm,84.274mm)(84.792mm,99.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad RL2-4(65.532mm,80.264mm) on Multi-Layer And Track (67.622mm,80.474mm)(71.362mm,80.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-1(8.212mm,76.835mm) on Top Layer And Track (8.287mm,75.335mm)(8.287mm,75.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-1(8.212mm,76.835mm) on Top Layer And Track (8.287mm,77.935mm)(8.287mm,78.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-2(12.362mm,76.835mm) on Top Layer And Track (12.287mm,75.335mm)(12.287mm,75.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW1-2(12.362mm,76.835mm) on Top Layer And Track (12.287mm,77.935mm)(12.287mm,78.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-1(12.319mm,73.152mm) on Top Layer And Track (12.244mm,71.652mm)(12.244mm,72.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-1(12.319mm,73.152mm) on Top Layer And Track (12.244mm,74.252mm)(12.244mm,74.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad SW2-2(8.169mm,73.152mm) on Top Layer And Text "SW2" (5.157mm,73.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-2(8.169mm,73.152mm) on Top Layer And Track (8.244mm,71.652mm)(8.244mm,72.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad SW2-2(8.169mm,73.152mm) on Top Layer And Track (8.244mm,74.252mm)(8.244mm,74.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-1(36.322mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad T1-1(36.322mm,76.326mm) on Top Layer And Track (35.588mm,75.139mm)(35.588mm,77.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad T1-1(36.322mm,76.326mm) on Top Layer And Track (35.588mm,75.139mm)(36.689mm,75.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-10(43.942mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-11(42.672mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-12(41.402mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-13(40.132mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-14(38.862mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-15(37.592mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-16(36.322mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-2(37.592mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-3(38.862mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-4(40.132mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-5(41.402mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-6(42.672mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-7(43.942mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-8(45.212mm,76.326mm) on Top Layer And Track (34.417mm,77.501mm)(47.117mm,77.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad T1-9(45.212mm,84.836mm) on Top Layer And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U10-1(37.5mm,38.227mm) on Top Layer And Track (36.094mm,37.482mm)(36.094mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad U10-1(37.5mm,38.227mm) on Top Layer And Track (36.11mm,37.705mm)(38.898mm,37.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad U10-1(37.5mm,38.227mm) on Top Layer And Track (38.898mm,37.705mm)(38.898mm,38.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U10-2(37.5mm,39.497mm) on Top Layer And Track (36.094mm,37.482mm)(36.094mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U10-3(37.5mm,40.767mm) on Top Layer And Track (36.094mm,37.482mm)(36.094mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U10-4(37.5mm,42.037mm) on Top Layer And Track (36.094mm,37.482mm)(36.094mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad U10-5(31.75mm,42.037mm) on Top Layer And Text "C27" (30.557mm,42.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U10-5(31.75mm,42.037mm) on Top Layer And Track (33.127mm,37.482mm)(33.127mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U10-6(31.75mm,40.767mm) on Top Layer And Track (33.127mm,37.482mm)(33.127mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U10-7(31.75mm,39.497mm) on Top Layer And Track (33.127mm,37.482mm)(33.127mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U10-8(31.75mm,38.227mm) on Top Layer And Track (33.127mm,37.482mm)(33.127mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad U10-9(34.625mm,40.132mm) on Top Layer And Track (33.127mm,37.482mm)(33.127mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U10-9(34.625mm,40.132mm) on Top Layer And Track (36.094mm,37.482mm)(36.094mm,42.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U1-1(7.232mm,98.813mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U1-1(7.232mm,98.813mm) on Top Layer And Track (6.832mm,99.558mm)(6.832mm,106.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U1-14(7.232mm,82.303mm) on Top Layer And Track (6.832mm,80.798mm)(6.832mm,81.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U1-15(10.017mm,81.303mm) on Top Layer And Track (6.832mm,80.798mm)(9.232mm,80.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U1-24(21.447mm,81.303mm) on Top Layer And Track (22.232mm,80.798mm)(24.832mm,80.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U1-25(24.232mm,82.303mm) on Top Layer And Track (24.832mm,80.798mm)(24.832mm,81.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U1-38(24.232mm,98.813mm) on Top Layer And Track (24.832mm,99.558mm)(24.832mm,106.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-1(11.773mm,22.504mm) on Top Layer And Track (10.148mm,22.103mm)(10.148mm,23.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-1(11.773mm,22.504mm) on Top Layer And Track (10.148mm,23.209mm)(12.448mm,23.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U2-1(11.773mm,22.504mm) on Top Layer And Track (12.448mm,20.609mm)(12.448mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-1(11.773mm,22.504mm) on Top Layer And Track (12.448mm,23.209mm)(12.448mm,23.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-2(11.773mm,19.914mm) on Top Layer And Track (12.448mm,18.859mm)(12.448mm,19.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U2-2(11.773mm,19.914mm) on Top Layer And Track (12.448mm,20.609mm)(12.448mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-3(19.723mm,19.914mm) on Top Layer And Track (19.048mm,18.859mm)(19.048mm,19.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U2-3(19.723mm,19.914mm) on Top Layer And Track (19.048mm,20.609mm)(19.048mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U2-4(19.723mm,22.504mm) on Top Layer And Track (19.048mm,20.609mm)(19.048mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-4(19.723mm,22.504mm) on Top Layer And Track (19.048mm,23.209mm)(19.048mm,23.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3-1(29.426mm,22.504mm) on Top Layer And Track (27.801mm,22.103mm)(27.801mm,23.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-1(29.426mm,22.504mm) on Top Layer And Track (27.801mm,23.209mm)(30.101mm,23.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U3-1(29.426mm,22.504mm) on Top Layer And Track (30.101mm,20.609mm)(30.101mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-1(29.426mm,22.504mm) on Top Layer And Track (30.101mm,23.209mm)(30.101mm,23.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-2(29.426mm,19.914mm) on Top Layer And Track (30.101mm,18.859mm)(30.101mm,19.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U3-2(29.426mm,19.914mm) on Top Layer And Track (30.101mm,20.609mm)(30.101mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-3(37.376mm,19.914mm) on Top Layer And Track (36.701mm,18.859mm)(36.701mm,19.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U3-3(37.376mm,19.914mm) on Top Layer And Track (36.701mm,20.609mm)(36.701mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U3-4(37.376mm,22.504mm) on Top Layer And Track (36.701mm,20.609mm)(36.701mm,21.809mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U3-4(37.376mm,22.504mm) on Top Layer And Track (36.701mm,23.209mm)(36.701mm,23.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U4-1(47.587mm,22.377mm) on Top Layer And Track (45.962mm,21.976mm)(45.962mm,23.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U4-1(47.587mm,22.377mm) on Top Layer And Track (45.962mm,23.082mm)(48.262mm,23.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U4-1(47.587mm,22.377mm) on Top Layer And Track (48.262mm,20.482mm)(48.262mm,21.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U4-1(47.587mm,22.377mm) on Top Layer And Track (48.262mm,23.082mm)(48.262mm,23.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U4-2(47.587mm,19.787mm) on Top Layer And Track (48.262mm,18.732mm)(48.262mm,19.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U4-2(47.587mm,19.787mm) on Top Layer And Track (48.262mm,20.482mm)(48.262mm,21.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U4-3(55.537mm,19.787mm) on Top Layer And Track (54.862mm,18.732mm)(54.862mm,19.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U4-3(55.537mm,19.787mm) on Top Layer And Track (54.862mm,20.482mm)(54.862mm,21.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U4-4(55.537mm,22.377mm) on Top Layer And Track (54.862mm,20.482mm)(54.862mm,21.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U4-4(55.537mm,22.377mm) on Top Layer And Track (54.862mm,23.082mm)(54.862mm,23.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U5-1(61.811mm,22.123mm) on Top Layer And Track (60.186mm,21.722mm)(60.186mm,22.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U5-1(61.811mm,22.123mm) on Top Layer And Track (60.186mm,22.828mm)(62.486mm,22.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-1(61.811mm,22.123mm) on Top Layer And Track (62.486mm,20.228mm)(62.486mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U5-1(61.811mm,22.123mm) on Top Layer And Track (62.486mm,22.828mm)(62.486mm,23.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U5-2(61.811mm,19.533mm) on Top Layer And Track (62.486mm,18.478mm)(62.486mm,18.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-2(61.811mm,19.533mm) on Top Layer And Track (62.486mm,20.228mm)(62.486mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U5-3(69.761mm,19.533mm) on Top Layer And Track (69.086mm,18.478mm)(69.086mm,18.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-3(69.761mm,19.533mm) on Top Layer And Track (69.086mm,20.228mm)(69.086mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U5-4(69.761mm,22.123mm) on Top Layer And Track (69.086mm,20.228mm)(69.086mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U5-4(69.761mm,22.123mm) on Top Layer And Track (69.086mm,22.828mm)(69.086mm,23.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-1(63.094mm,25.489mm) on Top Layer And Track (62.039mm,26.164mm)(62.389mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-1(63.094mm,25.489mm) on Top Layer And Track (62.389mm,23.864mm)(62.389mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U6-1(63.094mm,25.489mm) on Top Layer And Track (62.389mm,23.864mm)(63.495mm,23.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-1(63.094mm,25.489mm) on Top Layer And Track (63.789mm,26.164mm)(64.989mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-2(65.684mm,25.489mm) on Top Layer And Track (63.789mm,26.164mm)(64.989mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-2(65.684mm,25.489mm) on Top Layer And Track (66.389mm,26.164mm)(66.739mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U6-3(65.684mm,33.439mm) on Top Layer And Text "Q1" (66.793mm,34.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-3(65.684mm,33.439mm) on Top Layer And Track (63.789mm,32.764mm)(64.989mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-3(65.684mm,33.439mm) on Top Layer And Track (66.389mm,32.764mm)(66.739mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U6-4(63.094mm,33.439mm) on Top Layer And Track (62.039mm,32.764mm)(62.389mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U6-4(63.094mm,33.439mm) on Top Layer And Track (63.789mm,32.764mm)(64.989mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U7-1(76.035mm,22.123mm) on Top Layer And Track (74.41mm,21.722mm)(74.41mm,22.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-1(76.035mm,22.123mm) on Top Layer And Track (74.41mm,22.828mm)(76.71mm,22.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-1(76.035mm,22.123mm) on Top Layer And Track (76.71mm,20.228mm)(76.71mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-1(76.035mm,22.123mm) on Top Layer And Track (76.71mm,22.828mm)(76.71mm,23.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-2(76.035mm,19.533mm) on Top Layer And Track (76.71mm,18.478mm)(76.71mm,18.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-2(76.035mm,19.533mm) on Top Layer And Track (76.71mm,20.228mm)(76.71mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-3(83.985mm,19.533mm) on Top Layer And Track (83.31mm,18.478mm)(83.31mm,18.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-3(83.985mm,19.533mm) on Top Layer And Track (83.31mm,20.228mm)(83.31mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-3(83.985mm,19.533mm) on Top Layer And Track (85.306mm,19.106mm)(85.306mm,21.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-3(83.985mm,19.533mm) on Top Layer And Track (85.306mm,19.106mm)(88.671mm,19.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.008mm < 0.254mm) Between Pad U7-4(83.985mm,22.123mm) on Top Layer And Text "R43" (85.42mm,21.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.008mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U7-4(83.985mm,22.123mm) on Top Layer And Track (83.31mm,20.228mm)(83.31mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U7-4(83.985mm,22.123mm) on Top Layer And Track (83.31mm,22.828mm)(83.31mm,23.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-1(77.572mm,25.489mm) on Top Layer And Track (76.517mm,26.164mm)(76.867mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-1(77.572mm,25.489mm) on Top Layer And Track (76.867mm,23.864mm)(76.867mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U8-1(77.572mm,25.489mm) on Top Layer And Track (76.867mm,23.864mm)(77.973mm,23.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-1(77.572mm,25.489mm) on Top Layer And Track (78.267mm,26.164mm)(79.467mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-2(80.162mm,25.489mm) on Top Layer And Track (78.267mm,26.164mm)(79.467mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-2(80.162mm,25.489mm) on Top Layer And Track (80.867mm,26.164mm)(81.217mm,26.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U8-3(80.162mm,33.439mm) on Top Layer And Text "Q2" (80.862mm,34.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-3(80.162mm,33.439mm) on Top Layer And Track (78.267mm,32.764mm)(79.467mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-3(80.162mm,33.439mm) on Top Layer And Track (80.867mm,32.764mm)(81.217mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U8-4(77.572mm,33.439mm) on Top Layer And Track (76.517mm,32.764mm)(76.867mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U8-4(77.572mm,33.439mm) on Top Layer And Track (78.267mm,32.764mm)(79.467mm,32.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U9-1(90.005mm,22.123mm) on Top Layer And Track (88.38mm,21.722mm)(88.38mm,22.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-1(90.005mm,22.123mm) on Top Layer And Track (88.38mm,22.828mm)(90.68mm,22.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-1(90.005mm,22.123mm) on Top Layer And Track (90.68mm,20.228mm)(90.68mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-1(90.005mm,22.123mm) on Top Layer And Track (90.68mm,22.828mm)(90.68mm,23.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-2(90.005mm,19.533mm) on Top Layer And Track (85.306mm,19.106mm)(88.671mm,19.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U9-2(90.005mm,19.533mm) on Top Layer And Track (88.671mm,19.106mm)(88.671mm,21.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-2(90.005mm,19.533mm) on Top Layer And Track (90.68mm,18.478mm)(90.68mm,18.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-2(90.005mm,19.533mm) on Top Layer And Track (90.68mm,20.228mm)(90.68mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-3(97.955mm,19.533mm) on Top Layer And Track (97.28mm,18.478mm)(97.28mm,18.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-3(97.955mm,19.533mm) on Top Layer And Track (97.28mm,20.228mm)(97.28mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.145mm < 0.254mm) Between Pad U9-4(97.955mm,22.123mm) on Top Layer And Track (97.28mm,20.228mm)(97.28mm,21.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.145mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U9-4(97.955mm,22.123mm) on Top Layer And Track (97.28mm,22.828mm)(97.28mm,23.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad USB1-1(10.066mm,39.797mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad USB1-6(10.066mm,40.997mm) on Multi-Layer And Track (10.066mm,41.897mm)(10.066mm,42.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad USB1-7(10.066mm,35.997mm) on Multi-Layer And Track (10.066mm,34.747mm)(10.066mm,35.097mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-8(7.366mm,41.997mm) on Multi-Layer And Track (5.066mm,42.247mm)(6.166mm,42.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-8(7.366mm,41.997mm) on Multi-Layer And Track (8.566mm,42.247mm)(10.066mm,42.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-9(7.366mm,34.997mm) on Multi-Layer And Track (5.066mm,34.747mm)(6.166mm,34.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad USB1-9(7.366mm,34.997mm) on Multi-Layer And Track (8.566mm,34.747mm)(10.066mm,34.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y1-1(21.59mm,60.23mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Y1-1(21.59mm,60.23mm) on Top Layer And Track (20.53mm,61.63mm)(20.53mm,62.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y1-1(21.59mm,60.23mm) on Top Layer And Track (22.93mm,59.59mm)(25.33mm,59.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y1-2(26.67mm,60.23mm) on Top Layer And Track (22.93mm,59.59mm)(25.33mm,59.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Y1-2(26.67mm,60.23mm) on Top Layer And Track (27.73mm,61.63mm)(27.73mm,62.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y1-3(26.67mm,64.23mm) on Top Layer And Track (22.93mm,64.87mm)(25.33mm,64.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Y1-3(26.67mm,64.23mm) on Top Layer And Track (27.73mm,61.63mm)(27.73mm,62.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Y1-4(21.59mm,64.23mm) on Top Layer And Track (20.53mm,61.63mm)(20.53mm,62.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad Y1-4(21.59mm,64.23mm) on Top Layer And Track (22.93mm,64.87mm)(25.33mm,64.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
Rule Violations :1038

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Arc (22.479mm,44.069mm) on Top Overlay And Text "R48" (23.826mm,43.796mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (29.083mm,58.801mm) on Top Overlay And Text "R17" (28.464mm,58.655mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (29.083mm,58.801mm) on Top Overlay And Text "R18" (28.464mm,57.258mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (54.61mm,106.68mm) on Top Overlay And Text "C7" (50.927mm,103.327mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "R55" (11.507mm,38.589mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "C12" (45.266mm,57.512mm) on Top Overlay And Text "L2" (45.638mm,56.369mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (43.199mm,56.62mm) on Top Overlay And Track (41.491mm,57.109mm)(44.691mm,57.109mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (43.199mm,56.62mm) on Top Overlay And Track (41.491mm,58.887mm)(44.691mm,58.887mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.072mm < 0.254mm) Between Text "C14" (43.199mm,56.62mm) on Top Overlay And Track (41.491mm,58.969mm)(44.691mm,58.969mm) on Top Overlay Silk Text to Silk Clearance [0.072mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (43.199mm,56.62mm) on Top Overlay And Track (43.218mm,56.292mm)(43.218mm,56.992mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Text "C20" (33.001mm,58.381mm) on Top Overlay And Track (31.076mm,55.926mm)(34.441mm,55.926mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (33.001mm,58.381mm) on Top Overlay And Track (31.076mm,57.856mm)(34.441mm,57.856mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C20" (33.001mm,58.381mm) on Top Overlay And Track (31.076mm,58.339mm)(34.441mm,58.339mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C29" (94.004mm,27.54mm) on Top Overlay And Text "R51" (94.791mm,27.679mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C32" (44.018mm,49.759mm) on Top Overlay And Text "R49" (41.402mm,49.759mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "C36" (23.572mm,49.93mm) on Top Overlay And Text "R52" (21.065mm,49.765mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C37" (53.798mm,77.07mm) on Top Overlay And Track (51.492mm,78.145mm)(54.292mm,78.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.014mm < 0.254mm) Between Text "C37" (53.798mm,77.07mm) on Top Overlay And Track (54.292mm,78.145mm)(54.292mm,78.945mm) on Top Overlay Silk Text to Silk Clearance [0.014mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C7" (50.927mm,103.327mm) on Top Overlay And Track (51.61mm,102.87mm)(51.61mm,110.49mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Text "C7" (50.927mm,103.327mm) on Top Overlay And Track (51.61mm,102.87mm)(55.91mm,102.87mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "IC1" (46.736mm,84.049mm) on Top Overlay And Track (34.417mm,83.661mm)(47.117mm,83.661mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "IC1" (46.736mm,84.049mm) on Top Overlay And Track (47.117mm,77.501mm)(47.117mm,83.661mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J4" (28.417mm,60.306mm) on Top Overlay And Text "R25" (28.398mm,60.941mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J5" (21.432mm,45.574mm) on Top Overlay And Track (21.519mm,45.771mm)(23.449mm,45.771mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J5" (21.432mm,45.574mm) on Top Overlay And Track (21.519mm,49.136mm)(21.519mm,45.771mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.099mm < 0.254mm) Between Text "JP11" (87.761mm,98.787mm) on Top Overlay And Track (90.669mm,88.48mm)(90.669mm,99.48mm) on Top Overlay Silk Text to Silk Clearance [0.099mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "JP11" (87.761mm,98.787mm) on Top Overlay And Track (90.669mm,99.56mm)(100.369mm,99.56mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "JP3" (48.21mm,17.507mm) on Top Overlay And Track (48.262mm,18.732mm)(48.262mm,19.082mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "JP3" (48.21mm,17.507mm) on Top Overlay And Track (48.262mm,18.732mm)(54.862mm,18.732mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "Q1" (66.793mm,34.07mm) on Top Overlay And Track (66.389mm,32.764mm)(66.739mm,32.764mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "Q1" (66.793mm,34.07mm) on Top Overlay And Track (66.739mm,26.164mm)(66.739mm,32.764mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "Q2" (80.862mm,34.07mm) on Top Overlay And Track (80.867mm,32.764mm)(81.217mm,32.764mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (50.749mm,96.393mm) on Top Overlay And Track (50.648mm,95.887mm)(50.648mm,97.818mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "R10" (50.749mm,96.393mm) on Top Overlay And Track (50.648mm,95.887mm)(54.013mm,95.888mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (50.749mm,101.067mm) on Top Overlay And Track (50.813mm,100.543mm)(50.813mm,102.403mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "R11" (50.749mm,101.067mm) on Top Overlay And Track (50.813mm,100.543mm)(54.013mm,100.543mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (50.749mm,98.73mm) on Top Overlay And Track (50.648mm,98.215mm)(50.648mm,100.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R12" (50.749mm,98.73mm) on Top Overlay And Track (50.648mm,98.215mm)(54.013mm,98.215mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.082mm < 0.254mm) Between Text "R13" (7.128mm,55.988mm) on Top Overlay And Track (9.487mm,54.412mm)(9.487mm,56.342mm) on Top Overlay Silk Text to Silk Clearance [0.082mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "R13" (7.128mm,55.988mm) on Top Overlay And Track (9.487mm,56.342mm)(12.852mm,56.342mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R47" (26.181mm,41.098mm) on Top Overlay And Track (26.631mm,42.972mm)(26.631mm,44.902mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R47" (26.181mm,41.098mm) on Top Overlay And Track (26.631mm,42.972mm)(29.996mm,42.972mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R8" (50.749mm,94.082mm) on Top Overlay And Track (50.648mm,93.56mm)(50.648mm,95.49mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "R8" (50.749mm,94.082mm) on Top Overlay And Track (50.648mm,93.56mm)(54.013mm,93.56mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
Rule Violations :44

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1250
Waived Violations : 0
Time Elapsed        : 00:00:02