Fitter Status : Successful - Fri May 03 01:46:58 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Project
Top-level Entity Name : Cache
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 12 %
    Combinational ALUTs : 1,252 / 12,480 ( 10 % )
    Dedicated logic registers : 592 / 12,480 ( 5 % )
Total registers : 592
Total pins : 128 / 343 ( 37 % )
Total virtual pins : 0
Total block memory bits : 2,048 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
