Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoNew/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_SIM_behav xil_defaultlib.OTTER_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CLK_DIV_FS.v" Line 5. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/new/spi_master_2.v" Line 50. Module spi_master_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/imports/OTTER_FINAL233/OTTER_INT.srcs/sources_1/imports/Wrapper Files-20210204/CLK_DIV_FS.v" Line 5. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/justf/Documents/OTTER_FINAL233/OTTER_FINAL233.srcs/sources_1/new/spi_master_2.v" Line 50. Module spi_master_2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.Mux4_1(WIDTH=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmedTargetGen
Compiling module xil_defaultlib.Mux2_1(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.BranchCondGen
Compiling module xil_defaultlib.CU_Decoder
Compiling module xil_defaultlib.ControlFSM
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.spi_master_2
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_SIM_behav
