Analysis & Synthesis report for pl_riscv_cpu
Wed Aug 27 22:56:00 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_fjj1:auto_generated
 15. Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_fjj1:auto_generated
 16. Source assignments for riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0|shift_taps_rnm:auto_generated|altsyncram_7l31:altsyncram4
 17. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:jal_r
 18. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reset_ff:IF
 20. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcadd4
 21. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf
 22. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxA
 23. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:srcamux
 24. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:auipcadder
 25. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux
 26. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxB
 27. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux3:srcbmux
 28. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch
 29. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:ctrlmux
 30. Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:resultmux
 31. Parameter Settings for User Entity Instance: instr_mem:instrmem
 32. Parameter Settings for User Entity Instance: data_mem:datamem
 33. Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0
 34. Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1
 35. Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0
 36. altsyncram Parameter Settings by Entity Instance
 37. altshift_taps Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux"
 39. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:auipcadder"
 40. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux2:srcamux"
 41. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:pcadd4"
 42. Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 27 22:56:00 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; pl_riscv_cpu                                ;
; Top-level Entity Name              ; pl_riscv_cpu                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,096                                       ;
;     Total combinational functions  ; 5,008                                       ;
;     Dedicated logic registers      ; 2,784                                       ;
; Total registers                    ; 2784                                        ;
; Total pins                         ; 292                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,102                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; pl_riscv_cpu       ; pl_riscv_cpu       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; code/pl_riscv_cpu.v                            ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v                            ;         ;
; code/riscv_cpu.v                               ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v                               ;         ;
; code/instr_mem.v                               ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v                               ;         ;
; code/data_mem.v                                ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v                                ;         ;
; code/components/branching_unit.v               ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/branching_unit.v               ;         ;
; code/components/reset_ff.v                     ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reset_ff.v                     ;         ;
; code/components/reg_file.v                     ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reg_file.v                     ;         ;
; code/components/mux4.v                         ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux4.v                         ;         ;
; code/components/mux3.v                         ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux3.v                         ;         ;
; code/components/mux2.v                         ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux2.v                         ;         ;
; code/components/main_decoder.v                 ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v                 ;         ;
; code/components/imm_extend.v                   ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/imm_extend.v                   ;         ;
; code/components/datapath.v                     ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v                     ;         ;
; code/components/controller.v                   ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v                   ;         ;
; code/components/alu_decoder.v                  ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu_decoder.v                  ;         ;
; code/components/alu.v                          ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu.v                          ;         ;
; code/components/adder.v                        ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/adder.v                        ;         ;
; code/components/IF_ID.v                        ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v                        ;         ;
; code/components/ID_IE.v                        ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/ID_IE.v                        ;         ;
; code/components/IE_IM.v                        ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v                        ;         ;
; code/components/IM_IW.v                        ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IM_IW.v                        ;         ;
; code/components/hazard_unit.v                  ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/hazard_unit.v                  ;         ;
; code/components/C_ID_IE.v                      ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_ID_IE.v                      ;         ;
; code/components/C_IE_IM.v                      ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IE_IM.v                      ;         ;
; code/components/C_IM_IW.v                      ; yes             ; User Verilog HDL File                                 ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IM_IW.v                      ;         ;
; code/rv32i_test.hex                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; D:/GITHUB/5 Stage Pipelined RISCV CPU/code/rv32i_test.hex                            ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal201.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_fjj1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/altsyncram_fjj1.tdf                         ;         ;
; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ;         ;
; altshift_taps.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf             ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; lpm_constant.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc              ;         ;
; db/shift_taps_rnm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/shift_taps_rnm.tdf                          ;         ;
; db/altsyncram_7l31.tdf                         ; yes             ; Auto-Generated Megafunction                           ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/altsyncram_7l31.tdf                         ;         ;
; db/add_sub_24e.tdf                             ; yes             ; Auto-Generated Megafunction                           ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/add_sub_24e.tdf                             ;         ;
; db/cntr_6pf.tdf                                ; yes             ; Auto-Generated Megafunction                           ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/cntr_6pf.tdf                                ;         ;
; db/cmpr_ogc.tdf                                ; yes             ; Auto-Generated Megafunction                           ; D:/GITHUB/5 Stage Pipelined RISCV CPU/db/cmpr_ogc.tdf                                ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,096     ;
;                                             ;           ;
; Total combinational functions               ; 5008      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3971      ;
;     -- 3 input functions                    ; 889       ;
;     -- <=2 input functions                  ; 148       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4833      ;
;     -- arithmetic mode                      ; 175       ;
;                                             ;           ;
; Total registers                             ; 2784      ;
;     -- Dedicated logic registers            ; 2784      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 292       ;
; Total memory bits                           ; 2102      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2866      ;
; Total fan-out                               ; 28948     ;
; Average fan-out                             ; 3.42      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |pl_riscv_cpu                                   ; 5008 (67)           ; 2784 (0)                  ; 2102        ; 0            ; 0       ; 0         ; 292  ; 0            ; |pl_riscv_cpu                                                                                                                                 ; pl_riscv_cpu    ; work         ;
;    |data_mem:datamem|                           ; 2918 (2918)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|data_mem:datamem                                                                                                                ; data_mem        ; work         ;
;    |instr_mem:instrmem|                         ; 166 (166)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|instr_mem:instrmem                                                                                                              ; instr_mem       ; work         ;
;    |riscv_cpu:rvcpu|                            ; 1857 (0)            ; 736 (0)                   ; 2102        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu                                                                                                                 ; riscv_cpu       ; work         ;
;       |controller:c|                            ; 74 (17)             ; 44 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c                                                                                                    ; controller      ; work         ;
;          |aludec:ad|                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|aludec:ad                                                                                          ; aludec          ; work         ;
;          |c_ID_IEx:c_pipreg0|                   ; 12 (12)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|c_ID_IEx:c_pipreg0                                                                                 ; c_ID_IEx        ; work         ;
;          |c_IEx_IM:c_pipreg1|                   ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|c_IEx_IM:c_pipreg1                                                                                 ; c_IEx_IM        ; work         ;
;          |c_IM_IW:c_pipreg2|                    ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|c_IM_IW:c_pipreg2                                                                                  ; c_IM_IW         ; work         ;
;          |maindec:md|                           ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|controller:c|maindec:md                                                                                         ; maindec         ; work         ;
;       |datapath:dp|                             ; 1752 (0)            ; 692 (0)                   ; 2102        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp                                                                                                     ; datapath        ; work         ;
;          |ID_IEx:pipreg1|                       ; 168 (161)           ; 166 (162)                 ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1                                                                                      ; ID_IEx          ; work         ;
;             |altshift_taps:InstrE_rtl_0|        ; 7 (0)               ; 4 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0                                                           ; altshift_taps   ; work         ;
;                |shift_taps_rnm:auto_generated|  ; 7 (2)               ; 4 (2)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0|shift_taps_rnm:auto_generated                             ; shift_taps_rnm  ; work         ;
;                   |altsyncram_7l31:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0|shift_taps_rnm:auto_generated|altsyncram_7l31:altsyncram4 ; altsyncram_7l31 ; work         ;
;                   |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0|shift_taps_rnm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf        ; work         ;
;          |IEx_IMem:pipreg2|                     ; 149 (149)           ; 153 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2                                                                                    ; IEx_IMem        ; work         ;
;          |IF_ID:pipreg0|                        ; 84 (84)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0                                                                                       ; IF_ID           ; work         ;
;          |IMem_IW:pipreg3|                      ; 182 (182)           ; 185 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3                                                                                     ; IMem_IW         ; work         ;
;          |adder:auipcadder|                     ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|adder:auipcadder                                                                                    ; adder           ; work         ;
;          |adder:pcadd4|                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|adder:pcadd4                                                                                        ; adder           ; work         ;
;          |adder:pcaddbranch|                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch                                                                                   ; adder           ; work         ;
;          |alu:alu|                              ; 718 (718)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu                                                                                             ; alu             ; work         ;
;          |imm_extend:ext|                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|imm_extend:ext                                                                                      ; imm_extend      ; work         ;
;          |mux2:ctrlmux|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux2:ctrlmux                                                                                        ; mux2            ; work         ;
;          |mux2:srcamux|                         ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux2:srcamux                                                                                        ; mux2            ; work         ;
;          |mux3:forwardMuxB|                     ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxB                                                                                    ; mux3            ; work         ;
;          |mux3:srcbmux|                         ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux3:srcbmux                                                                                        ; mux3            ; work         ;
;          |mux4:resultmux|                       ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux                                                                                      ; mux4            ; work         ;
;          |reg_file:rf|                          ; 2 (2)               ; 66 (66)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf                                                                                         ; reg_file        ; work         ;
;             |altsyncram:reg_file_arr_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0                                                           ; altsyncram      ; work         ;
;                |altsyncram_fjj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_fjj1:auto_generated                            ; altsyncram_fjj1 ; work         ;
;             |altsyncram:reg_file_arr_rtl_1|     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1                                                           ; altsyncram      ; work         ;
;                |altsyncram_fjj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_fjj1:auto_generated                            ; altsyncram_fjj1 ; work         ;
;          |reset_ff:IF|                          ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reset_ff:IF                                                                                         ; reset_ff        ; work         ;
;       |hazardunit:h|                            ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pl_riscv_cpu|riscv_cpu:rvcpu|hazardunit:h                                                                                                    ; hazardunit      ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0|shift_taps_rnm:auto_generated|altsyncram_7l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 18           ; 3            ; 18           ; 54   ; None                                           ;
; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_fjj1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ;
; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_fjj1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                              ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------------------------+------------------------+
; data_mem:datamem|rd_data_mem[0]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[1]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[2]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[3]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[4]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[5]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[6]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[7]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[8]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[9]                      ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[10]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[11]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[12]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[13]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[14]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[15]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[16]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[17]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[18]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[19]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[20]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[21]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[22]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[23]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[24]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[25]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[26]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[27]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[28]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[29]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[30]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; data_mem:datamem|rd_data_mem[31]                     ; data_mem:datamem|Mux62                           ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[6]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[4]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[2]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[9]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[1]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[11] ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[10] ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[7]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[8]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[12] ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[5]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[3]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; riscv_cpu:rvcpu|controller:c|maindec:md|controls[0]  ; riscv_cpu:rvcpu|controller:c|maindec:md|WideOr10 ; yes                    ;
; Number of user-specified and inferred latches = 45   ;                                                  ;                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+--------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                   ;
+--------------------------------------------------------------+----------------------------------------------------------------------+
; riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|PCW[0]           ; Merged with riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|PCPlus4W[0]  ;
; riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|PCW[1]           ; Merged with riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|PCPlus4W[1]  ;
; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|ImmExtE[21..31]   ; Merged with riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|ImmExtE[20]   ;
; riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|ImmExtW[21..31]  ; Merged with riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|ImmExtW[20]  ;
; riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|PCPlus4M[0]     ; Merged with riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|PCM[0]      ;
; riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|PCPlus4M[1]     ; Merged with riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|PCM[1]      ;
; riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|ImmExtM[21..31] ; Merged with riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|ImmExtM[20] ;
; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|PCPlus4E[0]       ; Merged with riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|PCE[0]        ;
; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|PCPlus4E[1]       ; Merged with riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|PCE[1]        ;
; riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|PCPlus4D[0]        ; Merged with riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|PCD[0]         ;
; riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|PCPlus4D[1]        ; Merged with riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|PCD[1]         ;
; riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[26,27,29]   ; Merged with riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[31]     ;
; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|ImmExtE[7,9,20]   ; Merged with riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|ImmExtE[6]    ;
; riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|ImmExtM[6,7,9]  ; Merged with riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|ImmExtM[20] ;
; riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|ImmExtW[6,7,9]   ; Merged with riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|ImmExtW[20]  ;
; riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[1]          ; Merged with riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0]      ;
; Total Number of Removed Registers = 54                       ;                                                                      ;
+--------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2784  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 622   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2254  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------+------------+
; Register Name                                                 ; Megafunction                                            ; Type       ;
+---------------------------------------------------------------+---------------------------------------------------------+------------+
; riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3|InstrW[5,15..31]  ; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|InstrE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[5,15..31] ; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|InstrE_rtl_0 ; SHIFT_TAPS ;
; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|InstrE[5,15..31]   ; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|InstrE_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|ImmExtE[2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|ImmExtE[13] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reset_ff:IF|q[1]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|RD1E[17]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|RD2E[23]    ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|reset_ff:IF|q[10]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux3:srcbmux|y[25]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux9                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[0]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxB|y[2]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux44                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux43                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[5]        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux4:resultmux|y[23]       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|mux2:srcamux|y[25]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux4                                  ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |pl_riscv_cpu|data_mem:datamem|Mux30                                 ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux19              ;
; 20:1               ; 7 bits    ; 91 LEs        ; 49 LEs               ; 42 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux12              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 24 LEs               ; 28 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux25              ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux7               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux29              ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |pl_riscv_cpu|riscv_cpu:rvcpu|datapath:dp|alu:alu|Mux2               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0|altsyncram_fjj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1|altsyncram_fjj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0|shift_taps_rnm:auto_generated|altsyncram_7l31:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:jal_r ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:pcmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reset_ff:IF ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcadd4 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxA ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:srcamux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:auipcadder ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxB ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux3:srcbmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|adder:pcaddbranch ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux2:ctrlmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_cpu:rvcpu|datapath:dp|mux4:resultmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_mem:instrmem ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
; ADDR_WIDTH     ; 32    ; Signed Integer                         ;
; MEM_SIZE       ; 512   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:datamem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                       ;
; MEM_SIZE       ; 64    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                          ;
; WIDTH_A                            ; 32                                             ; Untyped                          ;
; WIDTHAD_A                          ; 5                                              ; Untyped                          ;
; NUMWORDS_A                         ; 32                                             ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 32                                             ; Untyped                          ;
; WIDTHAD_B                          ; 5                                              ; Untyped                          ;
; NUMWORDS_B                         ; 32                                             ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fjj1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                          ;
; WIDTH_A                            ; 32                                             ; Untyped                          ;
; WIDTHAD_A                          ; 5                                              ; Untyped                          ;
; NUMWORDS_A                         ; 32                                             ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 32                                             ; Untyped                          ;
; WIDTHAD_B                          ; 5                                              ; Untyped                          ;
; NUMWORDS_B                         ; 32                                             ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_fjj1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                 ;
+----------------+----------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                              ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                              ;
; WIDTH          ; 18             ; Untyped                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                              ;
; CBXI_PARAMETER ; shift_taps_rnm ; Untyped                                                                              ;
+----------------+----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                     ;
; Entity Instance            ; riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                     ;
;     -- TAP_DISTANCE        ; 3                                                                     ;
;     -- WIDTH               ; 18                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux2:lauipcmux" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; d1[11..0] ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:auipcadder" ;
+----------+-------+----------+--------------------------------------------+
; Port     ; Type  ; Severity ; Details                                    ;
+----------+-------+----------+--------------------------------------------+
; a[11..0] ; Input ; Info     ; Stuck at GND                               ;
+----------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|mux2:srcamux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                           ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; b[2]     ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_cpu:rvcpu|datapath:dp"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[29..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrD[11..7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrD[31]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrW         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrM[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InstrM[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 292                         ;
; cycloneiii_ff         ; 2784                        ;
;     CLR               ; 512                         ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 2130                        ;
;     ENA CLR           ; 76                          ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SCLR SLD      ; 30                          ;
; cycloneiii_lcell_comb ; 5008                        ;
;     arith             ; 175                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 143                         ;
;     normal            ; 4833                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 746                         ;
;         4 data inputs ; 3971                        ;
; cycloneiii_ram_block  ; 82                          ;
;                       ;                             ;
; Max LUT depth         ; 21.60                       ;
; Average LUT depth     ; 9.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Aug 27 22:55:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pl_riscv_cpu -c pl_riscv_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file code/pl_riscv_cpu.v
    Info (12023): Found entity 1: pl_riscv_cpu File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/data_mem.v
    Info (12023): Found entity 1: data_mem File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/pl_reg_fd.v
    Info (12023): Found entity 1: pl_reg_fd File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/pl_reg_fd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/branching_unit.v
    Info (12023): Found entity 1: branching_unit File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/branching_unit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reset_ff.v
    Info (12023): Found entity 1: reset_ff File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reset_ff.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/reg_file.v
    Info (12023): Found entity 1: reg_file File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/reg_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux4.v
    Info (12023): Found entity 1: mux4 File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux3.v
    Info (12023): Found entity 1: mux3 File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/mux2.v
    Info (12023): Found entity 1: mux2 File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/mux2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/main_decoder.v
    Info (12023): Found entity 1: maindec File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file code/components/imm_extend.v
    Info (12023): Found entity 1: imm_extend File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/imm_extend.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file code/components/datapath.v
    Info (12023): Found entity 1: datapath File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file code/components/controller.v
    Info (12023): Found entity 1: controller File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu_decoder.v
    Info (12023): Found entity 1: aludec File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu_decoder.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file code/components/alu.v
    Info (12023): Found entity 1: alu File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/alu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file code/components/adder.v
    Info (12023): Found entity 1: adder File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/adder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code/components/if_id.v
    Info (12023): Found entity 1: IF_ID File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file code/components/id_ie.v
    Info (12023): Found entity 1: ID_IEx File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/ID_IE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file code/components/ie_im.v
    Info (12023): Found entity 1: IEx_IMem File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file code/components/im_iw.v
    Info (12023): Found entity 1: IMem_IW File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IM_IW.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file code/components/hazard_unit.v
    Info (12023): Found entity 1: hazardunit File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/hazard_unit.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file code/components/c_id_ie.v
    Info (12023): Found entity 1: c_ID_IEx File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_ID_IE.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file code/components/c_ie_im.v
    Info (12023): Found entity 1: c_IEx_IM File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IE_IM.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file code/components/c_im_iw.v
    Info (12023): Found entity 1: c_IM_IW File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/C_IM_IW.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(79): created implicit net for "ZeroM" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 79
Info (12127): Elaborating entity "pl_riscv_cpu" for the top level hierarchy
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "riscv_cpu:rvcpu" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v Line: 22
Info (12128): Elaborating entity "controller" for hierarchy "riscv_cpu:rvcpu|controller:c" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at controller.v(31): object "ZeroOp" assigned a value but never read File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 31
Warning (10036): Verilog HDL or VHDL warning at controller.v(33): object "SignOp" assigned a value but never read File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 33
Warning (10230): Verilog HDL assignment warning at controller.v(61): truncated value with size 32 to match size of target (1) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at controller.v(63): truncated value with size 32 to match size of target (1) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 63
Info (12128): Elaborating entity "maindec" for hierarchy "riscv_cpu:rvcpu|controller:c|maindec:md" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 38
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(24): incomplete case statement has no default case item File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(24): inferring latch(es) for variable "controls", which holds its previous value in one or more paths through the always construct File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[0]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[1]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[2]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[3]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[4]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[5]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[6]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[7]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[8]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[9]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[10]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[11]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (10041): Inferred latch for "controls[12]" at main_decoder.v(24) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Info (12128): Elaborating entity "aludec" for hierarchy "riscv_cpu:rvcpu|controller:c|aludec:ad" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 41
Info (12128): Elaborating entity "c_ID_IEx" for hierarchy "riscv_cpu:rvcpu|controller:c|c_ID_IEx:c_pipreg0" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 45
Info (12128): Elaborating entity "c_IEx_IM" for hierarchy "riscv_cpu:rvcpu|controller:c|c_IEx_IM:c_pipreg1" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 48
Info (12128): Elaborating entity "c_IM_IW" for hierarchy "riscv_cpu:rvcpu|controller:c|c_IM_IW:c_pipreg2" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 50
Info (12128): Elaborating entity "branching_unit" for hierarchy "riscv_cpu:rvcpu|controller:c|branching_unit:bu" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/controller.v Line: 52
Info (12128): Elaborating entity "hazardunit" for hierarchy "riscv_cpu:rvcpu|hazardunit:h" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v Line: 29
Info (12128): Elaborating entity "datapath" for hierarchy "riscv_cpu:rvcpu|datapath:dp" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/riscv_cpu.v Line: 31
Info (12128): Elaborating entity "mux2" for hierarchy "riscv_cpu:rvcpu|datapath:dp|mux2:jal_r" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 44
Info (12128): Elaborating entity "reset_ff" for hierarchy "riscv_cpu:rvcpu|datapath:dp|reset_ff:IF" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 47
Info (12128): Elaborating entity "adder" for hierarchy "riscv_cpu:rvcpu|datapath:dp|adder:pcadd4" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 48
Info (12128): Elaborating entity "IF_ID" for hierarchy "riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 53
Info (12128): Elaborating entity "reg_file" for hierarchy "riscv_cpu:rvcpu|datapath:dp|reg_file:rf" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 56
Info (12128): Elaborating entity "imm_extend" for hierarchy "riscv_cpu:rvcpu|datapath:dp|imm_extend:ext" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 58
Info (12128): Elaborating entity "ID_IEx" for hierarchy "riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 62
Info (12128): Elaborating entity "mux3" for hierarchy "riscv_cpu:rvcpu|datapath:dp|mux3:forwardMuxA" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 63
Info (12128): Elaborating entity "mux2" for hierarchy "riscv_cpu:rvcpu|datapath:dp|mux2:ctrlmux" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 74
Info (12128): Elaborating entity "alu" for hierarchy "riscv_cpu:rvcpu|datapath:dp|alu:alu" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 75
Info (12128): Elaborating entity "IEx_IMem" for hierarchy "riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 79
Info (12128): Elaborating entity "IMem_IW" for hierarchy "riscv_cpu:rvcpu|datapath:dp|IMem_IW:pipreg3" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 83
Info (12128): Elaborating entity "mux4" for hierarchy "riscv_cpu:rvcpu|datapath:dp|mux4:resultmux" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/datapath.v Line: 85
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:instrmem" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v Line: 23
Warning (10850): Verilog HDL warning at instr_mem.v(13): number of words (79) in memory file does not match the number of elements in the address range [0:511] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v Line: 13
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/instr_mem.v Line: 10
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:datamem" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/pl_riscv_cpu.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at data_mem.v(35): incomplete case statement has no default case item File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at data_mem.v(35): inferring latch(es) for variable "rd_data_mem", which holds its previous value in one or more paths through the always construct File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[0]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[1]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[2]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[3]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[4]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[5]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[6]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[7]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[8]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[9]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[10]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[11]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[12]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[13]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[14]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[15]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[16]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[17]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[18]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[19]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[20]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[21]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[22]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[23]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[24]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[25]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[26]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[27]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[28]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[29]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[30]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Info (10041): Inferred latch for "rd_data_mem[31]" at data_mem.v(35) File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
Warning (276027): Inferred dual-clock RAM node "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "data_mem:datamem|data_ram" is uninferred due to asynchronous read logic File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 12
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/GITHUB/5 Stage Pipelined RISCV CPU/db/pl_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|reg_file_arr_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|InstrE_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 18
Info (12130): Elaborated megafunction instantiation "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0"
Info (12133): Instantiated megafunction "riscv_cpu:rvcpu|datapath:dp|reg_file:rf|altsyncram:reg_file_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pl_riscv_cpu.ram0_reg_file_c5668544.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fjj1.tdf
    Info (12023): Found entity 1: altsyncram_fjj1 File: D:/GITHUB/5 Stage Pipelined RISCV CPU/db/altsyncram_fjj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0"
Info (12133): Instantiated megafunction "riscv_cpu:rvcpu|datapath:dp|ID_IEx:pipreg1|altshift_taps:InstrE_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rnm.tdf
    Info (12023): Found entity 1: shift_taps_rnm File: D:/GITHUB/5 Stage Pipelined RISCV CPU/db/shift_taps_rnm.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7l31.tdf
    Info (12023): Found entity 1: altsyncram_7l31 File: D:/GITHUB/5 Stage Pipelined RISCV CPU/db/altsyncram_7l31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: D:/GITHUB/5 Stage Pipelined RISCV CPU/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: D:/GITHUB/5 Stage Pipelined RISCV CPU/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: D:/GITHUB/5 Stage Pipelined RISCV CPU/db/cmpr_ogc.tdf Line: 23
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "riscv_cpu:rvcpu|controller:c|maindec:md|controls[3]" merged with LATCH primitive "riscv_cpu:rvcpu|controller:c|maindec:md|controls[1]" File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
Warning (13012): Latch data_mem:datamem|rd_data_mem[0] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[1] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[2] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[3] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[4] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[5] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[6] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[7] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[12] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[8] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[9] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[10] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[11] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[12] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[13] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[14] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[15] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[16] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[17] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[18] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[19] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[20] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[21] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[22] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[23] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[24] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[25] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[26] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[27] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[28] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[29] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[30] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch data_mem:datamem|rd_data_mem[31] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/data_mem.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IEx_IMem:pipreg2|InstrM[13] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IE_IM.v Line: 27
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[6] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[4] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[2] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[9] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[1] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[11] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[3] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[10] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[3] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[7] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[8] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[0] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[12] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[2] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[5] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[2] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Warning (13012): Latch riscv_cpu:rvcpu|controller:c|maindec:md|controls[0] has unsafe behavior File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/main_decoder.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscv_cpu:rvcpu|datapath:dp|IF_ID:pipreg0|InstrD[3] File: D:/GITHUB/5 Stage Pipelined RISCV CPU/code/components/IF_ID.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/GITHUB/5 Stage Pipelined RISCV CPU/output_files/pl_riscv_cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7544 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 225 output pins
    Info (21061): Implemented 7170 logic cells
    Info (21064): Implemented 82 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Wed Aug 27 22:56:00 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GITHUB/5 Stage Pipelined RISCV CPU/output_files/pl_riscv_cpu.map.smsg.


