irun(64): 15.20-p001: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-p001: Started on Mar 03, 2020 at 19:42:18 -03
irun
	-64bit
	-top banch
	banch.v
	CORE65LPSVT.v
	martool.v
	-access +rw
	-sdf_cmd_file sdf_cmd_file.in
Recompiling... reason: file './banch.v' is newer than expected.
	expected: Tue Mar  3 19:03:23 2020
	actual:   Tue Mar  3 19:33:33 2020
file: banch.v
	module worklib.banch:v
		errors: 0, warnings: 0
	module worklib.rom_read:v
		errors: 0, warnings: 0
file: martool.v
	module worklib.add_signed_254:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1403:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1468:v
		errors: 0, warnings: 0
	module worklib.add_signed_253:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1322:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1323:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1467:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1401:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1466:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1402:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1484:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1324:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1325:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_1:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_1:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_1:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_1:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_1:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_1:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1451:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1385:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1450:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1386:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1476:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1340:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1341:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_9:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_9:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_9:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_9:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_9:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_2:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1449:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1383:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1448:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1384:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1475:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1342:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1343:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_10:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_10:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_10:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_10:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_10:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_3:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1447:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1381:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1446:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1382:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1474:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1344:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1345:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_11:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_11:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_11:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_11:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_11:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_4:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1445:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1379:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1444:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1380:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1473:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1346:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1347:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_12:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_12:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_12:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_12:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_12:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_5:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1443:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1377:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1442:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1378:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1472:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1348:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1349:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_13:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_13:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_13:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_13:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_13:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_6:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1441:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1375:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1440:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1376:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1471:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1350:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1351:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_14:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_14:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_14:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_14:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_14:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_7:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1439:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1373:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1438:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1374:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1470:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1352:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1353:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_15:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_15:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_15:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_15:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_15:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_8:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1437:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1371:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1436:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1372:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1469:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1354:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_16:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_16:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_16:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_16:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_16:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_9:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1465:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1399:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1464:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1400:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1483:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1326:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1327:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_2:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_2:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_2:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_2:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_2:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_10:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1463:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1397:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1462:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1398:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1482:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1328:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1329:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_3:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_3:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_3:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_3:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_3:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_11:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1461:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1395:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1460:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1396:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1481:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1330:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1331:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_4:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_4:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_4:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_4:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_4:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_12:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1459:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1393:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1458:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1394:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1480:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1332:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1333:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_5:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_5:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_5:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_5:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_5:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_13:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1457:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1391:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1456:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1392:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1479:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1334:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1335:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_6:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_6:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_6:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_6:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_6:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_14:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1455:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1389:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1454:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1390:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1478:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1336:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1337:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_7:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_7:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_7:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_7:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_7:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_15:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1453:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1387:v
		errors: 0, warnings: 0
	module worklib.add_signed_254_1452:v
		errors: 0, warnings: 0
	module worklib.add_signed_253_1388:v
		errors: 0, warnings: 0
	module worklib.add_unsigned_232_1477:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1338:v
		errors: 0, warnings: 0
	module worklib.add_signed_carry_28_1339:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S0_add_18_10_group_29_8:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S13_add_18_10_group_25_8:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_S20_add_18_10_group_27_8:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s3_add_18_10_group_23_8:v
		errors: 0, warnings: 0
	module worklib.csa_tree_U_s23_add_18_10_group_21_8:v
		errors: 0, warnings: 0
	module worklib.filter_4_bit_width10_16:v
		errors: 0, warnings: 0
	module worklib.INTER_4:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	INTER_4 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	          |
ncelab: *W,CUVWSP (./banch.v,33|11): 51 output ports were not connected:
ncelab: (./martool.v,14901): out_inter[50]
ncelab: (./martool.v,14901): out_inter[49]
ncelab: (./martool.v,14902): out_inter[48]
ncelab: (./martool.v,14902): out_inter[47]
ncelab: (./martool.v,14902): out_inter[46]
ncelab: (./martool.v,14902): out_inter[45]
ncelab: (./martool.v,14903): out_inter[44]
ncelab: (./martool.v,14903): out_inter[43]
ncelab: (./martool.v,14903): out_inter[42]
ncelab: (./martool.v,14904): out_inter[41]
ncelab: (./martool.v,14904): out_inter[40]
ncelab: (./martool.v,14904): out_inter[39]
ncelab: (./martool.v,14904): out_inter[38]
ncelab: (./martool.v,14905): out_inter[37]
ncelab: (./martool.v,14905): out_inter[36]
ncelab: (./martool.v,14905): out_inter[35]
ncelab: (./martool.v,14906): out_inter[34]
ncelab: (./martool.v,14906): out_inter[33]
ncelab: (./martool.v,14906): out_inter[32]
ncelab: (./martool.v,14906): out_inter[31]
ncelab: (./martool.v,14907): out_inter[30]
ncelab: (./martool.v,14907): out_inter[29]
ncelab: (./martool.v,14907): out_inter[28]
ncelab: (./martool.v,14908): out_inter[27]
ncelab: (./martool.v,14908): out_inter[26]
ncelab: (./martool.v,14908): out_inter[25]
ncelab: (./martool.v,14908): out_inter[24]
ncelab: (./martool.v,14909): out_inter[23]
ncelab: (./martool.v,14909): out_inter[22]
ncelab: (./martool.v,14909): out_inter[21]
ncelab: (./martool.v,14910): out_inter[20]
ncelab: (./martool.v,14910): out_inter[19]
ncelab: (./martool.v,14910): out_inter[18]
ncelab: (./martool.v,14910): out_inter[17]
ncelab: (./martool.v,14911): out_inter[16]
ncelab: (./martool.v,14911): out_inter[15]
ncelab: (./martool.v,14911): out_inter[14]
ncelab: (./martool.v,14912): out_inter[13]
ncelab: (./martool.v,14912): out_inter[12]
ncelab: (./martool.v,14912): out_inter[11]
ncelab: (./martool.v,14912): out_inter[10]
ncelab: (./martool.v,14913): out_inter[9]
ncelab: (./martool.v,14913): out_inter[8]
ncelab: (./martool.v,14913): out_inter[7]
ncelab: (./martool.v,14913): out_inter[6]
ncelab: (./martool.v,14914): out_inter[5]
ncelab: (./martool.v,14914): out_inter[4]
ncelab: (./martool.v,14914): out_inter[3]
ncelab: (./martool.v,14914): out_inter[2]
ncelab: (./martool.v,14915): out_inter[1]
	...(etc)...

	INTER_4 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	          |
ncelab: *W,CUVWSI (./banch.v,33|11): 18 input ports were not connected:
ncelab: (./martool.v,14898): linha[15]
ncelab: (./martool.v,14898): linha[14]
ncelab: (./martool.v,14898): linha[13]
ncelab: (./martool.v,14898): linha[12]
ncelab: (./martool.v,14898): linha[11]
ncelab: (./martool.v,14899): linha[10]
ncelab: (./martool.v,14899): linha[9]
ncelab: (./martool.v,14899): linha[8]
ncelab: (./martool.v,14899): linha[7]
ncelab: (./martool.v,14899): linha[6]
ncelab: (./martool.v,14900): linha[5]
ncelab: (./martool.v,14900): linha[4]
ncelab: (./martool.v,14900): linha[3]
ncelab: (./martool.v,14900): linha[2]
ncelab: (./martool.v,14900): linha[1]
ncelab: (./martool.v,14901): linha[0]
ncelab: (./martool.v,14901): clk
ncelab: (./martool.v,14901): rst

	Top level design units:
		banch
	rom_read    #(IN,HALF_N)  memory1  (K, input_A1[0], in_rst); //chamando memoria la de baixo	
	                                              |
ncelab: *W,CUVMPW (./banch.v,32|47): port sizes differ in port connection (10/1).
	rom_read    #(IN,HALF_N)  memory1  (K, input_A1[0], in_rst); //chamando memoria la de baixo	
	                                                         |
ncelab: *W,CUVMPW (./banch.v,32|58): port sizes differ in port connection (1/64).
	INTER_4 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	                             |
ncelab: *W,CUVMPW (./banch.v,33|30): port sizes differ in port connection (1/10).
	INTER_4 DUT ( input_A1[0], clk, in_rst, out_S1[0][0]); 	// o Modulo principal do circuito
	                                     |
ncelab: *W,CUVMPW (./banch.v,33|38): port sizes differ in port connection (1/10).
	Annotating SDF timing data:
		Compiled SDF file:     barreira.sdf.X
		Log file:              sdf.log
		Backannotation scope:  banch:DUT
		Configuration file:    
		MTM control:           MAXIMUM
		Scale factors:         1:1:1
		Scale type:            FROM_MAXIMUM
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 59221  Annotated = 100.00% -- No. of Tchecks = 6390  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       59221	       59221	      100.00
		      $width	        2130	        2130	      100.00
		     $recrem	        1420	        1420	      100.00
		  $setuphold	        2840	        2840	      100.00
	Building instance overlay tables: 
  in_rst = a0_rom[K] ;
                  |
ncelab: *W,BIGWIX (./banch.v,93|18): Memory index truncation.
input_A1 = a1_rom[K] ;
                  |
ncelab: *W,BIGWIX (./banch.v,95|18): Memory index truncation.
.................... Done
	Generating native compiled code:
		worklib.HS65_LS_PAO3X18:v <0x5aa4c334>
			streams:   0, words:     0
		worklib.INTER_4:v <0x4fc46b39>
			streams:   0, words:     0
		worklib.banch:v <0x1b185d1e>
			streams:   5, words:  3271
		worklib.filter_4_bit_width10:v <0x5d7a7c35>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_10:v <0x02b96d88>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_11:v <0x2b5a81c3>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_12:v <0x3be903cd>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_13:v <0x120aef86>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_14:v <0x794366f5>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_15:v <0x50a08abe>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_16:v <0x401308b0>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_1:v <0x4314d018>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_2:v <0x53a75216>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_3:v <0x7a44be5d>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_4:v <0x110d372e>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_5:v <0x38eedb65>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_6:v <0x285d596b>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_7:v <0x01beb520>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_8:v <0x25bf4dcc>
			streams:   0, words:     0
		worklib.filter_4_bit_width10_9:v <0x0c5ca187>
			streams:   0, words:     0
		worklib.rom_read:v <0x50748867>
			streams:   2, words:  1556
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                  6426     246
		UDPs:                      710       1
		Primitives:              18595       5
		Timing outputs:           9415      22
		Registers:                 718      12
		Scalar wires:            15189       -
		Expanded wires:             74       2
		Vectored wires:              1       -
		Always blocks:               2       2
		Initial blocks:              3       3
		Pseudo assignments:          2       2
		Timing checks:            6390    1422
		Interconnect:            14694       -
		Delayed tcheck signals:   2130     712
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.banch:v
Loading snapshot worklib.banch:v .................... Done
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RMEMNOF: $readmem error: open failed on file "/home/mgsilva/rafael_s/example/sbox_v1/rtl/reset.txt".
            File: ./banch.v, line = 85, pos = 73
           Scope: banch.memory1
            Time: 0 FS + 0

ncsim: *W,RMEMNOF: $readmem error: open failed on file "/home/mgsilva/rafael_s/example/sbox_v1/rtl/4tap_n16.txt".
            File: ./banch.v, line = 86, pos = 77
           Scope: banch.memory1
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 4015 US + 0
./banch.v:59 $finish; 
ncsim> exit
TOOL:	irun(64)	15.20-p001: Exiting on Mar 03, 2020 at 19:42:22 -03  (total: 00:00:04)
