
../repos/coreutils/src/getlimits:     file format elf32-littlearm


Disassembly of section .init:

00010d18 <.init>:
   10d18:	push	{r3, lr}
   10d1c:	bl	10fb4 <__snprintf_chk@plt+0x48>
   10d20:	pop	{r3, pc}

Disassembly of section .plt:

00010d24 <calloc@plt-0x14>:
   10d24:	push	{lr}		; (str lr, [sp, #-4]!)
   10d28:	ldr	lr, [pc, #4]	; 10d34 <calloc@plt-0x4>
   10d2c:	add	lr, pc, lr
   10d30:	ldr	pc, [lr, #8]!
   10d34:	andeq	r5, r1, ip, asr #5

00010d38 <calloc@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #86016	; 0x15000
   10d40:	ldr	pc, [ip, #716]!	; 0x2cc

00010d44 <fputs_unlocked@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #86016	; 0x15000
   10d4c:	ldr	pc, [ip, #708]!	; 0x2c4

00010d50 <strcmp@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #86016	; 0x15000
   10d58:	ldr	pc, [ip, #700]!	; 0x2bc

00010d5c <fflush@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #86016	; 0x15000
   10d64:	ldr	pc, [ip, #692]!	; 0x2b4

00010d68 <free@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #86016	; 0x15000
   10d70:	ldr	pc, [ip, #684]!	; 0x2ac

00010d74 <_exit@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #86016	; 0x15000
   10d7c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d80 <memcpy@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #86016	; 0x15000
   10d88:	ldr	pc, [ip, #668]!	; 0x29c

00010d8c <mbsinit@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #86016	; 0x15000
   10d94:	ldr	pc, [ip, #660]!	; 0x294

00010d98 <strtold@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #86016	; 0x15000
   10da0:	ldr	pc, [ip, #652]!	; 0x28c

00010da4 <dcgettext@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #86016	; 0x15000
   10dac:	ldr	pc, [ip, #644]!	; 0x284

00010db0 <realloc@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #86016	; 0x15000
   10db8:	ldr	pc, [ip, #636]!	; 0x27c

00010dbc <textdomain@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #86016	; 0x15000
   10dc4:	ldr	pc, [ip, #628]!	; 0x274

00010dc8 <iswprint@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #86016	; 0x15000
   10dd0:	ldr	pc, [ip, #620]!	; 0x26c

00010dd4 <lseek64@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #86016	; 0x15000
   10ddc:	ldr	pc, [ip, #612]!	; 0x264

00010de0 <__ctype_get_mb_cur_max@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #86016	; 0x15000
   10de8:	ldr	pc, [ip, #604]!	; 0x25c

00010dec <__fpending@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #86016	; 0x15000
   10df4:	ldr	pc, [ip, #596]!	; 0x254

00010df8 <ferror_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #86016	; 0x15000
   10e00:	ldr	pc, [ip, #588]!	; 0x24c

00010e04 <mbrtowc@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #86016	; 0x15000
   10e0c:	ldr	pc, [ip, #580]!	; 0x244

00010e10 <error@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #86016	; 0x15000
   10e18:	ldr	pc, [ip, #572]!	; 0x23c

00010e1c <strtof@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #86016	; 0x15000
   10e24:	ldr	pc, [ip, #564]!	; 0x234

00010e28 <puts@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #86016	; 0x15000
   10e30:	ldr	pc, [ip, #556]!	; 0x22c

00010e34 <malloc@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #86016	; 0x15000
   10e3c:	ldr	pc, [ip, #548]!	; 0x224

00010e40 <__libc_start_main@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #86016	; 0x15000
   10e48:	ldr	pc, [ip, #540]!	; 0x21c

00010e4c <__freading@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #86016	; 0x15000
   10e54:	ldr	pc, [ip, #532]!	; 0x214

00010e58 <__gmon_start__@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #86016	; 0x15000
   10e60:	ldr	pc, [ip, #524]!	; 0x20c

00010e64 <getopt_long@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #86016	; 0x15000
   10e6c:	ldr	pc, [ip, #516]!	; 0x204

00010e70 <__ctype_b_loc@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #86016	; 0x15000
   10e78:	ldr	pc, [ip, #508]!	; 0x1fc

00010e7c <exit@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #86016	; 0x15000
   10e84:	ldr	pc, [ip, #500]!	; 0x1f4

00010e88 <bcmp@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #86016	; 0x15000
   10e90:	ldr	pc, [ip, #492]!	; 0x1ec

00010e94 <strlen@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #86016	; 0x15000
   10e9c:	ldr	pc, [ip, #484]!	; 0x1e4

00010ea0 <__errno_location@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #86016	; 0x15000
   10ea8:	ldr	pc, [ip, #476]!	; 0x1dc

00010eac <__sprintf_chk@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #86016	; 0x15000
   10eb4:	ldr	pc, [ip, #468]!	; 0x1d4

00010eb8 <__cxa_atexit@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #86016	; 0x15000
   10ec0:	ldr	pc, [ip, #460]!	; 0x1cc

00010ec4 <memset@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #86016	; 0x15000
   10ecc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ed0 <__printf_chk@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #86016	; 0x15000
   10ed8:	ldr	pc, [ip, #444]!	; 0x1bc

00010edc <strtod@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #86016	; 0x15000
   10ee4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ee8 <fileno@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #86016	; 0x15000
   10ef0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ef4 <__fprintf_chk@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #86016	; 0x15000
   10efc:	ldr	pc, [ip, #420]!	; 0x1a4

00010f00 <fclose@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #86016	; 0x15000
   10f08:	ldr	pc, [ip, #412]!	; 0x19c

00010f0c <fseeko64@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #86016	; 0x15000
   10f14:	ldr	pc, [ip, #404]!	; 0x194

00010f18 <setlocale@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #86016	; 0x15000
   10f20:	ldr	pc, [ip, #396]!	; 0x18c

00010f24 <strrchr@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #86016	; 0x15000
   10f2c:	ldr	pc, [ip, #388]!	; 0x184

00010f30 <nl_langinfo@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #86016	; 0x15000
   10f38:	ldr	pc, [ip, #380]!	; 0x17c

00010f3c <bindtextdomain@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #86016	; 0x15000
   10f44:	ldr	pc, [ip, #372]!	; 0x174

00010f48 <fputs@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #86016	; 0x15000
   10f50:	ldr	pc, [ip, #364]!	; 0x16c

00010f54 <strncmp@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #86016	; 0x15000
   10f5c:	ldr	pc, [ip, #356]!	; 0x164

00010f60 <abort@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #86016	; 0x15000
   10f68:	ldr	pc, [ip, #348]!	; 0x15c

00010f6c <__snprintf_chk@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #86016	; 0x15000
   10f74:	ldr	pc, [ip, #340]!	; 0x154

Disassembly of section .text:

00010f78 <.text>:
   10f78:	mov	fp, #0
   10f7c:	mov	lr, #0
   10f80:	pop	{r1}		; (ldr r1, [sp], #4)
   10f84:	mov	r2, sp
   10f88:	push	{r2}		; (str r2, [sp, #-4]!)
   10f8c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f90:	ldr	ip, [pc, #16]	; 10fa8 <__snprintf_chk@plt+0x3c>
   10f94:	push	{ip}		; (str ip, [sp, #-4]!)
   10f98:	ldr	r0, [pc, #12]	; 10fac <__snprintf_chk@plt+0x40>
   10f9c:	ldr	r3, [pc, #12]	; 10fb0 <__snprintf_chk@plt+0x44>
   10fa0:	bl	10e40 <__libc_start_main@plt>
   10fa4:	bl	10f60 <abort@plt>
   10fa8:	andeq	r4, r1, r4, lsr sp
   10fac:	muleq	r1, r0, r2
   10fb0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   10fb4:	ldr	r3, [pc, #20]	; 10fd0 <__snprintf_chk@plt+0x64>
   10fb8:	ldr	r2, [pc, #20]	; 10fd4 <__snprintf_chk@plt+0x68>
   10fbc:	add	r3, pc, r3
   10fc0:	ldr	r2, [r3, r2]
   10fc4:	cmp	r2, #0
   10fc8:	bxeq	lr
   10fcc:	b	10e58 <__gmon_start__@plt>
   10fd0:	andeq	r5, r1, ip, lsr r0
   10fd4:	andeq	r0, r0, ip, asr #1
   10fd8:	ldr	r0, [pc, #24]	; 10ff8 <__snprintf_chk@plt+0x8c>
   10fdc:	ldr	r3, [pc, #24]	; 10ffc <__snprintf_chk@plt+0x90>
   10fe0:	cmp	r3, r0
   10fe4:	bxeq	lr
   10fe8:	ldr	r3, [pc, #16]	; 11000 <__snprintf_chk@plt+0x94>
   10fec:	cmp	r3, #0
   10ff0:	bxeq	lr
   10ff4:	bx	r3
   10ff8:	andeq	r6, r2, r0, lsr #2
   10ffc:	andeq	r6, r2, r0, lsr #2
   11000:	andeq	r0, r0, r0
   11004:	ldr	r0, [pc, #36]	; 11030 <__snprintf_chk@plt+0xc4>
   11008:	ldr	r1, [pc, #36]	; 11034 <__snprintf_chk@plt+0xc8>
   1100c:	sub	r1, r1, r0
   11010:	asr	r1, r1, #2
   11014:	add	r1, r1, r1, lsr #31
   11018:	asrs	r1, r1, #1
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__snprintf_chk@plt+0xcc>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r6, r2, r0, lsr #2
   11034:	andeq	r6, r2, r0, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	push	{r4, lr}
   11040:	ldr	r4, [pc, #24]	; 11060 <__snprintf_chk@plt+0xf4>
   11044:	ldrb	r3, [r4]
   11048:	cmp	r3, #0
   1104c:	popne	{r4, pc}
   11050:	bl	10fd8 <__snprintf_chk@plt+0x6c>
   11054:	mov	r3, #1
   11058:	strb	r3, [r4]
   1105c:	pop	{r4, pc}
   11060:	andeq	r6, r2, ip, lsr r1
   11064:	b	11004 <__snprintf_chk@plt+0x98>
   11068:	push	{fp, lr}
   1106c:	mov	fp, sp
   11070:	sub	sp, sp, #56	; 0x38
   11074:	mov	r8, r0
   11078:	cmp	r0, #0
   1107c:	bne	1124c <__snprintf_chk@plt+0x2e0>
   11080:	movw	r1, #19843	; 0x4d83
   11084:	mov	r0, #0
   11088:	mov	r2, #5
   1108c:	movt	r1, #1
   11090:	bl	10da4 <dcgettext@plt>
   11094:	mov	r1, r0
   11098:	movw	r0, #24904	; 0x6148
   1109c:	movt	r0, #2
   110a0:	ldr	r2, [r0]
   110a4:	mov	r0, #1
   110a8:	bl	10ed0 <__printf_chk@plt>
   110ac:	movw	r1, #19854	; 0x4d8e
   110b0:	mov	r0, #0
   110b4:	mov	r2, #5
   110b8:	movt	r1, #1
   110bc:	bl	10da4 <dcgettext@plt>
   110c0:	movw	r9, #24884	; 0x6134
   110c4:	movt	r9, #2
   110c8:	ldr	r1, [r9]
   110cc:	bl	10d44 <fputs_unlocked@plt>
   110d0:	movw	r1, #19927	; 0x4dd7
   110d4:	mov	r0, #0
   110d8:	mov	r2, #5
   110dc:	movt	r1, #1
   110e0:	bl	10da4 <dcgettext@plt>
   110e4:	ldr	r1, [r9]
   110e8:	bl	10d44 <fputs_unlocked@plt>
   110ec:	movw	r1, #19972	; 0x4e04
   110f0:	mov	r0, #0
   110f4:	mov	r2, #5
   110f8:	movt	r1, #1
   110fc:	bl	10da4 <dcgettext@plt>
   11100:	ldr	r1, [r9]
   11104:	bl	10d44 <fputs_unlocked@plt>
   11108:	movw	r0, #21096	; 0x5268
   1110c:	mov	r6, sp
   11110:	movt	r0, #1
   11114:	mov	r1, r6
   11118:	ldm	r0!, {r2, r3, r4, r5}
   1111c:	stmia	r1!, {r2, r3, r4, r5}
   11120:	ldm	r0!, {r2, r3, r4, r5, r7}
   11124:	stmia	r1!, {r2, r3, r4, r5, r7}
   11128:	ldm	r0, {r2, r3, r4, r5, r7}
   1112c:	stm	r1, {r2, r3, r4, r5, r7}
   11130:	movw	r1, #20779	; 0x512b
   11134:	movw	r5, #20026	; 0x4e3a
   11138:	movt	r1, #1
   1113c:	movt	r5, #1
   11140:	mov	r0, r5
   11144:	bl	10d50 <strcmp@plt>
   11148:	cmp	r0, #0
   1114c:	ldrne	r1, [r6, #8]!
   11150:	cmpne	r1, #0
   11154:	bne	11140 <__snprintf_chk@plt+0x1d4>
   11158:	movw	r1, #20874	; 0x518a
   1115c:	ldr	r6, [r6, #4]
   11160:	mov	r0, #0
   11164:	mov	r2, #5
   11168:	movt	r1, #1
   1116c:	bl	10da4 <dcgettext@plt>
   11170:	movw	r2, #20060	; 0x4e5c
   11174:	movw	r3, #20897	; 0x51a1
   11178:	mov	r1, r0
   1117c:	mov	r0, #1
   11180:	movt	r2, #1
   11184:	movt	r3, #1
   11188:	bl	10ed0 <__printf_chk@plt>
   1118c:	cmp	r6, #0
   11190:	mov	r0, #5
   11194:	mov	r1, #0
   11198:	moveq	r6, r5
   1119c:	bl	10f18 <setlocale@plt>
   111a0:	cmp	r0, #0
   111a4:	beq	111dc <__snprintf_chk@plt+0x270>
   111a8:	movw	r1, #20937	; 0x51c9
   111ac:	mov	r2, #3
   111b0:	movt	r1, #1
   111b4:	bl	10f54 <strncmp@plt>
   111b8:	cmp	r0, #0
   111bc:	beq	111dc <__snprintf_chk@plt+0x270>
   111c0:	movw	r1, #20941	; 0x51cd
   111c4:	mov	r0, #0
   111c8:	mov	r2, #5
   111cc:	movt	r1, #1
   111d0:	bl	10da4 <dcgettext@plt>
   111d4:	ldr	r1, [r9]
   111d8:	bl	10d44 <fputs_unlocked@plt>
   111dc:	movw	r1, #21012	; 0x5214
   111e0:	mov	r0, #0
   111e4:	mov	r2, #5
   111e8:	movt	r1, #1
   111ec:	bl	10da4 <dcgettext@plt>
   111f0:	movw	r2, #20897	; 0x51a1
   111f4:	mov	r1, r0
   111f8:	mov	r0, #1
   111fc:	mov	r3, r5
   11200:	movt	r2, #1
   11204:	bl	10ed0 <__printf_chk@plt>
   11208:	movw	r1, #21039	; 0x522f
   1120c:	mov	r0, #0
   11210:	mov	r2, #5
   11214:	movt	r1, #1
   11218:	bl	10da4 <dcgettext@plt>
   1121c:	mov	r1, r0
   11220:	movw	r0, #20807	; 0x5147
   11224:	movw	r3, #19926	; 0x4dd6
   11228:	cmp	r6, r5
   1122c:	mov	r2, r6
   11230:	movt	r0, #1
   11234:	movt	r3, #1
   11238:	moveq	r3, r0
   1123c:	mov	r0, #1
   11240:	bl	10ed0 <__printf_chk@plt>
   11244:	mov	r0, r8
   11248:	bl	10e7c <exit@plt>
   1124c:	movw	r0, #24880	; 0x6130
   11250:	movw	r1, #19804	; 0x4d5c
   11254:	mov	r2, #5
   11258:	movt	r0, #2
   1125c:	movt	r1, #1
   11260:	ldr	r5, [r0]
   11264:	mov	r0, #0
   11268:	bl	10da4 <dcgettext@plt>
   1126c:	mov	r2, r0
   11270:	movw	r0, #24904	; 0x6148
   11274:	mov	r1, #1
   11278:	movt	r0, #2
   1127c:	ldr	r3, [r0]
   11280:	mov	r0, r5
   11284:	bl	10ef4 <__fprintf_chk@plt>
   11288:	b	11244 <__snprintf_chk@plt+0x2d8>
   1128c:	nop	{0}
   11290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11294:	add	fp, sp, #28
   11298:	sub	sp, sp, #4
   1129c:	vpush	{d8-d9}
   112a0:	sub	sp, sp, #80	; 0x50
   112a4:	mov	r5, r0
   112a8:	ldr	r0, [r1]
   112ac:	mov	r4, r1
   112b0:	bl	1237c <__snprintf_chk@plt+0x1410>
   112b4:	movw	r1, #19926	; 0x4dd6
   112b8:	mov	r0, #6
   112bc:	movt	r1, #1
   112c0:	bl	10f18 <setlocale@plt>
   112c4:	movw	r6, #20064	; 0x4e60
   112c8:	movw	r1, #20036	; 0x4e44
   112cc:	movt	r6, #1
   112d0:	movt	r1, #1
   112d4:	mov	r0, r6
   112d8:	bl	10f3c <bindtextdomain@plt>
   112dc:	mov	r0, r6
   112e0:	bl	10dbc <textdomain@plt>
   112e4:	movw	r0, #7472	; 0x1d30
   112e8:	movt	r0, #1
   112ec:	bl	14d38 <__snprintf_chk@plt+0x3dcc>
   112f0:	movw	r2, #20074	; 0x4e6a
   112f4:	movw	r0, #20089	; 0x4e79
   112f8:	movw	r1, #4200	; 0x1068
   112fc:	movw	r3, #20060	; 0x4e5c
   11300:	mov	r8, #0
   11304:	movt	r2, #1
   11308:	movt	r0, #1
   1130c:	movt	r1, #1
   11310:	movt	r3, #1
   11314:	str	r8, [sp, #12]
   11318:	str	r2, [sp]
   1131c:	movw	r2, #20026	; 0x4e3a
   11320:	str	r1, [sp, #4]
   11324:	str	r0, [sp, #8]
   11328:	mov	r0, r5
   1132c:	mov	r1, r4
   11330:	movt	r2, #1
   11334:	bl	12208 <__snprintf_chk@plt+0x129c>
   11338:	movw	sl, #20103	; 0x4e87
   1133c:	add	r4, sp, #18
   11340:	mov	r9, #255	; 0xff
   11344:	mov	r1, #1
   11348:	mov	r2, #21
   1134c:	str	r8, [sp, #4]
   11350:	movt	sl, #1
   11354:	add	r5, r4, #1
   11358:	str	r9, [sp]
   1135c:	mov	r0, r5
   11360:	mov	r3, sl
   11364:	bl	10eac <__sprintf_chk@plt>
   11368:	movw	r1, #20109	; 0x4e8d
   1136c:	mov	r0, #1
   11370:	mov	r2, r5
   11374:	movt	r1, #1
   11378:	bl	10ed0 <__printf_chk@plt>
   1137c:	mov	r0, r4
   11380:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11384:	movw	r1, #20123	; 0x4e9b
   11388:	mov	r2, r0
   1138c:	mov	r0, #1
   11390:	movt	r1, #1
   11394:	bl	10ed0 <__printf_chk@plt>
   11398:	mov	r0, #127	; 0x7f
   1139c:	mov	r1, #1
   113a0:	mov	r2, #21
   113a4:	mov	r3, sl
   113a8:	stm	sp, {r0, r8}
   113ac:	mov	r0, r5
   113b0:	bl	10eac <__sprintf_chk@plt>
   113b4:	movw	r1, #20108	; 0x4e8c
   113b8:	mov	r0, #1
   113bc:	mov	r2, r5
   113c0:	movt	r1, #1
   113c4:	bl	10ed0 <__printf_chk@plt>
   113c8:	mov	r0, r4
   113cc:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   113d0:	movw	r1, #20122	; 0x4e9a
   113d4:	mov	r2, r0
   113d8:	mov	r0, #1
   113dc:	movt	r1, #1
   113e0:	bl	10ed0 <__printf_chk@plt>
   113e4:	movw	r6, #20138	; 0x4eaa
   113e8:	mvn	r0, #127	; 0x7f
   113ec:	mvn	r1, #0
   113f0:	mov	r2, #21
   113f4:	movt	r6, #1
   113f8:	stm	sp, {r0, r1}
   113fc:	mov	r0, r5
   11400:	mov	r1, #1
   11404:	mov	r3, r6
   11408:	bl	10eac <__sprintf_chk@plt>
   1140c:	movw	r1, #20143	; 0x4eaf
   11410:	mov	r0, #1
   11414:	mov	r2, r5
   11418:	movt	r1, #1
   1141c:	bl	10ed0 <__printf_chk@plt>
   11420:	mov	r0, r4
   11424:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11428:	movw	r1, #20157	; 0x4ebd
   1142c:	mov	r2, r0
   11430:	mov	r0, #1
   11434:	movt	r1, #1
   11438:	bl	10ed0 <__printf_chk@plt>
   1143c:	mov	r0, r5
   11440:	mov	r1, #1
   11444:	mov	r2, #21
   11448:	mov	r3, sl
   1144c:	str	r9, [sp]
   11450:	str	r8, [sp, #4]
   11454:	bl	10eac <__sprintf_chk@plt>
   11458:	movw	r1, #20173	; 0x4ecd
   1145c:	mov	r0, #1
   11460:	mov	r2, r5
   11464:	movt	r1, #1
   11468:	bl	10ed0 <__printf_chk@plt>
   1146c:	mov	r0, r4
   11470:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11474:	movw	r1, #20187	; 0x4edb
   11478:	mov	r2, r0
   1147c:	mov	r0, #1
   11480:	movt	r1, #1
   11484:	bl	10ed0 <__printf_chk@plt>
   11488:	movw	r0, #32767	; 0x7fff
   1148c:	mov	r1, #1
   11490:	mov	r2, #21
   11494:	mov	r3, sl
   11498:	stm	sp, {r0, r8}
   1149c:	mov	r0, r5
   114a0:	bl	10eac <__sprintf_chk@plt>
   114a4:	movw	r1, #20203	; 0x4eeb
   114a8:	mov	r0, #1
   114ac:	mov	r2, r5
   114b0:	movt	r1, #1
   114b4:	bl	10ed0 <__printf_chk@plt>
   114b8:	mov	r0, r4
   114bc:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   114c0:	movw	r1, #20216	; 0x4ef8
   114c4:	mov	r2, r0
   114c8:	mov	r0, #1
   114cc:	movt	r1, #1
   114d0:	bl	10ed0 <__printf_chk@plt>
   114d4:	movw	r0, #32768	; 0x8000
   114d8:	mov	r1, #1
   114dc:	mov	r2, #21
   114e0:	mov	r3, r6
   114e4:	mvn	r9, #0
   114e8:	mov	r7, r6
   114ec:	movt	r0, #65535	; 0xffff
   114f0:	str	r0, [sp]
   114f4:	mvn	r0, #0
   114f8:	str	r0, [sp, #4]
   114fc:	mov	r0, r5
   11500:	bl	10eac <__sprintf_chk@plt>
   11504:	movw	r1, #20231	; 0x4f07
   11508:	mov	r0, #1
   1150c:	mov	r2, r5
   11510:	movt	r1, #1
   11514:	bl	10ed0 <__printf_chk@plt>
   11518:	mov	r0, r4
   1151c:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11520:	movw	r1, #20244	; 0x4f14
   11524:	mov	r2, r0
   11528:	mov	r0, #1
   1152c:	movt	r1, #1
   11530:	bl	10ed0 <__printf_chk@plt>
   11534:	mvn	r0, #-2147483648	; 0x80000000
   11538:	mov	r1, #1
   1153c:	mov	r2, #21
   11540:	mov	r3, sl
   11544:	stm	sp, {r0, r8}
   11548:	mov	r0, r5
   1154c:	bl	10eac <__sprintf_chk@plt>
   11550:	movw	r1, #20286	; 0x4f3e
   11554:	mov	r0, #1
   11558:	mov	r2, r5
   1155c:	movt	r1, #1
   11560:	bl	10ed0 <__printf_chk@plt>
   11564:	mov	r0, r4
   11568:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   1156c:	movw	r1, #20299	; 0x4f4b
   11570:	mov	r2, r0
   11574:	mov	r0, #1
   11578:	movt	r1, #1
   1157c:	bl	10ed0 <__printf_chk@plt>
   11580:	mov	r0, #-2147483648	; 0x80000000
   11584:	mov	r1, #1
   11588:	mov	r2, #21
   1158c:	mov	r3, r7
   11590:	mov	r6, #-2147483648	; 0x80000000
   11594:	str	r9, [sp, #4]
   11598:	str	r0, [sp]
   1159c:	mov	r0, r5
   115a0:	bl	10eac <__sprintf_chk@plt>
   115a4:	movw	r1, #20259	; 0x4f23
   115a8:	mov	r0, #1
   115ac:	mov	r2, r5
   115b0:	movt	r1, #1
   115b4:	bl	10ed0 <__printf_chk@plt>
   115b8:	mov	r0, r4
   115bc:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   115c0:	movw	r1, #20271	; 0x4f2f
   115c4:	mov	r2, r0
   115c8:	mov	r0, #1
   115cc:	movt	r1, #1
   115d0:	bl	10ed0 <__printf_chk@plt>
   115d4:	mov	r0, r5
   115d8:	mov	r1, #1
   115dc:	mov	r2, #21
   115e0:	mov	r3, sl
   115e4:	str	r9, [sp]
   115e8:	str	r8, [sp, #4]
   115ec:	bl	10eac <__sprintf_chk@plt>
   115f0:	movw	r1, #20285	; 0x4f3d
   115f4:	mov	r0, #1
   115f8:	mov	r2, r5
   115fc:	movt	r1, #1
   11600:	bl	10ed0 <__printf_chk@plt>
   11604:	mov	r0, r4
   11608:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   1160c:	movw	r1, #20298	; 0x4f4a
   11610:	mov	r2, r0
   11614:	mov	r0, #1
   11618:	movt	r1, #1
   1161c:	bl	10ed0 <__printf_chk@plt>
   11620:	mvn	r0, #-2147483648	; 0x80000000
   11624:	mov	r1, #1
   11628:	mov	r2, #21
   1162c:	mov	r3, sl
   11630:	stm	sp, {r0, r8}
   11634:	mov	r0, r5
   11638:	bl	10eac <__sprintf_chk@plt>
   1163c:	movw	r1, #20342	; 0x4f76
   11640:	mov	r0, #1
   11644:	mov	r2, r5
   11648:	movt	r1, #1
   1164c:	bl	10ed0 <__printf_chk@plt>
   11650:	mov	r0, r4
   11654:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11658:	movw	r1, #20356	; 0x4f84
   1165c:	mov	r2, r0
   11660:	mov	r0, #1
   11664:	movt	r1, #1
   11668:	bl	10ed0 <__printf_chk@plt>
   1166c:	mov	r0, r5
   11670:	mov	r1, #1
   11674:	mov	r2, #21
   11678:	mov	r3, r7
   1167c:	stm	sp, {r6, r9}
   11680:	bl	10eac <__sprintf_chk@plt>
   11684:	movw	r1, #20313	; 0x4f59
   11688:	mov	r0, #1
   1168c:	mov	r2, r5
   11690:	movt	r1, #1
   11694:	bl	10ed0 <__printf_chk@plt>
   11698:	mov	r0, r4
   1169c:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   116a0:	movw	r1, #20326	; 0x4f66
   116a4:	mov	r2, r0
   116a8:	mov	r0, #1
   116ac:	movt	r1, #1
   116b0:	bl	10ed0 <__printf_chk@plt>
   116b4:	mov	r0, r5
   116b8:	mov	r1, #1
   116bc:	mov	r2, #21
   116c0:	mov	r3, sl
   116c4:	str	r9, [sp]
   116c8:	str	r8, [sp, #4]
   116cc:	bl	10eac <__sprintf_chk@plt>
   116d0:	movw	r1, #20341	; 0x4f75
   116d4:	mov	r0, #1
   116d8:	mov	r2, r5
   116dc:	movt	r1, #1
   116e0:	bl	10ed0 <__printf_chk@plt>
   116e4:	mov	r0, r4
   116e8:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   116ec:	movw	r1, #20355	; 0x4f83
   116f0:	mov	r2, r0
   116f4:	mov	r0, #1
   116f8:	movt	r1, #1
   116fc:	bl	10ed0 <__printf_chk@plt>
   11700:	mov	r0, r5
   11704:	mov	r1, #1
   11708:	mov	r2, #21
   1170c:	mov	r3, sl
   11710:	str	r9, [sp]
   11714:	str	r8, [sp, #4]
   11718:	bl	10eac <__sprintf_chk@plt>
   1171c:	movw	r1, #20372	; 0x4f94
   11720:	mov	r0, #1
   11724:	mov	r2, r5
   11728:	movt	r1, #1
   1172c:	bl	10ed0 <__printf_chk@plt>
   11730:	mov	r0, r4
   11734:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11738:	movw	r1, #20386	; 0x4fa2
   1173c:	mov	r2, r0
   11740:	mov	r0, #1
   11744:	movt	r1, #1
   11748:	bl	10ed0 <__printf_chk@plt>
   1174c:	mvn	r0, #-2147483648	; 0x80000000
   11750:	mov	r1, #1
   11754:	mov	r2, #21
   11758:	mov	r3, sl
   1175c:	mvn	r6, #-2147483648	; 0x80000000
   11760:	str	r8, [sp, #4]
   11764:	str	r0, [sp]
   11768:	mov	r0, r5
   1176c:	bl	10eac <__sprintf_chk@plt>
   11770:	movw	r1, #20371	; 0x4f93
   11774:	mov	r0, #1
   11778:	mov	r2, r5
   1177c:	movt	r1, #1
   11780:	bl	10ed0 <__printf_chk@plt>
   11784:	mov	r0, r4
   11788:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   1178c:	movw	r1, #20385	; 0x4fa1
   11790:	mov	r2, r0
   11794:	mov	r0, #1
   11798:	movt	r1, #1
   1179c:	bl	10ed0 <__printf_chk@plt>
   117a0:	mov	r0, #-2147483648	; 0x80000000
   117a4:	mov	r1, #1
   117a8:	mov	r2, #21
   117ac:	mov	r3, r7
   117b0:	stm	sp, {r0, r9}
   117b4:	mov	r0, r5
   117b8:	bl	10eac <__sprintf_chk@plt>
   117bc:	movw	r1, #20401	; 0x4fb1
   117c0:	mov	r0, #1
   117c4:	mov	r2, r5
   117c8:	movt	r1, #1
   117cc:	bl	10ed0 <__printf_chk@plt>
   117d0:	mov	r0, r4
   117d4:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   117d8:	movw	r1, #20415	; 0x4fbf
   117dc:	mov	r2, r0
   117e0:	mov	r0, #1
   117e4:	movt	r1, #1
   117e8:	bl	10ed0 <__printf_chk@plt>
   117ec:	mov	r0, r5
   117f0:	mov	r1, #1
   117f4:	mov	r2, #21
   117f8:	mov	r3, sl
   117fc:	str	r6, [sp]
   11800:	mvn	r6, #-2147483648	; 0x80000000
   11804:	str	r8, [sp, #4]
   11808:	bl	10eac <__sprintf_chk@plt>
   1180c:	movw	r1, #20431	; 0x4fcf
   11810:	mov	r0, #1
   11814:	mov	r2, r5
   11818:	movt	r1, #1
   1181c:	bl	10ed0 <__printf_chk@plt>
   11820:	mov	r0, r4
   11824:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11828:	movw	r1, #20446	; 0x4fde
   1182c:	mov	r2, r0
   11830:	mov	r0, #1
   11834:	movt	r1, #1
   11838:	bl	10ed0 <__printf_chk@plt>
   1183c:	mov	r0, #-2147483648	; 0x80000000
   11840:	mov	r1, #1
   11844:	mov	r2, #21
   11848:	mov	r3, r7
   1184c:	stm	sp, {r0, r9}
   11850:	mov	r0, r5
   11854:	bl	10eac <__sprintf_chk@plt>
   11858:	movw	r1, #20463	; 0x4fef
   1185c:	mov	r0, #1
   11860:	mov	r2, r5
   11864:	movt	r1, #1
   11868:	bl	10ed0 <__printf_chk@plt>
   1186c:	mov	r0, r4
   11870:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11874:	movw	r1, #20478	; 0x4ffe
   11878:	mov	r2, r0
   1187c:	mov	r0, #1
   11880:	movt	r1, #1
   11884:	bl	10ed0 <__printf_chk@plt>
   11888:	mov	r0, r5
   1188c:	mov	r1, #1
   11890:	mov	r2, #21
   11894:	mov	r3, sl
   11898:	str	r9, [sp]
   1189c:	str	r8, [sp, #4]
   118a0:	bl	10eac <__sprintf_chk@plt>
   118a4:	movw	r1, #20495	; 0x500f
   118a8:	mov	r0, #1
   118ac:	mov	r2, r5
   118b0:	movt	r1, #1
   118b4:	bl	10ed0 <__printf_chk@plt>
   118b8:	mov	r0, r4
   118bc:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   118c0:	movw	r1, #20509	; 0x501d
   118c4:	mov	r2, r0
   118c8:	mov	r0, #1
   118cc:	movt	r1, #1
   118d0:	bl	10ed0 <__printf_chk@plt>
   118d4:	mov	r0, r5
   118d8:	mov	r1, #1
   118dc:	mov	r2, #21
   118e0:	mov	r3, sl
   118e4:	str	r9, [sp]
   118e8:	str	r8, [sp, #4]
   118ec:	bl	10eac <__sprintf_chk@plt>
   118f0:	movw	r1, #20525	; 0x502d
   118f4:	mov	r0, #1
   118f8:	mov	r2, r5
   118fc:	movt	r1, #1
   11900:	bl	10ed0 <__printf_chk@plt>
   11904:	mov	r0, r4
   11908:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   1190c:	movw	r1, #20539	; 0x503b
   11910:	mov	r2, r0
   11914:	mov	r0, #1
   11918:	movt	r1, #1
   1191c:	bl	10ed0 <__printf_chk@plt>
   11920:	mov	r0, r5
   11924:	mov	r1, #1
   11928:	mov	r2, #21
   1192c:	mov	r3, sl
   11930:	str	r6, [sp]
   11934:	mvn	r7, #-2147483648	; 0x80000000
   11938:	str	r8, [sp, #4]
   1193c:	bl	10eac <__sprintf_chk@plt>
   11940:	movw	r1, #20555	; 0x504b
   11944:	mov	r0, #1
   11948:	mov	r2, r5
   1194c:	movt	r1, #1
   11950:	bl	10ed0 <__printf_chk@plt>
   11954:	mov	r0, r4
   11958:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   1195c:	movw	r1, #20569	; 0x5059
   11960:	mov	r2, r0
   11964:	mov	r0, #1
   11968:	movt	r1, #1
   1196c:	bl	10ed0 <__printf_chk@plt>
   11970:	movw	r3, #20138	; 0x4eaa
   11974:	mov	r0, #-2147483648	; 0x80000000
   11978:	mov	r1, #1
   1197c:	mov	r2, #21
   11980:	mov	r6, #-2147483648	; 0x80000000
   11984:	str	r9, [sp, #4]
   11988:	movt	r3, #1
   1198c:	str	r0, [sp]
   11990:	mov	r0, r5
   11994:	mov	r8, r3
   11998:	bl	10eac <__sprintf_chk@plt>
   1199c:	movw	r1, #20585	; 0x5069
   119a0:	mov	r0, #1
   119a4:	mov	r2, r5
   119a8:	movt	r1, #1
   119ac:	bl	10ed0 <__printf_chk@plt>
   119b0:	mov	r0, r4
   119b4:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   119b8:	movw	r1, #20599	; 0x5077
   119bc:	mov	r2, r0
   119c0:	mov	r0, #1
   119c4:	movt	r1, #1
   119c8:	bl	10ed0 <__printf_chk@plt>
   119cc:	mov	r0, r5
   119d0:	mov	r1, #1
   119d4:	mov	r2, #21
   119d8:	mov	r3, sl
   119dc:	str	r9, [sp]
   119e0:	str	r7, [sp, #4]
   119e4:	bl	10eac <__sprintf_chk@plt>
   119e8:	movw	r1, #20615	; 0x5087
   119ec:	mov	r0, #1
   119f0:	mov	r2, r5
   119f4:	movt	r1, #1
   119f8:	bl	10ed0 <__printf_chk@plt>
   119fc:	mov	r0, r4
   11a00:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11a04:	movw	r1, #20629	; 0x5095
   11a08:	mov	r2, r0
   11a0c:	mov	r0, #1
   11a10:	movt	r1, #1
   11a14:	bl	10ed0 <__printf_chk@plt>
   11a18:	adds	r6, r6, #-2147483648	; 0x80000000
   11a1c:	mov	r0, r5
   11a20:	mov	r1, #1
   11a24:	mov	r2, #21
   11a28:	mov	r3, r8
   11a2c:	adc	r7, r9, #-2147483648	; 0x80000000
   11a30:	stm	sp, {r6, r7}
   11a34:	bl	10eac <__sprintf_chk@plt>
   11a38:	movw	r1, #20645	; 0x50a5
   11a3c:	mov	r0, #1
   11a40:	mov	r2, r5
   11a44:	movt	r1, #1
   11a48:	bl	10ed0 <__printf_chk@plt>
   11a4c:	mov	r0, r4
   11a50:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11a54:	movw	r1, #20659	; 0x50b3
   11a58:	mov	r2, r0
   11a5c:	mov	r0, #1
   11a60:	movt	r1, #1
   11a64:	bl	10ed0 <__printf_chk@plt>
   11a68:	mvn	r0, #-2147483648	; 0x80000000
   11a6c:	mov	r1, #1
   11a70:	mov	r2, #21
   11a74:	mov	r3, sl
   11a78:	str	r9, [sp]
   11a7c:	str	r0, [sp, #4]
   11a80:	mov	r0, r5
   11a84:	bl	10eac <__sprintf_chk@plt>
   11a88:	movw	r1, #20708	; 0x50e4
   11a8c:	mov	r0, #1
   11a90:	mov	r2, r5
   11a94:	movt	r1, #1
   11a98:	bl	10ed0 <__printf_chk@plt>
   11a9c:	mov	r0, r4
   11aa0:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11aa4:	movw	r1, #20724	; 0x50f4
   11aa8:	mov	r2, r0
   11aac:	mov	r0, #1
   11ab0:	movt	r1, #1
   11ab4:	bl	10ed0 <__printf_chk@plt>
   11ab8:	mov	r0, r5
   11abc:	mov	r1, #1
   11ac0:	mov	r2, #21
   11ac4:	mov	r3, r8
   11ac8:	stm	sp, {r6, r7}
   11acc:	bl	10eac <__sprintf_chk@plt>
   11ad0:	movw	r1, #20675	; 0x50c3
   11ad4:	mov	r0, #1
   11ad8:	mov	r2, r5
   11adc:	movt	r1, #1
   11ae0:	bl	10ed0 <__printf_chk@plt>
   11ae4:	mov	r0, r4
   11ae8:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11aec:	movw	r1, #20690	; 0x50d2
   11af0:	mov	r2, r0
   11af4:	mov	r0, #1
   11af8:	movt	r1, #1
   11afc:	bl	10ed0 <__printf_chk@plt>
   11b00:	mvn	r0, #127	; 0x7f
   11b04:	mov	r1, #1
   11b08:	mov	r2, #21
   11b0c:	mov	r3, sl
   11b10:	orr	r0, r0, #127	; 0x7f
   11b14:	stm	sp, {r0, r9}
   11b18:	mov	r0, r5
   11b1c:	bl	10eac <__sprintf_chk@plt>
   11b20:	movw	r1, #20707	; 0x50e3
   11b24:	mov	r0, #1
   11b28:	mov	r2, r5
   11b2c:	movt	r1, #1
   11b30:	bl	10ed0 <__printf_chk@plt>
   11b34:	mov	r0, r4
   11b38:	bl	11cb0 <__snprintf_chk@plt+0xd44>
   11b3c:	movw	r1, #20723	; 0x50f3
   11b40:	mov	r2, r0
   11b44:	mov	r0, #1
   11b48:	movt	r1, #1
   11b4c:	bl	10ed0 <__printf_chk@plt>
   11b50:	movw	r1, #20741	; 0x5105
   11b54:	mov	r0, #1
   11b58:	movt	r1, #1
   11b5c:	bl	10ed0 <__printf_chk@plt>
   11b60:	vldr	s0, [pc, #320]	; 11ca8 <__snprintf_chk@plt+0xd3c>
   11b64:	add	r4, sp, #40	; 0x28
   11b68:	mov	r1, #31
   11b6c:	mov	r2, #1
   11b70:	mov	r3, #0
   11b74:	mov	r0, r4
   11b78:	bl	11f68 <__snprintf_chk@plt+0xffc>
   11b7c:	mov	r0, r4
   11b80:	bl	10e28 <puts@plt>
   11b84:	movw	r1, #20750	; 0x510e
   11b88:	mov	r0, #1
   11b8c:	movt	r1, #1
   11b90:	bl	10ed0 <__printf_chk@plt>
   11b94:	vldr	s0, [pc, #272]	; 11cac <__snprintf_chk@plt+0xd40>
   11b98:	mov	r0, r4
   11b9c:	mov	r1, #31
   11ba0:	mov	r2, #1
   11ba4:	mov	r3, #0
   11ba8:	bl	11f68 <__snprintf_chk@plt+0xffc>
   11bac:	mov	r0, r4
   11bb0:	bl	10e28 <puts@plt>
   11bb4:	movw	r1, #20760	; 0x5118
   11bb8:	mov	r0, #1
   11bbc:	movt	r1, #1
   11bc0:	bl	10ed0 <__printf_chk@plt>
   11bc4:	vldr	d8, [pc, #204]	; 11c98 <__snprintf_chk@plt+0xd2c>
   11bc8:	add	r4, sp, #40	; 0x28
   11bcc:	mov	r1, #40	; 0x28
   11bd0:	mov	r2, #1
   11bd4:	mov	r3, #0
   11bd8:	mov	r0, r4
   11bdc:	vorr	d0, d8, d8
   11be0:	bl	11e18 <__snprintf_chk@plt+0xeac>
   11be4:	mov	r0, r4
   11be8:	bl	10e28 <puts@plt>
   11bec:	movw	r1, #20770	; 0x5122
   11bf0:	mov	r0, #1
   11bf4:	movt	r1, #1
   11bf8:	bl	10ed0 <__printf_chk@plt>
   11bfc:	vldr	d9, [pc, #156]	; 11ca0 <__snprintf_chk@plt+0xd34>
   11c00:	mov	r0, r4
   11c04:	mov	r1, #40	; 0x28
   11c08:	mov	r2, #1
   11c0c:	mov	r3, #0
   11c10:	vorr	d0, d9, d9
   11c14:	bl	11e18 <__snprintf_chk@plt+0xeac>
   11c18:	mov	r0, r4
   11c1c:	bl	10e28 <puts@plt>
   11c20:	movw	r1, #20759	; 0x5117
   11c24:	mov	r0, #1
   11c28:	movt	r1, #1
   11c2c:	bl	10ed0 <__printf_chk@plt>
   11c30:	vorr	d0, d8, d8
   11c34:	mov	r0, r4
   11c38:	mov	r1, #40	; 0x28
   11c3c:	mov	r2, #1
   11c40:	mov	r3, #0
   11c44:	bl	120b8 <__snprintf_chk@plt+0x114c>
   11c48:	mov	r0, r4
   11c4c:	bl	10e28 <puts@plt>
   11c50:	movw	r1, #20769	; 0x5121
   11c54:	mov	r0, #1
   11c58:	movt	r1, #1
   11c5c:	bl	10ed0 <__printf_chk@plt>
   11c60:	vorr	d0, d9, d9
   11c64:	mov	r0, r4
   11c68:	mov	r1, #40	; 0x28
   11c6c:	mov	r2, #1
   11c70:	mov	r3, #0
   11c74:	bl	120b8 <__snprintf_chk@plt+0x114c>
   11c78:	mov	r0, r4
   11c7c:	bl	10e28 <puts@plt>
   11c80:	mov	r0, #0
   11c84:	sub	sp, fp, #48	; 0x30
   11c88:	vpop	{d8-d9}
   11c8c:	add	sp, sp, #4
   11c90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c94:	nop	{0}
   11c98:	andeq	r0, r0, r0
   11c9c:	andseq	r0, r0, r0
   11ca0:			; <UNDEFINED> instruction: 0xffffffff
   11ca4:	svcvc	0x00efffff
   11ca8:	addeq	r0, r0, r0
   11cac:	svcvc	0x007fffff
   11cb0:	push	{r4, r5, fp, lr}
   11cb4:	add	fp, sp, #8
   11cb8:	mov	r4, r0
   11cbc:	ldrb	r5, [r4, #1]!
   11cc0:	cmp	r5, #45	; 0x2d
   11cc4:	addeq	r4, r4, #1
   11cc8:	mov	r0, r4
   11ccc:	bl	10e94 <strlen@plt>
   11cd0:	mov	r1, #48	; 0x30
   11cd4:	add	r0, r4, r0
   11cd8:	strb	r1, [r4, #-1]
   11cdc:	ldrb	r2, [r0, #-1]!
   11ce0:	cmp	r2, #57	; 0x39
   11ce4:	bne	11cf0 <__snprintf_chk@plt+0xd84>
   11ce8:	strb	r1, [r0]
   11cec:	b	11cdc <__snprintf_chk@plt+0xd70>
   11cf0:	add	r1, r2, #1
   11cf4:	cmp	r4, r0
   11cf8:	strb	r1, [r0]
   11cfc:	movcc	r0, r4
   11d00:	cmp	r5, #45	; 0x2d
   11d04:	moveq	r1, #45	; 0x2d
   11d08:	strbeq	r1, [r0, #-1]!
   11d0c:	pop	{r4, r5, fp, pc}
   11d10:	movw	r1, #24896	; 0x6140
   11d14:	movt	r1, #2
   11d18:	str	r0, [r1]
   11d1c:	bx	lr
   11d20:	movw	r1, #24900	; 0x6144
   11d24:	movt	r1, #2
   11d28:	strb	r0, [r1]
   11d2c:	bx	lr
   11d30:	push	{r4, r5, r6, sl, fp, lr}
   11d34:	add	fp, sp, #16
   11d38:	sub	sp, sp, #8
   11d3c:	movw	r0, #24884	; 0x6134
   11d40:	movt	r0, #2
   11d44:	ldr	r0, [r0]
   11d48:	bl	148b8 <__snprintf_chk@plt+0x394c>
   11d4c:	cmp	r0, #0
   11d50:	beq	11d78 <__snprintf_chk@plt+0xe0c>
   11d54:	movw	r0, #24900	; 0x6144
   11d58:	movt	r0, #2
   11d5c:	ldrb	r0, [r0]
   11d60:	cmp	r0, #0
   11d64:	beq	11d98 <__snprintf_chk@plt+0xe2c>
   11d68:	bl	10ea0 <__errno_location@plt>
   11d6c:	ldr	r0, [r0]
   11d70:	cmp	r0, #32
   11d74:	bne	11d98 <__snprintf_chk@plt+0xe2c>
   11d78:	movw	r0, #24880	; 0x6130
   11d7c:	movt	r0, #2
   11d80:	ldr	r0, [r0]
   11d84:	bl	148b8 <__snprintf_chk@plt+0x394c>
   11d88:	cmp	r0, #0
   11d8c:	subeq	sp, fp, #16
   11d90:	popeq	{r4, r5, r6, sl, fp, pc}
   11d94:	b	11e08 <__snprintf_chk@plt+0xe9c>
   11d98:	movw	r1, #21152	; 0x52a0
   11d9c:	mov	r0, #0
   11da0:	mov	r2, #5
   11da4:	movt	r1, #1
   11da8:	bl	10da4 <dcgettext@plt>
   11dac:	mov	r4, r0
   11db0:	movw	r0, #24896	; 0x6140
   11db4:	movt	r0, #2
   11db8:	ldr	r6, [r0]
   11dbc:	bl	10ea0 <__errno_location@plt>
   11dc0:	ldr	r5, [r0]
   11dc4:	cmp	r6, #0
   11dc8:	bne	11de4 <__snprintf_chk@plt+0xe78>
   11dcc:	movw	r2, #21168	; 0x52b0
   11dd0:	mov	r0, #0
   11dd4:	mov	r1, r5
   11dd8:	mov	r3, r4
   11ddc:	movt	r2, #1
   11de0:	b	11e04 <__snprintf_chk@plt+0xe98>
   11de4:	mov	r0, r6
   11de8:	bl	13b28 <__snprintf_chk@plt+0x2bbc>
   11dec:	movw	r2, #21164	; 0x52ac
   11df0:	mov	r3, r0
   11df4:	str	r4, [sp]
   11df8:	mov	r0, #0
   11dfc:	mov	r1, r5
   11e00:	movt	r2, #1
   11e04:	bl	10e10 <error@plt>
   11e08:	movw	r0, #24792	; 0x60d8
   11e0c:	movt	r0, #2
   11e10:	ldr	r0, [r0]
   11e14:	bl	10d74 <_exit@plt>
   11e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e1c:	add	fp, sp, #28
   11e20:	sub	sp, sp, #4
   11e24:	vpush	{d8}
   11e28:	sub	sp, sp, #40	; 0x28
   11e2c:	mov	sl, r0
   11e30:	movw	r0, #11557	; 0x2d25
   11e34:	add	r8, sp, #29
   11e38:	mov	r5, r1
   11e3c:	mov	r1, #43	; 0x2b
   11e40:	mov	r9, r3
   11e44:	mov	r3, #32
   11e48:	vneg.f64	d17, d0
   11e4c:	vcmpe.f64	d0, #0.0
   11e50:	vldr	d16, [pc, #264]	; 11f60 <__snprintf_chk@plt+0xff4>
   11e54:	tst	r2, #16
   11e58:	vmov.f64	d18, d0
   11e5c:	mov	r6, #15
   11e60:	vmov.f64	d8, d0
   11e64:	strh	r0, [sp, #29]
   11e68:	and	r0, r2, #1
   11e6c:	add	r0, r8, r0
   11e70:	strb	r1, [r0, #1]!
   11e74:	ubfx	r1, r2, #1, #1
   11e78:	strb	r3, [r0, r1]!
   11e7c:	ubfx	r1, r2, #2, #1
   11e80:	mov	r3, #48	; 0x30
   11e84:	strb	r3, [r0, r1]!
   11e88:	ubfx	r1, r2, #3, #1
   11e8c:	movw	r3, #11818	; 0x2e2a
   11e90:	mov	r2, #1
   11e94:	strh	r3, [r0, r1]!
   11e98:	mov	r1, #0
   11e9c:	mvn	r3, #0
   11ea0:	strb	r1, [r0, #4]
   11ea4:	mov	r1, #71	; 0x47
   11ea8:	movweq	r1, #103	; 0x67
   11eac:	vmrs	APSR_nzcv, fpscr
   11eb0:	vmovmi.f64	d18, d17
   11eb4:	strb	r1, [r0, #3]
   11eb8:	mov	r1, #42	; 0x2a
   11ebc:	strb	r1, [r0, #2]
   11ec0:	mov	r0, sl
   11ec4:	mov	r1, r5
   11ec8:	vstr	d0, [sp, #16]
   11ecc:	stm	sp, {r8, r9}
   11ed0:	vcmpe.f64	d18, d16
   11ed4:	vmrs	APSR_nzcv, fpscr
   11ed8:	movwmi	r6, #1
   11edc:	str	r6, [sp, #8]
   11ee0:	bl	10f6c <__snprintf_chk@plt>
   11ee4:	mov	r7, r0
   11ee8:	cmp	r0, #0
   11eec:	bmi	11f4c <__snprintf_chk@plt+0xfe0>
   11ef0:	cmp	r7, r5
   11ef4:	bcs	11f10 <__snprintf_chk@plt+0xfa4>
   11ef8:	mov	r0, sl
   11efc:	mov	r1, #0
   11f00:	bl	10edc <strtod@plt>
   11f04:	vcmp.f64	d0, d8
   11f08:	vmrs	APSR_nzcv, fpscr
   11f0c:	beq	11f4c <__snprintf_chk@plt+0xfe0>
   11f10:	add	r4, r6, #1
   11f14:	mov	r0, sl
   11f18:	mov	r1, r5
   11f1c:	mov	r2, #1
   11f20:	mvn	r3, #0
   11f24:	vstr	d8, [sp, #16]
   11f28:	stm	sp, {r8, r9}
   11f2c:	str	r4, [sp, #8]
   11f30:	bl	10f6c <__snprintf_chk@plt>
   11f34:	mov	r7, r0
   11f38:	cmp	r6, #15
   11f3c:	bhi	11f4c <__snprintf_chk@plt+0xfe0>
   11f40:	cmn	r7, #1
   11f44:	mov	r6, r4
   11f48:	bgt	11ef0 <__snprintf_chk@plt+0xf84>
   11f4c:	mov	r0, r7
   11f50:	sub	sp, fp, #40	; 0x28
   11f54:	vpop	{d8}
   11f58:	add	sp, sp, #4
   11f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f60:	andeq	r0, r0, r0
   11f64:	andseq	r0, r0, r0
   11f68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f6c:	add	fp, sp, #28
   11f70:	sub	sp, sp, #4
   11f74:	vpush	{d8-d9}
   11f78:	sub	sp, sp, #40	; 0x28
   11f7c:	mov	sl, r0
   11f80:	movw	r0, #11557	; 0x2d25
   11f84:	vmov.f32	s16, s0
   11f88:	add	r8, sp, #29
   11f8c:	mov	r5, r1
   11f90:	mov	r1, #43	; 0x2b
   11f94:	mov	r9, r3
   11f98:	mov	r3, #32
   11f9c:	vcvt.f64.f32	d9, s0
   11fa0:	vldr	s0, [pc, #268]	; 120b4 <__snprintf_chk@plt+0x1148>
   11fa4:	tst	r2, #16
   11fa8:	mov	r6, #6
   11fac:	strh	r0, [sp, #29]
   11fb0:	and	r0, r2, #1
   11fb4:	add	r0, r8, r0
   11fb8:	strb	r1, [r0, #1]!
   11fbc:	ubfx	r1, r2, #1, #1
   11fc0:	vneg.f32	s2, s16
   11fc4:	vcmpe.f32	s16, #0.0
   11fc8:	vmov.f32	s4, s16
   11fcc:	strb	r3, [r0, r1]!
   11fd0:	ubfx	r1, r2, #2, #1
   11fd4:	mov	r3, #48	; 0x30
   11fd8:	strb	r3, [r0, r1]!
   11fdc:	ubfx	r1, r2, #3, #1
   11fe0:	movw	r3, #11818	; 0x2e2a
   11fe4:	mov	r2, #1
   11fe8:	strh	r3, [r0, r1]!
   11fec:	mov	r1, #0
   11ff0:	mvn	r3, #0
   11ff4:	strb	r1, [r0, #4]
   11ff8:	mov	r1, #71	; 0x47
   11ffc:	movweq	r1, #103	; 0x67
   12000:	vmrs	APSR_nzcv, fpscr
   12004:	vmovmi.f32	s4, s2
   12008:	strb	r1, [r0, #3]
   1200c:	mov	r1, #42	; 0x2a
   12010:	strb	r1, [r0, #2]
   12014:	mov	r0, sl
   12018:	mov	r1, r5
   1201c:	vstr	d9, [sp, #16]
   12020:	stm	sp, {r8, r9}
   12024:	vcmpe.f32	s4, s0
   12028:	vmrs	APSR_nzcv, fpscr
   1202c:	movwmi	r6, #1
   12030:	str	r6, [sp, #8]
   12034:	bl	10f6c <__snprintf_chk@plt>
   12038:	mov	r7, r0
   1203c:	cmp	r0, #0
   12040:	bmi	120a0 <__snprintf_chk@plt+0x1134>
   12044:	cmp	r7, r5
   12048:	bcs	12064 <__snprintf_chk@plt+0x10f8>
   1204c:	mov	r0, sl
   12050:	mov	r1, #0
   12054:	bl	10e1c <strtof@plt>
   12058:	vcmp.f32	s0, s16
   1205c:	vmrs	APSR_nzcv, fpscr
   12060:	beq	120a0 <__snprintf_chk@plt+0x1134>
   12064:	add	r4, r6, #1
   12068:	mov	r0, sl
   1206c:	mov	r1, r5
   12070:	mov	r2, #1
   12074:	mvn	r3, #0
   12078:	vstr	d9, [sp, #16]
   1207c:	stm	sp, {r8, r9}
   12080:	str	r4, [sp, #8]
   12084:	bl	10f6c <__snprintf_chk@plt>
   12088:	mov	r7, r0
   1208c:	cmp	r6, #7
   12090:	bhi	120a0 <__snprintf_chk@plt+0x1134>
   12094:	cmn	r7, #1
   12098:	mov	r6, r4
   1209c:	bgt	12044 <__snprintf_chk@plt+0x10d8>
   120a0:	mov	r0, r7
   120a4:	sub	sp, fp, #48	; 0x30
   120a8:	vpop	{d8-d9}
   120ac:	add	sp, sp, #4
   120b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120b4:	addeq	r0, r0, r0
   120b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   120bc:	add	fp, sp, #28
   120c0:	sub	sp, sp, #4
   120c4:	vpush	{d8}
   120c8:	sub	sp, sp, #40	; 0x28
   120cc:	mov	sl, r0
   120d0:	movw	r0, #11557	; 0x2d25
   120d4:	add	r8, sp, #29
   120d8:	mov	r5, r1
   120dc:	mov	r1, #43	; 0x2b
   120e0:	mov	r9, r3
   120e4:	mov	r3, #32
   120e8:	vneg.f64	d17, d0
   120ec:	vcmpe.f64	d0, #0.0
   120f0:	vldr	d16, [pc, #264]	; 12200 <__snprintf_chk@plt+0x1294>
   120f4:	tst	r2, #16
   120f8:	vmov.f64	d18, d0
   120fc:	mov	r6, #15
   12100:	vmov.f64	d8, d0
   12104:	strh	r0, [sp, #29]
   12108:	and	r0, r2, #1
   1210c:	add	r0, r8, r0
   12110:	strb	r1, [r0, #1]!
   12114:	ubfx	r1, r2, #1, #1
   12118:	strb	r3, [r0, r1]!
   1211c:	ubfx	r1, r2, #2, #1
   12120:	mov	r3, #48	; 0x30
   12124:	strb	r3, [r0, r1]!
   12128:	movw	r3, #11818	; 0x2e2a
   1212c:	ubfx	r1, r2, #3, #1
   12130:	mov	r2, #1
   12134:	movt	r3, #19498	; 0x4c2a
   12138:	str	r3, [r0, r1]!
   1213c:	mov	r1, #0
   12140:	mvn	r3, #0
   12144:	strb	r1, [r0, #5]
   12148:	mov	r1, #71	; 0x47
   1214c:	movweq	r1, #103	; 0x67
   12150:	vmrs	APSR_nzcv, fpscr
   12154:	vmovmi.f64	d18, d17
   12158:	strb	r1, [r0, #4]
   1215c:	mov	r0, sl
   12160:	mov	r1, r5
   12164:	vstr	d0, [sp, #16]
   12168:	stm	sp, {r8, r9}
   1216c:	vcmpe.f64	d18, d16
   12170:	vmrs	APSR_nzcv, fpscr
   12174:	movwmi	r6, #1
   12178:	str	r6, [sp, #8]
   1217c:	bl	10f6c <__snprintf_chk@plt>
   12180:	mov	r7, r0
   12184:	cmp	r0, #0
   12188:	bmi	121e8 <__snprintf_chk@plt+0x127c>
   1218c:	cmp	r7, r5
   12190:	bcs	121ac <__snprintf_chk@plt+0x1240>
   12194:	mov	r0, sl
   12198:	mov	r1, #0
   1219c:	bl	10d98 <strtold@plt>
   121a0:	vcmp.f64	d0, d8
   121a4:	vmrs	APSR_nzcv, fpscr
   121a8:	beq	121e8 <__snprintf_chk@plt+0x127c>
   121ac:	add	r4, r6, #1
   121b0:	mov	r0, sl
   121b4:	mov	r1, r5
   121b8:	mov	r2, #1
   121bc:	mvn	r3, #0
   121c0:	vstr	d8, [sp, #16]
   121c4:	stm	sp, {r8, r9}
   121c8:	str	r4, [sp, #8]
   121cc:	bl	10f6c <__snprintf_chk@plt>
   121d0:	mov	r7, r0
   121d4:	cmp	r6, #15
   121d8:	bhi	121e8 <__snprintf_chk@plt+0x127c>
   121dc:	cmn	r7, #1
   121e0:	mov	r6, r4
   121e4:	bgt	1218c <__snprintf_chk@plt+0x1220>
   121e8:	mov	r0, r7
   121ec:	sub	sp, fp, #40	; 0x28
   121f0:	vpop	{d8}
   121f4:	add	sp, sp, #4
   121f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121fc:	nop	{0}
   12200:	andeq	r0, r0, r0
   12204:	andseq	r0, r0, r0
   12208:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1220c:	add	fp, sp, #24
   12210:	sub	sp, sp, #8
   12214:	movw	r6, #24888	; 0x6138
   12218:	mov	r4, #0
   1221c:	cmp	r0, #2
   12220:	movt	r6, #2
   12224:	ldr	r7, [r6]
   12228:	str	r4, [r6]
   1222c:	bne	122a0 <__snprintf_chk@plt+0x1334>
   12230:	mov	r8, r3
   12234:	movw	r3, #21188	; 0x52c4
   12238:	mov	r5, r2
   1223c:	movw	r2, #21171	; 0x52b3
   12240:	mov	r0, #2
   12244:	str	r4, [sp]
   12248:	movt	r2, #1
   1224c:	movt	r3, #1
   12250:	bl	10e64 <getopt_long@plt>
   12254:	cmp	r0, #104	; 0x68
   12258:	beq	12294 <__snprintf_chk@plt+0x1328>
   1225c:	cmp	r0, #118	; 0x76
   12260:	bne	122a0 <__snprintf_chk@plt+0x1334>
   12264:	movw	r0, #24884	; 0x6134
   12268:	ldr	r3, [fp, #8]
   1226c:	add	r1, fp, #16
   12270:	mov	r2, r8
   12274:	movt	r0, #2
   12278:	str	r1, [sp, #4]
   1227c:	str	r1, [sp]
   12280:	mov	r1, r5
   12284:	ldr	r0, [r0]
   12288:	bl	1421c <__snprintf_chk@plt+0x32b0>
   1228c:	mov	r0, #0
   12290:	bl	10e7c <exit@plt>
   12294:	ldr	r1, [fp, #12]
   12298:	mov	r0, #0
   1229c:	blx	r1
   122a0:	movw	r0, #24872	; 0x6128
   122a4:	str	r7, [r6]
   122a8:	movt	r0, #2
   122ac:	str	r4, [r0]
   122b0:	sub	sp, fp, #24
   122b4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   122b8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   122bc:	add	fp, sp, #24
   122c0:	sub	sp, sp, #8
   122c4:	mov	r8, r3
   122c8:	ldr	r3, [fp, #12]
   122cc:	movw	r7, #24888	; 0x6138
   122d0:	movw	r5, #19926	; 0x4dd6
   122d4:	mov	r9, r2
   122d8:	mov	r2, #1
   122dc:	mov	r6, #0
   122e0:	movt	r7, #2
   122e4:	movt	r5, #1
   122e8:	str	r6, [sp]
   122ec:	ldr	r4, [r7]
   122f0:	str	r2, [r7]
   122f4:	movw	r2, #21171	; 0x52b3
   122f8:	cmp	r3, #0
   122fc:	movw	r3, #21188	; 0x52c4
   12300:	movt	r2, #1
   12304:	movt	r3, #1
   12308:	movne	r2, r5
   1230c:	bl	10e64 <getopt_long@plt>
   12310:	cmn	r0, #1
   12314:	beq	12340 <__snprintf_chk@plt+0x13d4>
   12318:	cmp	r0, #104	; 0x68
   1231c:	beq	12334 <__snprintf_chk@plt+0x13c8>
   12320:	cmp	r0, #118	; 0x76
   12324:	beq	1234c <__snprintf_chk@plt+0x13e0>
   12328:	movw	r0, #24792	; 0x60d8
   1232c:	movt	r0, #2
   12330:	ldr	r6, [r0]
   12334:	ldr	r1, [fp, #16]
   12338:	mov	r0, r6
   1233c:	blx	r1
   12340:	str	r4, [r7]
   12344:	sub	sp, fp, #24
   12348:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1234c:	movw	r0, #24884	; 0x6134
   12350:	ldr	r3, [fp, #8]
   12354:	add	r1, fp, #20
   12358:	mov	r2, r8
   1235c:	movt	r0, #2
   12360:	str	r1, [sp, #4]
   12364:	str	r1, [sp]
   12368:	mov	r1, r9
   1236c:	ldr	r0, [r0]
   12370:	bl	1421c <__snprintf_chk@plt+0x32b0>
   12374:	mov	r0, #0
   12378:	bl	10e7c <exit@plt>
   1237c:	push	{r4, r5, fp, lr}
   12380:	add	fp, sp, #8
   12384:	cmp	r0, #0
   12388:	beq	1241c <__snprintf_chk@plt+0x14b0>
   1238c:	mov	r1, #47	; 0x2f
   12390:	mov	r4, r0
   12394:	bl	10f24 <strrchr@plt>
   12398:	cmp	r0, #0
   1239c:	mov	r5, r4
   123a0:	addne	r5, r0, #1
   123a4:	sub	r0, r5, r4
   123a8:	cmp	r0, #7
   123ac:	blt	12400 <__snprintf_chk@plt+0x1494>
   123b0:	movw	r1, #21292	; 0x532c
   123b4:	sub	r0, r5, #7
   123b8:	mov	r2, #7
   123bc:	movt	r1, #1
   123c0:	bl	10f54 <strncmp@plt>
   123c4:	cmp	r0, #0
   123c8:	bne	12400 <__snprintf_chk@plt+0x1494>
   123cc:	movw	r1, #21300	; 0x5334
   123d0:	mov	r0, r5
   123d4:	mov	r2, #3
   123d8:	movt	r1, #1
   123dc:	bl	10f54 <strncmp@plt>
   123e0:	cmp	r0, #0
   123e4:	beq	123f0 <__snprintf_chk@plt+0x1484>
   123e8:	mov	r4, r5
   123ec:	b	12400 <__snprintf_chk@plt+0x1494>
   123f0:	movw	r0, #24864	; 0x6120
   123f4:	add	r4, r5, #3
   123f8:	movt	r0, #2
   123fc:	str	r4, [r0]
   12400:	movw	r0, #24868	; 0x6124
   12404:	movt	r0, #2
   12408:	str	r4, [r0]
   1240c:	movw	r0, #24904	; 0x6148
   12410:	movt	r0, #2
   12414:	str	r4, [r0]
   12418:	pop	{r4, r5, fp, pc}
   1241c:	movw	r0, #24880	; 0x6130
   12420:	movt	r0, #2
   12424:	ldr	r1, [r0]
   12428:	movw	r0, #21236	; 0x52f4
   1242c:	movt	r0, #1
   12430:	bl	10f48 <fputs@plt>
   12434:	bl	10f60 <abort@plt>
   12438:	push	{r4, r5, r6, sl, fp, lr}
   1243c:	add	fp, sp, #16
   12440:	mov	r4, r0
   12444:	movw	r0, #24912	; 0x6150
   12448:	movt	r0, #2
   1244c:	cmp	r4, #0
   12450:	moveq	r4, r0
   12454:	bl	10ea0 <__errno_location@plt>
   12458:	ldr	r6, [r0]
   1245c:	mov	r5, r0
   12460:	mov	r0, r4
   12464:	mov	r1, #48	; 0x30
   12468:	bl	146c4 <__snprintf_chk@plt+0x3758>
   1246c:	str	r6, [r5]
   12470:	pop	{r4, r5, r6, sl, fp, pc}
   12474:	movw	r1, #24912	; 0x6150
   12478:	cmp	r0, #0
   1247c:	movt	r1, #2
   12480:	movne	r1, r0
   12484:	ldr	r0, [r1]
   12488:	bx	lr
   1248c:	movw	r2, #24912	; 0x6150
   12490:	cmp	r0, #0
   12494:	movt	r2, #2
   12498:	movne	r2, r0
   1249c:	str	r1, [r2]
   124a0:	bx	lr
   124a4:	movw	r3, #24912	; 0x6150
   124a8:	cmp	r0, #0
   124ac:	and	r2, r2, #1
   124b0:	movt	r3, #2
   124b4:	movne	r3, r0
   124b8:	ubfx	r0, r1, #5, #3
   124bc:	and	r1, r1, #31
   124c0:	add	ip, r3, r0, lsl #2
   124c4:	mov	r0, #1
   124c8:	ldr	r3, [ip, #8]
   124cc:	and	r0, r0, r3, lsr r1
   124d0:	eor	r2, r0, r2
   124d4:	eor	r1, r3, r2, lsl r1
   124d8:	str	r1, [ip, #8]
   124dc:	bx	lr
   124e0:	movw	r2, #24912	; 0x6150
   124e4:	cmp	r0, #0
   124e8:	movt	r2, #2
   124ec:	movne	r2, r0
   124f0:	ldr	r0, [r2, #4]
   124f4:	str	r1, [r2, #4]
   124f8:	bx	lr
   124fc:	push	{fp, lr}
   12500:	mov	fp, sp
   12504:	movw	r3, #24912	; 0x6150
   12508:	cmp	r0, #0
   1250c:	movt	r3, #2
   12510:	movne	r3, r0
   12514:	cmp	r1, #0
   12518:	mov	r0, #10
   1251c:	cmpne	r2, #0
   12520:	str	r0, [r3]
   12524:	bne	1252c <__snprintf_chk@plt+0x15c0>
   12528:	bl	10f60 <abort@plt>
   1252c:	str	r1, [r3, #40]	; 0x28
   12530:	str	r2, [r3, #44]	; 0x2c
   12534:	pop	{fp, pc}
   12538:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1253c:	add	fp, sp, #28
   12540:	sub	sp, sp, #20
   12544:	mov	r7, r0
   12548:	ldr	r0, [fp, #8]
   1254c:	movw	r5, #24912	; 0x6150
   12550:	mov	r8, r3
   12554:	mov	r9, r2
   12558:	mov	sl, r1
   1255c:	movt	r5, #2
   12560:	cmp	r0, #0
   12564:	movne	r5, r0
   12568:	bl	10ea0 <__errno_location@plt>
   1256c:	ldr	r2, [r5, #40]	; 0x28
   12570:	ldr	r3, [r5, #44]	; 0x2c
   12574:	mov	r4, r0
   12578:	ldm	r5, {r0, r1}
   1257c:	add	r5, r5, #8
   12580:	ldr	r6, [r4]
   12584:	stm	sp, {r0, r1, r5}
   12588:	mov	r0, r7
   1258c:	mov	r1, sl
   12590:	str	r2, [sp, #12]
   12594:	str	r3, [sp, #16]
   12598:	mov	r2, r9
   1259c:	mov	r3, r8
   125a0:	bl	125b0 <__snprintf_chk@plt+0x1644>
   125a4:	str	r6, [r4]
   125a8:	sub	sp, fp, #28
   125ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125b4:	add	fp, sp, #28
   125b8:	sub	sp, sp, #156	; 0x9c
   125bc:	mov	r5, r0
   125c0:	add	r0, r2, #1
   125c4:	mov	r6, r1
   125c8:	mov	sl, r3
   125cc:	str	r2, [fp, #-80]	; 0xffffffb0
   125d0:	str	r0, [sp, #72]	; 0x48
   125d4:	ldr	r0, [fp, #12]
   125d8:	and	r1, r0, #1
   125dc:	str	r1, [sp, #32]
   125e0:	and	r1, r0, #4
   125e4:	str	r1, [sp, #28]
   125e8:	ubfx	r9, r0, #1, #1
   125ec:	bl	10de0 <__ctype_get_mb_cur_max@plt>
   125f0:	str	r0, [sp, #40]	; 0x28
   125f4:	ldr	r0, [fp, #24]
   125f8:	ldr	r7, [fp, #8]
   125fc:	mov	r1, #0
   12600:	mov	lr, #0
   12604:	str	r5, [fp, #-84]	; 0xffffffac
   12608:	str	r1, [sp, #60]	; 0x3c
   1260c:	mov	r1, #1
   12610:	str	r1, [fp, #-48]	; 0xffffffd0
   12614:	str	r0, [sp, #80]	; 0x50
   12618:	ldr	r0, [fp, #20]
   1261c:	str	r0, [sp, #76]	; 0x4c
   12620:	mov	r0, #0
   12624:	str	r0, [sp, #56]	; 0x38
   12628:	mov	r0, #0
   1262c:	str	r0, [fp, #-88]	; 0xffffffa8
   12630:	mov	r0, #0
   12634:	str	r0, [fp, #-72]	; 0xffffffb8
   12638:	mov	r0, #0
   1263c:	cmp	r7, #10
   12640:	bhi	1361c <__snprintf_chk@plt+0x26b0>
   12644:	add	r1, pc, #24
   12648:	ldr	r4, [fp, #-80]	; 0xffffffb0
   1264c:	mov	ip, r6
   12650:	mov	r8, #0
   12654:	mov	r2, #1
   12658:	mov	r6, #0
   1265c:	mov	r3, sl
   12660:	ldr	pc, [r1, r7, lsl #2]
   12664:	andeq	r2, r1, r0, asr r7
   12668:	andeq	r2, r1, r4, lsr #15
   1266c:	andeq	r2, r1, r4, ror #14
   12670:	andeq	r2, r1, r8, asr #14
   12674:	muleq	r1, r8, r7
   12678:	andeq	r2, r1, ip, asr #15
   1267c:	andeq	r2, r1, r4, ror r7
   12680:	andeq	r2, r1, r0, asr r8
   12684:	muleq	r1, r0, r6
   12688:	muleq	r1, r0, r6
   1268c:	ldrdeq	r2, [r1], -r0
   12690:	movw	r0, #21384	; 0x5388
   12694:	mov	r1, r7
   12698:	mov	r6, r5
   1269c:	mov	r4, ip
   126a0:	mov	r5, lr
   126a4:	movt	r0, #1
   126a8:	bl	13d80 <__snprintf_chk@plt+0x2e14>
   126ac:	str	r0, [sp, #76]	; 0x4c
   126b0:	movw	r0, #21386	; 0x538a
   126b4:	mov	r1, r7
   126b8:	movt	r0, #1
   126bc:	bl	13d80 <__snprintf_chk@plt+0x2e14>
   126c0:	mov	lr, r5
   126c4:	mov	r5, r6
   126c8:	mov	ip, r4
   126cc:	str	r0, [sp, #80]	; 0x50
   126d0:	mov	r8, #0
   126d4:	tst	r9, #1
   126d8:	str	lr, [sp, #44]	; 0x2c
   126dc:	bne	12714 <__snprintf_chk@plt+0x17a8>
   126e0:	ldr	r0, [sp, #76]	; 0x4c
   126e4:	ldrb	r0, [r0]
   126e8:	cmp	r0, #0
   126ec:	beq	12714 <__snprintf_chk@plt+0x17a8>
   126f0:	ldr	r1, [sp, #76]	; 0x4c
   126f4:	mov	r8, #0
   126f8:	add	r1, r1, #1
   126fc:	cmp	r8, ip
   12700:	strbcc	r0, [r5, r8]
   12704:	ldrb	r0, [r1, r8]
   12708:	add	r8, r8, #1
   1270c:	cmp	r0, #0
   12710:	bne	126fc <__snprintf_chk@plt+0x1790>
   12714:	ldr	r6, [sp, #80]	; 0x50
   12718:	mov	r4, ip
   1271c:	mov	r0, r6
   12720:	bl	10e94 <strlen@plt>
   12724:	mov	ip, r4
   12728:	ldr	r4, [fp, #-80]	; 0xffffffb0
   1272c:	ldr	lr, [sp, #44]	; 0x2c
   12730:	str	r6, [fp, #-88]	; 0xffffffa8
   12734:	str	r0, [fp, #-72]	; 0xffffffb8
   12738:	mov	r2, #1
   1273c:	mov	r6, r9
   12740:	mov	r3, sl
   12744:	b	12850 <__snprintf_chk@plt+0x18e4>
   12748:	mov	r0, #1
   1274c:	b	127a4 <__snprintf_chk@plt+0x1838>
   12750:	mov	r7, #0
   12754:	mov	r8, #0
   12758:	mov	r2, r0
   1275c:	mov	r6, #0
   12760:	b	12850 <__snprintf_chk@plt+0x18e4>
   12764:	tst	r9, #1
   12768:	bne	127a4 <__snprintf_chk@plt+0x1838>
   1276c:	mov	r2, r0
   12770:	b	127fc <__snprintf_chk@plt+0x1890>
   12774:	mov	r0, #1
   12778:	mov	r8, #0
   1277c:	mov	r7, #5
   12780:	mov	r2, #1
   12784:	str	r0, [fp, #-72]	; 0xffffffb8
   12788:	movw	r0, #21382	; 0x5386
   1278c:	movt	r0, #1
   12790:	str	r0, [fp, #-88]	; 0xffffffa8
   12794:	b	127c4 <__snprintf_chk@plt+0x1858>
   12798:	mov	r2, #1
   1279c:	tst	r9, #1
   127a0:	beq	127fc <__snprintf_chk@plt+0x1890>
   127a4:	mov	r1, #1
   127a8:	mov	r8, #0
   127ac:	mov	r7, #2
   127b0:	mov	r2, r0
   127b4:	str	r1, [fp, #-72]	; 0xffffffb8
   127b8:	movw	r1, #21386	; 0x538a
   127bc:	movt	r1, #1
   127c0:	str	r1, [fp, #-88]	; 0xffffffa8
   127c4:	mov	r6, #1
   127c8:	b	12850 <__snprintf_chk@plt+0x18e4>
   127cc:	tst	r9, #1
   127d0:	beq	12820 <__snprintf_chk@plt+0x18b4>
   127d4:	mov	r0, #1
   127d8:	mov	r8, #0
   127dc:	mov	r2, #1
   127e0:	mov	r6, #1
   127e4:	mov	r7, #5
   127e8:	str	r0, [fp, #-72]	; 0xffffffb8
   127ec:	movw	r0, #21382	; 0x5386
   127f0:	movt	r0, #1
   127f4:	str	r0, [fp, #-88]	; 0xffffffa8
   127f8:	b	12850 <__snprintf_chk@plt+0x18e4>
   127fc:	cmp	ip, #0
   12800:	mov	r8, #1
   12804:	mov	r6, #0
   12808:	mov	r7, #2
   1280c:	movne	r0, #39	; 0x27
   12810:	strbne	r0, [r5]
   12814:	movw	r0, #21386	; 0x538a
   12818:	movt	r0, #1
   1281c:	b	12844 <__snprintf_chk@plt+0x18d8>
   12820:	cmp	ip, #0
   12824:	mov	r8, #1
   12828:	mov	r2, #1
   1282c:	mov	r7, #5
   12830:	mov	r6, #0
   12834:	movne	r0, #34	; 0x22
   12838:	strbne	r0, [r5]
   1283c:	movw	r0, #21382	; 0x5386
   12840:	movt	r0, #1
   12844:	str	r0, [fp, #-88]	; 0xffffffa8
   12848:	mov	r0, #1
   1284c:	str	r0, [fp, #-72]	; 0xffffffb8
   12850:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12854:	str	r7, [fp, #-68]	; 0xffffffbc
   12858:	str	r6, [fp, #-76]	; 0xffffffb4
   1285c:	str	r2, [sp, #84]	; 0x54
   12860:	cmp	r0, #0
   12864:	movwne	r0, #1
   12868:	and	r1, r0, r6
   1286c:	and	r1, r2, r1
   12870:	str	r1, [sp, #48]	; 0x30
   12874:	sub	r1, r7, #2
   12878:	clz	r1, r1
   1287c:	lsr	r1, r1, #5
   12880:	and	r1, r1, r6
   12884:	str	r1, [sp, #64]	; 0x40
   12888:	subs	r1, r7, #2
   1288c:	eor	r7, r6, #1
   12890:	movwne	r1, #1
   12894:	str	r7, [sp, #92]	; 0x5c
   12898:	orr	r7, r1, r7
   1289c:	and	r1, r1, r2
   128a0:	and	r0, r0, r1
   128a4:	str	r7, [sp, #68]	; 0x44
   128a8:	mov	r7, #0
   128ac:	str	r0, [fp, #-60]	; 0xffffffc4
   128b0:	orr	r0, r1, r6
   128b4:	ldr	r1, [fp, #16]
   128b8:	eor	r0, r0, #1
   128bc:	clz	r1, r1
   128c0:	lsr	r1, r1, #5
   128c4:	orr	r0, r1, r0
   128c8:	str	r0, [fp, #-64]	; 0xffffffc0
   128cc:	eor	r0, r2, #1
   128d0:	str	r0, [sp, #52]	; 0x34
   128d4:	cmn	r3, #1
   128d8:	beq	128e8 <__snprintf_chk@plt+0x197c>
   128dc:	cmp	r7, r3
   128e0:	bne	128f4 <__snprintf_chk@plt+0x1988>
   128e4:	b	13450 <__snprintf_chk@plt+0x24e4>
   128e8:	ldrb	r0, [r4, r7]
   128ec:	cmp	r0, #0
   128f0:	beq	13458 <__snprintf_chk@plt+0x24ec>
   128f4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   128f8:	cmp	r0, #0
   128fc:	beq	12944 <__snprintf_chk@plt+0x19d8>
   12900:	ldr	r0, [fp, #-72]	; 0xffffffb8
   12904:	add	r5, r7, r0
   12908:	cmp	r0, #2
   1290c:	bcc	12958 <__snprintf_chk@plt+0x19ec>
   12910:	mov	r0, #0
   12914:	cmn	r3, #1
   12918:	str	r0, [fp, #-56]	; 0xffffffc8
   1291c:	bne	12960 <__snprintf_chk@plt+0x19f4>
   12920:	mov	r0, r4
   12924:	mov	r4, ip
   12928:	mov	r6, lr
   1292c:	bl	10e94 <strlen@plt>
   12930:	mov	ip, r4
   12934:	ldr	r4, [fp, #-80]	; 0xffffffb0
   12938:	mov	lr, r6
   1293c:	mov	r3, r0
   12940:	b	12960 <__snprintf_chk@plt+0x19f4>
   12944:	mov	r0, #0
   12948:	mov	sl, r3
   1294c:	str	r0, [fp, #-56]	; 0xffffffc8
   12950:	mov	r0, #0
   12954:	b	129cc <__snprintf_chk@plt+0x1a60>
   12958:	mov	r0, #0
   1295c:	str	r0, [fp, #-56]	; 0xffffffc8
   12960:	cmp	r5, r3
   12964:	bls	12978 <__snprintf_chk@plt+0x1a0c>
   12968:	ldr	r5, [fp, #-84]	; 0xffffffac
   1296c:	mov	r0, #0
   12970:	mov	sl, r3
   12974:	b	129cc <__snprintf_chk@plt+0x1a60>
   12978:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1297c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12980:	add	r0, r4, r7
   12984:	mov	r5, lr
   12988:	mov	r6, ip
   1298c:	mov	sl, r3
   12990:	bl	10e88 <bcmp@plt>
   12994:	ldr	r2, [sp, #92]	; 0x5c
   12998:	cmp	r0, #0
   1299c:	ldr	r3, [fp, #-84]	; 0xffffffac
   129a0:	mov	r1, r0
   129a4:	movwne	r1, #1
   129a8:	orr	r1, r1, r2
   129ac:	tst	r1, #1
   129b0:	beq	134dc <__snprintf_chk@plt+0x2570>
   129b4:	ldr	r4, [fp, #-80]	; 0xffffffb0
   129b8:	clz	r0, r0
   129bc:	mov	lr, r5
   129c0:	mov	ip, r6
   129c4:	mov	r5, r3
   129c8:	lsr	r0, r0, #5
   129cc:	str	r0, [fp, #-52]	; 0xffffffcc
   129d0:	ldrb	r6, [r4, r7]
   129d4:	cmp	r6, #126	; 0x7e
   129d8:	bhi	12f00 <__snprintf_chk@plt+0x1f94>
   129dc:	add	r3, pc, #16
   129e0:	mov	r9, #1
   129e4:	mov	r2, #110	; 0x6e
   129e8:	mov	r0, #97	; 0x61
   129ec:	mov	r1, #0
   129f0:	ldr	pc, [r3, r6, lsl #2]
   129f4:	andeq	r2, r1, r4, ror #26
   129f8:	andeq	r2, r1, r0, lsl #30
   129fc:	andeq	r2, r1, r0, lsl #30
   12a00:	andeq	r2, r1, r0, lsl #30
   12a04:	andeq	r2, r1, r0, lsl #30
   12a08:	andeq	r2, r1, r0, lsl #30
   12a0c:	andeq	r2, r1, r0, lsl #30
   12a10:	andeq	r2, r1, r0, lsl #31
   12a14:	andeq	r2, r1, r4, asr #26
   12a18:	andeq	r2, r1, ip, lsr sp
   12a1c:	andeq	r2, r1, r0, asr sp
   12a20:	andeq	r2, r1, r8, ror #28
   12a24:	andeq	r2, r1, r4, lsr sp
   12a28:	andeq	r2, r1, ip, asr #26
   12a2c:	andeq	r2, r1, r0, lsl #30
   12a30:	andeq	r2, r1, r0, lsl #30
   12a34:	andeq	r2, r1, r0, lsl #30
   12a38:	andeq	r2, r1, r0, lsl #30
   12a3c:	andeq	r2, r1, r0, lsl #30
   12a40:	andeq	r2, r1, r0, lsl #30
   12a44:	andeq	r2, r1, r0, lsl #30
   12a48:	andeq	r2, r1, r0, lsl #30
   12a4c:	andeq	r2, r1, r0, lsl #30
   12a50:	andeq	r2, r1, r0, lsl #30
   12a54:	andeq	r2, r1, r0, lsl #30
   12a58:	andeq	r2, r1, r0, lsl #30
   12a5c:	andeq	r2, r1, r0, lsl #30
   12a60:	andeq	r2, r1, r0, lsl #30
   12a64:	andeq	r2, r1, r0, lsl #30
   12a68:	andeq	r2, r1, r0, lsl #30
   12a6c:	andeq	r2, r1, r0, lsl #30
   12a70:	andeq	r2, r1, r0, lsl #30
   12a74:	andeq	r2, r1, r4, ror #25
   12a78:	andeq	r2, r1, r8, ror #25
   12a7c:	andeq	r2, r1, r8, ror #25
   12a80:	andeq	r2, r1, ip, asr #25
   12a84:	andeq	r2, r1, r8, ror #25
   12a88:	strdeq	r2, [r1], -r0
   12a8c:	andeq	r2, r1, r8, ror #25
   12a90:	andeq	r2, r1, r0, ror lr
   12a94:	andeq	r2, r1, r8, ror #25
   12a98:	andeq	r2, r1, r8, ror #25
   12a9c:	andeq	r2, r1, r8, ror #25
   12aa0:	strdeq	r2, [r1], -r0
   12aa4:	strdeq	r2, [r1], -r0
   12aa8:	strdeq	r2, [r1], -r0
   12aac:	strdeq	r2, [r1], -r0
   12ab0:	strdeq	r2, [r1], -r0
   12ab4:	strdeq	r2, [r1], -r0
   12ab8:	strdeq	r2, [r1], -r0
   12abc:	strdeq	r2, [r1], -r0
   12ac0:	strdeq	r2, [r1], -r0
   12ac4:	strdeq	r2, [r1], -r0
   12ac8:	strdeq	r2, [r1], -r0
   12acc:	strdeq	r2, [r1], -r0
   12ad0:	strdeq	r2, [r1], -r0
   12ad4:	strdeq	r2, [r1], -r0
   12ad8:	strdeq	r2, [r1], -r0
   12adc:	strdeq	r2, [r1], -r0
   12ae0:	andeq	r2, r1, r8, ror #25
   12ae4:	andeq	r2, r1, r8, ror #25
   12ae8:	andeq	r2, r1, r8, ror #25
   12aec:	andeq	r2, r1, r8, ror #25
   12af0:	andeq	r2, r1, ip, lsr lr
   12af4:	andeq	r2, r1, r0, lsl #30
   12af8:	strdeq	r2, [r1], -r0
   12afc:	strdeq	r2, [r1], -r0
   12b00:	strdeq	r2, [r1], -r0
   12b04:	strdeq	r2, [r1], -r0
   12b08:	strdeq	r2, [r1], -r0
   12b0c:	strdeq	r2, [r1], -r0
   12b10:	strdeq	r2, [r1], -r0
   12b14:	strdeq	r2, [r1], -r0
   12b18:	strdeq	r2, [r1], -r0
   12b1c:	strdeq	r2, [r1], -r0
   12b20:	strdeq	r2, [r1], -r0
   12b24:	strdeq	r2, [r1], -r0
   12b28:	strdeq	r2, [r1], -r0
   12b2c:	strdeq	r2, [r1], -r0
   12b30:	strdeq	r2, [r1], -r0
   12b34:	strdeq	r2, [r1], -r0
   12b38:	strdeq	r2, [r1], -r0
   12b3c:	strdeq	r2, [r1], -r0
   12b40:	strdeq	r2, [r1], -r0
   12b44:	strdeq	r2, [r1], -r0
   12b48:	strdeq	r2, [r1], -r0
   12b4c:	strdeq	r2, [r1], -r0
   12b50:	strdeq	r2, [r1], -r0
   12b54:	strdeq	r2, [r1], -r0
   12b58:	strdeq	r2, [r1], -r0
   12b5c:	strdeq	r2, [r1], -r0
   12b60:	andeq	r2, r1, r8, ror #25
   12b64:	andeq	r2, r1, r0, lsl sp
   12b68:	strdeq	r2, [r1], -r0
   12b6c:	andeq	r2, r1, r8, ror #25
   12b70:	strdeq	r2, [r1], -r0
   12b74:	andeq	r2, r1, r8, ror #25
   12b78:	strdeq	r2, [r1], -r0
   12b7c:	strdeq	r2, [r1], -r0
   12b80:	strdeq	r2, [r1], -r0
   12b84:	strdeq	r2, [r1], -r0
   12b88:	strdeq	r2, [r1], -r0
   12b8c:	strdeq	r2, [r1], -r0
   12b90:	strdeq	r2, [r1], -r0
   12b94:	strdeq	r2, [r1], -r0
   12b98:	strdeq	r2, [r1], -r0
   12b9c:	strdeq	r2, [r1], -r0
   12ba0:	strdeq	r2, [r1], -r0
   12ba4:	strdeq	r2, [r1], -r0
   12ba8:	strdeq	r2, [r1], -r0
   12bac:	strdeq	r2, [r1], -r0
   12bb0:	strdeq	r2, [r1], -r0
   12bb4:	strdeq	r2, [r1], -r0
   12bb8:	strdeq	r2, [r1], -r0
   12bbc:	strdeq	r2, [r1], -r0
   12bc0:	strdeq	r2, [r1], -r0
   12bc4:	strdeq	r2, [r1], -r0
   12bc8:	strdeq	r2, [r1], -r0
   12bcc:	strdeq	r2, [r1], -r0
   12bd0:	strdeq	r2, [r1], -r0
   12bd4:	strdeq	r2, [r1], -r0
   12bd8:	strdeq	r2, [r1], -r0
   12bdc:	strdeq	r2, [r1], -r0
   12be0:	andeq	r2, r1, r4, lsr #25
   12be4:	andeq	r2, r1, r8, ror #25
   12be8:	andeq	r2, r1, r4, lsr #25
   12bec:	andeq	r2, r1, ip, asr #25
   12bf0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12bf4:	tst	r0, #1
   12bf8:	bne	12c24 <__snprintf_chk@plt+0x1cb8>
   12bfc:	ldr	r1, [fp, #16]
   12c00:	ubfx	r0, r6, #5, #3
   12c04:	mov	r2, #1
   12c08:	ldr	r0, [r1, r0, lsl #2]
   12c0c:	and	r1, r6, #31
   12c10:	tst	r0, r2, lsl r1
   12c14:	beq	12c24 <__snprintf_chk@plt+0x1cb8>
   12c18:	mov	r0, r6
   12c1c:	mov	r1, r9
   12c20:	b	12c38 <__snprintf_chk@plt+0x1ccc>
   12c24:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12c28:	mov	r1, r9
   12c2c:	cmp	r0, #0
   12c30:	mov	r0, r6
   12c34:	beq	13384 <__snprintf_chk@plt+0x2418>
   12c38:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12c3c:	tst	r2, #1
   12c40:	bne	13520 <__snprintf_chk@plt+0x25b4>
   12c44:	ldr	r2, [fp, #-68]	; 0xffffffbc
   12c48:	subs	r2, r2, #2
   12c4c:	movwne	r2, #1
   12c50:	orr	r2, r2, lr
   12c54:	tst	r2, #1
   12c58:	bne	12c90 <__snprintf_chk@plt+0x1d24>
   12c5c:	cmp	r8, ip
   12c60:	mov	lr, #1
   12c64:	movcc	r2, #39	; 0x27
   12c68:	strbcc	r2, [r5, r8]
   12c6c:	add	r2, r8, #1
   12c70:	cmp	r2, ip
   12c74:	movcc	r3, #36	; 0x24
   12c78:	strbcc	r3, [r5, r2]
   12c7c:	add	r2, r8, #2
   12c80:	add	r8, r8, #3
   12c84:	cmp	r2, ip
   12c88:	movcc	r3, #39	; 0x27
   12c8c:	strbcc	r3, [r5, r2]
   12c90:	cmp	r8, ip
   12c94:	movcc	r2, #92	; 0x5c
   12c98:	strbcc	r2, [r5, r8]
   12c9c:	add	r8, r8, #1
   12ca0:	b	133c4 <__snprintf_chk@plt+0x2458>
   12ca4:	cmp	sl, #1
   12ca8:	beq	12ccc <__snprintf_chk@plt+0x1d60>
   12cac:	mov	r9, #0
   12cb0:	cmn	sl, #1
   12cb4:	bne	12cd8 <__snprintf_chk@plt+0x1d6c>
   12cb8:	ldrb	r0, [r4, #1]
   12cbc:	cmp	r0, #0
   12cc0:	beq	12ccc <__snprintf_chk@plt+0x1d60>
   12cc4:	mvn	sl, #0
   12cc8:	b	12cd8 <__snprintf_chk@plt+0x1d6c>
   12ccc:	mov	r9, #0
   12cd0:	cmp	r7, #0
   12cd4:	beq	12ce4 <__snprintf_chk@plt+0x1d78>
   12cd8:	mov	r0, #0
   12cdc:	str	r0, [fp, #-56]	; 0xffffffc8
   12ce0:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   12ce4:	mov	r1, #1
   12ce8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12cec:	cmp	r0, #2
   12cf0:	bne	12d08 <__snprintf_chk@plt+0x1d9c>
   12cf4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12cf8:	mov	r9, r1
   12cfc:	tst	r0, #1
   12d00:	beq	12bf0 <__snprintf_chk@plt+0x1c84>
   12d04:	b	13520 <__snprintf_chk@plt+0x25b4>
   12d08:	mov	r9, r1
   12d0c:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   12d10:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12d14:	cmp	r0, #2
   12d18:	bne	12f5c <__snprintf_chk@plt+0x1ff0>
   12d1c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12d20:	tst	r0, #1
   12d24:	bne	13520 <__snprintf_chk@plt+0x25b4>
   12d28:	mov	r0, #0
   12d2c:	str	r0, [fp, #-56]	; 0xffffffc8
   12d30:	b	12f74 <__snprintf_chk@plt+0x2008>
   12d34:	mov	r0, #102	; 0x66
   12d38:	b	12f80 <__snprintf_chk@plt+0x2014>
   12d3c:	mov	r2, #116	; 0x74
   12d40:	b	12d50 <__snprintf_chk@plt+0x1de4>
   12d44:	mov	r0, #98	; 0x62
   12d48:	b	12f80 <__snprintf_chk@plt+0x2014>
   12d4c:	mov	r2, #114	; 0x72
   12d50:	ldr	r0, [sp, #68]	; 0x44
   12d54:	tst	r0, #1
   12d58:	mov	r0, r2
   12d5c:	bne	12f80 <__snprintf_chk@plt+0x2014>
   12d60:	b	13520 <__snprintf_chk@plt+0x25b4>
   12d64:	ldr	r0, [sp, #84]	; 0x54
   12d68:	tst	r0, #1
   12d6c:	beq	12fa0 <__snprintf_chk@plt+0x2034>
   12d70:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12d74:	tst	r0, #1
   12d78:	bne	1360c <__snprintf_chk@plt+0x26a0>
   12d7c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12d80:	mov	r2, sl
   12d84:	subs	r0, r0, #2
   12d88:	movwne	r0, #1
   12d8c:	orr	r0, r0, lr
   12d90:	tst	r0, #1
   12d94:	bne	12dcc <__snprintf_chk@plt+0x1e60>
   12d98:	cmp	r8, ip
   12d9c:	mov	lr, #1
   12da0:	movcc	r0, #39	; 0x27
   12da4:	strbcc	r0, [r5, r8]
   12da8:	add	r0, r8, #1
   12dac:	cmp	r0, ip
   12db0:	movcc	r1, #36	; 0x24
   12db4:	strbcc	r1, [r5, r0]
   12db8:	add	r0, r8, #2
   12dbc:	add	r8, r8, #3
   12dc0:	cmp	r0, ip
   12dc4:	movcc	r1, #39	; 0x27
   12dc8:	strbcc	r1, [r5, r0]
   12dcc:	mov	r1, #1
   12dd0:	cmp	r8, ip
   12dd4:	mov	r9, #0
   12dd8:	mov	r6, #48	; 0x30
   12ddc:	str	r1, [fp, #-56]	; 0xffffffc8
   12de0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   12de4:	movcc	r0, #92	; 0x5c
   12de8:	strbcc	r0, [r5, r8]
   12dec:	add	r0, r8, #1
   12df0:	cmp	r1, #2
   12df4:	beq	130fc <__snprintf_chk@plt+0x2190>
   12df8:	add	r1, r7, #1
   12dfc:	cmp	r1, r2
   12e00:	bcs	130fc <__snprintf_chk@plt+0x2190>
   12e04:	ldrb	r1, [r4, r1]
   12e08:	sub	r1, r1, #48	; 0x30
   12e0c:	uxtb	r1, r1
   12e10:	cmp	r1, #9
   12e14:	bhi	130fc <__snprintf_chk@plt+0x2190>
   12e18:	cmp	r0, ip
   12e1c:	movcc	r1, #48	; 0x30
   12e20:	strbcc	r1, [r5, r0]
   12e24:	add	r0, r8, #2
   12e28:	add	r8, r8, #3
   12e2c:	cmp	r0, ip
   12e30:	movcc	r1, #48	; 0x30
   12e34:	strbcc	r1, [r5, r0]
   12e38:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   12e3c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12e40:	mov	r6, #63	; 0x3f
   12e44:	cmp	r0, #5
   12e48:	beq	13104 <__snprintf_chk@plt+0x2198>
   12e4c:	mov	r1, #0
   12e50:	cmp	r0, #2
   12e54:	str	r1, [fp, #-56]	; 0xffffffc8
   12e58:	bne	131b8 <__snprintf_chk@plt+0x224c>
   12e5c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12e60:	mov	r9, #0
   12e64:	b	12cfc <__snprintf_chk@plt+0x1d90>
   12e68:	mov	r0, #118	; 0x76
   12e6c:	b	12f80 <__snprintf_chk@plt+0x2014>
   12e70:	mov	r0, #1
   12e74:	mov	r6, #39	; 0x27
   12e78:	str	r0, [sp, #60]	; 0x3c
   12e7c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12e80:	cmp	r0, #2
   12e84:	bne	12ef8 <__snprintf_chk@plt+0x1f8c>
   12e88:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12e8c:	tst	r0, #1
   12e90:	bne	13520 <__snprintf_chk@plt+0x25b4>
   12e94:	ldr	r2, [sp, #56]	; 0x38
   12e98:	clz	r1, ip
   12e9c:	mov	lr, #0
   12ea0:	lsr	r1, r1, #5
   12ea4:	cmp	r2, #0
   12ea8:	mov	r0, r2
   12eac:	movwne	r0, #1
   12eb0:	orrs	r0, r0, r1
   12eb4:	moveq	r2, ip
   12eb8:	moveq	ip, r0
   12ebc:	cmp	r8, ip
   12ec0:	str	r2, [sp, #56]	; 0x38
   12ec4:	movcc	r0, #39	; 0x27
   12ec8:	strbcc	r0, [r5, r8]
   12ecc:	add	r0, r8, #1
   12ed0:	cmp	r0, ip
   12ed4:	movcc	r1, #92	; 0x5c
   12ed8:	strbcc	r1, [r5, r0]
   12edc:	add	r0, r8, #2
   12ee0:	add	r8, r8, #3
   12ee4:	cmp	r0, ip
   12ee8:	movcc	r1, #39	; 0x27
   12eec:	strbcc	r1, [r5, r0]
   12ef0:	mov	r0, #0
   12ef4:	str	r0, [fp, #-56]	; 0xffffffc8
   12ef8:	mov	r9, #1
   12efc:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   12f00:	ldr	r0, [sp, #40]	; 0x28
   12f04:	str	lr, [sp, #44]	; 0x2c
   12f08:	str	ip, [sp, #88]	; 0x58
   12f0c:	cmp	r0, #1
   12f10:	bne	12fc0 <__snprintf_chk@plt+0x2054>
   12f14:	str	sl, [sp, #36]	; 0x24
   12f18:	bl	10e70 <__ctype_b_loc@plt>
   12f1c:	ldr	r0, [r0]
   12f20:	ldr	r4, [fp, #-80]	; 0xffffffb0
   12f24:	mov	r1, #1
   12f28:	add	r0, r0, r6, lsl #1
   12f2c:	ldrb	r0, [r0, #1]
   12f30:	ubfx	r9, r0, #6, #1
   12f34:	ldr	r0, [sp, #52]	; 0x34
   12f38:	ldr	lr, [sp, #44]	; 0x2c
   12f3c:	cmp	r1, #1
   12f40:	orr	r3, r9, r0
   12f44:	bhi	131c0 <__snprintf_chk@plt+0x2254>
   12f48:	tst	r3, #1
   12f4c:	beq	131c0 <__snprintf_chk@plt+0x2254>
   12f50:	ldr	sl, [sp, #36]	; 0x24
   12f54:	ldr	ip, [sp, #88]	; 0x58
   12f58:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   12f5c:	ldr	r1, [sp, #48]	; 0x30
   12f60:	mov	r0, #0
   12f64:	str	r0, [fp, #-56]	; 0xffffffc8
   12f68:	mov	r0, #92	; 0x5c
   12f6c:	cmp	r1, #0
   12f70:	beq	12f80 <__snprintf_chk@plt+0x2014>
   12f74:	mov	r6, #92	; 0x5c
   12f78:	mov	r9, #0
   12f7c:	b	13384 <__snprintf_chk@plt+0x2418>
   12f80:	mov	r1, #0
   12f84:	mov	r9, #0
   12f88:	str	r1, [fp, #-56]	; 0xffffffc8
   12f8c:	ldr	r1, [sp, #84]	; 0x54
   12f90:	tst	r1, #1
   12f94:	mov	r1, #0
   12f98:	beq	12bf0 <__snprintf_chk@plt+0x1c84>
   12f9c:	b	12c38 <__snprintf_chk@plt+0x1ccc>
   12fa0:	ldr	r0, [sp, #32]
   12fa4:	mov	r6, #0
   12fa8:	mov	r9, #0
   12fac:	cmp	r0, #0
   12fb0:	mov	r0, #0
   12fb4:	str	r0, [fp, #-56]	; 0xffffffc8
   12fb8:	beq	12bf0 <__snprintf_chk@plt+0x1c84>
   12fbc:	b	133dc <__snprintf_chk@plt+0x2470>
   12fc0:	mov	r0, #0
   12fc4:	cmn	sl, #1
   12fc8:	sub	r3, fp, #40	; 0x28
   12fcc:	str	r0, [fp, #-36]	; 0xffffffdc
   12fd0:	str	r0, [fp, #-40]	; 0xffffffd8
   12fd4:	bne	12fec <__snprintf_chk@plt+0x2080>
   12fd8:	mov	r0, r4
   12fdc:	bl	10e94 <strlen@plt>
   12fe0:	ldr	r4, [fp, #-80]	; 0xffffffb0
   12fe4:	sub	r3, fp, #40	; 0x28
   12fe8:	mov	sl, r0
   12fec:	ldr	r0, [sp, #72]	; 0x48
   12ff0:	mov	r9, #1
   12ff4:	mov	r1, #0
   12ff8:	str	sl, [sp, #36]	; 0x24
   12ffc:	add	r0, r0, r7
   13000:	str	r0, [sp, #20]
   13004:	add	r0, r1, r7
   13008:	str	r1, [sp, #24]
   1300c:	add	r1, r4, r0
   13010:	mov	r4, r0
   13014:	sub	r2, sl, r0
   13018:	sub	r0, fp, #44	; 0x2c
   1301c:	bl	14b34 <__snprintf_chk@plt+0x3bc8>
   13020:	cmp	r0, #0
   13024:	beq	13430 <__snprintf_chk@plt+0x24c4>
   13028:	cmn	r0, #1
   1302c:	beq	133e8 <__snprintf_chk@plt+0x247c>
   13030:	ldr	r2, [sp, #36]	; 0x24
   13034:	cmn	r0, #2
   13038:	beq	133f0 <__snprintf_chk@plt+0x2484>
   1303c:	ldr	r2, [sp, #64]	; 0x40
   13040:	ldr	ip, [sp, #88]	; 0x58
   13044:	ldr	r4, [sp, #84]	; 0x54
   13048:	ldr	lr, [fp, #-48]	; 0xffffffd0
   1304c:	cmp	r0, #2
   13050:	mov	r1, #0
   13054:	movwcc	r1, #1
   13058:	eor	r2, r2, #1
   1305c:	orrs	r1, r2, r1
   13060:	bne	130b0 <__snprintf_chk@plt+0x2144>
   13064:	ldr	r1, [sp, #24]
   13068:	ldr	r2, [sp, #20]
   1306c:	add	r1, r2, r1
   13070:	sub	r2, r0, #1
   13074:	ldrb	r3, [r1]
   13078:	sub	r5, r3, #94	; 0x5e
   1307c:	cmp	r5, #30
   13080:	bhi	13098 <__snprintf_chk@plt+0x212c>
   13084:	mov	r4, #1
   13088:	mov	sl, #1073741829	; 0x40000005
   1308c:	tst	sl, r4, lsl r5
   13090:	ldr	r4, [sp, #84]	; 0x54
   13094:	bne	134f8 <__snprintf_chk@plt+0x258c>
   13098:	sub	r3, r3, #91	; 0x5b
   1309c:	cmp	r3, #2
   130a0:	bcc	134f8 <__snprintf_chk@plt+0x258c>
   130a4:	add	r1, r1, #1
   130a8:	subs	r2, r2, #1
   130ac:	bne	13074 <__snprintf_chk@plt+0x2108>
   130b0:	ldr	r5, [sp, #24]
   130b4:	str	lr, [fp, #-48]	; 0xffffffd0
   130b8:	add	r5, r0, r5
   130bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   130c0:	bl	10dc8 <iswprint@plt>
   130c4:	cmp	r0, #0
   130c8:	sub	r4, fp, #40	; 0x28
   130cc:	movwne	r0, #1
   130d0:	and	r9, r9, r0
   130d4:	mov	r0, r4
   130d8:	bl	10d8c <mbsinit@plt>
   130dc:	mov	r1, r5
   130e0:	mov	r3, r4
   130e4:	ldr	sl, [sp, #36]	; 0x24
   130e8:	ldr	r5, [fp, #-84]	; 0xffffffac
   130ec:	ldr	r4, [fp, #-80]	; 0xffffffb0
   130f0:	cmp	r0, #0
   130f4:	beq	13004 <__snprintf_chk@plt+0x2098>
   130f8:	b	12f34 <__snprintf_chk@plt+0x1fc8>
   130fc:	mov	r8, r0
   13100:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   13104:	mov	r0, #0
   13108:	str	r0, [fp, #-56]	; 0xffffffc8
   1310c:	ldr	r0, [sp, #28]
   13110:	cmp	r0, #0
   13114:	beq	131b8 <__snprintf_chk@plt+0x224c>
   13118:	add	r0, r7, #2
   1311c:	mov	r1, sl
   13120:	cmp	r0, sl
   13124:	bcs	131b8 <__snprintf_chk@plt+0x224c>
   13128:	add	r1, r7, r4
   1312c:	ldrb	r1, [r1, #1]
   13130:	cmp	r1, #63	; 0x3f
   13134:	bne	131b8 <__snprintf_chk@plt+0x224c>
   13138:	ldrb	r9, [r4, r0]
   1313c:	sub	r2, r9, #33	; 0x21
   13140:	cmp	r2, #29
   13144:	bhi	131b8 <__snprintf_chk@plt+0x224c>
   13148:	mov	r1, r4
   1314c:	movw	r4, #20929	; 0x51c1
   13150:	mov	r3, #1
   13154:	movt	r4, #14336	; 0x3800
   13158:	tst	r4, r3, lsl r2
   1315c:	beq	13444 <__snprintf_chk@plt+0x24d8>
   13160:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13164:	tst	r2, #1
   13168:	bne	13614 <__snprintf_chk@plt+0x26a8>
   1316c:	cmp	r8, ip
   13170:	mov	r4, r1
   13174:	mov	r7, r0
   13178:	mov	r6, r9
   1317c:	movcc	r2, #63	; 0x3f
   13180:	strbcc	r2, [r5, r8]
   13184:	add	r2, r8, #1
   13188:	cmp	r2, ip
   1318c:	movcc	r3, #34	; 0x22
   13190:	strbcc	r3, [r5, r2]
   13194:	add	r2, r8, #2
   13198:	cmp	r2, ip
   1319c:	movcc	r3, #34	; 0x22
   131a0:	strbcc	r3, [r5, r2]
   131a4:	add	r2, r8, #3
   131a8:	add	r8, r8, #4
   131ac:	cmp	r2, ip
   131b0:	movcc	r3, #63	; 0x3f
   131b4:	strbcc	r3, [r5, r2]
   131b8:	mov	r9, #0
   131bc:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   131c0:	ldr	sl, [sp, #36]	; 0x24
   131c4:	add	r0, r1, r7
   131c8:	mov	r2, #0
   131cc:	str	r3, [sp, #24]
   131d0:	str	r0, [fp, #-56]	; 0xffffffc8
   131d4:	tst	r3, #1
   131d8:	beq	13204 <__snprintf_chk@plt+0x2298>
   131dc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   131e0:	tst	r0, #1
   131e4:	beq	132cc <__snprintf_chk@plt+0x2360>
   131e8:	ldr	r1, [sp, #88]	; 0x58
   131ec:	mov	r0, r3
   131f0:	cmp	r8, r1
   131f4:	movcc	r1, #92	; 0x5c
   131f8:	strbcc	r1, [r5, r8]
   131fc:	add	r8, r8, #1
   13200:	b	132d0 <__snprintf_chk@plt+0x2364>
   13204:	ldr	r1, [fp, #-76]	; 0xffffffb4
   13208:	tst	r1, #1
   1320c:	bne	1351c <__snprintf_chk@plt+0x25b0>
   13210:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13214:	subs	r2, r1, #2
   13218:	movwne	r2, #1
   1321c:	orr	r2, r2, lr
   13220:	tst	r2, #1
   13224:	bne	13268 <__snprintf_chk@plt+0x22fc>
   13228:	ldr	r1, [sp, #88]	; 0x58
   1322c:	add	r2, r8, #1
   13230:	mov	lr, #1
   13234:	cmp	r8, r1
   13238:	movcc	r1, #39	; 0x27
   1323c:	strbcc	r1, [r5, r8]
   13240:	ldr	r1, [sp, #88]	; 0x58
   13244:	cmp	r2, r1
   13248:	movcc	r1, #36	; 0x24
   1324c:	strbcc	r1, [r5, r2]
   13250:	ldr	r1, [sp, #88]	; 0x58
   13254:	add	r2, r8, #2
   13258:	add	r8, r8, #3
   1325c:	cmp	r2, r1
   13260:	movcc	r1, #39	; 0x27
   13264:	strbcc	r1, [r5, r2]
   13268:	ldr	r1, [sp, #88]	; 0x58
   1326c:	add	r2, r8, #1
   13270:	mov	r0, r3
   13274:	cmp	r8, r1
   13278:	movcc	r1, #92	; 0x5c
   1327c:	strbcc	r1, [r5, r8]
   13280:	ldr	r1, [sp, #88]	; 0x58
   13284:	cmp	r2, r1
   13288:	bcs	1329c <__snprintf_chk@plt+0x2330>
   1328c:	uxtb	r3, r6
   13290:	mov	r1, #48	; 0x30
   13294:	orr	r3, r1, r3, lsr #6
   13298:	strb	r3, [r5, r2]
   1329c:	ldr	r1, [sp, #88]	; 0x58
   132a0:	add	r2, r8, #2
   132a4:	add	r8, r8, #3
   132a8:	cmp	r2, r1
   132ac:	lsrcc	r3, r6, #3
   132b0:	movcc	r1, #6
   132b4:	bficc	r3, r1, #3, #29
   132b8:	mov	r1, #6
   132bc:	bfi	r6, r1, #3, #29
   132c0:	strbcc	r3, [r5, r2]
   132c4:	mov	r2, #1
   132c8:	b	132d8 <__snprintf_chk@plt+0x236c>
   132cc:	mov	r0, r3
   132d0:	mov	r1, #0
   132d4:	str	r1, [fp, #-52]	; 0xffffffcc
   132d8:	mov	ip, r2
   132dc:	and	r1, r2, #1
   132e0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   132e4:	add	r3, r7, #1
   132e8:	cmp	r2, r3
   132ec:	bls	13374 <__snprintf_chk@plt+0x2408>
   132f0:	cmp	r1, #0
   132f4:	mvn	r5, lr
   132f8:	movwne	r1, #1
   132fc:	orr	r5, r5, r1
   13300:	tst	r5, #1
   13304:	bne	13348 <__snprintf_chk@plt+0x23dc>
   13308:	ldr	r1, [sp, #88]	; 0x58
   1330c:	ldr	r5, [fp, #-84]	; 0xffffffac
   13310:	mov	r2, r4
   13314:	ldr	r4, [sp, #88]	; 0x58
   13318:	ldr	r0, [sp, #24]
   1331c:	mov	lr, #0
   13320:	cmp	r8, r1
   13324:	movcc	r1, #39	; 0x27
   13328:	strbcc	r1, [r5, r8]
   1332c:	add	r1, r8, #1
   13330:	add	r8, r8, #2
   13334:	cmp	r1, r4
   13338:	movcc	r4, #39	; 0x27
   1333c:	strbcc	r4, [r5, r1]
   13340:	mov	r4, r2
   13344:	b	1334c <__snprintf_chk@plt+0x23e0>
   13348:	ldr	r5, [fp, #-84]	; 0xffffffac
   1334c:	ldr	r1, [sp, #88]	; 0x58
   13350:	mov	r2, ip
   13354:	cmp	r8, r1
   13358:	ldr	r1, [sp, #72]	; 0x48
   1335c:	strbcc	r6, [r5, r8]
   13360:	add	r8, r8, #1
   13364:	ldrb	r6, [r1, r7]
   13368:	mov	r7, r3
   1336c:	mov	r3, r0
   13370:	b	131d4 <__snprintf_chk@plt+0x2268>
   13374:	ldr	ip, [sp, #88]	; 0x58
   13378:	cmp	r1, #0
   1337c:	movwne	r1, #1
   13380:	str	r1, [fp, #-56]	; 0xffffffc8
   13384:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13388:	cmp	r0, #0
   1338c:	bne	133bc <__snprintf_chk@plt+0x2450>
   13390:	tst	lr, #1
   13394:	beq	133bc <__snprintf_chk@plt+0x2450>
   13398:	cmp	r8, ip
   1339c:	mov	lr, #0
   133a0:	movcc	r0, #39	; 0x27
   133a4:	strbcc	r0, [r5, r8]
   133a8:	add	r0, r8, #1
   133ac:	add	r8, r8, #2
   133b0:	cmp	r0, ip
   133b4:	movcc	r1, #39	; 0x27
   133b8:	strbcc	r1, [r5, r0]
   133bc:	mov	r1, r9
   133c0:	mov	r0, r6
   133c4:	cmp	r8, ip
   133c8:	strbcc	r0, [r5, r8]
   133cc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   133d0:	add	r8, r8, #1
   133d4:	and	r0, r0, r1
   133d8:	str	r0, [fp, #-48]	; 0xffffffd0
   133dc:	mov	r3, sl
   133e0:	add	r7, r7, #1
   133e4:	b	128d4 <__snprintf_chk@plt+0x1968>
   133e8:	mov	r9, #0
   133ec:	b	13430 <__snprintf_chk@plt+0x24c4>
   133f0:	mov	r9, #0
   133f4:	cmp	r2, r4
   133f8:	bls	13430 <__snprintf_chk@plt+0x24c4>
   133fc:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13400:	ldr	r1, [sp, #24]
   13404:	add	r0, r4, r7
   13408:	mov	r3, r1
   1340c:	ldrb	r1, [r0, r1]
   13410:	cmp	r1, #0
   13414:	beq	1343c <__snprintf_chk@plt+0x24d0>
   13418:	add	r3, r3, #1
   1341c:	add	r1, r7, r3
   13420:	cmp	r1, r2
   13424:	mov	r1, r3
   13428:	bcc	13408 <__snprintf_chk@plt+0x249c>
   1342c:	b	12f34 <__snprintf_chk@plt+0x1fc8>
   13430:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13434:	ldr	r1, [sp, #24]
   13438:	b	12f34 <__snprintf_chk@plt+0x1fc8>
   1343c:	mov	r1, r3
   13440:	b	12f34 <__snprintf_chk@plt+0x1fc8>
   13444:	mov	r9, #0
   13448:	mov	r4, r1
   1344c:	b	12bf0 <__snprintf_chk@plt+0x1c84>
   13450:	mov	sl, r7
   13454:	b	1345c <__snprintf_chk@plt+0x24f0>
   13458:	mvn	sl, #0
   1345c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   13460:	ldr	r2, [fp, #-76]	; 0xffffffb4
   13464:	eor	r0, r1, #2
   13468:	orr	r0, r0, r8
   1346c:	clz	r0, r0
   13470:	lsr	r0, r0, #5
   13474:	tst	r2, r0
   13478:	bne	13520 <__snprintf_chk@plt+0x25b4>
   1347c:	subs	r0, r1, #2
   13480:	movwne	r0, #1
   13484:	orr	r0, r2, r0
   13488:	tst	r0, #1
   1348c:	ldreq	r0, [sp, #60]	; 0x3c
   13490:	ldreq	r1, [fp, #-48]	; 0xffffffd0
   13494:	eoreq	r0, r0, #1
   13498:	tsteq	r0, #1
   1349c:	bne	135b4 <__snprintf_chk@plt+0x2648>
   134a0:	tst	r1, #1
   134a4:	bne	13580 <__snprintf_chk@plt+0x2614>
   134a8:	ldr	r6, [sp, #56]	; 0x38
   134ac:	mov	r9, #0
   134b0:	cmp	r6, #0
   134b4:	beq	135ac <__snprintf_chk@plt+0x2640>
   134b8:	ldr	r0, [sp, #84]	; 0x54
   134bc:	mov	r1, #0
   134c0:	mov	r7, #2
   134c4:	cmp	ip, #0
   134c8:	str	r1, [fp, #-48]	; 0xffffffd0
   134cc:	mov	r1, #0
   134d0:	str	r1, [fp, #-76]	; 0xffffffb4
   134d4:	beq	1263c <__snprintf_chk@plt+0x16d0>
   134d8:	b	135b4 <__snprintf_chk@plt+0x2648>
   134dc:	ldr	r4, [fp, #-80]	; 0xffffffb0
   134e0:	ldr	r1, [fp, #12]
   134e4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   134e8:	mov	r5, r3
   134ec:	mov	ip, r6
   134f0:	mov	r3, sl
   134f4:	b	13544 <__snprintf_chk@plt+0x25d8>
   134f8:	tst	r4, #1
   134fc:	ldr	r5, [fp, #-84]	; 0xffffffac
   13500:	ldr	r4, [fp, #-80]	; 0xffffffb0
   13504:	ldr	r1, [fp, #12]
   13508:	ldr	r3, [sp, #36]	; 0x24
   1350c:	mov	r0, #2
   13510:	movwne	r0, #4
   13514:	mov	r2, r0
   13518:	b	13544 <__snprintf_chk@plt+0x25d8>
   1351c:	ldr	ip, [sp, #88]	; 0x58
   13520:	ldr	r1, [sp, #84]	; 0x54
   13524:	mov	r0, #2
   13528:	tst	r1, #1
   1352c:	movwne	r0, #4
   13530:	ldr	r2, [fp, #-68]	; 0xffffffbc
   13534:	ldr	r1, [fp, #12]
   13538:	mov	r3, sl
   1353c:	cmp	r2, #2
   13540:	moveq	r2, r0
   13544:	mov	r0, #0
   13548:	bic	r1, r1, #2
   1354c:	str	r2, [sp]
   13550:	mov	r2, r4
   13554:	str	r0, [sp, #8]
   13558:	ldr	r0, [sp, #76]	; 0x4c
   1355c:	str	r1, [sp, #4]
   13560:	mov	r1, ip
   13564:	str	r0, [sp, #12]
   13568:	ldr	r0, [sp, #80]	; 0x50
   1356c:	str	r0, [sp, #16]
   13570:	mov	r0, r5
   13574:	bl	125b0 <__snprintf_chk@plt+0x1644>
   13578:	mov	r8, r0
   1357c:	b	13600 <__snprintf_chk@plt+0x2694>
   13580:	mov	r0, #5
   13584:	ldr	r1, [sp, #56]	; 0x38
   13588:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1358c:	mov	r3, sl
   13590:	str	r0, [sp]
   13594:	ldr	r0, [fp, #12]
   13598:	str	r0, [sp, #4]
   1359c:	ldr	r0, [fp, #16]
   135a0:	str	r0, [sp, #8]
   135a4:	ldr	r0, [sp, #76]	; 0x4c
   135a8:	b	13564 <__snprintf_chk@plt+0x25f8>
   135ac:	mov	r0, #0
   135b0:	str	r0, [fp, #-76]	; 0xffffffb4
   135b4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   135b8:	cmp	r1, #0
   135bc:	beq	135f4 <__snprintf_chk@plt+0x2688>
   135c0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   135c4:	tst	r0, #1
   135c8:	bne	135f4 <__snprintf_chk@plt+0x2688>
   135cc:	ldrb	r0, [r1]
   135d0:	cmp	r0, #0
   135d4:	beq	135f4 <__snprintf_chk@plt+0x2688>
   135d8:	add	r1, r1, #1
   135dc:	cmp	r8, ip
   135e0:	strbcc	r0, [r5, r8]
   135e4:	add	r8, r8, #1
   135e8:	ldrb	r0, [r1], #1
   135ec:	cmp	r0, #0
   135f0:	bne	135dc <__snprintf_chk@plt+0x2670>
   135f4:	cmp	r8, ip
   135f8:	movcc	r0, #0
   135fc:	strbcc	r0, [r5, r8]
   13600:	mov	r0, r8
   13604:	sub	sp, fp, #28
   13608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1360c:	mov	r0, #4
   13610:	b	13530 <__snprintf_chk@plt+0x25c4>
   13614:	mov	r4, r1
   13618:	b	13520 <__snprintf_chk@plt+0x25b4>
   1361c:	bl	10f60 <abort@plt>
   13620:	mov	r3, r2
   13624:	mov	r2, #0
   13628:	b	1362c <__snprintf_chk@plt+0x26c0>
   1362c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13630:	add	fp, sp, #28
   13634:	sub	sp, sp, #36	; 0x24
   13638:	movw	r8, #24912	; 0x6150
   1363c:	cmp	r3, #0
   13640:	mov	r4, r2
   13644:	str	r2, [sp, #24]
   13648:	mov	r5, r1
   1364c:	mov	r6, r0
   13650:	str	r0, [sp, #20]
   13654:	movt	r8, #2
   13658:	movne	r8, r3
   1365c:	bl	10ea0 <__errno_location@plt>
   13660:	str	r0, [sp, #28]
   13664:	ldr	r1, [r8, #40]	; 0x28
   13668:	ldr	r2, [r8, #44]	; 0x2c
   1366c:	ldr	r7, [r0]
   13670:	cmp	r4, #0
   13674:	add	sl, r8, #8
   13678:	mov	r0, #0
   1367c:	ldm	r8, {r3, r9}
   13680:	orreq	r9, r9, #1
   13684:	stm	sp, {r3, r9, sl}
   13688:	str	r1, [sp, #12]
   1368c:	str	r2, [sp, #16]
   13690:	mov	r1, #0
   13694:	mov	r2, r6
   13698:	mov	r3, r5
   1369c:	str	r7, [sp, #32]
   136a0:	mov	r7, r5
   136a4:	bl	125b0 <__snprintf_chk@plt+0x1644>
   136a8:	add	r4, r0, #1
   136ac:	mov	r5, r0
   136b0:	mov	r0, r4
   136b4:	bl	143a4 <__snprintf_chk@plt+0x3438>
   136b8:	mov	r6, r0
   136bc:	ldr	r0, [r8]
   136c0:	ldr	r2, [r8, #44]	; 0x2c
   136c4:	ldr	r1, [r8, #40]	; 0x28
   136c8:	mov	r3, r7
   136cc:	stm	sp, {r0, r9, sl}
   136d0:	str	r2, [sp, #16]
   136d4:	ldr	r2, [sp, #20]
   136d8:	str	r1, [sp, #12]
   136dc:	mov	r0, r6
   136e0:	mov	r1, r4
   136e4:	bl	125b0 <__snprintf_chk@plt+0x1644>
   136e8:	ldr	r0, [sp, #24]
   136ec:	ldr	r1, [sp, #32]
   136f0:	ldr	r2, [sp, #28]
   136f4:	cmp	r0, #0
   136f8:	str	r1, [r2]
   136fc:	strne	r5, [r0]
   13700:	mov	r0, r6
   13704:	sub	sp, fp, #28
   13708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1370c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13710:	add	fp, sp, #24
   13714:	movw	r5, #24804	; 0x60e4
   13718:	movw	r8, #24800	; 0x60e0
   1371c:	movt	r5, #2
   13720:	movt	r8, #2
   13724:	ldr	r0, [r5]
   13728:	ldr	r4, [r8]
   1372c:	cmp	r0, #2
   13730:	blt	1375c <__snprintf_chk@plt+0x27f0>
   13734:	add	r7, r4, #12
   13738:	mov	r6, #0
   1373c:	ldr	r0, [r7, r6, lsl #3]
   13740:	bl	14a30 <__snprintf_chk@plt+0x3ac4>
   13744:	ldr	r1, [r5]
   13748:	add	r2, r6, #2
   1374c:	add	r0, r6, #1
   13750:	mov	r6, r0
   13754:	cmp	r2, r1
   13758:	blt	1373c <__snprintf_chk@plt+0x27d0>
   1375c:	ldr	r0, [r4, #4]
   13760:	movw	r9, #24960	; 0x6180
   13764:	movw	r7, #24808	; 0x60e8
   13768:	movt	r9, #2
   1376c:	movt	r7, #2
   13770:	cmp	r0, r9
   13774:	beq	13784 <__snprintf_chk@plt+0x2818>
   13778:	bl	14a30 <__snprintf_chk@plt+0x3ac4>
   1377c:	mov	r0, #256	; 0x100
   13780:	stm	r7, {r0, r9}
   13784:	cmp	r4, r7
   13788:	beq	13798 <__snprintf_chk@plt+0x282c>
   1378c:	mov	r0, r4
   13790:	bl	14a30 <__snprintf_chk@plt+0x3ac4>
   13794:	str	r7, [r8]
   13798:	mov	r0, #1
   1379c:	str	r0, [r5]
   137a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   137a4:	movw	r3, #24912	; 0x6150
   137a8:	mvn	r2, #0
   137ac:	movt	r3, #2
   137b0:	b	137b4 <__snprintf_chk@plt+0x2848>
   137b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   137b8:	add	fp, sp, #28
   137bc:	sub	sp, sp, #44	; 0x2c
   137c0:	mov	r7, r3
   137c4:	str	r2, [sp, #36]	; 0x24
   137c8:	str	r1, [sp, #32]
   137cc:	mov	r5, r0
   137d0:	bl	10ea0 <__errno_location@plt>
   137d4:	cmp	r5, #0
   137d8:	bmi	13948 <__snprintf_chk@plt+0x29dc>
   137dc:	cmn	r5, #-2147483647	; 0x80000001
   137e0:	beq	13948 <__snprintf_chk@plt+0x29dc>
   137e4:	movw	r8, #24804	; 0x60e4
   137e8:	movw	r4, #24800	; 0x60e0
   137ec:	str	r0, [sp, #28]
   137f0:	ldr	r0, [r0]
   137f4:	movt	r8, #2
   137f8:	movt	r4, #2
   137fc:	ldr	r1, [r8]
   13800:	ldr	r6, [r4]
   13804:	str	r0, [sp, #24]
   13808:	cmp	r1, r5
   1380c:	ble	13818 <__snprintf_chk@plt+0x28ac>
   13810:	mov	sl, r6
   13814:	b	13884 <__snprintf_chk@plt+0x2918>
   13818:	movw	r9, #24808	; 0x60e8
   1381c:	mov	r0, #8
   13820:	str	r1, [fp, #-32]	; 0xffffffe0
   13824:	sub	r1, r5, r1
   13828:	mvn	r3, #-2147483648	; 0x80000000
   1382c:	movt	r9, #2
   13830:	str	r0, [sp]
   13834:	add	r2, r1, #1
   13838:	sub	r1, fp, #32
   1383c:	subs	r0, r6, r9
   13840:	movne	r0, r6
   13844:	bl	144d4 <__snprintf_chk@plt+0x3568>
   13848:	mov	sl, r0
   1384c:	cmp	r6, r9
   13850:	str	r0, [r4]
   13854:	bne	13860 <__snprintf_chk@plt+0x28f4>
   13858:	ldrd	r0, [r9]
   1385c:	stm	sl, {r0, r1}
   13860:	ldr	r1, [r8]
   13864:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13868:	add	r0, sl, r1, lsl #3
   1386c:	sub	r1, r2, r1
   13870:	lsl	r2, r1, #3
   13874:	mov	r1, #0
   13878:	bl	10ec4 <memset@plt>
   1387c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13880:	str	r0, [r8]
   13884:	mov	r9, sl
   13888:	ldm	r7, {r0, r1}
   1388c:	orr	r8, r1, #1
   13890:	add	r1, r7, #8
   13894:	ldr	r2, [r7, #40]	; 0x28
   13898:	ldr	r3, [r7, #44]	; 0x2c
   1389c:	ldr	r6, [r9, r5, lsl #3]!
   138a0:	str	r1, [sp, #20]
   138a4:	ldr	r4, [r9, #4]!
   138a8:	stm	sp, {r0, r8}
   138ac:	add	r0, sp, #8
   138b0:	stm	r0, {r1, r2, r3}
   138b4:	ldr	r2, [sp, #32]
   138b8:	ldr	r3, [sp, #36]	; 0x24
   138bc:	mov	r1, r6
   138c0:	mov	r0, r4
   138c4:	bl	125b0 <__snprintf_chk@plt+0x1644>
   138c8:	cmp	r6, r0
   138cc:	bhi	13930 <__snprintf_chk@plt+0x29c4>
   138d0:	add	r6, r0, #1
   138d4:	movw	r0, #24960	; 0x6180
   138d8:	movt	r0, #2
   138dc:	str	r6, [sl, r5, lsl #3]
   138e0:	cmp	r4, r0
   138e4:	beq	138f0 <__snprintf_chk@plt+0x2984>
   138e8:	mov	r0, r4
   138ec:	bl	14a30 <__snprintf_chk@plt+0x3ac4>
   138f0:	mov	r0, r6
   138f4:	bl	143a4 <__snprintf_chk@plt+0x3438>
   138f8:	str	r0, [r9]
   138fc:	mov	r4, r0
   13900:	add	r3, sp, #8
   13904:	ldr	r0, [r7]
   13908:	ldr	r1, [r7, #40]	; 0x28
   1390c:	ldr	r2, [r7, #44]	; 0x2c
   13910:	stm	sp, {r0, r8}
   13914:	ldr	r0, [sp, #20]
   13918:	stm	r3, {r0, r1, r2}
   1391c:	ldr	r2, [sp, #32]
   13920:	ldr	r3, [sp, #36]	; 0x24
   13924:	mov	r0, r4
   13928:	mov	r1, r6
   1392c:	bl	125b0 <__snprintf_chk@plt+0x1644>
   13930:	ldr	r0, [sp, #28]
   13934:	ldr	r1, [sp, #24]
   13938:	str	r1, [r0]
   1393c:	mov	r0, r4
   13940:	sub	sp, fp, #28
   13944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13948:	bl	10f60 <abort@plt>
   1394c:	movw	r3, #24912	; 0x6150
   13950:	movt	r3, #2
   13954:	b	137b4 <__snprintf_chk@plt+0x2848>
   13958:	movw	r3, #24912	; 0x6150
   1395c:	mov	r1, r0
   13960:	mov	r0, #0
   13964:	mvn	r2, #0
   13968:	movt	r3, #2
   1396c:	b	137b4 <__snprintf_chk@plt+0x2848>
   13970:	movw	r3, #24912	; 0x6150
   13974:	mov	r2, r1
   13978:	mov	r1, r0
   1397c:	mov	r0, #0
   13980:	movt	r3, #2
   13984:	b	137b4 <__snprintf_chk@plt+0x2848>
   13988:	push	{fp, lr}
   1398c:	mov	fp, sp
   13990:	sub	sp, sp, #48	; 0x30
   13994:	vmov.i32	q8, #0	; 0x00000000
   13998:	mov	ip, #32
   1399c:	mov	r3, sp
   139a0:	mov	lr, r2
   139a4:	cmp	r1, #10
   139a8:	add	r2, r3, #16
   139ac:	vst1.64	{d16-d17}, [r3], ip
   139b0:	vst1.64	{d16-d17}, [r2]
   139b4:	vst1.64	{d16-d17}, [r3]
   139b8:	beq	139d8 <__snprintf_chk@plt+0x2a6c>
   139bc:	str	r1, [sp]
   139c0:	mov	r3, sp
   139c4:	mov	r1, lr
   139c8:	mvn	r2, #0
   139cc:	bl	137b4 <__snprintf_chk@plt+0x2848>
   139d0:	mov	sp, fp
   139d4:	pop	{fp, pc}
   139d8:	bl	10f60 <abort@plt>
   139dc:	push	{r4, sl, fp, lr}
   139e0:	add	fp, sp, #8
   139e4:	sub	sp, sp, #48	; 0x30
   139e8:	vmov.i32	q8, #0	; 0x00000000
   139ec:	mov	ip, r3
   139f0:	mov	r3, sp
   139f4:	mov	lr, #32
   139f8:	cmp	r1, #10
   139fc:	add	r4, r3, #16
   13a00:	vst1.64	{d16-d17}, [r3], lr
   13a04:	vst1.64	{d16-d17}, [r4]
   13a08:	vst1.64	{d16-d17}, [r3]
   13a0c:	beq	13a2c <__snprintf_chk@plt+0x2ac0>
   13a10:	str	r1, [sp]
   13a14:	mov	r1, r2
   13a18:	mov	r3, sp
   13a1c:	mov	r2, ip
   13a20:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13a24:	sub	sp, fp, #8
   13a28:	pop	{r4, sl, fp, pc}
   13a2c:	bl	10f60 <abort@plt>
   13a30:	mov	r2, r1
   13a34:	mov	r1, r0
   13a38:	mov	r0, #0
   13a3c:	b	13988 <__snprintf_chk@plt+0x2a1c>
   13a40:	mov	r3, r2
   13a44:	mov	r2, r1
   13a48:	mov	r1, r0
   13a4c:	mov	r0, #0
   13a50:	b	139dc <__snprintf_chk@plt+0x2a70>
   13a54:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13a58:	add	fp, sp, #24
   13a5c:	sub	sp, sp, #48	; 0x30
   13a60:	movw	r8, #24912	; 0x6150
   13a64:	mov	lr, r0
   13a68:	mov	r3, sp
   13a6c:	mov	ip, r1
   13a70:	movt	r8, #2
   13a74:	mov	r1, r3
   13a78:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   13a7c:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   13a80:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   13a84:	stm	r1, {r0, r4, r5, r6, r7, r9}
   13a88:	ubfx	r0, r2, #5, #3
   13a8c:	and	r2, r2, #31
   13a90:	mov	r4, #1
   13a94:	add	r0, r3, r0, lsl #2
   13a98:	ldr	r1, [r0, #8]
   13a9c:	bic	r4, r4, r1, lsr r2
   13aa0:	eor	r1, r1, r4, lsl r2
   13aa4:	mov	r2, ip
   13aa8:	str	r1, [r0, #8]
   13aac:	mov	r0, #0
   13ab0:	mov	r1, lr
   13ab4:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13ab8:	sub	sp, fp, #24
   13abc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13ac0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13ac4:	add	fp, sp, #24
   13ac8:	sub	sp, sp, #48	; 0x30
   13acc:	movw	lr, #24912	; 0x6150
   13ad0:	mov	ip, r0
   13ad4:	mov	r3, sp
   13ad8:	movt	lr, #2
   13adc:	mov	r2, r3
   13ae0:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   13ae4:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   13ae8:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   13aec:	stm	r2, {r0, r4, r5, r6, r7, r8}
   13af0:	ubfx	r0, r1, #5, #3
   13af4:	and	r1, r1, #31
   13af8:	mov	r7, #1
   13afc:	add	r0, r3, r0, lsl #2
   13b00:	ldr	r2, [r0, #8]
   13b04:	bic	r7, r7, r2, lsr r1
   13b08:	eor	r1, r2, r7, lsl r1
   13b0c:	mvn	r2, #0
   13b10:	str	r1, [r0, #8]
   13b14:	mov	r0, #0
   13b18:	mov	r1, ip
   13b1c:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13b20:	sub	sp, fp, #24
   13b24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13b28:	push	{r4, r5, r6, r7, fp, lr}
   13b2c:	add	fp, sp, #16
   13b30:	sub	sp, sp, #48	; 0x30
   13b34:	movw	lr, #24912	; 0x6150
   13b38:	mov	ip, r0
   13b3c:	mov	r3, sp
   13b40:	movt	lr, #2
   13b44:	mov	r2, r3
   13b48:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   13b4c:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   13b50:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   13b54:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13b58:	mov	r1, ip
   13b5c:	mvn	r2, #0
   13b60:	ldr	r0, [sp, #12]
   13b64:	orr	r0, r0, #67108864	; 0x4000000
   13b68:	str	r0, [sp, #12]
   13b6c:	mov	r0, #0
   13b70:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13b74:	sub	sp, fp, #16
   13b78:	pop	{r4, r5, r6, r7, fp, pc}
   13b7c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13b80:	add	fp, sp, #24
   13b84:	sub	sp, sp, #48	; 0x30
   13b88:	movw	r8, #24912	; 0x6150
   13b8c:	mov	ip, r1
   13b90:	mov	lr, r0
   13b94:	mov	r3, sp
   13b98:	movt	r8, #2
   13b9c:	mov	r2, r3
   13ba0:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   13ba4:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   13ba8:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   13bac:	stm	r2, {r0, r1, r4, r5, r6, r7}
   13bb0:	mov	r1, lr
   13bb4:	mov	r2, ip
   13bb8:	ldr	r0, [sp, #12]
   13bbc:	orr	r0, r0, #67108864	; 0x4000000
   13bc0:	str	r0, [sp, #12]
   13bc4:	mov	r0, #0
   13bc8:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13bcc:	sub	sp, fp, #24
   13bd0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13bd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13bd8:	add	fp, sp, #24
   13bdc:	sub	sp, sp, #96	; 0x60
   13be0:	vmov.i32	q8, #0	; 0x00000000
   13be4:	mov	lr, sp
   13be8:	mov	ip, r2
   13bec:	cmp	r1, #10
   13bf0:	add	r3, lr, #16
   13bf4:	mov	r2, lr
   13bf8:	vst1.64	{d16-d17}, [r3]
   13bfc:	mov	r3, #28
   13c00:	vst1.64	{d16-d17}, [r2], r3
   13c04:	vst1.32	{d16-d17}, [r2]
   13c08:	beq	13c48 <__snprintf_chk@plt+0x2cdc>
   13c0c:	str	r1, [sp, #48]	; 0x30
   13c10:	add	r3, sp, #48	; 0x30
   13c14:	ldm	lr!, {r2, r4, r5, r6, r7}
   13c18:	add	r1, r3, #4
   13c1c:	stmia	r1!, {r2, r4, r5, r6, r7}
   13c20:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   13c24:	stm	r1, {r2, r4, r5, r6, r7, r8}
   13c28:	mvn	r2, #0
   13c2c:	ldr	r1, [sp, #60]	; 0x3c
   13c30:	orr	r1, r1, #67108864	; 0x4000000
   13c34:	str	r1, [sp, #60]	; 0x3c
   13c38:	mov	r1, ip
   13c3c:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13c40:	sub	sp, fp, #24
   13c44:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13c48:	bl	10f60 <abort@plt>
   13c4c:	push	{fp, lr}
   13c50:	mov	fp, sp
   13c54:	sub	sp, sp, #8
   13c58:	mvn	ip, #0
   13c5c:	str	ip, [sp]
   13c60:	bl	13c6c <__snprintf_chk@plt+0x2d00>
   13c64:	mov	sp, fp
   13c68:	pop	{fp, pc}
   13c6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13c70:	add	fp, sp, #24
   13c74:	sub	sp, sp, #48	; 0x30
   13c78:	movw	ip, #24912	; 0x6150
   13c7c:	mov	lr, r3
   13c80:	mov	r3, sp
   13c84:	cmp	r1, #0
   13c88:	movt	ip, #2
   13c8c:	cmpne	r2, #0
   13c90:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   13c94:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   13c98:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   13c9c:	stm	r3, {r4, r5, r6, r7, r8, r9}
   13ca0:	mov	r3, #10
   13ca4:	str	r3, [sp]
   13ca8:	bne	13cb0 <__snprintf_chk@plt+0x2d44>
   13cac:	bl	10f60 <abort@plt>
   13cb0:	ldr	ip, [fp, #8]
   13cb4:	str	r2, [sp, #44]	; 0x2c
   13cb8:	str	r1, [sp, #40]	; 0x28
   13cbc:	mov	r3, sp
   13cc0:	mov	r1, lr
   13cc4:	mov	r2, ip
   13cc8:	bl	137b4 <__snprintf_chk@plt+0x2848>
   13ccc:	sub	sp, fp, #24
   13cd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13cd4:	push	{fp, lr}
   13cd8:	mov	fp, sp
   13cdc:	sub	sp, sp, #8
   13ce0:	mov	r3, r2
   13ce4:	mov	r2, r1
   13ce8:	mov	r1, r0
   13cec:	mvn	r0, #0
   13cf0:	str	r0, [sp]
   13cf4:	mov	r0, #0
   13cf8:	bl	13c6c <__snprintf_chk@plt+0x2d00>
   13cfc:	mov	sp, fp
   13d00:	pop	{fp, pc}
   13d04:	push	{fp, lr}
   13d08:	mov	fp, sp
   13d0c:	sub	sp, sp, #8
   13d10:	mov	ip, r2
   13d14:	mov	r2, r1
   13d18:	mov	r1, r0
   13d1c:	str	r3, [sp]
   13d20:	mov	r0, #0
   13d24:	mov	r3, ip
   13d28:	bl	13c6c <__snprintf_chk@plt+0x2d00>
   13d2c:	mov	sp, fp
   13d30:	pop	{fp, pc}
   13d34:	movw	r3, #24816	; 0x60f0
   13d38:	movt	r3, #2
   13d3c:	b	137b4 <__snprintf_chk@plt+0x2848>
   13d40:	movw	r3, #24816	; 0x60f0
   13d44:	mov	r2, r1
   13d48:	mov	r1, r0
   13d4c:	mov	r0, #0
   13d50:	movt	r3, #2
   13d54:	b	137b4 <__snprintf_chk@plt+0x2848>
   13d58:	movw	r3, #24816	; 0x60f0
   13d5c:	mvn	r2, #0
   13d60:	movt	r3, #2
   13d64:	b	137b4 <__snprintf_chk@plt+0x2848>
   13d68:	movw	r3, #24816	; 0x60f0
   13d6c:	mov	r1, r0
   13d70:	mov	r0, #0
   13d74:	mvn	r2, #0
   13d78:	movt	r3, #2
   13d7c:	b	137b4 <__snprintf_chk@plt+0x2848>
   13d80:	push	{r4, r5, fp, lr}
   13d84:	add	fp, sp, #8
   13d88:	mov	r5, r0
   13d8c:	mov	r4, r1
   13d90:	mov	r0, #0
   13d94:	mov	r2, #5
   13d98:	mov	r1, r5
   13d9c:	bl	10da4 <dcgettext@plt>
   13da0:	cmp	r0, r5
   13da4:	popne	{r4, r5, fp, pc}
   13da8:	bl	14afc <__snprintf_chk@plt+0x3b90>
   13dac:	ldrb	r1, [r0]
   13db0:	and	r1, r1, #223	; 0xdf
   13db4:	cmp	r1, #71	; 0x47
   13db8:	beq	13e20 <__snprintf_chk@plt+0x2eb4>
   13dbc:	cmp	r1, #85	; 0x55
   13dc0:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13dc4:	ldrb	r1, [r0, #1]
   13dc8:	and	r1, r1, #223	; 0xdf
   13dcc:	cmp	r1, #84	; 0x54
   13dd0:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13dd4:	ldrb	r1, [r0, #2]
   13dd8:	and	r1, r1, #223	; 0xdf
   13ddc:	cmp	r1, #70	; 0x46
   13de0:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13de4:	ldrb	r1, [r0, #3]
   13de8:	cmp	r1, #45	; 0x2d
   13dec:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13df0:	ldrb	r1, [r0, #4]
   13df4:	cmp	r1, #56	; 0x38
   13df8:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13dfc:	ldrb	r0, [r0, #5]
   13e00:	cmp	r0, #0
   13e04:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e08:	ldrb	r1, [r5]
   13e0c:	movw	r2, #21388	; 0x538c
   13e10:	movw	r0, #21392	; 0x5390
   13e14:	movt	r2, #1
   13e18:	movt	r0, #1
   13e1c:	b	13ea8 <__snprintf_chk@plt+0x2f3c>
   13e20:	ldrb	r1, [r0, #1]
   13e24:	and	r1, r1, #223	; 0xdf
   13e28:	cmp	r1, #66	; 0x42
   13e2c:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e30:	ldrb	r1, [r0, #2]
   13e34:	cmp	r1, #49	; 0x31
   13e38:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e3c:	ldrb	r1, [r0, #3]
   13e40:	cmp	r1, #56	; 0x38
   13e44:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e48:	ldrb	r1, [r0, #4]
   13e4c:	cmp	r1, #48	; 0x30
   13e50:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e54:	ldrb	r1, [r0, #5]
   13e58:	cmp	r1, #51	; 0x33
   13e5c:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e60:	ldrb	r1, [r0, #6]
   13e64:	cmp	r1, #48	; 0x30
   13e68:	bne	13e78 <__snprintf_chk@plt+0x2f0c>
   13e6c:	ldrb	r0, [r0, #7]
   13e70:	cmp	r0, #0
   13e74:	beq	13e94 <__snprintf_chk@plt+0x2f28>
   13e78:	movw	r1, #21382	; 0x5386
   13e7c:	movw	r0, #21386	; 0x538a
   13e80:	cmp	r4, #9
   13e84:	movt	r1, #1
   13e88:	movt	r0, #1
   13e8c:	moveq	r0, r1
   13e90:	pop	{r4, r5, fp, pc}
   13e94:	ldrb	r1, [r5]
   13e98:	movw	r2, #21396	; 0x5394
   13e9c:	movw	r0, #21400	; 0x5398
   13ea0:	movt	r2, #1
   13ea4:	movt	r0, #1
   13ea8:	cmp	r1, #96	; 0x60
   13eac:	moveq	r0, r2
   13eb0:	pop	{r4, r5, fp, pc}
   13eb4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13eb8:	add	fp, sp, #24
   13ebc:	sub	sp, sp, #32
   13ec0:	ldr	r6, [fp, #12]
   13ec4:	ldr	r7, [fp, #8]
   13ec8:	mov	r4, r2
   13ecc:	mov	r8, r0
   13ed0:	cmp	r1, #0
   13ed4:	beq	13efc <__snprintf_chk@plt+0x2f90>
   13ed8:	movw	r2, #21488	; 0x53f0
   13edc:	mov	r5, r1
   13ee0:	str	r3, [sp, #4]
   13ee4:	str	r4, [sp]
   13ee8:	mov	r0, r8
   13eec:	mov	r1, #1
   13ef0:	movt	r2, #1
   13ef4:	mov	r3, r5
   13ef8:	b	13f14 <__snprintf_chk@plt+0x2fa8>
   13efc:	movw	r2, #21500	; 0x53fc
   13f00:	str	r3, [sp]
   13f04:	mov	r0, r8
   13f08:	mov	r1, #1
   13f0c:	mov	r3, r4
   13f10:	movt	r2, #1
   13f14:	bl	10ef4 <__fprintf_chk@plt>
   13f18:	movw	r1, #21507	; 0x5403
   13f1c:	mov	r0, #0
   13f20:	mov	r2, #5
   13f24:	movt	r1, #1
   13f28:	bl	10da4 <dcgettext@plt>
   13f2c:	movw	r2, #22225	; 0x56d1
   13f30:	mov	r3, r0
   13f34:	movw	r0, #2022	; 0x7e6
   13f38:	mov	r1, #1
   13f3c:	movt	r2, #1
   13f40:	str	r0, [sp]
   13f44:	mov	r0, r8
   13f48:	bl	10ef4 <__fprintf_chk@plt>
   13f4c:	movw	r4, #19925	; 0x4dd5
   13f50:	mov	r1, r8
   13f54:	movt	r4, #1
   13f58:	mov	r0, r4
   13f5c:	bl	10d44 <fputs_unlocked@plt>
   13f60:	movw	r1, #21511	; 0x5407
   13f64:	mov	r0, #0
   13f68:	mov	r2, #5
   13f6c:	movt	r1, #1
   13f70:	bl	10da4 <dcgettext@plt>
   13f74:	movw	r3, #21682	; 0x54b2
   13f78:	mov	r2, r0
   13f7c:	mov	r0, r8
   13f80:	mov	r1, #1
   13f84:	movt	r3, #1
   13f88:	bl	10ef4 <__fprintf_chk@plt>
   13f8c:	mov	r0, r4
   13f90:	mov	r1, r8
   13f94:	bl	10d44 <fputs_unlocked@plt>
   13f98:	cmp	r6, #9
   13f9c:	bhi	14000 <__snprintf_chk@plt+0x3094>
   13fa0:	add	r0, pc, #0
   13fa4:	ldr	pc, [r0, r6, lsl #2]
   13fa8:	ldrdeq	r4, [r1], -r8
   13fac:	ldrdeq	r3, [r1], -r0
   13fb0:	andeq	r4, r1, ip
   13fb4:	andeq	r4, r1, r4, lsr r0
   13fb8:	andeq	r4, r1, ip, asr r0
   13fbc:	andeq	r4, r1, r4, lsl #1
   13fc0:	andeq	r4, r1, ip, lsr #1
   13fc4:	andeq	r4, r1, r4, ror #1
   13fc8:	andeq	r4, r1, r4, lsl #3
   13fcc:	andeq	r4, r1, ip, lsr #2
   13fd0:	movw	r1, #21716	; 0x54d4
   13fd4:	mov	r0, #0
   13fd8:	mov	r2, #5
   13fdc:	movt	r1, #1
   13fe0:	bl	10da4 <dcgettext@plt>
   13fe4:	ldr	r3, [r7]
   13fe8:	mov	r2, r0
   13fec:	mov	r0, r8
   13ff0:	mov	r1, #1
   13ff4:	sub	sp, fp, #24
   13ff8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   13ffc:	b	10ef4 <__fprintf_chk@plt>
   14000:	movw	r1, #22035	; 0x5613
   14004:	movt	r1, #1
   14008:	b	14134 <__snprintf_chk@plt+0x31c8>
   1400c:	movw	r1, #21732	; 0x54e4
   14010:	mov	r0, #0
   14014:	mov	r2, #5
   14018:	movt	r1, #1
   1401c:	bl	10da4 <dcgettext@plt>
   14020:	mov	r2, r0
   14024:	ldr	r3, [r7]
   14028:	ldr	r0, [r7, #4]
   1402c:	str	r0, [sp]
   14030:	b	14120 <__snprintf_chk@plt+0x31b4>
   14034:	movw	r1, #21755	; 0x54fb
   14038:	mov	r0, #0
   1403c:	mov	r2, #5
   14040:	movt	r1, #1
   14044:	bl	10da4 <dcgettext@plt>
   14048:	mov	r2, r0
   1404c:	ldr	r3, [r7]
   14050:	ldmib	r7, {r0, r1}
   14054:	stm	sp, {r0, r1}
   14058:	b	14120 <__snprintf_chk@plt+0x31b4>
   1405c:	movw	r1, #21783	; 0x5517
   14060:	mov	r0, #0
   14064:	mov	r2, #5
   14068:	movt	r1, #1
   1406c:	bl	10da4 <dcgettext@plt>
   14070:	ldr	r3, [r7]
   14074:	mov	r2, r0
   14078:	ldmib	r7, {r0, r1, r7}
   1407c:	stm	sp, {r0, r1, r7}
   14080:	b	14120 <__snprintf_chk@plt+0x31b4>
   14084:	movw	r1, #21815	; 0x5537
   14088:	mov	r0, #0
   1408c:	mov	r2, #5
   14090:	movt	r1, #1
   14094:	bl	10da4 <dcgettext@plt>
   14098:	ldr	r3, [r7]
   1409c:	mov	r2, r0
   140a0:	ldmib	r7, {r0, r1, r6, r7}
   140a4:	stm	sp, {r0, r1, r6, r7}
   140a8:	b	14120 <__snprintf_chk@plt+0x31b4>
   140ac:	movw	r1, #21851	; 0x555b
   140b0:	mov	r0, #0
   140b4:	mov	r2, #5
   140b8:	movt	r1, #1
   140bc:	bl	10da4 <dcgettext@plt>
   140c0:	mov	r2, r0
   140c4:	ldr	r3, [r7]
   140c8:	ldmib	r7, {r0, r1, r6}
   140cc:	ldr	r5, [r7, #16]
   140d0:	ldr	r7, [r7, #20]
   140d4:	stm	sp, {r0, r1, r6}
   140d8:	str	r5, [sp, #12]
   140dc:	str	r7, [sp, #16]
   140e0:	b	14120 <__snprintf_chk@plt+0x31b4>
   140e4:	movw	r1, #21891	; 0x5583
   140e8:	mov	r0, #0
   140ec:	mov	r2, #5
   140f0:	movt	r1, #1
   140f4:	bl	10da4 <dcgettext@plt>
   140f8:	mov	r2, r0
   140fc:	ldr	r3, [r7]
   14100:	ldmib	r7, {r0, r1, r6}
   14104:	ldr	r5, [r7, #16]
   14108:	ldr	r4, [r7, #20]
   1410c:	ldr	r7, [r7, #24]
   14110:	stm	sp, {r0, r1, r6}
   14114:	str	r5, [sp, #12]
   14118:	str	r4, [sp, #16]
   1411c:	str	r7, [sp, #20]
   14120:	mov	r0, r8
   14124:	mov	r1, #1
   14128:	b	141d4 <__snprintf_chk@plt+0x3268>
   1412c:	movw	r1, #21983	; 0x55df
   14130:	movt	r1, #1
   14134:	mov	r0, #0
   14138:	mov	r2, #5
   1413c:	bl	10da4 <dcgettext@plt>
   14140:	mov	ip, r0
   14144:	ldr	r3, [r7]
   14148:	ldr	r0, [r7, #4]
   1414c:	ldr	r1, [r7, #8]
   14150:	ldr	r6, [r7, #12]
   14154:	ldr	r5, [r7, #16]
   14158:	ldr	r4, [r7, #20]
   1415c:	ldr	r2, [r7, #24]
   14160:	ldr	lr, [r7, #28]
   14164:	ldr	r7, [r7, #32]
   14168:	stm	sp, {r0, r1, r6}
   1416c:	str	r5, [sp, #12]
   14170:	str	r4, [sp, #16]
   14174:	str	r2, [sp, #20]
   14178:	str	lr, [sp, #24]
   1417c:	str	r7, [sp, #28]
   14180:	b	141c8 <__snprintf_chk@plt+0x325c>
   14184:	movw	r1, #21935	; 0x55af
   14188:	mov	r0, #0
   1418c:	mov	r2, #5
   14190:	movt	r1, #1
   14194:	bl	10da4 <dcgettext@plt>
   14198:	mov	ip, r0
   1419c:	ldr	r3, [r7]
   141a0:	ldmib	r7, {r0, r1, r6}
   141a4:	ldr	r5, [r7, #16]
   141a8:	ldr	r4, [r7, #20]
   141ac:	ldr	r2, [r7, #24]
   141b0:	ldr	r7, [r7, #28]
   141b4:	stm	sp, {r0, r1, r6}
   141b8:	str	r5, [sp, #12]
   141bc:	str	r4, [sp, #16]
   141c0:	str	r2, [sp, #20]
   141c4:	str	r7, [sp, #24]
   141c8:	mov	r0, r8
   141cc:	mov	r1, #1
   141d0:	mov	r2, ip
   141d4:	bl	10ef4 <__fprintf_chk@plt>
   141d8:	sub	sp, fp, #24
   141dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   141e0:	push	{r4, sl, fp, lr}
   141e4:	add	fp, sp, #8
   141e8:	sub	sp, sp, #8
   141ec:	ldr	ip, [fp, #8]
   141f0:	mov	lr, #0
   141f4:	ldr	r4, [ip, lr, lsl #2]
   141f8:	add	lr, lr, #1
   141fc:	cmp	r4, #0
   14200:	bne	141f4 <__snprintf_chk@plt+0x3288>
   14204:	sub	r4, lr, #1
   14208:	str	ip, [sp]
   1420c:	str	r4, [sp, #4]
   14210:	bl	13eb4 <__snprintf_chk@plt+0x2f48>
   14214:	sub	sp, fp, #8
   14218:	pop	{r4, sl, fp, pc}
   1421c:	push	{r4, r5, fp, lr}
   14220:	add	fp, sp, #8
   14224:	sub	sp, sp, #48	; 0x30
   14228:	ldr	r4, [fp, #8]
   1422c:	mov	ip, #0
   14230:	add	lr, sp, #8
   14234:	ldr	r5, [r4]
   14238:	cmp	r5, #0
   1423c:	str	r5, [lr, ip, lsl #2]
   14240:	beq	14258 <__snprintf_chk@plt+0x32ec>
   14244:	add	ip, ip, #1
   14248:	add	r4, r4, #4
   1424c:	cmp	ip, #10
   14250:	bne	14234 <__snprintf_chk@plt+0x32c8>
   14254:	mov	ip, #10
   14258:	str	lr, [sp]
   1425c:	str	ip, [sp, #4]
   14260:	bl	13eb4 <__snprintf_chk@plt+0x2f48>
   14264:	sub	sp, fp, #8
   14268:	pop	{r4, r5, fp, pc}
   1426c:	push	{fp, lr}
   14270:	mov	fp, sp
   14274:	sub	sp, sp, #8
   14278:	add	ip, fp, #8
   1427c:	str	ip, [sp, #4]
   14280:	str	ip, [sp]
   14284:	bl	1421c <__snprintf_chk@plt+0x32b0>
   14288:	mov	sp, fp
   1428c:	pop	{fp, pc}
   14290:	push	{fp, lr}
   14294:	mov	fp, sp
   14298:	movw	r0, #24884	; 0x6134
   1429c:	movt	r0, #2
   142a0:	ldr	r1, [r0]
   142a4:	movw	r0, #19925	; 0x4dd5
   142a8:	movt	r0, #1
   142ac:	bl	10d44 <fputs_unlocked@plt>
   142b0:	movw	r1, #22095	; 0x564f
   142b4:	mov	r0, #0
   142b8:	mov	r2, #5
   142bc:	movt	r1, #1
   142c0:	bl	10da4 <dcgettext@plt>
   142c4:	movw	r2, #22115	; 0x5663
   142c8:	mov	r1, r0
   142cc:	mov	r0, #1
   142d0:	movt	r2, #1
   142d4:	bl	10ed0 <__printf_chk@plt>
   142d8:	movw	r1, #22137	; 0x5679
   142dc:	mov	r0, #0
   142e0:	mov	r2, #5
   142e4:	movt	r1, #1
   142e8:	bl	10da4 <dcgettext@plt>
   142ec:	movw	r2, #20060	; 0x4e5c
   142f0:	movw	r3, #20897	; 0x51a1
   142f4:	mov	r1, r0
   142f8:	mov	r0, #1
   142fc:	movt	r2, #1
   14300:	movt	r3, #1
   14304:	bl	10ed0 <__printf_chk@plt>
   14308:	movw	r1, #22157	; 0x568d
   1430c:	mov	r0, #0
   14310:	mov	r2, #5
   14314:	movt	r1, #1
   14318:	bl	10da4 <dcgettext@plt>
   1431c:	movw	r2, #22196	; 0x56b4
   14320:	mov	r1, r0
   14324:	mov	r0, #1
   14328:	movt	r2, #1
   1432c:	pop	{fp, lr}
   14330:	b	10ed0 <__printf_chk@plt>
   14334:	b	14338 <__snprintf_chk@plt+0x33cc>
   14338:	push	{r4, r5, r6, sl, fp, lr}
   1433c:	add	fp, sp, #16
   14340:	mov	r4, r2
   14344:	mov	r5, r1
   14348:	mov	r6, r0
   1434c:	bl	14b98 <__snprintf_chk@plt+0x3c2c>
   14350:	cmp	r0, #0
   14354:	popne	{r4, r5, r6, sl, fp, pc}
   14358:	cmp	r6, #0
   1435c:	beq	14370 <__snprintf_chk@plt+0x3404>
   14360:	cmp	r5, #0
   14364:	cmpne	r4, #0
   14368:	bne	14370 <__snprintf_chk@plt+0x3404>
   1436c:	pop	{r4, r5, r6, sl, fp, pc}
   14370:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14374:	push	{fp, lr}
   14378:	mov	fp, sp
   1437c:	bl	14838 <__snprintf_chk@plt+0x38cc>
   14380:	cmp	r0, #0
   14384:	popne	{fp, pc}
   14388:	bl	147a0 <__snprintf_chk@plt+0x3834>
   1438c:	push	{fp, lr}
   14390:	mov	fp, sp
   14394:	bl	14838 <__snprintf_chk@plt+0x38cc>
   14398:	cmp	r0, #0
   1439c:	popne	{fp, pc}
   143a0:	bl	147a0 <__snprintf_chk@plt+0x3834>
   143a4:	push	{fp, lr}
   143a8:	mov	fp, sp
   143ac:	bl	14838 <__snprintf_chk@plt+0x38cc>
   143b0:	cmp	r0, #0
   143b4:	popne	{fp, pc}
   143b8:	bl	147a0 <__snprintf_chk@plt+0x3834>
   143bc:	push	{r4, r5, fp, lr}
   143c0:	add	fp, sp, #8
   143c4:	mov	r4, r1
   143c8:	mov	r5, r0
   143cc:	bl	14868 <__snprintf_chk@plt+0x38fc>
   143d0:	cmp	r0, #0
   143d4:	popne	{r4, r5, fp, pc}
   143d8:	cmp	r5, #0
   143dc:	beq	143ec <__snprintf_chk@plt+0x3480>
   143e0:	cmp	r4, #0
   143e4:	bne	143ec <__snprintf_chk@plt+0x3480>
   143e8:	pop	{r4, r5, fp, pc}
   143ec:	bl	147a0 <__snprintf_chk@plt+0x3834>
   143f0:	push	{fp, lr}
   143f4:	mov	fp, sp
   143f8:	cmp	r1, #0
   143fc:	orreq	r1, r1, #1
   14400:	bl	14868 <__snprintf_chk@plt+0x38fc>
   14404:	cmp	r0, #0
   14408:	popne	{fp, pc}
   1440c:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14410:	push	{fp, lr}
   14414:	mov	fp, sp
   14418:	clz	r3, r2
   1441c:	lsr	ip, r3, #5
   14420:	clz	r3, r1
   14424:	lsr	r3, r3, #5
   14428:	orrs	r3, r3, ip
   1442c:	movwne	r1, #1
   14430:	movwne	r2, #1
   14434:	bl	14b98 <__snprintf_chk@plt+0x3c2c>
   14438:	cmp	r0, #0
   1443c:	popne	{fp, pc}
   14440:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14444:	push	{fp, lr}
   14448:	mov	fp, sp
   1444c:	mov	r2, r1
   14450:	mov	r1, r0
   14454:	mov	r0, #0
   14458:	bl	14b98 <__snprintf_chk@plt+0x3c2c>
   1445c:	cmp	r0, #0
   14460:	popne	{fp, pc}
   14464:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14468:	mov	r2, r1
   1446c:	mov	r1, r0
   14470:	mov	r0, #0
   14474:	b	14410 <__snprintf_chk@plt+0x34a4>
   14478:	mov	r2, #1
   1447c:	b	14480 <__snprintf_chk@plt+0x3514>
   14480:	push	{r4, r5, fp, lr}
   14484:	add	fp, sp, #8
   14488:	ldr	r5, [r1]
   1448c:	mov	r4, r1
   14490:	cmp	r0, #0
   14494:	beq	144ac <__snprintf_chk@plt+0x3540>
   14498:	mov	r1, #1
   1449c:	add	r1, r1, r5, lsr #1
   144a0:	adds	r5, r5, r1
   144a4:	bcc	144c4 <__snprintf_chk@plt+0x3558>
   144a8:	bl	147a0 <__snprintf_chk@plt+0x3834>
   144ac:	cmp	r5, #0
   144b0:	bne	144c4 <__snprintf_chk@plt+0x3558>
   144b4:	mov	r1, #64	; 0x40
   144b8:	cmp	r2, #64	; 0x40
   144bc:	udiv	r5, r1, r2
   144c0:	addhi	r5, r5, #1
   144c4:	mov	r1, r5
   144c8:	bl	14338 <__snprintf_chk@plt+0x33cc>
   144cc:	str	r5, [r4]
   144d0:	pop	{r4, r5, fp, pc}
   144d4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   144d8:	add	fp, sp, #24
   144dc:	ldr	r6, [r1]
   144e0:	mov	r8, r1
   144e4:	ldr	r4, [fp, #8]
   144e8:	add	r1, r6, r6, asr #1
   144ec:	cmp	r1, r6
   144f0:	mvnvs	r1, #-2147483648	; 0x80000000
   144f4:	cmp	r1, r3
   144f8:	mov	r5, r1
   144fc:	movgt	r5, r3
   14500:	cmn	r3, #1
   14504:	movle	r5, r1
   14508:	cmn	r4, #1
   1450c:	ble	1452c <__snprintf_chk@plt+0x35c0>
   14510:	cmp	r4, #0
   14514:	beq	14580 <__snprintf_chk@plt+0x3614>
   14518:	cmn	r5, #1
   1451c:	ble	14554 <__snprintf_chk@plt+0x35e8>
   14520:	mvn	r7, #-2147483648	; 0x80000000
   14524:	udiv	r1, r7, r4
   14528:	b	14548 <__snprintf_chk@plt+0x35dc>
   1452c:	cmn	r5, #1
   14530:	ble	14570 <__snprintf_chk@plt+0x3604>
   14534:	cmn	r4, #1
   14538:	beq	14580 <__snprintf_chk@plt+0x3614>
   1453c:	mov	r1, #-2147483648	; 0x80000000
   14540:	mvn	r7, #-2147483648	; 0x80000000
   14544:	sdiv	r1, r1, r4
   14548:	cmp	r1, r5
   1454c:	bge	14580 <__snprintf_chk@plt+0x3614>
   14550:	b	14590 <__snprintf_chk@plt+0x3624>
   14554:	beq	14580 <__snprintf_chk@plt+0x3614>
   14558:	mov	r1, #-2147483648	; 0x80000000
   1455c:	mvn	r7, #-2147483648	; 0x80000000
   14560:	sdiv	r1, r1, r5
   14564:	cmp	r1, r4
   14568:	bge	14580 <__snprintf_chk@plt+0x3614>
   1456c:	b	14590 <__snprintf_chk@plt+0x3624>
   14570:	mvn	r7, #-2147483648	; 0x80000000
   14574:	sdiv	r1, r7, r4
   14578:	cmp	r5, r1
   1457c:	blt	14590 <__snprintf_chk@plt+0x3624>
   14580:	mul	r1, r5, r4
   14584:	mov	r7, #64	; 0x40
   14588:	cmp	r1, #63	; 0x3f
   1458c:	bgt	14598 <__snprintf_chk@plt+0x362c>
   14590:	sdiv	r5, r7, r4
   14594:	mul	r1, r5, r4
   14598:	cmp	r0, #0
   1459c:	moveq	r7, #0
   145a0:	streq	r7, [r8]
   145a4:	sub	r7, r5, r6
   145a8:	cmp	r7, r2
   145ac:	bge	14650 <__snprintf_chk@plt+0x36e4>
   145b0:	add	r5, r6, r2
   145b4:	mov	r2, #0
   145b8:	mov	r1, #0
   145bc:	cmp	r5, r3
   145c0:	movwgt	r2, #1
   145c4:	cmn	r3, #1
   145c8:	movwgt	r1, #1
   145cc:	cmp	r5, r6
   145d0:	bvs	14638 <__snprintf_chk@plt+0x36cc>
   145d4:	ands	r1, r1, r2
   145d8:	bne	14638 <__snprintf_chk@plt+0x36cc>
   145dc:	cmn	r4, #1
   145e0:	ble	14600 <__snprintf_chk@plt+0x3694>
   145e4:	cmp	r4, #0
   145e8:	beq	1464c <__snprintf_chk@plt+0x36e0>
   145ec:	cmn	r5, #1
   145f0:	ble	14624 <__snprintf_chk@plt+0x36b8>
   145f4:	mvn	r1, #-2147483648	; 0x80000000
   145f8:	udiv	r1, r1, r4
   145fc:	b	14618 <__snprintf_chk@plt+0x36ac>
   14600:	cmn	r5, #1
   14604:	ble	1463c <__snprintf_chk@plt+0x36d0>
   14608:	cmn	r4, #1
   1460c:	beq	1464c <__snprintf_chk@plt+0x36e0>
   14610:	mov	r1, #-2147483648	; 0x80000000
   14614:	sdiv	r1, r1, r4
   14618:	cmp	r1, r5
   1461c:	bge	1464c <__snprintf_chk@plt+0x36e0>
   14620:	b	14638 <__snprintf_chk@plt+0x36cc>
   14624:	beq	1464c <__snprintf_chk@plt+0x36e0>
   14628:	mov	r1, #-2147483648	; 0x80000000
   1462c:	sdiv	r1, r1, r5
   14630:	cmp	r1, r4
   14634:	bge	1464c <__snprintf_chk@plt+0x36e0>
   14638:	bl	147a0 <__snprintf_chk@plt+0x3834>
   1463c:	mvn	r1, #-2147483648	; 0x80000000
   14640:	sdiv	r1, r1, r4
   14644:	cmp	r5, r1
   14648:	blt	14638 <__snprintf_chk@plt+0x36cc>
   1464c:	mul	r1, r5, r4
   14650:	bl	143bc <__snprintf_chk@plt+0x3450>
   14654:	str	r5, [r8]
   14658:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1465c:	push	{fp, lr}
   14660:	mov	fp, sp
   14664:	mov	r1, #1
   14668:	bl	147e4 <__snprintf_chk@plt+0x3878>
   1466c:	cmp	r0, #0
   14670:	popne	{fp, pc}
   14674:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14678:	push	{fp, lr}
   1467c:	mov	fp, sp
   14680:	bl	147e4 <__snprintf_chk@plt+0x3878>
   14684:	cmp	r0, #0
   14688:	popne	{fp, pc}
   1468c:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14690:	push	{fp, lr}
   14694:	mov	fp, sp
   14698:	mov	r1, #1
   1469c:	bl	147e4 <__snprintf_chk@plt+0x3878>
   146a0:	cmp	r0, #0
   146a4:	popne	{fp, pc}
   146a8:	bl	147a0 <__snprintf_chk@plt+0x3834>
   146ac:	push	{fp, lr}
   146b0:	mov	fp, sp
   146b4:	bl	147e4 <__snprintf_chk@plt+0x3878>
   146b8:	cmp	r0, #0
   146bc:	popne	{fp, pc}
   146c0:	bl	147a0 <__snprintf_chk@plt+0x3834>
   146c4:	push	{r4, r5, fp, lr}
   146c8:	add	fp, sp, #8
   146cc:	mov	r5, r0
   146d0:	mov	r0, r1
   146d4:	mov	r4, r1
   146d8:	bl	14838 <__snprintf_chk@plt+0x38cc>
   146dc:	cmp	r0, #0
   146e0:	beq	146f4 <__snprintf_chk@plt+0x3788>
   146e4:	mov	r1, r5
   146e8:	mov	r2, r4
   146ec:	pop	{r4, r5, fp, lr}
   146f0:	b	10d80 <memcpy@plt>
   146f4:	bl	147a0 <__snprintf_chk@plt+0x3834>
   146f8:	push	{r4, r5, fp, lr}
   146fc:	add	fp, sp, #8
   14700:	mov	r5, r0
   14704:	mov	r0, r1
   14708:	mov	r4, r1
   1470c:	bl	14838 <__snprintf_chk@plt+0x38cc>
   14710:	cmp	r0, #0
   14714:	beq	14728 <__snprintf_chk@plt+0x37bc>
   14718:	mov	r1, r5
   1471c:	mov	r2, r4
   14720:	pop	{r4, r5, fp, lr}
   14724:	b	10d80 <memcpy@plt>
   14728:	bl	147a0 <__snprintf_chk@plt+0x3834>
   1472c:	push	{r4, r5, fp, lr}
   14730:	add	fp, sp, #8
   14734:	mov	r5, r0
   14738:	add	r0, r1, #1
   1473c:	mov	r4, r1
   14740:	bl	14838 <__snprintf_chk@plt+0x38cc>
   14744:	cmp	r0, #0
   14748:	beq	14764 <__snprintf_chk@plt+0x37f8>
   1474c:	mov	r1, #0
   14750:	mov	r2, r4
   14754:	strb	r1, [r0, r4]
   14758:	mov	r1, r5
   1475c:	pop	{r4, r5, fp, lr}
   14760:	b	10d80 <memcpy@plt>
   14764:	bl	147a0 <__snprintf_chk@plt+0x3834>
   14768:	push	{r4, r5, fp, lr}
   1476c:	add	fp, sp, #8
   14770:	mov	r4, r0
   14774:	bl	10e94 <strlen@plt>
   14778:	add	r5, r0, #1
   1477c:	mov	r0, r5
   14780:	bl	14838 <__snprintf_chk@plt+0x38cc>
   14784:	cmp	r0, #0
   14788:	beq	1479c <__snprintf_chk@plt+0x3830>
   1478c:	mov	r1, r4
   14790:	mov	r2, r5
   14794:	pop	{r4, r5, fp, lr}
   14798:	b	10d80 <memcpy@plt>
   1479c:	bl	147a0 <__snprintf_chk@plt+0x3834>
   147a0:	push	{fp, lr}
   147a4:	mov	fp, sp
   147a8:	movw	r0, #24792	; 0x60d8
   147ac:	movw	r1, #22272	; 0x5700
   147b0:	mov	r2, #5
   147b4:	movt	r0, #2
   147b8:	movt	r1, #1
   147bc:	ldr	r4, [r0]
   147c0:	mov	r0, #0
   147c4:	bl	10da4 <dcgettext@plt>
   147c8:	movw	r2, #21168	; 0x52b0
   147cc:	mov	r3, r0
   147d0:	mov	r0, r4
   147d4:	mov	r1, #0
   147d8:	movt	r2, #1
   147dc:	bl	10e10 <error@plt>
   147e0:	bl	10f60 <abort@plt>
   147e4:	clz	r2, r1
   147e8:	clz	r3, r0
   147ec:	lsr	r2, r2, #5
   147f0:	lsr	r3, r3, #5
   147f4:	orrs	r2, r3, r2
   147f8:	movwne	r1, #1
   147fc:	movwne	r0, #1
   14800:	cmp	r1, #0
   14804:	beq	14834 <__snprintf_chk@plt+0x38c8>
   14808:	mvn	r2, #-2147483648	; 0x80000000
   1480c:	udiv	r2, r2, r1
   14810:	cmp	r2, r0
   14814:	bcs	14834 <__snprintf_chk@plt+0x38c8>
   14818:	push	{fp, lr}
   1481c:	mov	fp, sp
   14820:	bl	10ea0 <__errno_location@plt>
   14824:	mov	r1, #12
   14828:	str	r1, [r0]
   1482c:	mov	r0, #0
   14830:	pop	{fp, pc}
   14834:	b	10d38 <calloc@plt>
   14838:	cmp	r0, #0
   1483c:	movweq	r0, #1
   14840:	cmn	r0, #1
   14844:	ble	1484c <__snprintf_chk@plt+0x38e0>
   14848:	b	10e34 <malloc@plt>
   1484c:	push	{fp, lr}
   14850:	mov	fp, sp
   14854:	bl	10ea0 <__errno_location@plt>
   14858:	mov	r1, #12
   1485c:	str	r1, [r0]
   14860:	mov	r0, #0
   14864:	pop	{fp, pc}
   14868:	push	{fp, lr}
   1486c:	mov	fp, sp
   14870:	cmp	r0, #0
   14874:	beq	14890 <__snprintf_chk@plt+0x3924>
   14878:	cmp	r1, #0
   1487c:	beq	1489c <__snprintf_chk@plt+0x3930>
   14880:	cmn	r1, #1
   14884:	ble	148a4 <__snprintf_chk@plt+0x3938>
   14888:	pop	{fp, lr}
   1488c:	b	10db0 <realloc@plt>
   14890:	mov	r0, r1
   14894:	pop	{fp, lr}
   14898:	b	14838 <__snprintf_chk@plt+0x38cc>
   1489c:	bl	14a30 <__snprintf_chk@plt+0x3ac4>
   148a0:	b	148b0 <__snprintf_chk@plt+0x3944>
   148a4:	bl	10ea0 <__errno_location@plt>
   148a8:	mov	r1, #12
   148ac:	str	r1, [r0]
   148b0:	mov	r0, #0
   148b4:	pop	{fp, pc}
   148b8:	push	{r4, r5, r6, sl, fp, lr}
   148bc:	add	fp, sp, #16
   148c0:	mov	r4, r0
   148c4:	bl	10dec <__fpending@plt>
   148c8:	mov	r5, r0
   148cc:	mov	r0, r4
   148d0:	bl	10df8 <ferror_unlocked@plt>
   148d4:	mov	r6, r0
   148d8:	mov	r0, r4
   148dc:	bl	14938 <__snprintf_chk@plt+0x39cc>
   148e0:	cmp	r6, #0
   148e4:	beq	14904 <__snprintf_chk@plt+0x3998>
   148e8:	mvn	r4, #0
   148ec:	cmp	r0, #0
   148f0:	bne	14930 <__snprintf_chk@plt+0x39c4>
   148f4:	bl	10ea0 <__errno_location@plt>
   148f8:	mov	r1, #0
   148fc:	str	r1, [r0]
   14900:	b	14930 <__snprintf_chk@plt+0x39c4>
   14904:	cmp	r0, #0
   14908:	mov	r4, r0
   1490c:	mvnne	r4, #0
   14910:	cmp	r5, #0
   14914:	bne	14930 <__snprintf_chk@plt+0x39c4>
   14918:	cmp	r0, #0
   1491c:	beq	14930 <__snprintf_chk@plt+0x39c4>
   14920:	bl	10ea0 <__errno_location@plt>
   14924:	ldr	r0, [r0]
   14928:	subs	r4, r0, #9
   1492c:	mvnne	r4, #0
   14930:	mov	r0, r4
   14934:	pop	{r4, r5, r6, sl, fp, pc}
   14938:	push	{r4, r5, r6, sl, fp, lr}
   1493c:	add	fp, sp, #16
   14940:	sub	sp, sp, #8
   14944:	mov	r4, r0
   14948:	bl	10ee8 <fileno@plt>
   1494c:	cmn	r0, #1
   14950:	ble	149c4 <__snprintf_chk@plt+0x3a58>
   14954:	mov	r0, r4
   14958:	bl	10e4c <__freading@plt>
   1495c:	cmp	r0, #0
   14960:	beq	1498c <__snprintf_chk@plt+0x3a20>
   14964:	mov	r0, r4
   14968:	bl	10ee8 <fileno@plt>
   1496c:	mov	r1, #1
   14970:	mov	r2, #0
   14974:	mov	r3, #0
   14978:	str	r1, [sp]
   1497c:	bl	10dd4 <lseek64@plt>
   14980:	and	r0, r0, r1
   14984:	cmn	r0, #1
   14988:	beq	149c4 <__snprintf_chk@plt+0x3a58>
   1498c:	mov	r0, r4
   14990:	bl	149d4 <__snprintf_chk@plt+0x3a68>
   14994:	cmp	r0, #0
   14998:	beq	149c4 <__snprintf_chk@plt+0x3a58>
   1499c:	bl	10ea0 <__errno_location@plt>
   149a0:	ldr	r6, [r0]
   149a4:	mov	r5, r0
   149a8:	mov	r0, r4
   149ac:	bl	10f00 <fclose@plt>
   149b0:	cmp	r6, #0
   149b4:	strne	r6, [r5]
   149b8:	mvnne	r0, #0
   149bc:	sub	sp, fp, #16
   149c0:	pop	{r4, r5, r6, sl, fp, pc}
   149c4:	mov	r0, r4
   149c8:	sub	sp, fp, #16
   149cc:	pop	{r4, r5, r6, sl, fp, lr}
   149d0:	b	10f00 <fclose@plt>
   149d4:	push	{r4, sl, fp, lr}
   149d8:	add	fp, sp, #8
   149dc:	sub	sp, sp, #8
   149e0:	mov	r4, r0
   149e4:	cmp	r0, #0
   149e8:	beq	14a20 <__snprintf_chk@plt+0x3ab4>
   149ec:	mov	r0, r4
   149f0:	bl	10e4c <__freading@plt>
   149f4:	cmp	r0, #0
   149f8:	beq	14a20 <__snprintf_chk@plt+0x3ab4>
   149fc:	ldrb	r0, [r4, #1]
   14a00:	tst	r0, #1
   14a04:	beq	14a20 <__snprintf_chk@plt+0x3ab4>
   14a08:	mov	r0, #1
   14a0c:	mov	r2, #0
   14a10:	mov	r3, #0
   14a14:	str	r0, [sp]
   14a18:	mov	r0, r4
   14a1c:	bl	14a58 <__snprintf_chk@plt+0x3aec>
   14a20:	mov	r0, r4
   14a24:	sub	sp, fp, #8
   14a28:	pop	{r4, sl, fp, lr}
   14a2c:	b	10d5c <fflush@plt>
   14a30:	push	{r4, r5, r6, sl, fp, lr}
   14a34:	add	fp, sp, #16
   14a38:	mov	r4, r0
   14a3c:	bl	10ea0 <__errno_location@plt>
   14a40:	ldr	r6, [r0]
   14a44:	mov	r5, r0
   14a48:	mov	r0, r4
   14a4c:	bl	10d68 <free@plt>
   14a50:	str	r6, [r5]
   14a54:	pop	{r4, r5, r6, sl, fp, pc}
   14a58:	push	{r4, r5, r6, r7, fp, lr}
   14a5c:	add	fp, sp, #16
   14a60:	sub	sp, sp, #8
   14a64:	mov	r4, r0
   14a68:	ldr	r0, [r0, #4]
   14a6c:	mov	r5, r3
   14a70:	mov	r6, r2
   14a74:	ldr	r1, [r4, #8]
   14a78:	cmp	r1, r0
   14a7c:	bne	14a98 <__snprintf_chk@plt+0x3b2c>
   14a80:	ldrd	r0, [r4, #16]
   14a84:	cmp	r1, r0
   14a88:	bne	14a98 <__snprintf_chk@plt+0x3b2c>
   14a8c:	ldr	r0, [r4, #36]	; 0x24
   14a90:	cmp	r0, #0
   14a94:	beq	14ab0 <__snprintf_chk@plt+0x3b44>
   14a98:	mov	r0, r4
   14a9c:	mov	r2, r6
   14aa0:	mov	r3, r5
   14aa4:	sub	sp, fp, #16
   14aa8:	pop	{r4, r5, r6, r7, fp, lr}
   14aac:	b	10f0c <fseeko64@plt>
   14ab0:	ldr	r7, [fp, #8]
   14ab4:	mov	r0, r4
   14ab8:	bl	10ee8 <fileno@plt>
   14abc:	mov	r2, r6
   14ac0:	mov	r3, r5
   14ac4:	str	r7, [sp]
   14ac8:	bl	10dd4 <lseek64@plt>
   14acc:	and	r2, r0, r1
   14ad0:	cmn	r2, #1
   14ad4:	beq	14af0 <__snprintf_chk@plt+0x3b84>
   14ad8:	strd	r0, [r4, #80]	; 0x50
   14adc:	ldr	r0, [r4]
   14ae0:	bic	r0, r0, #16
   14ae4:	str	r0, [r4]
   14ae8:	mov	r0, #0
   14aec:	b	14af4 <__snprintf_chk@plt+0x3b88>
   14af0:	mvn	r0, #0
   14af4:	sub	sp, fp, #16
   14af8:	pop	{r4, r5, r6, r7, fp, pc}
   14afc:	push	{fp, lr}
   14b00:	mov	fp, sp
   14b04:	mov	r0, #14
   14b08:	bl	10f30 <nl_langinfo@plt>
   14b0c:	movw	r1, #19926	; 0x4dd6
   14b10:	cmp	r0, #0
   14b14:	movt	r1, #1
   14b18:	movne	r1, r0
   14b1c:	movw	r0, #22289	; 0x5711
   14b20:	ldrb	r2, [r1]
   14b24:	movt	r0, #1
   14b28:	cmp	r2, #0
   14b2c:	movne	r0, r1
   14b30:	pop	{fp, pc}
   14b34:	push	{r4, r5, r6, r7, fp, lr}
   14b38:	add	fp, sp, #16
   14b3c:	sub	sp, sp, #8
   14b40:	cmp	r0, #0
   14b44:	add	r5, sp, #4
   14b48:	mov	r7, r2
   14b4c:	mov	r4, r1
   14b50:	movne	r5, r0
   14b54:	mov	r0, r5
   14b58:	bl	10e04 <mbrtowc@plt>
   14b5c:	mov	r6, r0
   14b60:	cmp	r7, #0
   14b64:	beq	14b8c <__snprintf_chk@plt+0x3c20>
   14b68:	cmn	r6, #2
   14b6c:	bcc	14b8c <__snprintf_chk@plt+0x3c20>
   14b70:	mov	r0, #0
   14b74:	bl	14bd4 <__snprintf_chk@plt+0x3c68>
   14b78:	cmp	r0, #0
   14b7c:	bne	14b8c <__snprintf_chk@plt+0x3c20>
   14b80:	ldrb	r0, [r4]
   14b84:	mov	r6, #1
   14b88:	str	r0, [r5]
   14b8c:	mov	r0, r6
   14b90:	sub	sp, fp, #16
   14b94:	pop	{r4, r5, r6, r7, fp, pc}
   14b98:	cmp	r2, #0
   14b9c:	beq	14bcc <__snprintf_chk@plt+0x3c60>
   14ba0:	mvn	r3, #0
   14ba4:	udiv	r3, r3, r2
   14ba8:	cmp	r3, r1
   14bac:	bcs	14bcc <__snprintf_chk@plt+0x3c60>
   14bb0:	push	{fp, lr}
   14bb4:	mov	fp, sp
   14bb8:	bl	10ea0 <__errno_location@plt>
   14bbc:	mov	r1, #12
   14bc0:	str	r1, [r0]
   14bc4:	mov	r0, #0
   14bc8:	pop	{fp, pc}
   14bcc:	mul	r1, r2, r1
   14bd0:	b	14868 <__snprintf_chk@plt+0x38fc>
   14bd4:	push	{r4, sl, fp, lr}
   14bd8:	add	fp, sp, #8
   14bdc:	sub	sp, sp, #264	; 0x108
   14be0:	add	r1, sp, #7
   14be4:	movw	r2, #257	; 0x101
   14be8:	bl	14c40 <__snprintf_chk@plt+0x3cd4>
   14bec:	mov	r4, #0
   14bf0:	cmp	r0, #0
   14bf4:	bne	14c34 <__snprintf_chk@plt+0x3cc8>
   14bf8:	movw	r1, #22295	; 0x5717
   14bfc:	add	r0, sp, #7
   14c00:	mov	r2, #2
   14c04:	movt	r1, #1
   14c08:	bl	10e88 <bcmp@plt>
   14c0c:	cmp	r0, #0
   14c10:	beq	14c34 <__snprintf_chk@plt+0x3cc8>
   14c14:	movw	r1, #22297	; 0x5719
   14c18:	add	r0, sp, #7
   14c1c:	mov	r2, #6
   14c20:	movt	r1, #1
   14c24:	bl	10e88 <bcmp@plt>
   14c28:	cmp	r0, #0
   14c2c:	mov	r4, r0
   14c30:	movwne	r4, #1
   14c34:	mov	r0, r4
   14c38:	sub	sp, fp, #8
   14c3c:	pop	{r4, sl, fp, pc}
   14c40:	push	{r4, r5, r6, r7, fp, lr}
   14c44:	add	fp, sp, #16
   14c48:	mov	r4, r1
   14c4c:	mov	r1, #0
   14c50:	mov	r6, r2
   14c54:	bl	10f18 <setlocale@plt>
   14c58:	cmp	r0, #0
   14c5c:	beq	14c88 <__snprintf_chk@plt+0x3d1c>
   14c60:	mov	r7, r0
   14c64:	bl	10e94 <strlen@plt>
   14c68:	cmp	r0, r6
   14c6c:	bcs	14c9c <__snprintf_chk@plt+0x3d30>
   14c70:	add	r2, r0, #1
   14c74:	mov	r0, r4
   14c78:	mov	r1, r7
   14c7c:	bl	10d80 <memcpy@plt>
   14c80:	mov	r5, #0
   14c84:	b	14cc4 <__snprintf_chk@plt+0x3d58>
   14c88:	cmp	r6, #0
   14c8c:	mov	r5, #22
   14c90:	movne	r0, #0
   14c94:	strbne	r0, [r4]
   14c98:	b	14cc4 <__snprintf_chk@plt+0x3d58>
   14c9c:	mov	r5, #34	; 0x22
   14ca0:	cmp	r6, #0
   14ca4:	beq	14cc4 <__snprintf_chk@plt+0x3d58>
   14ca8:	sub	r6, r6, #1
   14cac:	mov	r0, r4
   14cb0:	mov	r1, r7
   14cb4:	mov	r2, r6
   14cb8:	bl	10d80 <memcpy@plt>
   14cbc:	mov	r0, #0
   14cc0:	strb	r0, [r4, r6]
   14cc4:	mov	r0, r5
   14cc8:	pop	{r4, r5, r6, r7, fp, pc}
   14ccc:	mov	r1, #0
   14cd0:	b	10f18 <setlocale@plt>
   14cd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14cd8:	mov	r7, r0
   14cdc:	ldr	r6, [pc, #72]	; 14d2c <__snprintf_chk@plt+0x3dc0>
   14ce0:	ldr	r5, [pc, #72]	; 14d30 <__snprintf_chk@plt+0x3dc4>
   14ce4:	add	r6, pc, r6
   14ce8:	add	r5, pc, r5
   14cec:	sub	r6, r6, r5
   14cf0:	mov	r8, r1
   14cf4:	mov	r9, r2
   14cf8:	bl	10d18 <calloc@plt-0x20>
   14cfc:	asrs	r6, r6, #2
   14d00:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14d04:	mov	r4, #0
   14d08:	add	r4, r4, #1
   14d0c:	ldr	r3, [r5], #4
   14d10:	mov	r2, r9
   14d14:	mov	r1, r8
   14d18:	mov	r0, r7
   14d1c:	blx	r3
   14d20:	cmp	r6, r4
   14d24:	bne	14d08 <__snprintf_chk@plt+0x3d9c>
   14d28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14d2c:	andeq	r1, r1, r0, lsr #4
   14d30:	andeq	r1, r1, r8, lsl r2
   14d34:	bx	lr
   14d38:	ldr	r3, [pc, #12]	; 14d4c <__snprintf_chk@plt+0x3de0>
   14d3c:	mov	r1, #0
   14d40:	add	r3, pc, r3
   14d44:	ldr	r2, [r3]
   14d48:	b	10eb8 <__cxa_atexit@plt>
   14d4c:	andeq	r1, r1, ip, lsl #7

Disassembly of section .fini:

00014d50 <.fini>:
   14d50:	push	{r3, lr}
   14d54:	pop	{r3, pc}
