Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Oct 10 18:02:57 2018
| Host         : eecs-digital-23 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: af1/interval_out_reg[0]_C/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: af1/interval_out_reg[0]_LDC/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: af1/interval_out_reg[0]_P/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: af1/interval_out_reg[1]_C/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: af1/interval_out_reg[1]_LDC/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: af1/interval_out_reg[1]_P/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: af1/start_time_out_reg_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: af1/state_reg[0]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: af1/state_reg[0]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: af1/state_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: af1/state_reg[1]_C/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dbb3/clean_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gen_debouncers[13].debouncer/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_debouncers[15].debouncer/clean_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_alarm_on_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_alarm_on_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_alarm_on_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_alarm_on_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_arm_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_arm_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_arm_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_arm_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_driver_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_driver_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_driver_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_driver_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_passenger_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_passenger_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_passenger_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tc/t_passenger_delay_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.407        0.000                      0                  950        0.166        0.000                      0                  950        4.500        0.000                       0                   377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.407        0.000                      0                  950        0.166        0.000                      0                  950        4.500        0.000                       0                   377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.438ns (13.369%)  route 2.838ns (86.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.723     7.450    dbb2/new_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.215    13.993    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[10]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.314    13.857    dbb2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.438ns (13.369%)  route 2.838ns (86.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.723     7.450    dbb2/new_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.215    13.993    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[11]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.314    13.857    dbb2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.438ns (13.369%)  route 2.838ns (86.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.723     7.450    dbb2/new_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.215    13.993    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[8]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.314    13.857    dbb2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.438ns (13.369%)  route 2.838ns (86.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.723     7.450    dbb2/new_i_1__0_n_0
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.215    13.993    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  dbb2/count_reg[9]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X0Y85          FDRE (Setup_fdre_C_R)       -0.314    13.857    dbb2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 sc1/warble_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc1/warble_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.684ns (21.878%)  route 2.442ns (78.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.310     4.242    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.393     4.635 f  sc1/warble_counter_reg[16]/Q
                         net (fo=3, routed)           0.620     5.255    sc1/warble_counter[16]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097     5.352 f  sc1/warble_counter[27]_i_5/O
                         net (fo=1, routed)           0.449     5.801    sc1/warble_counter[27]_i_5_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.097     5.898 f  sc1/warble_counter[27]_i_2/O
                         net (fo=3, routed)           0.609     6.508    sc1/warble_counter[27]_i_2_n_0
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.097     6.605 r  sc1/warble_counter[27]_i_1/O
                         net (fo=28, routed)          0.763     7.368    sc1/freq_sel_1
    SLICE_X2Y72          FDRE                                         r  sc1/warble_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.208    13.986    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  sc1/warble_counter_reg[25]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.373    13.807    sc1/warble_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 sc1/warble_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc1/warble_counter_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.684ns (21.878%)  route 2.442ns (78.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.310     4.242    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.393     4.635 f  sc1/warble_counter_reg[16]/Q
                         net (fo=3, routed)           0.620     5.255    sc1/warble_counter[16]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097     5.352 f  sc1/warble_counter[27]_i_5/O
                         net (fo=1, routed)           0.449     5.801    sc1/warble_counter[27]_i_5_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.097     5.898 f  sc1/warble_counter[27]_i_2/O
                         net (fo=3, routed)           0.609     6.508    sc1/warble_counter[27]_i_2_n_0
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.097     6.605 r  sc1/warble_counter[27]_i_1/O
                         net (fo=28, routed)          0.763     7.368    sc1/freq_sel_1
    SLICE_X2Y72          FDSE                                         r  sc1/warble_counter_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.208    13.986    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDSE                                         r  sc1/warble_counter_reg[26]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y72          FDSE (Setup_fdse_C_S)       -0.373    13.807    sc1/warble_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 sc1/warble_counter_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc1/warble_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.684ns (21.878%)  route 2.442ns (78.122%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.310     4.242    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.393     4.635 f  sc1/warble_counter_reg[16]/Q
                         net (fo=3, routed)           0.620     5.255    sc1/warble_counter[16]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.097     5.352 f  sc1/warble_counter[27]_i_5/O
                         net (fo=1, routed)           0.449     5.801    sc1/warble_counter[27]_i_5_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I4_O)        0.097     5.898 f  sc1/warble_counter[27]_i_2/O
                         net (fo=3, routed)           0.609     6.508    sc1/warble_counter[27]_i_2_n_0
    SLICE_X3Y66          LUT3 (Prop_lut3_I0_O)        0.097     6.605 r  sc1/warble_counter[27]_i_1/O
                         net (fo=28, routed)          0.763     7.368    sc1/freq_sel_1
    SLICE_X2Y72          FDRE                                         r  sc1/warble_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.208    13.986    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  sc1/warble_counter_reg[27]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.373    13.807    sc1/warble_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.438ns (13.780%)  route 2.740ns (86.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.625     7.352    dbb2/new_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  dbb2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.214    13.992    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  dbb2/count_reg[4]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.856    dbb2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.438ns (13.780%)  route 2.740ns (86.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.625     7.352    dbb2/new_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  dbb2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.214    13.992    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  dbb2/count_reg[5]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.856    dbb2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 gen_debouncers[13].debouncer/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbb2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.438ns (13.780%)  route 2.740ns (86.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.242     4.174    gen_debouncers[13].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  gen_debouncers[13].debouncer/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 r  gen_debouncers[13].debouncer/clean_reg/Q
                         net (fo=59, routed)          2.115     6.630    dbb2/sw_13
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.097     6.727 r  dbb2/new_i_1__0/O
                         net (fo=21, routed)          0.625     7.352    dbb2/new_i_1__0_n_0
    SLICE_X0Y84          FDRE                                         r  dbb2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.214    13.992    dbb2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  dbb2/count_reg[6]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.856    dbb2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  6.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gen_debouncers[14].debouncer/new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debouncers[14].debouncer/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.246%)  route 0.113ns (37.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.592     1.511    gen_debouncers[14].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  gen_debouncers[14].debouncer/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  gen_debouncers[14].debouncer/new_reg/Q
                         net (fo=2, routed)           0.113     1.765    gen_debouncers[14].debouncer/new
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  gen_debouncers[14].debouncer/clean_i_1__10/O
                         net (fo=1, routed)           0.000     1.810    gen_debouncers[14].debouncer/clean_i_1__10_n_0
    SLICE_X2Y73          FDRE                                         r  gen_debouncers[14].debouncer/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.862     2.027    gen_debouncers[14].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  gen_debouncers[14].debouncer/clean_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.120     1.644    gen_debouncers[14].debouncer/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gen_debouncers[5].debouncer/new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debouncers[5].debouncer/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.019%)  route 0.117ns (35.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.599     1.518    gen_debouncers[5].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  gen_debouncers[5].debouncer/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  gen_debouncers[5].debouncer/new_reg/Q
                         net (fo=2, routed)           0.117     1.800    gen_debouncers[5].debouncer/new
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  gen_debouncers[5].debouncer/clean_i_1__7/O
                         net (fo=1, routed)           0.000     1.845    gen_debouncers[5].debouncer/clean_i_1__7_n_0
    SLICE_X2Y82          FDRE                                         r  gen_debouncers[5].debouncer/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.869     2.034    gen_debouncers[5].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  gen_debouncers[5].debouncer/clean_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.652    gen_debouncers[5].debouncer/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 d8h/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d8h/strobe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.153%)  route 0.154ns (44.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.598     1.517    d8h/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  d8h/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  d8h/counter_reg[13]/Q
                         net (fo=10, routed)          0.154     1.812    d8h/p_0_in[2]
    SLICE_X2Y82          LUT3 (Prop_lut3_I0_O)        0.048     1.860 r  d8h/strobe[7]_i_1/O
                         net (fo=1, routed)           0.000     1.860    d8h/strobe[7]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  d8h/strobe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.869     2.034    d8h/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  d8h/strobe_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.662    d8h/strobe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 d8h/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d8h/strobe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.757%)  route 0.154ns (45.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.598     1.517    d8h/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  d8h/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  d8h/counter_reg[13]/Q
                         net (fo=10, routed)          0.154     1.812    d8h/p_0_in[2]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  d8h/strobe[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    d8h/strobe[2]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  d8h/strobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.869     2.034    d8h/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  d8h/strobe_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120     1.651    d8h/strobe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gen_debouncers[15].debouncer/new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debouncers[15].debouncer/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.610%)  route 0.148ns (41.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.593     1.512    gen_debouncers[15].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  gen_debouncers[15].debouncer/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  gen_debouncers[15].debouncer/new_reg/Q
                         net (fo=2, routed)           0.148     1.824    gen_debouncers[15].debouncer/new
    SLICE_X6Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  gen_debouncers[15].debouncer/clean_i_1__11/O
                         net (fo=1, routed)           0.000     1.869    gen_debouncers[15].debouncer/clean_i_1__11_n_0
    SLICE_X6Y73          FDRE                                         r  gen_debouncers[15].debouncer/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     2.024    gen_debouncers[15].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  gen_debouncers[15].debouncer/clean_reg/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.120     1.643    gen_debouncers[15].debouncer/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 gen_debouncers[2].debouncer/new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_debouncers[2].debouncer/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.234%)  route 0.145ns (43.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.599     1.518    gen_debouncers[2].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  gen_debouncers[2].debouncer/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  gen_debouncers[2].debouncer/new_reg/Q
                         net (fo=2, routed)           0.145     1.804    gen_debouncers[2].debouncer/new
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.849 r  gen_debouncers[2].debouncer/clean_i_1__4/O
                         net (fo=1, routed)           0.000     1.849    gen_debouncers[2].debouncer/clean_i_1__4_n_0
    SLICE_X7Y84          FDRE                                         r  gen_debouncers[2].debouncer/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.868     2.033    gen_debouncers[2].debouncer/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  gen_debouncers[2].debouncer/clean_reg/C
                         clock pessimism             -0.500     1.532    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.091     1.623    gen_debouncers[2].debouncer/clean_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 d8h/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d8h/strobe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.981%)  route 0.152ns (45.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.598     1.517    d8h/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  d8h/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  d8h/counter_reg[13]/Q
                         net (fo=10, routed)          0.152     1.811    d8h/p_0_in[2]
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.856 r  d8h/strobe[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    d8h/strobe[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  d8h/strobe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.870     2.035    d8h/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  d8h/strobe_reg[3]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    d8h/strobe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sc1/warble_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc1/warble_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.293ns (79.680%)  route 0.075ns (20.320%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.599     1.518    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  sc1/warble_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  sc1/warble_counter_reg[3]/Q
                         net (fo=3, routed)           0.075     1.757    sc1/warble_counter[3]
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.886 r  sc1/warble_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.886    sc1/warble_counter0_carry_n_4
    SLICE_X2Y66          FDRE                                         r  sc1/warble_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.870     2.035    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  sc1/warble_counter_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    sc1/warble_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sc1/warble_counter_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc1/warble_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.596     1.515    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.164     1.679 r  sc1/warble_counter_reg[13]/Q
                         net (fo=3, routed)           0.076     1.755    sc1/warble_counter[13]
    SLICE_X2Y69          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.884 r  sc1/warble_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.884    sc1/warble_counter0_carry__2_n_6
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.867     2.032    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDSE (Hold_fdse_C_D)         0.134     1.649    sc1/warble_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sc1/warble_counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc1/warble_counter_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.293ns (79.388%)  route 0.076ns (20.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.596     1.515    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDSE (Prop_fdse_C_Q)         0.164     1.679 r  sc1/warble_counter_reg[15]/Q
                         net (fo=3, routed)           0.076     1.755    sc1/warble_counter[15]
    SLICE_X2Y69          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.884 r  sc1/warble_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.884    sc1/warble_counter0_carry__2_n_4
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.867     2.032    sc1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y69          FDSE                                         r  sc1/warble_counter_reg[16]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDSE (Hold_fdse_C_D)         0.134     1.649    sc1/warble_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     d8h/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     d8h/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     d8h/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     d8h/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     d8h/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     d8h/seg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     d8h/seg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     d8h/seg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     d8h/seg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     d8h/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     d8h/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     d8h/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     dbb1/new_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     gen_debouncers[13].debouncer/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     gen_debouncers[13].debouncer/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     gen_debouncers[1].debouncer/clean_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     gen_debouncers[1].debouncer/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     gen_debouncers[1].debouncer/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     gen_debouncers[1].debouncer/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     gen_debouncers[1].debouncer/clean_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     gen_debouncers[1].debouncer/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     gen_debouncers[1].debouncer/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     gen_debouncers[2].debouncer/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     gen_debouncers[2].debouncer/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     gen_debouncers[2].debouncer/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     gen_debouncers[2].debouncer/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     gen_debouncers[5].debouncer/new_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     sc1/warble_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     d8h/strobe_reg[0]/C



