Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 22:08:52 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.259        0.000                      0                 4677        0.172        0.000                      0                 4677        3.500        0.000                       0                  1791  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                1.259        0.000                      0                 4677        0.172        0.000                      0                 4677        3.500        0.000                       0                  1791  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 keychain/expmod/modulus_block/index_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            keychain/expmod/modulus_block/intermediate_reg[30][23]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 2.856ns (33.819%)  route 5.589ns (66.181%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1790, estimated)     1.551     5.059    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  keychain/expmod/modulus_block/index_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.456     5.515 r  keychain/expmod/modulus_block/index_reg[1]_rep/Q
                         net (fo=96, estimated)       1.537     7.052    keychain/expmod/modulus_block/index_reg[1]_rep_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.176 r  keychain/expmod/modulus_block/p_1_out_carry_i_33/O
                         net (fo=1, routed)           0.000     7.176    keychain/expmod/modulus_block/p_1_out_carry_i_33_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     7.417 r  keychain/expmod/modulus_block/p_1_out_carry_i_17/O
                         net (fo=1, routed)           0.000     7.417    keychain/expmod/modulus_block/p_1_out_carry_i_17_n_0
    SLICE_X30Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     7.515 r  keychain/expmod/modulus_block/p_1_out_carry_i_9/O
                         net (fo=1, estimated)        1.073     8.588    keychain/expmod/modulus_block/p_1_out_carry_i_9_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.319     8.907 r  keychain/expmod/modulus_block/p_1_out_carry_i_1/O
                         net (fo=5, estimated)        0.698     9.605    keychain/expmod/modulus_block/intermediate[3]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.124     9.729 r  keychain/expmod/modulus_block/p_1_out_carry_i_5/O
                         net (fo=1, routed)           0.000     9.729    keychain/expmod/modulus_block/p_1_out_carry_i_5_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.105 r  keychain/expmod/modulus_block/p_1_out_carry/CO[3]
                         net (fo=1, estimated)        0.000    10.105    keychain/expmod/modulus_block/p_1_out_carry_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.222 r  keychain/expmod/modulus_block/p_1_out_carry__0/CO[3]
                         net (fo=1, estimated)        0.000    10.222    keychain/expmod/modulus_block/p_1_out_carry__0_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.339 r  keychain/expmod/modulus_block/p_1_out_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    10.339    keychain/expmod/modulus_block/p_1_out_carry__1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.456 r  keychain/expmod/modulus_block/p_1_out_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    10.456    keychain/expmod/modulus_block/p_1_out_carry__2_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.573 r  keychain/expmod/modulus_block/p_1_out_carry__3/CO[3]
                         net (fo=1, estimated)        0.000    10.573    keychain/expmod/modulus_block/p_1_out_carry__3_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.888 r  keychain/expmod/modulus_block/p_1_out_carry__4/O[3]
                         net (fo=1, estimated)        1.018    11.906    keychain/expmod/modulus_block/p_1_in[23]
    SLICE_X9Y88          LUT3 (Prop_lut3_I0_O)        0.335    12.241 r  keychain/expmod/modulus_block/intermediate[32][23]_i_1/O
                         net (fo=32, estimated)       1.263    13.504    keychain/expmod/modulus_block/intermediate1_in[23]
    SLICE_X3Y97          FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[30][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1790, estimated)     1.506    14.841    keychain/expmod/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  keychain/expmod/modulus_block/intermediate_reg[30][23]/C
                         clock pessimism              0.254    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.296    14.763    keychain/expmod/modulus_block/intermediate_reg[30][23]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -13.504    
  -------------------------------------------------------------------
                         slack                                  1.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 keychain/receive/receiver/receive_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            keychain/receive/receiver/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.164ns (70.475%)  route 0.069ns (29.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1790, estimated)     0.556     1.622    keychain/receive/receiver/clk_100mhz_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  keychain/receive/receiver/receive_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.786 r  keychain/receive/receiver/receive_data_reg[2]/Q
                         net (fo=2, estimated)        0.069     1.855    keychain/receive/receiver/receive_data[2]
    SLICE_X9Y66          FDRE                                         r  keychain/receive/receiver/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1790, estimated)     0.824     2.124    keychain/receive/receiver/clk_100mhz_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  keychain/receive/receiver/data_out_reg[2]/C
                         clock pessimism             -0.488     1.636    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.047     1.683    keychain/receive/receiver/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X0Y86    led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y86    led_reg[0]/C



