---
title: 数字逻辑设计
section: 数字逻辑设计
sync: /course/dd/index.md
nav:
  - Intro: index.md
  - Notes:
      - note/1.md
      - note/2.md
      - note/3.md
  - "Tools & Tutorials":
      - tool/logisim.md
      - tool/vivado.md
---

## 1. 分数组成

- Homework & Quiz 20%
  - **Random, with no notification**, 4 - 5 times
  - Topics from textbook and home assignments
  - **Class performance**
- Project 10%
- Experiments 30%
- Final 40%
  - 最终成绩比例由老师在期末决定

## 2. 教材

- Logic and Computer Design Fundamental (Fifth Edition) [download(en)](https://pan.memset0.cn/Share/Textbooks/Logic%20and%20computer%20design%20fundamentals,%20Fifth%20Edition%20-%20M.%20Morris%20R.%20Mano,%20Charles%20R.%20Kime,%20Tom%20Martin.pdf) | [download(cn)](https://pan.memset0.cn/Share/Textbooks/%E9%80%BB%E8%BE%91%E4%B8%8E%E8%AE%A1%E7%AE%97%E6%9C%BA%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80%EF%BC%88%E5%8E%9F%E4%B9%A6%E7%AC%AC5%E7%89%88%EF%BC%89%20-%20M.Morris%20Mano,%20Charles%20Kime.pdf)

## 3. 实验要求

- [实验文档 by 瓜豪 (TA)](https://guahao31.github.io/2024_DD/)
- 学习 Verilog HDL 语言，熟悉硬件实验平台、实验仪器操作等
- 用 Verilog HDL 语言做仿真实验时，要求**先编写好代码**
- 严禁抄袭，若被发现两个人都记零分

## 4. 参考资料

- [词汇表 - Jiepeng's notes](https://note.jiepeng.tech/CS/DigitalDesign/glossary/

<br />

> [!quote] Useful Links
>
> - [Isshiki 修's Notebook](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/)
> - [Jiepeng's notes](https://note.jiepeng.tech/CS/DigitalDesign/)
> - [MinJoker's Notebook](https://note.minjoker.top/cs/system/digital_logic/)
