#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x187fe20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x187ffb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x18908b0 .functor NOT 1, L_0x18be380, C4<0>, C4<0>, C4<0>;
L_0x18be110 .functor XOR 25, L_0x18bdfd0, L_0x18be070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18be270 .functor XOR 25, L_0x18be110, L_0x18be1d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x18b7b40_0 .net *"_ivl_10", 24 0, L_0x18be1d0;  1 drivers
v0x18b7c40_0 .net *"_ivl_12", 24 0, L_0x18be270;  1 drivers
v0x18b7d20_0 .net *"_ivl_2", 24 0, L_0x18bdf30;  1 drivers
v0x18b7de0_0 .net *"_ivl_4", 24 0, L_0x18bdfd0;  1 drivers
v0x18b7ec0_0 .net *"_ivl_6", 24 0, L_0x18be070;  1 drivers
v0x18b7ff0_0 .net *"_ivl_8", 24 0, L_0x18be110;  1 drivers
v0x18b80d0_0 .net "a", 0 0, v0x18b3d30_0;  1 drivers
v0x18b8170_0 .net "b", 0 0, v0x18b3df0_0;  1 drivers
v0x18b8210_0 .net "c", 0 0, v0x18b3e90_0;  1 drivers
v0x18b82b0_0 .var "clk", 0 0;
v0x18b8350_0 .net "d", 0 0, v0x18b3fd0_0;  1 drivers
v0x18b83f0_0 .net "e", 0 0, v0x18b40c0_0;  1 drivers
v0x18b8490_0 .net "out_dut", 24 0, L_0x18ba7f0;  1 drivers
v0x18b8530_0 .net "out_ref", 24 0, L_0x1890f90;  1 drivers
v0x18b85d0_0 .var/2u "stats1", 159 0;
v0x18b8690_0 .var/2u "strobe", 0 0;
v0x18b8750_0 .net "tb_match", 0 0, L_0x18be380;  1 drivers
v0x18b8810_0 .net "tb_mismatch", 0 0, L_0x18908b0;  1 drivers
L_0x18bdf30 .concat [ 25 0 0 0], L_0x1890f90;
L_0x18bdfd0 .concat [ 25 0 0 0], L_0x1890f90;
L_0x18be070 .concat [ 25 0 0 0], L_0x18ba7f0;
L_0x18be1d0 .concat [ 25 0 0 0], L_0x1890f90;
L_0x18be380 .cmp/eeq 25, L_0x18bdf30, L_0x18be270;
S_0x1880140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x187ffb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x18808c0 .functor NOT 25, L_0x18b9350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1890f90 .functor XOR 25, L_0x18808c0, L_0x18b94a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x188d620_0 .net *"_ivl_0", 4 0, L_0x18b88f0;  1 drivers
v0x188df20_0 .net *"_ivl_10", 24 0, L_0x18b9350;  1 drivers
v0x188e820_0 .net *"_ivl_12", 24 0, L_0x18808c0;  1 drivers
v0x18b3080_0 .net *"_ivl_14", 24 0, L_0x18b94a0;  1 drivers
v0x18b3160_0 .net *"_ivl_2", 4 0, L_0x18b8aa0;  1 drivers
v0x18b3290_0 .net *"_ivl_4", 4 0, L_0x18b8cc0;  1 drivers
v0x18b3370_0 .net *"_ivl_6", 4 0, L_0x18b8ee0;  1 drivers
v0x18b3450_0 .net *"_ivl_8", 4 0, L_0x18b9130;  1 drivers
v0x18b3530_0 .net "a", 0 0, v0x18b3d30_0;  alias, 1 drivers
v0x18b35f0_0 .net "b", 0 0, v0x18b3df0_0;  alias, 1 drivers
v0x18b36b0_0 .net "c", 0 0, v0x18b3e90_0;  alias, 1 drivers
v0x18b3770_0 .net "d", 0 0, v0x18b3fd0_0;  alias, 1 drivers
v0x18b3830_0 .net "e", 0 0, v0x18b40c0_0;  alias, 1 drivers
v0x18b38f0_0 .net "out", 24 0, L_0x1890f90;  alias, 1 drivers
LS_0x18b88f0_0_0 .concat [ 1 1 1 1], v0x18b3d30_0, v0x18b3d30_0, v0x18b3d30_0, v0x18b3d30_0;
LS_0x18b88f0_0_4 .concat [ 1 0 0 0], v0x18b3d30_0;
L_0x18b88f0 .concat [ 4 1 0 0], LS_0x18b88f0_0_0, LS_0x18b88f0_0_4;
LS_0x18b8aa0_0_0 .concat [ 1 1 1 1], v0x18b3df0_0, v0x18b3df0_0, v0x18b3df0_0, v0x18b3df0_0;
LS_0x18b8aa0_0_4 .concat [ 1 0 0 0], v0x18b3df0_0;
L_0x18b8aa0 .concat [ 4 1 0 0], LS_0x18b8aa0_0_0, LS_0x18b8aa0_0_4;
LS_0x18b8cc0_0_0 .concat [ 1 1 1 1], v0x18b3e90_0, v0x18b3e90_0, v0x18b3e90_0, v0x18b3e90_0;
LS_0x18b8cc0_0_4 .concat [ 1 0 0 0], v0x18b3e90_0;
L_0x18b8cc0 .concat [ 4 1 0 0], LS_0x18b8cc0_0_0, LS_0x18b8cc0_0_4;
LS_0x18b8ee0_0_0 .concat [ 1 1 1 1], v0x18b3fd0_0, v0x18b3fd0_0, v0x18b3fd0_0, v0x18b3fd0_0;
LS_0x18b8ee0_0_4 .concat [ 1 0 0 0], v0x18b3fd0_0;
L_0x18b8ee0 .concat [ 4 1 0 0], LS_0x18b8ee0_0_0, LS_0x18b8ee0_0_4;
LS_0x18b9130_0_0 .concat [ 1 1 1 1], v0x18b40c0_0, v0x18b40c0_0, v0x18b40c0_0, v0x18b40c0_0;
LS_0x18b9130_0_4 .concat [ 1 0 0 0], v0x18b40c0_0;
L_0x18b9130 .concat [ 4 1 0 0], LS_0x18b9130_0_0, LS_0x18b9130_0_4;
LS_0x18b9350_0_0 .concat [ 5 5 5 5], L_0x18b9130, L_0x18b8ee0, L_0x18b8cc0, L_0x18b8aa0;
LS_0x18b9350_0_4 .concat [ 5 0 0 0], L_0x18b88f0;
L_0x18b9350 .concat [ 20 5 0 0], LS_0x18b9350_0_0, LS_0x18b9350_0_4;
LS_0x18b94a0_0_0 .concat [ 1 1 1 1], v0x18b40c0_0, v0x18b3fd0_0, v0x18b3e90_0, v0x18b3df0_0;
LS_0x18b94a0_0_4 .concat [ 1 1 1 1], v0x18b3d30_0, v0x18b40c0_0, v0x18b3fd0_0, v0x18b3e90_0;
LS_0x18b94a0_0_8 .concat [ 1 1 1 1], v0x18b3df0_0, v0x18b3d30_0, v0x18b40c0_0, v0x18b3fd0_0;
LS_0x18b94a0_0_12 .concat [ 1 1 1 1], v0x18b3e90_0, v0x18b3df0_0, v0x18b3d30_0, v0x18b40c0_0;
LS_0x18b94a0_0_16 .concat [ 1 1 1 1], v0x18b3fd0_0, v0x18b3e90_0, v0x18b3df0_0, v0x18b3d30_0;
LS_0x18b94a0_0_20 .concat [ 1 1 1 1], v0x18b40c0_0, v0x18b3fd0_0, v0x18b3e90_0, v0x18b3df0_0;
LS_0x18b94a0_0_24 .concat [ 1 0 0 0], v0x18b3d30_0;
LS_0x18b94a0_1_0 .concat [ 4 4 4 4], LS_0x18b94a0_0_0, LS_0x18b94a0_0_4, LS_0x18b94a0_0_8, LS_0x18b94a0_0_12;
LS_0x18b94a0_1_4 .concat [ 4 4 1 0], LS_0x18b94a0_0_16, LS_0x18b94a0_0_20, LS_0x18b94a0_0_24;
L_0x18b94a0 .concat [ 16 9 0 0], LS_0x18b94a0_1_0, LS_0x18b94a0_1_4;
S_0x18b3a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x187ffb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x18b3d30_0 .var "a", 0 0;
v0x18b3df0_0 .var "b", 0 0;
v0x18b3e90_0 .var "c", 0 0;
v0x18b3f30_0 .net "clk", 0 0, v0x18b82b0_0;  1 drivers
v0x18b3fd0_0 .var "d", 0 0;
v0x18b40c0_0 .var "e", 0 0;
E_0x187cda0/0 .event negedge, v0x18b3f30_0;
E_0x187cda0/1 .event posedge, v0x18b3f30_0;
E_0x187cda0 .event/or E_0x187cda0/0, E_0x187cda0/1;
S_0x18b4180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x187ffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x18b9710 .functor XOR 1, v0x18b3d30_0, v0x18b3d30_0, C4<0>, C4<0>;
L_0x18b9780 .functor NOT 1, L_0x18b9710, C4<0>, C4<0>, C4<0>;
L_0x18b9840 .functor XOR 1, v0x18b3d30_0, v0x18b3df0_0, C4<0>, C4<0>;
L_0x18b9ac0 .functor NOT 1, L_0x18b9840, C4<0>, C4<0>, C4<0>;
L_0x18b9b80 .functor XOR 1, v0x18b3d30_0, v0x18b3e90_0, C4<0>, C4<0>;
L_0x18b9bf0 .functor NOT 1, L_0x18b9b80, C4<0>, C4<0>, C4<0>;
L_0x18b9cf0 .functor XOR 1, v0x18b3d30_0, v0x18b3fd0_0, C4<0>, C4<0>;
L_0x18b9d60 .functor NOT 1, L_0x18b9cf0, C4<0>, C4<0>, C4<0>;
L_0x18b9e70 .functor XOR 1, v0x18b3d30_0, v0x18b40c0_0, C4<0>, C4<0>;
L_0x18b9ee0 .functor NOT 1, L_0x18b9e70, C4<0>, C4<0>, C4<0>;
L_0x18ba000 .functor XOR 1, v0x18b3df0_0, v0x18b3d30_0, C4<0>, C4<0>;
L_0x18ba070 .functor NOT 1, L_0x18ba000, C4<0>, C4<0>, C4<0>;
L_0x18ba150 .functor XOR 1, v0x18b3df0_0, v0x18b3df0_0, C4<0>, C4<0>;
L_0x18ba3d0 .functor NOT 1, L_0x18ba150, C4<0>, C4<0>, C4<0>;
L_0x18ba0e0 .functor XOR 1, v0x18b3df0_0, v0x18b3e90_0, C4<0>, C4<0>;
L_0x18ba510 .functor NOT 1, L_0x18ba0e0, C4<0>, C4<0>, C4<0>;
L_0x18ba690 .functor XOR 1, v0x18b3df0_0, v0x18b3fd0_0, C4<0>, C4<0>;
L_0x18ba700 .functor NOT 1, L_0x18ba690, C4<0>, C4<0>, C4<0>;
L_0x18ba890 .functor XOR 1, v0x18b3df0_0, v0x18b40c0_0, C4<0>, C4<0>;
L_0x18ba900 .functor NOT 1, L_0x18ba890, C4<0>, C4<0>, C4<0>;
L_0x18baaa0 .functor XOR 1, v0x18b3e90_0, v0x18b3d30_0, C4<0>, C4<0>;
L_0x18bad20 .functor NOT 1, L_0x18baaa0, C4<0>, C4<0>, C4<0>;
L_0x18baed0 .functor XOR 1, v0x18b3e90_0, v0x18b3df0_0, C4<0>, C4<0>;
L_0x18baf40 .functor NOT 1, L_0x18baed0, C4<0>, C4<0>, C4<0>;
L_0x18bb100 .functor XOR 1, v0x18b3e90_0, v0x18b3e90_0, C4<0>, C4<0>;
L_0x18bb170 .functor NOT 1, L_0x18bb100, C4<0>, C4<0>, C4<0>;
L_0x18bb340 .functor XOR 1, v0x18b3e90_0, v0x18b3fd0_0, C4<0>, C4<0>;
L_0x18bb5c0 .functor NOT 1, L_0x18bb340, C4<0>, C4<0>, C4<0>;
L_0x18bb7a0 .functor XOR 1, v0x18b3e90_0, v0x18b40c0_0, C4<0>, C4<0>;
L_0x18bba20 .functor NOT 1, L_0x18bb7a0, C4<0>, C4<0>, C4<0>;
L_0x18bbc10 .functor XOR 1, v0x18b3fd0_0, v0x18b3d30_0, C4<0>, C4<0>;
L_0x18bbc80 .functor NOT 1, L_0x18bbc10, C4<0>, C4<0>, C4<0>;
L_0x18bbe80 .functor XOR 1, v0x18b3fd0_0, v0x18b3df0_0, C4<0>, C4<0>;
L_0x18bbef0 .functor NOT 1, L_0x18bbe80, C4<0>, C4<0>, C4<0>;
L_0x18bc100 .functor XOR 1, v0x18b3fd0_0, v0x18b3e90_0, C4<0>, C4<0>;
L_0x18bc170 .functor NOT 1, L_0x18bc100, C4<0>, C4<0>, C4<0>;
L_0x18bc390 .functor XOR 1, v0x18b3fd0_0, v0x18b3fd0_0, C4<0>, C4<0>;
L_0x18bc400 .functor NOT 1, L_0x18bc390, C4<0>, C4<0>, C4<0>;
L_0x18bc630 .functor XOR 1, v0x18b3fd0_0, v0x18b40c0_0, C4<0>, C4<0>;
L_0x18bc6a0 .functor NOT 1, L_0x18bc630, C4<0>, C4<0>, C4<0>;
L_0x18bc8e0 .functor XOR 1, v0x18b40c0_0, v0x18b3d30_0, C4<0>, C4<0>;
L_0x18bc950 .functor NOT 1, L_0x18bc8e0, C4<0>, C4<0>, C4<0>;
L_0x18bcba0 .functor XOR 1, v0x18b40c0_0, v0x18b3df0_0, C4<0>, C4<0>;
L_0x18bcc10 .functor NOT 1, L_0x18bcba0, C4<0>, C4<0>, C4<0>;
L_0x18bce70 .functor XOR 1, v0x18b40c0_0, v0x18b3e90_0, C4<0>, C4<0>;
L_0x18bcee0 .functor NOT 1, L_0x18bce70, C4<0>, C4<0>, C4<0>;
L_0x18bd150 .functor XOR 1, v0x18b40c0_0, v0x18b3fd0_0, C4<0>, C4<0>;
L_0x18bd1c0 .functor NOT 1, L_0x18bd150, C4<0>, C4<0>, C4<0>;
L_0x18bdc10 .functor XOR 1, v0x18b40c0_0, v0x18b40c0_0, C4<0>, C4<0>;
L_0x18bdc80 .functor NOT 1, L_0x18bdc10, C4<0>, C4<0>, C4<0>;
v0x18b4460_0 .net *"_ivl_10", 0 0, L_0x18b9ac0;  1 drivers
v0x18b4540_0 .net *"_ivl_100", 0 0, L_0x18bbef0;  1 drivers
v0x18b4620_0 .net *"_ivl_104", 0 0, L_0x18bc100;  1 drivers
v0x18b4710_0 .net *"_ivl_106", 0 0, L_0x18bc170;  1 drivers
v0x18b47f0_0 .net *"_ivl_110", 0 0, L_0x18bc390;  1 drivers
v0x18b4920_0 .net *"_ivl_112", 0 0, L_0x18bc400;  1 drivers
v0x18b4a00_0 .net *"_ivl_116", 0 0, L_0x18bc630;  1 drivers
v0x18b4ae0_0 .net *"_ivl_118", 0 0, L_0x18bc6a0;  1 drivers
v0x18b4bc0_0 .net *"_ivl_122", 0 0, L_0x18bc8e0;  1 drivers
v0x18b4d30_0 .net *"_ivl_124", 0 0, L_0x18bc950;  1 drivers
v0x18b4e10_0 .net *"_ivl_128", 0 0, L_0x18bcba0;  1 drivers
v0x18b4ef0_0 .net *"_ivl_130", 0 0, L_0x18bcc10;  1 drivers
v0x18b4fd0_0 .net *"_ivl_134", 0 0, L_0x18bce70;  1 drivers
v0x18b50b0_0 .net *"_ivl_136", 0 0, L_0x18bcee0;  1 drivers
v0x18b5190_0 .net *"_ivl_14", 0 0, L_0x18b9b80;  1 drivers
v0x18b5270_0 .net *"_ivl_140", 0 0, L_0x18bd150;  1 drivers
v0x18b5350_0 .net *"_ivl_142", 0 0, L_0x18bd1c0;  1 drivers
v0x18b5430_0 .net *"_ivl_147", 0 0, L_0x18bdc10;  1 drivers
v0x18b5510_0 .net *"_ivl_149", 0 0, L_0x18bdc80;  1 drivers
v0x18b55f0_0 .net *"_ivl_16", 0 0, L_0x18b9bf0;  1 drivers
v0x18b56d0_0 .net *"_ivl_2", 0 0, L_0x18b9710;  1 drivers
v0x18b57b0_0 .net *"_ivl_20", 0 0, L_0x18b9cf0;  1 drivers
v0x18b5890_0 .net *"_ivl_22", 0 0, L_0x18b9d60;  1 drivers
v0x18b5970_0 .net *"_ivl_26", 0 0, L_0x18b9e70;  1 drivers
v0x18b5a50_0 .net *"_ivl_28", 0 0, L_0x18b9ee0;  1 drivers
v0x18b5b30_0 .net *"_ivl_32", 0 0, L_0x18ba000;  1 drivers
v0x18b5c10_0 .net *"_ivl_34", 0 0, L_0x18ba070;  1 drivers
v0x18b5cf0_0 .net *"_ivl_38", 0 0, L_0x18ba150;  1 drivers
v0x18b5dd0_0 .net *"_ivl_4", 0 0, L_0x18b9780;  1 drivers
v0x18b5eb0_0 .net *"_ivl_40", 0 0, L_0x18ba3d0;  1 drivers
v0x18b5f90_0 .net *"_ivl_44", 0 0, L_0x18ba0e0;  1 drivers
v0x18b6070_0 .net *"_ivl_46", 0 0, L_0x18ba510;  1 drivers
v0x18b6150_0 .net *"_ivl_50", 0 0, L_0x18ba690;  1 drivers
v0x18b6440_0 .net *"_ivl_52", 0 0, L_0x18ba700;  1 drivers
v0x18b6520_0 .net *"_ivl_56", 0 0, L_0x18ba890;  1 drivers
v0x18b6600_0 .net *"_ivl_58", 0 0, L_0x18ba900;  1 drivers
v0x18b66e0_0 .net *"_ivl_62", 0 0, L_0x18baaa0;  1 drivers
v0x18b67c0_0 .net *"_ivl_64", 0 0, L_0x18bad20;  1 drivers
v0x18b68a0_0 .net *"_ivl_68", 0 0, L_0x18baed0;  1 drivers
v0x18b6980_0 .net *"_ivl_70", 0 0, L_0x18baf40;  1 drivers
v0x18b6a60_0 .net *"_ivl_74", 0 0, L_0x18bb100;  1 drivers
v0x18b6b40_0 .net *"_ivl_76", 0 0, L_0x18bb170;  1 drivers
v0x18b6c20_0 .net *"_ivl_8", 0 0, L_0x18b9840;  1 drivers
v0x18b6d00_0 .net *"_ivl_80", 0 0, L_0x18bb340;  1 drivers
v0x18b6de0_0 .net *"_ivl_82", 0 0, L_0x18bb5c0;  1 drivers
v0x18b6ec0_0 .net *"_ivl_86", 0 0, L_0x18bb7a0;  1 drivers
v0x18b6fa0_0 .net *"_ivl_88", 0 0, L_0x18bba20;  1 drivers
v0x18b7080_0 .net *"_ivl_92", 0 0, L_0x18bbc10;  1 drivers
v0x18b7160_0 .net *"_ivl_94", 0 0, L_0x18bbc80;  1 drivers
v0x18b7240_0 .net *"_ivl_98", 0 0, L_0x18bbe80;  1 drivers
v0x18b7320_0 .net "a", 0 0, v0x18b3d30_0;  alias, 1 drivers
v0x18b73c0_0 .net "b", 0 0, v0x18b3df0_0;  alias, 1 drivers
v0x18b74b0_0 .net "c", 0 0, v0x18b3e90_0;  alias, 1 drivers
v0x18b75a0_0 .net "d", 0 0, v0x18b3fd0_0;  alias, 1 drivers
v0x18b7690_0 .net "e", 0 0, v0x18b40c0_0;  alias, 1 drivers
v0x18b7780_0 .net "out", 24 0, L_0x18ba7f0;  alias, 1 drivers
LS_0x18ba7f0_0_0 .concat8 [ 1 1 1 1], L_0x18bdc80, L_0x18bd1c0, L_0x18bcee0, L_0x18bcc10;
LS_0x18ba7f0_0_4 .concat8 [ 1 1 1 1], L_0x18bc950, L_0x18bc6a0, L_0x18bc400, L_0x18bc170;
LS_0x18ba7f0_0_8 .concat8 [ 1 1 1 1], L_0x18bbef0, L_0x18bbc80, L_0x18bba20, L_0x18bb5c0;
LS_0x18ba7f0_0_12 .concat8 [ 1 1 1 1], L_0x18bb170, L_0x18baf40, L_0x18bad20, L_0x18ba900;
LS_0x18ba7f0_0_16 .concat8 [ 1 1 1 1], L_0x18ba700, L_0x18ba510, L_0x18ba3d0, L_0x18ba070;
LS_0x18ba7f0_0_20 .concat8 [ 1 1 1 1], L_0x18b9ee0, L_0x18b9d60, L_0x18b9bf0, L_0x18b9ac0;
LS_0x18ba7f0_0_24 .concat8 [ 1 0 0 0], L_0x18b9780;
LS_0x18ba7f0_1_0 .concat8 [ 4 4 4 4], LS_0x18ba7f0_0_0, LS_0x18ba7f0_0_4, LS_0x18ba7f0_0_8, LS_0x18ba7f0_0_12;
LS_0x18ba7f0_1_4 .concat8 [ 4 4 1 0], LS_0x18ba7f0_0_16, LS_0x18ba7f0_0_20, LS_0x18ba7f0_0_24;
L_0x18ba7f0 .concat8 [ 16 9 0 0], LS_0x18ba7f0_1_0, LS_0x18ba7f0_1_4;
S_0x18b7920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x187ffb0;
 .timescale -12 -12;
E_0x187c990 .event anyedge, v0x18b8690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b8690_0;
    %nor/r;
    %assign/vec4 v0x18b8690_0, 0;
    %wait E_0x187c990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b3a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187cda0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x18b40c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b3fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b3e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b3df0_0, 0;
    %assign/vec4 v0x18b3d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x187ffb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b82b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b8690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x187ffb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b82b0_0;
    %inv;
    %store/vec4 v0x18b82b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x187ffb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b3f30_0, v0x18b8810_0, v0x18b80d0_0, v0x18b8170_0, v0x18b8210_0, v0x18b8350_0, v0x18b83f0_0, v0x18b8530_0, v0x18b8490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x187ffb0;
T_5 ;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x187ffb0;
T_6 ;
    %wait E_0x187cda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b85d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b85d0_0, 4, 32;
    %load/vec4 v0x18b8750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b85d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b85d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b85d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18b8530_0;
    %load/vec4 v0x18b8530_0;
    %load/vec4 v0x18b8490_0;
    %xor;
    %load/vec4 v0x18b8530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b85d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18b85d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b85d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/vector5/iter0/response50/top_module.sv";
