

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12'
================================================================
* Date:           Fri May 16 00:07:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.808 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
    |        Latency (cycles)       |    Latency (absolute)   |          Interval         |                    Pipeline                    |
    |   min   |         max         |    min    |     max     | min |         max         |                      Type                      |
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+
    |        3|  1152921502459363328|  24.000 ns|  9.2e+09 sec|    1|  1152921502459363328|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------------------+-----------+-------------+-----+---------------------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |                                     |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        |              Loop Name              |   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- VITIS_LOOP_98_11_VITIS_LOOP_99_12  |        1|  1152921502459363328|         5|          1|          1|  0 ~ 1152921502459363329|       yes|
        +-------------------------------------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub202_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub202"   --->   Operation 11 'read' 'sub202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub199_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub199"   --->   Operation 12 'read' 'sub199_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln82_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln82"   --->   Operation 13 'read' 'mul_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_w_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %out_w"   --->   Operation 14 'read' 'out_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_w_cast = sext i31 %out_w_read"   --->   Operation 15 'sext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, void @empty_8"   --->   Operation 16 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, void @empty_9"   --->   Operation 17 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, void @empty_10"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %avg_out_V_dest_V, i1 %avg_out_V_id_V, i1 %avg_out_V_last_V, i1 %avg_out_V_user_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_keep_V, i8 %avg_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %min_out_V_dest_V, i1 %min_out_V_id_V, i1 %min_out_V_last_V, i1 %min_out_V_user_V, i1 %min_out_V_strb_V, i1 %min_out_V_keep_V, i8 %min_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %max_out_V_dest_V, i1 %max_out_V_id_V, i1 %max_out_V_last_V, i1 %max_out_V_user_V, i1 %max_out_V_strb_V, i1 %max_out_V_keep_V, i8 %max_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten48"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln98 = store i31 0, i31 %y" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 23 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln99 = store i31 0, i31 %x" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 24 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.body197" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 25 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i60 %indvar_flatten48" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 26 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.41ns)   --->   "%icmp_ln98 = icmp_eq  i60 %indvar_flatten48_load, i60 %mul_ln82_read" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 27 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 3.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (3.41ns)   --->   "%add_ln98_1 = add i60 %indvar_flatten48_load, i60 1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 28 'add' 'add_ln98_1' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc238.loopexit, void %for.end240.loopexit.exitStub" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 29 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 30 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i31 %x_1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 31 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.52ns)   --->   "%icmp_ln99 = icmp_slt  i32 %zext_ln99, i32 %out_w_cast" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 32 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101)   --->   "%trunc_ln99 = trunc i31 %x_1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 33 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.73ns)   --->   "%select_ln98 = select i1 %icmp_ln99, i31 %x_1, i31 0" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 34 'select' 'select_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101)   --->   "%select_ln98_2 = select i1 %icmp_ln99, i30 %trunc_ln99, i30 0" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 35 'select' 'select_ln98_2' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln101)   --->   "%zext_ln104 = zext i30 %select_ln98_2" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 36 'zext' 'zext_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i31 %select_ln98" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 37 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln101 = icmp_eq  i32 %zext_ln104, i32 %sub202_read" [HLSEindoefening/hls_process_images.cpp:101]   --->   Operation 38 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln98)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%add_ln99 = add i31 %select_ln98, i31 1" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 39 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln98 = store i60 %add_ln98_1, i60 %indvar_flatten48" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 40 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%y_load = load i31 %y" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 41 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.52ns)   --->   "%add_ln98 = add i31 %y_load, i31 1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 42 'add' 'add_ln98' <Predicate = (!icmp_ln99)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.73ns)   --->   "%select_ln98_1 = select i1 %icmp_ln99, i31 %y_load, i31 %add_ln98" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 43 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i31 %select_ln98_1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 44 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i31 %select_ln98_1" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 45 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln98, i7 0" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%cmp200 = icmp_eq  i32 %zext_ln98, i32 %sub199_read" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 47 'icmp' 'cmp200' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.81ns)   --->   "%add_ln104 = add i14 %tmp_s, i14 %trunc_ln104" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 48 'add' 'add_ln104' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln98 = store i31 %select_ln98_1, i31 %y" [HLSEindoefening/hls_process_images.cpp:98]   --->   Operation 49 'store' 'store_ln98' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln99 = store i31 %add_ln99, i31 %x" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 50 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i14 %add_ln104" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 51 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%max_result_addr = getelementptr i8 %max_result, i64 0, i64 %zext_ln104_1" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 52 'getelementptr' 'max_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%min_result_addr = getelementptr i8 %min_result, i64 0, i64 %zext_ln104_1" [HLSEindoefening/hls_process_images.cpp:105]   --->   Operation 53 'getelementptr' 'min_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%avg_result_addr = getelementptr i8 %avg_result, i64 0, i64 %zext_ln104_1" [HLSEindoefening/hls_process_images.cpp:106]   --->   Operation 54 'getelementptr' 'avg_result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.97ns)   --->   "%last = and i1 %cmp200, i1 %icmp_ln101" [HLSEindoefening/hls_process_images.cpp:101]   --->   Operation 55 'and' 'last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%max_p_data = load i14 %max_result_addr" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 56 'load' 'max_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%min_p_data = load i14 %min_result_addr" [HLSEindoefening/hls_process_images.cpp:105]   --->   Operation 57 'load' 'min_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%avg_p_data = load i14 %avg_result_addr" [HLSEindoefening/hls_process_images.cpp:106]   --->   Operation 58 'load' 'avg_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 69 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_98_11_VITIS_LOOP_99_12_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1152921502459363329, i64 288230375077969921"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [HLSEindoefening/hls_process_images.cpp:100]   --->   Operation 61 'specpipeline' 'specpipeline_ln100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] ( I:3.25ns O:3.25ns )   --->   "%max_p_data = load i14 %max_result_addr" [HLSEindoefening/hls_process_images.cpp:104]   --->   Operation 62 'load' 'max_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 63 [1/2] ( I:3.25ns O:3.25ns )   --->   "%min_p_data = load i14 %min_result_addr" [HLSEindoefening/hls_process_images.cpp:105]   --->   Operation 63 'load' 'min_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 64 [1/2] ( I:3.25ns O:3.25ns )   --->   "%avg_p_data = load i14 %avg_result_addr" [HLSEindoefening/hls_process_images.cpp:106]   --->   Operation 64 'load' 'avg_p_data' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_6 : Operation 65 [1/1] (1.57ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %max_out_V_data_V, i1 %max_out_V_keep_V, i1 %max_out_V_strb_V, i1 %max_out_V_user_V, i1 %max_out_V_last_V, i1 %max_out_V_id_V, i1 %max_out_V_dest_V, i8 %max_p_data, i1 1, i1 1, i1 0, i1 %last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:112]   --->   Operation 65 'write' 'write_ln112' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 66 [1/1] (1.57ns)   --->   "%write_ln113 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %min_out_V_data_V, i1 %min_out_V_keep_V, i1 %min_out_V_strb_V, i1 %min_out_V_user_V, i1 %min_out_V_last_V, i1 %min_out_V_id_V, i1 %min_out_V_dest_V, i8 %min_p_data, i1 1, i1 1, i1 0, i1 %last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:113]   --->   Operation 66 'write' 'write_ln113' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 67 [1/1] (1.57ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %avg_out_V_data_V, i1 %avg_out_V_keep_V, i1 %avg_out_V_strb_V, i1 %avg_out_V_user_V, i1 %avg_out_V_last_V, i1 %avg_out_V_id_V, i1 %avg_out_V_dest_V, i8 %avg_p_data, i1 1, i1 1, i1 0, i1 %last, i1 0, i1 0" [HLSEindoefening/hls_process_images.cpp:114]   --->   Operation 67 'write' 'write_ln114' <Predicate = true> <Delay = 1.57> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.body197" [HLSEindoefening/hls_process_images.cpp:99]   --->   Operation 68 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 60 bit ('indvar_flatten48') [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten48' [43]  (1.588 ns)

 <State 2>: 3.417ns
The critical path consists of the following:
	'load' operation 60 bit ('indvar_flatten48_load', HLSEindoefening/hls_process_images.cpp:98) on local variable 'indvar_flatten48' [49]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln98', HLSEindoefening/hls_process_images.cpp:98) [52]  (3.417 ns)

 <State 3>: 5.778ns
The critical path consists of the following:
	'load' operation 31 bit ('x', HLSEindoefening/hls_process_images.cpp:99) on local variable 'x', HLSEindoefening/hls_process_images.cpp:99 [48]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln99', HLSEindoefening/hls_process_images.cpp:99) [51]  (2.522 ns)
	'select' operation 31 bit ('select_ln98', HLSEindoefening/hls_process_images.cpp:98) [61]  (0.733 ns)
	'add' operation 31 bit ('add_ln99', HLSEindoefening/hls_process_images.cpp:99) [84]  (2.522 ns)

 <State 4>: 5.808ns
The critical path consists of the following:
	'load' operation 31 bit ('y_load', HLSEindoefening/hls_process_images.cpp:98) on local variable 'y', HLSEindoefening/hls_process_images.cpp:98 [56]  (0.000 ns)
	'add' operation 31 bit ('add_ln98', HLSEindoefening/hls_process_images.cpp:98) [58]  (2.522 ns)
	'select' operation 31 bit ('select_ln98_1', HLSEindoefening/hls_process_images.cpp:98) [62]  (0.733 ns)
	'icmp' operation 1 bit ('cmp200', HLSEindoefening/hls_process_images.cpp:98) [68]  (2.552 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('max_result_addr', HLSEindoefening/hls_process_images.cpp:104) [72]  (0.000 ns)
	'load' operation 8 bit ('max_p.data', HLSEindoefening/hls_process_images.cpp:104) on array 'max_result' [78]  (3.254 ns)

 <State 6>: 4.827ns
The critical path consists of the following:
	'load' operation 8 bit ('max_p.data', HLSEindoefening/hls_process_images.cpp:104) on array 'max_result' [78]  (3.254 ns)
	axis write operation ('write_ln112', HLSEindoefening/hls_process_images.cpp:112) on port 'max_out_V_data_V' (HLSEindoefening/hls_process_images.cpp:112) [81]  (1.573 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
