INFO: Starting PRECISION_RTL for logic synthesis
precision: Executing on platform: CentOS release 5.10 (Final) Kernel \r on an \m  Linux ecelinux5.uwaterloo.ca 2.6.18-371.6.1.el5 #1 SMP Wed Mar 12 20:03:51 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux 
precision: Setting MGC_HOME to /opt/Precision_Synthesis_2008a.47/Mgc_home ...
Note: Defaulting to use the Next Generation GUI.
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux e4kwan@ecelinux5.uwaterloo.ca #1 SMP Wed Mar 12 20:03:51 EDT 2014 2.6.18-371.6.1.el5 x86_64
//  
//  Start time Thu Mar 27 16:55:33 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: USING DESIGN ARCH
Info: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
Info: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:40:04
Info: Initializing...
Info: Partitioning design ....

Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:46:53
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.max8(main): Pre-processing...
Warning: "kirsch.vhd", line 15: signal difference has never been used.
Info: Module work.max10(main): Pre-processing...
Warning: "kirsch.vhd", line 48: signal difference has never been used.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Warning: "kirsch.vhd", line 139: signal i3 has never been used.
Warning: "kirsch.vhd", line 139: signal i4 has never been used.
Warning: "kirsch.vhd", line 139: signal i5 has never been used.
Warning: "kirsch.vhd", line 139: signal i6 has never been used.
Warning: "kirsch.vhd", line 81: Output port o_dir has never been assigned a value.
Warning: "kirsch.vhd", line 83: Output port o_row has never been assigned a value.
Warning: "kirsch.vhd", line 86: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 87: Input port debug_switch has never been used.
Warning: "kirsch.vhd", line 115: signal rowsStarted has never been used.
Warning: "kirsch.vhd", line 118: signal oldbuffer has never been used.
Warning: "kirsch.vhd", line 122: signal maxSets has never been used.
Warning: "kirsch.vhd", line 125: signal dirMax has never been used.
Warning: "kirsch.vhd", line 126: signal dirMax10 has never been used.
Warning: "kirsch.vhd", line 139: signal i1[15:0] has no drivers, will be treated as don't care.
Warning: "kirsch.vhd", line 139: signal i2[15:0] has no drivers, will be treated as don't care.
Warning: "kirsch.vhd", line 140: signal r2 has never been used.
Warning: "kirsch.vhd", line 140: signal r11 has never been used.
Warning: "kirsch.vhd", line 143: signal top has never been used.
Warning: "kirsch.vhd", line 143: signal middle has never been used.
Warning: "kirsch.vhd", line 143: signal bottom has never been used.
Warning: "kirsch.vhd", line 144: signal add1[15:0] has no drivers, will be treated as don't care.
Warning: "kirsch.vhd", line 144: signal add2[15:0] has no drivers, will be treated as don't care.
Warning: "kirsch.vhd", line 144: signal add3[15:0] has no drivers, will be treated as don't care.
Info: Module work.max8(main): Compiling...
Info: Module work.max10(main): Compiling...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Root Module work.kirsch(main): Compiling...
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[14]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[13]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[12]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[11]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[10]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[9]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[8]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[7]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[6]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[5]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[4]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[3]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[2]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[1]
Info: "kirsch.vhd", line 320: Sharing register r4[15] with r4[0]
Info: "kirsch.vhd", line 320: Sharing register r9[2] with r9[1]
Info: "kirsch.vhd", line 320: Sharing register r9[2] with r9[0]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[14]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[13]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[12]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[11]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[10]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[9]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[8]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[7]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[6]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[5]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[4]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[3]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[2]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[1]
Info: "kirsch.vhd", line 320: Sharing register r10[15] with r10[0]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[14]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[13]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[12]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[11]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[10]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[9]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[8]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[7]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[6]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[5]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[4]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[3]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[2]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[1]
Info: "kirsch.vhd", line 320: Sharing register r7[15] with r7[0]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[14]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[13]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[12]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[11]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[10]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[9]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[8]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[7]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[6]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[5]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[4]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[3]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[2]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[1]
Info: "kirsch.vhd", line 320: Sharing register r5[15] with r5[0]
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[0]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[1]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[2]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[3]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[4]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[5]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[6]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[7]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[8]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[9]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[10]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[11]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[12]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[13]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[14]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) left_val[15]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[0]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[1]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[2]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[3]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[4]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[5]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[6]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[7]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[8]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[9]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[10]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[11]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[12]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[13]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[14]: This input has no drivers, driving zero.
Warning: Module work.kirsch(main), Instance max1, Net(s) right_val[15]: This input has no drivers, driving zero.
Warning: "kirsch.vhd", line 290: Optimizing state bit(s) o_mode[1] to constant 0
Warning: "kirsch.vhd", line 290: Optimizing state bit(s) o_mode[0] to constant 1
Info: Rebalanced Expression Tree...
Info: Compilation successfully completed.
Info: Total CPU time taken for compilation: 0.0 secs.
Info: Total lines of RTL compiled: 484.
Info: Overall running time 1.0 secs.
Info: Current working directory: uw_tmp/.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/kirsch_gate.xdb
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 1 Instances are flattened in hierarchical block .work.kirsch.main.
Info: Optimizing design view:.work.kirsch.main
Warning: Port o_dir(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_dir(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_dir(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_row(7) is connected to a disabled tristate, possibly unconnected Port in design.
Error: Design contains one or more combinational loops or latches.
Info: -- Running timing characterization...
Info: 1 I/O registers on critical path unpacked.
Info: -- Saving the design database in uw_tmp/kirsch.xdb
Info: Writing file: uw_tmp/kirsch.edf.
Info: Info, Writing xrf file 'uw_tmp/kirsch.xrf'
Info: Writing file: uw_tmp/kirsch.xrf.
Info: -- Writing file uw_tmp/kirsch.tcl
Info: exq_pr_compile_project gen_vcf kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 0.6 secs.
Info: Overall running time 0.9 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/kirsch_logic.xrf'
Info: Writing file: uw_tmp/kirsch_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: i_clock
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.v.
Info: Warning, Moving uw_tmp/kirsch_logic.xrf to uw_tmp/mgc_old_kirsch_logic.xrf as uw_tmp/kirsch_logic.xrf exists
Info: Writing file: uw_tmp/kirsch_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
ERROR: Failure when running `precision -shell -file uw_tmp/uw-logic-synth-precision_rtl.tcl'
