Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 12:31:09 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #1                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                              19.487 |              0.875 |
| Logic Delay               | 0.096(8%)                | 6.359(33%)                                                                                                                                                                                                                                                          | 0.096(11%)         |
| Net Delay                 | 1.208(92%)               | 13.128(67%)                                                                                                                                                                                                                                                         | 0.779(89%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                               0.061 |             -0.326 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                             -13.185 |              5.040 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                            | 4% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                 413 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT2 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                  40 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[255]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #2                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                    19.482 |              0.678 |
| Logic Delay               | 0.096(8%)                | 6.265(33%)                                                                                                                                                                                                                                                | 0.095(15%)         |
| Net Delay                 | 1.208(92%)               | 13.217(67%)                                                                                                                                                                                                                                               | 0.583(85%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                     0.070 |             -0.340 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                   -13.171 |              5.223 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 2% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                       410 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                        40 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                          | sr_p.sr_2[249]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                             Path #3                                                                                                                            | WorstPath from Dst |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                         19.380 |              0.600 |
| Logic Delay               | 0.096(8%)                | 6.267(33%)                                                                                                                                                                                                                                                     | 0.096(16%)         |
| Net Delay                 | 1.208(92%)               | 13.113(67%)                                                                                                                                                                                                                                                    | 0.504(84%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                         -0.031 |             -0.175 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                        -13.169 |              5.467 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                       | 2% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                            412 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT2 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                             40 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                               | sr_p.sr_2[254]/D   |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                     Path #4                                                                                                                     | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                           6.250 |              6.250 |
| Path Delay                |                    0.624 |                                                                                                                                                                                                                                          19.374 |              0.899 |
| Logic Delay               | 0.098(16%)               | 5.239(28%)                                                                                                                                                                                                                                      | 0.096(11%)         |
| Net Delay                 | 0.526(84%)               | 14.135(72%)                                                                                                                                                                                                                                     | 0.803(89%)         |
| Clock Skew                |                   -0.109 |                                                                                                                                                                                                                                          -0.029 |             -0.215 |
| Slack                     |                    5.508 |                                                                                                                                                                                                                                         -13.161 |              5.128 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%                  | 10% x 3%                                                                                                                                                                                                                                        | 2% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                             386 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                              46 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                              46 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                              36 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C          | muon_cand_4.pt_fast[1]/C                                                                                                                                                                                                                        | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_4.pt_fast[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                | sr_p.sr_2[241]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #5                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                    19.465 |              0.744 |
| Logic Delay               | 0.096(8%)                | 5.766(30%)                                                                                                                                                                                                                                                | 0.093(13%)         |
| Net Delay                 | 1.208(92%)               | 13.699(70%)                                                                                                                                                                                                                                               | 0.651(87%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                     0.068 |             -0.337 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                   -13.156 |              5.160 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 2% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                       442 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                        42 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                          | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #6                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                    19.443 |              0.831 |
| Logic Delay               | 0.096(8%)                | 5.751(30%)                                                                                                                                                                                                                                                | 0.096(12%)         |
| Net Delay                 | 1.208(92%)               | 13.692(70%)                                                                                                                                                                                                                                               | 0.735(88%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                     0.062 |             -0.326 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                   -13.140 |              5.084 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 4% x 0%                  | 11% x 3%                                                                                                                                                                                                                                                  | 4% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                       474 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                        43 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                          | sr_p.sr_2[245]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                     Path #7                                                                                                                     | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                           6.250 |              6.250 |
| Path Delay                |                    0.624 |                                                                                                                                                                                                                                          19.355 |              0.818 |
| Logic Delay               | 0.098(16%)               | 5.225(27%)                                                                                                                                                                                                                                      | 0.097(12%)         |
| Net Delay                 | 0.526(84%)               | 14.130(73%)                                                                                                                                                                                                                                     | 0.721(88%)         |
| Clock Skew                |                   -0.109 |                                                                                                                                                                                                                                          -0.026 |             -0.204 |
| Slack                     |                    5.508 |                                                                                                                                                                                                                                         -13.139 |              5.220 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%                  | 10% x 4%                                                                                                                                                                                                                                        | 4% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                             386 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                              46 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                              46 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                              36 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C          | muon_cand_4.pt_fast[1]/C                                                                                                                                                                                                                        | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_4.pt_fast[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                | sr_p.sr_2[240]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #8                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                    19.445 |              0.790 |
| Logic Delay               | 0.096(8%)                | 6.244(33%)                                                                                                                                                                                                                                                | 0.097(13%)         |
| Net Delay                 | 1.208(92%)               | 13.201(67%)                                                                                                                                                                                                                                               | 0.693(87%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                     0.066 |             -0.331 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                   -13.138 |              5.120 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 1% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                       409 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                        40 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                          | sr_p.sr_2[252]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #9                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                    19.342 |              0.652 |
| Logic Delay               | 0.096(8%)                | 6.368(33%)                                                                                                                                                                                                                                                | 0.096(15%)         |
| Net Delay                 | 1.208(92%)               | 12.974(67%)                                                                                                                                                                                                                                               | 0.556(85%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                    -0.037 |             -0.214 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                   -13.137 |              5.376 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 1% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                       416 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                        40 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                          | sr_p.sr_2[253]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #10                                                                                                                         | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                    1.304 |                                                                                                                                                                                                                                                    19.349 |              0.886 |
| Logic Delay               | 0.096(8%)                | 5.678(30%)                                                                                                                                                                                                                                                | 0.096(11%)         |
| Net Delay                 | 1.208(92%)               | 13.671(70%)                                                                                                                                                                                                                                               | 0.790(89%)         |
| Clock Skew                |                   -0.080 |                                                                                                                                                                                                                                                    -0.029 |             -0.184 |
| Slack                     |                    4.857 |                                                                                                                                                                                                                                                   -13.136 |              5.172 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 4% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                       442 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                        42 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[149]/C         | muon_cand_9.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_9.pt_fast[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                          | sr_p.sr_2[248]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 14 | 15 | 16 | 17 | 19 | 20 | 21 | 22 | 23 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 35 | 36 | 38 | 41 | 42 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 744 | 7 | 9 | 6 | 7 |  3 |  1 | 15 | 11 |  4 |  1 | 14 |  6 |  1 |  4 |  8 |  8 |  8 | 11 | 16 |  2 |  3 | 11 |  2 | 11 |  7 | 12 |  4 | 16 |  7 |  9 |  2 |  1 | 15 |  4 |  7 |  2 |  1 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.79 |           4.03 |            8681 | 0(0.0%) | 155(2.5%) | 249(4.1%) | 792(13.0%) | 1275(20.9%) | 3639(59.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_SHORTSR-freq160retfan10000_rev_1 | 0.72 |           4.49 |            6024 | 0(0.0%) | 154(2.6%) | 249(4.1%) | 707(11.7%) | 1275(21.2%) | 3639(60.4%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       115% | (CLEM_X60Y319,CLEM_X64Y326)   | wrapper(100%) |            0% |        5.3058 | 98%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       133% | (CLEL_R_X62Y323,CLEM_X64Y326) | wrapper(100%) |            0% |       5.46875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       102% | (CLEM_X60Y329,CLEM_X64Y336)   | wrapper(100%) |            0% |       5.23884 | 99%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                3 |       102% | (CLEM_X60Y313,CLEM_X64Y320)   | wrapper(100%) |            0% |       5.31027 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.032% | (CLEM_X63Y331,CLEM_X65Y339)  | wrapper(100%) |            0% |       5.22222 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.137% | (CLEM_X64Y304,NULL_X393Y327) | wrapper(100%) |            0% |       5.05833 | 96%          | 0%         |  14% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.095% | (CLEM_X60Y324,NULL_X393Y344) | wrapper(100%) |            0% |       5.38068 | 99%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.153% | (CLEM_X60Y326,NULL_X393Y354) | wrapper(100%) |            0% |       5.01847 | 94%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                2 |           0.020% | (CLEM_X59Y326,CLEM_X60Y331)  | wrapper(100%) |            0% |             5 | 98%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X59Y323,CLEM_X59Y323)  | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.001% | (CLEM_X65Y331,CLEM_X65Y331)  | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.110% | (CLEM_X60Y332,NULL_X393Y352) | wrapper(100%) |            0% |       5.16193 | 98%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.284% | (CLEM_X54Y308,CLEM_X69Y339)  | wrapper(100%) |            0% |       4.01065 | 74%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.224% | (CLEM_X51Y323,CLEM_X66Y338)  | wrapper(100%) |            0% |       3.10866 | 58%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.288% | (CLEM_X56Y302,CLEM_X71Y341)  | wrapper(100%) |            0% |       3.95923 | 73%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y335   | 377             | 584          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X63Y333   | 377             | 586          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y335 | 365             | 584          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X63Y336   | 377             | 583          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X63Y332   | 377             | 587          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X63Y334   | 377             | 585          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y333 | 379             | 586          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y335 | 379             | 584          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X60Y336   | 363             | 583          | 42%                  | wrapper(100%) | N                   |
| CLEM_X60Y337   | 363             | 582          | 41%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y325   | 377             | 595          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y325 | 374             | 595          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X61Y325   | 368             | 595          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y325 | 365             | 595          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X61Y326   | 368             | 594          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y325 | 379             | 595          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y324 | 374             | 596          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X60Y325   | 363             | 595          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y326 | 374             | 594          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y326   | 377             | 594          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


