// Seed: 519239584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output tri0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2 == 1 < -1;
endmodule
module module_0 #(
    parameter id_6 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    module_1,
    _id_6
);
  input wire _id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout supply0 id_3;
  output wire id_2;
  input wire id_1;
  logic id_7;
  ;
  logic id_8, id_9, id_10;
  wire id_11;
  assign id_7 = -1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_9,
      id_3
  );
  wire [1 : 1] id_12;
  assign id_8 = id_5[id_6];
endmodule
