Analysis for QUEUE_SIZE = 63, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 17s -> 17s
Frequency: 100 MHz -> Implementation: 4m 34s -> 274s
Frequency: 100 MHz -> Power: 5.908 W
Frequency: 100 MHz -> CLB LUTs Used: 2524
Frequency: 100 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 100 MHz -> CLB Registers Used: 1007
Frequency: 100 MHz -> CLB Registers Util%: 0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 6.617 ns
Frequency: 100 MHz -> Achieved Frequency: 295.596 MHz


Frequency: 150 MHz -> Synthesis: 11s -> 11s
Frequency: 150 MHz -> Implementation: 3m 32s -> 212s
Frequency: 150 MHz -> Power: 5.953 W
Frequency: 150 MHz -> CLB LUTs Used: 2524
Frequency: 150 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 150 MHz -> CLB Registers Used: 1007
Frequency: 150 MHz -> CLB Registers Util%: 0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.504 ns
Frequency: 150 MHz -> Achieved Frequency: 316.189 MHz


Frequency: 200 MHz -> Synthesis: 12s -> 12s
Frequency: 200 MHz -> Implementation: 3m 46s -> 226s
Frequency: 200 MHz -> Power: 5.998 W
Frequency: 200 MHz -> CLB LUTs Used: 2524
Frequency: 200 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 200 MHz -> CLB Registers Used: 1007
Frequency: 200 MHz -> CLB Registers Util%: 0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.161 ns
Frequency: 200 MHz -> Achieved Frequency: 352.237 MHz


Frequency: 250 MHz -> Synthesis: 12s -> 12s
Frequency: 250 MHz -> Implementation: 4m 2s -> 242s
Frequency: 250 MHz -> Power: 6.043 W
Frequency: 250 MHz -> CLB LUTs Used: 2525
Frequency: 250 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 250 MHz -> CLB Registers Used: 1007
Frequency: 250 MHz -> CLB Registers Util%: 0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.369 ns
Frequency: 250 MHz -> Achieved Frequency: 380.084 MHz


Frequency: 300 MHz -> Synthesis: 13s -> 13s
Frequency: 300 MHz -> Implementation: 3m 29s -> 209s
Frequency: 300 MHz -> Power: 6.088 W
Frequency: 300 MHz -> CLB LUTs Used: 2525
Frequency: 300 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 300 MHz -> CLB Registers Used: 1007
Frequency: 300 MHz -> CLB Registers Util%: 0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.083 ns
Frequency: 300 MHz -> Achieved Frequency: 444.379 MHz


Frequency: 350 MHz -> Synthesis: 11s -> 11s
Frequency: 350 MHz -> Implementation: 3m 49s -> 229s
Frequency: 350 MHz -> Power: 6.134 W
Frequency: 350 MHz -> CLB LUTs Used: 2523
Frequency: 350 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 350 MHz -> CLB Registers Used: 1007
Frequency: 350 MHz -> CLB Registers Util%: 0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.781 ns
Frequency: 350 MHz -> Achieved Frequency: 481.662 MHz


Frequency: 400 MHz -> Synthesis: 12s -> 12s
Frequency: 400 MHz -> Implementation: 3m 50s -> 230s
Frequency: 400 MHz -> Power: 6.183 W
Frequency: 400 MHz -> CLB LUTs Used: 2521
Frequency: 400 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 400 MHz -> CLB Registers Used: 1007
Frequency: 400 MHz -> CLB Registers Util%: 0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.406 ns
Frequency: 400 MHz -> Achieved Frequency: 477.555 MHz


Frequency: 450 MHz -> Synthesis: 12s -> 12s
Frequency: 450 MHz -> Implementation: 3m 58s -> 238s
Frequency: 450 MHz -> Power: 6.223 W
Frequency: 450 MHz -> CLB LUTs Used: 2543
Frequency: 450 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 450 MHz -> CLB Registers Used: 1007
Frequency: 450 MHz -> CLB Registers Util%: 0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.212 ns
Frequency: 450 MHz -> Achieved Frequency: 497.457 MHz


Frequency: 500 MHz -> Synthesis: 13s -> 13s
Frequency: 500 MHz -> Implementation: 4m 35s -> 275s
Frequency: 500 MHz -> Power: 6.272 W
Frequency: 500 MHz -> CLB LUTs Used: 2591
Frequency: 500 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 500 MHz -> CLB Registers Used: 1007
Frequency: 500 MHz -> CLB Registers Util%: 0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.013 ns
Frequency: 500 MHz -> Achieved Frequency: 503.271 MHz


Frequency: 550 MHz -> Synthesis: 12s -> 12s
Frequency: 550 MHz -> Implementation: 5m 0s -> 300s
Frequency: 550 MHz -> Power: 6.323 W
Frequency: 550 MHz -> CLB LUTs Used: 2833
Frequency: 550 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 550 MHz -> CLB Registers Used: 1007
Frequency: 550 MHz -> CLB Registers Util%: 0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.025 ns
Frequency: 550 MHz -> Achieved Frequency: 557.668 MHz


Frequency: 600 MHz -> Synthesis: 14s -> 14s
Frequency: 600 MHz -> Implementation: 5m 15s -> 315s
Frequency: 600 MHz -> Power: 6.376 W
Frequency: 600 MHz -> CLB LUTs Used: 2943
Frequency: 600 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 600 MHz -> CLB Registers Used: 1013
Frequency: 600 MHz -> CLB Registers Util%: 0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.651 ns
Frequency: 600 MHz -> Achieved Frequency: 431.468 MHz


Frequency: 650 MHz -> Synthesis: 13s -> 13s
Frequency: 650 MHz -> Implementation: 7m 11s -> 431s
Frequency: 650 MHz -> Power: 6.435 W
Frequency: 650 MHz -> CLB LUTs Used: 3009
Frequency: 650 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 650 MHz -> CLB Registers Used: 1007
Frequency: 650 MHz -> CLB Registers Util%: 0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.167 ns
Frequency: 650 MHz -> Achieved Frequency: 586.352 MHz


Frequency: 700 MHz -> Synthesis: 13s -> 13s
Frequency: 700 MHz -> Implementation: 7m 50s -> 470s
Frequency: 700 MHz -> Power: 6.481 W
Frequency: 700 MHz -> CLB LUTs Used: 3010
Frequency: 700 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 700 MHz -> CLB Registers Used: 1007
Frequency: 700 MHz -> CLB Registers Util%: 0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.273 ns
Frequency: 700 MHz -> Achieved Frequency: 587.692 MHz


Frequency: 750 MHz -> Synthesis: 13s -> 13s
Frequency: 750 MHz -> Implementation: 5m 52s -> 352s
Frequency: 750 MHz -> Power: 6.525 W
Frequency: 750 MHz -> CLB LUTs Used: 3009
Frequency: 750 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 750 MHz -> CLB Registers Used: 1007
Frequency: 750 MHz -> CLB Registers Util%: 0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.397 ns
Frequency: 750 MHz -> Achieved Frequency: 577.923 MHz


Frequency: 800 MHz -> Synthesis: 13s -> 13s
Frequency: 800 MHz -> Implementation: 6m 56s -> 416s
Frequency: 800 MHz -> Power: 6.573 W
Frequency: 800 MHz -> CLB LUTs Used: 3010
Frequency: 800 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 800 MHz -> CLB Registers Used: 1007
Frequency: 800 MHz -> CLB Registers Util%: 0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.547 ns
Frequency: 800 MHz -> Achieved Frequency: 556.483 MHz


