TH1: RUN_2025-06-23_00-46-33 
{

  "DESIGN_NAME": "BLAKE2S",
  "VERILOG_FILES": ["DIR::BLAKE2S.V", "DIR::BLAKE2S_CORE.V", "DIR::BLAKE2S_G.V", "DIR::BLAKE2S_M_SELECT.V"],
  "CLOCK_PORT": "CLK",
  "CLOCK_PERIOD": 60,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "ABSOLUTE",
  "DIE_AREA": "0 0 2000 2000",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "MAX_SS_100C_1V60",
  "RUN_POST_GRT_DESIGN_REPAIR": TRUE,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": TRUE,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": TRUE,
  "RUN_POST_GRT_RESIZER_TIMING": TRUE,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
}
ANTENNA pass, STA PASS

TH2: RUN_2025-06-27_14-39-52
{

  "DESIGN_NAME": "blake2s",
  "VERILOG_FILES": ["dir::blake2s.v", "dir::blake2s_core.v", "dir::blake2s_G.v", "dir::blake2s_m_select.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 60,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 1900 1900",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": true,
  "RUN_POST_GRT_RESIZER_TIMING": true,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
}
antenna loi 1>3, sta loi max= 6/0

TH3: RUN_2025-06-27_15-53-16
{

  "DESIGN_NAME": "blake2s",
  "VERILOG_FILES": ["dir::blake2s.v", "dir::blake2s_core.v", "dir::blake2s_G.v", "dir::blake2s_m_select.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 60,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2100 2100",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": true,
  "RUN_POST_GRT_RESIZER_TIMING": true,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
} antenna pass, sta pass

TH4: RUN_2025-06-27_17-16-14
{

  "DESIGN_NAME": "blake2s",
  "VERILOG_FILES": ["dir::blake2s.v", "dir::blake2s_core.v", "dir::blake2s_G.v", "dir::blake2s_m_select.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 50,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2000 2000",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": true,
  "RUN_POST_GRT_RESIZER_TIMING": true,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
} antenna pass, sta pass

TH5: toi uu hien tai (RUN_2025-06-28_11-48-36) 
{

  "DESIGN_NAME": "blake2s",
  "VERILOG_FILES": ["dir::blake2s.v", "dir::blake2s_core.v", "dir::blake2s_G.v", "dir::blake2s_m_select.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 65,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2000 2000",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": true,
  "RUN_POST_GRT_RESIZER_TIMING": true,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
}
antenna pass, sta pass

TH6: RUN_2025-06-27_20-17-40
{

  "DESIGN_NAME": "blake2s",
  "VERILOG_FILES": ["dir::blake2s.v", "dir::blake2s_core.v", "dir::blake2s_G.v", "dir::blake2s_m_select.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 70,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2000 2000",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": true,
  "RUN_POST_GRT_RESIZER_TIMING": true,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
}
antenna pass, sta loi max= 8/1

Th7: RUN_2025-06-27_21-52-49
{

  "DESIGN_NAME": "blake2s",
  "VERILOG_FILES": ["dir::blake2s.v", "dir::blake2s_core.v", "dir::blake2s_G.v", "dir::blake2s_m_select.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 65,
  "FP_CORE_UTIL": 30,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 1900 1900",

  "MAX_TRANSITION_CONSTRAINT": 2.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 60,
  "DESIGN_REPAIR_MAX_CAP_PCT": 60,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,

  "GRT_ANTENNA_ITERS": 5,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 500,

  "ROUTING_OPTIMIZE_NETS": true,
  "RUN_POST_GRT_RESIZER_TIMING": true,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.2,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2
}
anntenna pass, sta loi max =6/0
