{
  "family": "STM32F1",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32F100xx": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FSMC": {
          "instances": [
            {
              "name": "FSMC",
              "base": "0xA0000000",
              "irq": 48
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          1"
            },
            "BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          1"
            },
            "BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          2"
            },
            "BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          2"
            },
            "BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          3"
            },
            "BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          3"
            },
            "BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          4"
            },
            "BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          4"
            },
            "BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          1"
            },
            "BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          2"
            },
            "BWTR3": {
              "offset": "0x114",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          3"
            },
            "BWTR4": {
              "offset": "0x11C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          4"
            }
          },
          "bits": {
            "BCR1": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR1": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR2": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR2": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR3": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR3": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BCR4": {
              "CBURSTRW": {
                "bit": 19,
                "description": "CBURSTRW"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "ASYNCWAIT"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "EXTMOD"
              },
              "WAITEN": {
                "bit": 13,
                "description": "WAITEN"
              },
              "WREN": {
                "bit": 12,
                "description": "WREN"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "WAITCFG"
              },
              "WRAPMOD": {
                "bit": 10,
                "description": "WRAPMOD"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "WAITPOL"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "BURSTEN"
              },
              "FACCEN": {
                "bit": 6,
                "description": "FACCEN"
              },
              "MWID": {
                "bit": 4,
                "description": "MWID",
                "width": 2
              },
              "MTYP": {
                "bit": 2,
                "description": "MTYP",
                "width": 2
              },
              "MUXEN": {
                "bit": 1,
                "description": "MUXEN"
              },
              "MBKEN": {
                "bit": 0,
                "description": "MBKEN"
              }
            },
            "BTR4": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "BUSTURN": {
                "bit": 16,
                "description": "BUSTURN",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR1": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR2": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR3": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            },
            "BWTR4": {
              "ACCMOD": {
                "bit": 28,
                "description": "ACCMOD",
                "width": 2
              },
              "DATLAT": {
                "bit": 24,
                "description": "DATLAT",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "CLKDIV",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "DATAST",
                "width": 8
              },
              "ADDHLD": {
                "bit": 4,
                "description": "ADDHLD",
                "width": 4
              },
              "ADDSET": {
                "bit": 0,
                "description": "ADDSET",
                "width": 4
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000",
              "irq": 1
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register\n          (PWR_CR)"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Power control register\n          (PWR_CR)"
            }
          },
          "bits": {
            "CR": {
              "LPDS": {
                "bit": 0,
                "description": "Low Power Deep Sleep"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power Down Deep Sleep"
              },
              "CWUF": {
                "bit": 2,
                "description": "Clear Wake-up Flag"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear STANDBY Flag"
              },
              "PVDE": {
                "bit": 4,
                "description": "Power Voltage Detector\n              Enable"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD Level Selection",
                "width": 3
              },
              "DBP": {
                "bit": 8,
                "description": "Disable Backup Domain write\n              protection"
              }
            },
            "CSR": {
              "WUF": {
                "bit": 0,
                "description": "Wake-Up Flag"
              },
              "SBF": {
                "bit": 1,
                "description": "STANDBY Flag"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD Output"
              },
              "EWUP": {
                "bit": 8,
                "description": "Enable WKUP pin"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock configuration register\n          (RCC_CFGR)"
            },
            "CIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock interrupt register\n          (RCC_CIR)"
            },
            "APB2RSTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB2 peripheral reset register\n          (RCC_APB2RSTR)"
            },
            "APB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "APB1 peripheral reset register\n          (RCC_APB1RSTR)"
            },
            "AHBENR": {
              "offset": "0x14",
              "size": 32,
              "description": "AHB Peripheral Clock enable register\n          (RCC_AHBENR)"
            },
            "APB2ENR": {
              "offset": "0x18",
              "size": 32,
              "description": "APB2 peripheral clock enable register\n          (RCC_APB2ENR)"
            },
            "APB1ENR": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB1 peripheral clock enable register\n          (RCC_APB1ENR)"
            },
            "BDCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Backup domain control register\n          (RCC_BDCR)"
            },
            "CSR": {
              "offset": "0x24",
              "size": 32,
              "description": "Control/status register\n          (RCC_CSR)"
            },
            "CFGR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "Clock configuration register 2"
            }
          },
          "bits": {
            "CR": {
              "HSION": {
                "bit": 0,
                "description": "Internal High Speed clock\n              enable"
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal High Speed clock ready\n              flag"
              },
              "HSITRIM": {
                "bit": 3,
                "description": "Internal High Speed clock\n              trimming",
                "width": 5
              },
              "HSICAL": {
                "bit": 8,
                "description": "Internal High Speed clock\n              Calibration",
                "width": 8
              },
              "HSEON": {
                "bit": 16,
                "description": "External High Speed clock\n              enable"
              },
              "HSERDY": {
                "bit": 17,
                "description": "External High Speed clock ready\n              flag"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "External High Speed clock\n              Bypass"
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock Security System\n              enable"
              },
              "PLLON": {
                "bit": 24,
                "description": "PLL enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "PLL clock ready flag"
              }
            },
            "CFGR": {
              "SW": {
                "bit": 0,
                "description": "System clock Switch",
                "width": 2
              },
              "SWS": {
                "bit": 2,
                "description": "System Clock Switch Status",
                "width": 2
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "PPRE1": {
                "bit": 8,
                "description": "APB Low speed prescaler\n              (APB1)",
                "width": 3
              },
              "PPRE2": {
                "bit": 11,
                "description": "APB High speed prescaler\n              (APB2)",
                "width": 3
              },
              "ADCPRE": {
                "bit": 14,
                "description": "ADC prescaler",
                "width": 2
              },
              "PLLSRC": {
                "bit": 16,
                "description": "PLL entry clock source"
              },
              "PLLXTPRE": {
                "bit": 17,
                "description": "HSE divider for PLL entry"
              },
              "PLLMUL": {
                "bit": 18,
                "description": "PLL Multiplication Factor",
                "width": 4
              },
              "MCO": {
                "bit": 24,
                "description": "Microcontroller clock\n              output",
                "width": 3
              }
            },
            "CIR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI Ready Interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE Ready Interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI Ready Interrupt flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE Ready Interrupt flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "PLL Ready Interrupt flag"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock Security System Interrupt\n              flag"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI Ready Interrupt Enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE Ready Interrupt Enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI Ready Interrupt Enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE Ready Interrupt Enable"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "PLL Ready Interrupt Enable"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI Ready Interrupt Clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE Ready Interrupt Clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI Ready Interrupt Clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE Ready Interrupt Clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "PLL Ready Interrupt Clear"
              },
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt\n              clear"
              }
            },
            "APB2RSTR": {
              "AFIORST": {
                "bit": 0,
                "description": "Alternate function I/O\n              reset"
              },
              "IOPARST": {
                "bit": 2,
                "description": "IO port A reset"
              },
              "IOPBRST": {
                "bit": 3,
                "description": "IO port B reset"
              },
              "IOPCRST": {
                "bit": 4,
                "description": "IO port C reset"
              },
              "IOPDRST": {
                "bit": 5,
                "description": "IO port D reset"
              },
              "IOPERST": {
                "bit": 6,
                "description": "IO port E reset"
              },
              "IOPFRST": {
                "bit": 7,
                "description": "IO port F reset"
              },
              "IOPGRST": {
                "bit": 8,
                "description": "IO port G reset"
              },
              "ADC1RST": {
                "bit": 9,
                "description": "ADC 1 interface reset"
              },
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 timer reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI 1 reset"
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset"
              },
              "TIM15RST": {
                "bit": 16,
                "description": "TIM15 timer reset"
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 timer reset"
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 timer reset"
              }
            },
            "APB1RSTR": {
              "TIM2RST": {
                "bit": 0,
                "description": "Timer 2 reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "Timer 3 reset"
              },
              "TIM4RST": {
                "bit": 2,
                "description": "Timer 4 reset"
              },
              "TIM5RST": {
                "bit": 3,
                "description": "Timer 5 reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "Timer 6 reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "Timer 7 reset"
              },
              "TIM12RST": {
                "bit": 6,
                "description": "Timer 12 reset"
              },
              "TIM13RST": {
                "bit": 7,
                "description": "Timer 13 reset"
              },
              "TIM14RST": {
                "bit": 8,
                "description": "Timer 14 reset"
              },
              "WWDGRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset"
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI3 reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART 2 reset"
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART 3 reset"
              },
              "USART4RST": {
                "bit": 19,
                "description": "USART 4 reset"
              },
              "USART5RST": {
                "bit": 20,
                "description": "USART 5 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset"
              },
              "BKPRST": {
                "bit": 27,
                "description": "Backup interface reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "DACRST": {
                "bit": 29,
                "description": "DAC interface reset"
              },
              "CECRST": {
                "bit": 30,
                "description": "CEC reset"
              }
            },
            "AHBENR": {
              "DMA1EN": {
                "bit": 0,
                "description": "DMA1 clock enable"
              },
              "DMA2EN": {
                "bit": 1,
                "description": "DMA2 clock enable"
              },
              "SRAMEN": {
                "bit": 2,
                "description": "SRAM interface clock\n              enable"
              },
              "FLITFEN": {
                "bit": 4,
                "description": "FLITF clock enable"
              },
              "CRCEN": {
                "bit": 6,
                "description": "CRC clock enable"
              },
              "FSMCEN": {
                "bit": 8,
                "description": "FSMC clock enable"
              }
            },
            "APB2ENR": {
              "AFIOEN": {
                "bit": 0,
                "description": "Alternate function I/O clock\n              enable"
              },
              "IOPAEN": {
                "bit": 2,
                "description": "I/O port A clock enable"
              },
              "IOPBEN": {
                "bit": 3,
                "description": "I/O port B clock enable"
              },
              "IOPCEN": {
                "bit": 4,
                "description": "I/O port C clock enable"
              },
              "IOPDEN": {
                "bit": 5,
                "description": "I/O port D clock enable"
              },
              "IOPEEN": {
                "bit": 6,
                "description": "I/O port E clock enable"
              },
              "IOPFEN": {
                "bit": 7,
                "description": "I/O port F clock enable"
              },
              "IOPGEN": {
                "bit": 8,
                "description": "I/O port G clock enable"
              },
              "ADC1EN": {
                "bit": 9,
                "description": "ADC 1 interface clock\n              enable"
              },
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 Timer clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI 1 clock enable"
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1 clock enable"
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 Timer clock enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 Timer clock enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 Timer clock enable"
              }
            },
            "APB1ENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "Timer 2 clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "Timer 3 clock enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "Timer 4 clock enable"
              },
              "TIM5EN": {
                "bit": 3,
                "description": "Timer 5 clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "Timer 6 clock enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "Timer 7 clock enable"
              },
              "TIM12EN": {
                "bit": 6,
                "description": "Timer 12 clock enable"
              },
              "TIM13EN": {
                "bit": 7,
                "description": "Timer 13 clock enable"
              },
              "TIM14EN": {
                "bit": 8,
                "description": "Timer 14 clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n              enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI 2 clock enable"
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI 3 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART 2 clock enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART 3 clock enable"
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART 4 clock enable"
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART 5 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C 1 clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C 2 clock enable"
              },
              "BKPEN": {
                "bit": 27,
                "description": "Backup interface clock\n              enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "DACEN": {
                "bit": 29,
                "description": "DAC interface clock enable"
              },
              "CECEN": {
                "bit": 30,
                "description": "CEC clock enable"
              }
            },
            "BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "External Low Speed oscillator\n              enable"
              },
              "LSERDY": {
                "bit": 1,
                "description": "External Low Speed oscillator\n              ready"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "External Low Speed oscillator\n              bypass"
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC clock source selection",
                "width": 2
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software\n              reset"
              }
            },
            "CSR": {
              "LSION": {
                "bit": 0,
                "description": "Internal low speed oscillator\n              enable"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low speed oscillator\n              ready"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              }
            },
            "CFGR2": {
              "PREDIV1": {
                "bit": 0,
                "description": "PREDIV1 division factor",
                "width": 4
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x40010800"
            },
            {
              "name": "GPIOB",
              "base": "0x40010C00"
            },
            {
              "name": "GPIOC",
              "base": "0x40011000"
            },
            {
              "name": "GPIOD",
              "base": "0x40011400"
            },
            {
              "name": "GPIOE",
              "base": "0x40011800"
            },
            {
              "name": "GPIOF",
              "base": "0x40011C00"
            },
            {
              "name": "GPIOG",
              "base": "0x40012000"
            }
          ],
          "registers": {
            "CRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port configuration register low\n          (GPIOn_CRL)"
            },
            "CRH": {
              "offset": "0x04",
              "size": 32,
              "description": "Port configuration register high\n          (GPIOn_CRL)"
            },
            "IDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port input data register\n          (GPIOn_IDR)"
            },
            "ODR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port output data register\n          (GPIOn_ODR)"
            },
            "BSRR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port bit set/reset register\n          (GPIOn_BSRR)"
            },
            "BRR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port bit reset register\n          (GPIOn_BRR)"
            },
            "LCKR": {
              "offset": "0x18",
              "size": 32,
              "description": "Port configuration lock\n          register"
            }
          },
          "bits": {
            "CRL": {
              "MODE0": {
                "bit": 0,
                "description": "Port n.0 mode bits",
                "width": 2
              },
              "CNF0": {
                "bit": 2,
                "description": "Port n.0 configuration\n              bits",
                "width": 2
              },
              "MODE1": {
                "bit": 4,
                "description": "Port n.1 mode bits",
                "width": 2
              },
              "CNF1": {
                "bit": 6,
                "description": "Port n.1 configuration\n              bits",
                "width": 2
              },
              "MODE2": {
                "bit": 8,
                "description": "Port n.2 mode bits",
                "width": 2
              },
              "CNF2": {
                "bit": 10,
                "description": "Port n.2 configuration\n              bits",
                "width": 2
              },
              "MODE3": {
                "bit": 12,
                "description": "Port n.3 mode bits",
                "width": 2
              },
              "CNF3": {
                "bit": 14,
                "description": "Port n.3 configuration\n              bits",
                "width": 2
              },
              "MODE4": {
                "bit": 16,
                "description": "Port n.4 mode bits",
                "width": 2
              },
              "CNF4": {
                "bit": 18,
                "description": "Port n.4 configuration\n              bits",
                "width": 2
              },
              "MODE5": {
                "bit": 20,
                "description": "Port n.5 mode bits",
                "width": 2
              },
              "CNF5": {
                "bit": 22,
                "description": "Port n.5 configuration\n              bits",
                "width": 2
              },
              "MODE6": {
                "bit": 24,
                "description": "Port n.6 mode bits",
                "width": 2
              },
              "CNF6": {
                "bit": 26,
                "description": "Port n.6 configuration\n              bits",
                "width": 2
              },
              "MODE7": {
                "bit": 28,
                "description": "Port n.7 mode bits",
                "width": 2
              },
              "CNF7": {
                "bit": 30,
                "description": "Port n.7 configuration\n              bits",
                "width": 2
              }
            },
            "CRH": {
              "MODE8": {
                "bit": 0,
                "description": "Port n.8 mode bits",
                "width": 2
              },
              "CNF8": {
                "bit": 2,
                "description": "Port n.8 configuration\n              bits",
                "width": 2
              },
              "MODE9": {
                "bit": 4,
                "description": "Port n.9 mode bits",
                "width": 2
              },
              "CNF9": {
                "bit": 6,
                "description": "Port n.9 configuration\n              bits",
                "width": 2
              },
              "MODE10": {
                "bit": 8,
                "description": "Port n.10 mode bits",
                "width": 2
              },
              "CNF10": {
                "bit": 10,
                "description": "Port n.10 configuration\n              bits",
                "width": 2
              },
              "MODE11": {
                "bit": 12,
                "description": "Port n.11 mode bits",
                "width": 2
              },
              "CNF11": {
                "bit": 14,
                "description": "Port n.11 configuration\n              bits",
                "width": 2
              },
              "MODE12": {
                "bit": 16,
                "description": "Port n.12 mode bits",
                "width": 2
              },
              "CNF12": {
                "bit": 18,
                "description": "Port n.12 configuration\n              bits",
                "width": 2
              },
              "MODE13": {
                "bit": 20,
                "description": "Port n.13 mode bits",
                "width": 2
              },
              "CNF13": {
                "bit": 22,
                "description": "Port n.13 configuration\n              bits",
                "width": 2
              },
              "MODE14": {
                "bit": 24,
                "description": "Port n.14 mode bits",
                "width": 2
              },
              "CNF14": {
                "bit": 26,
                "description": "Port n.14 configuration\n              bits",
                "width": 2
              },
              "MODE15": {
                "bit": 28,
                "description": "Port n.15 mode bits",
                "width": 2
              },
              "CNF15": {
                "bit": 30,
                "description": "Port n.15 configuration\n              bits",
                "width": 2
              }
            },
            "IDR": {
              "IDR0": {
                "bit": 0,
                "description": "Port input data"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data"
              },
              "IDR15": {
                "bit": 15,
                "description": "Port input data"
              }
            },
            "ODR": {
              "ODR0": {
                "bit": 0,
                "description": "Port output data"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data"
              },
              "ODR15": {
                "bit": 15,
                "description": "Port output data"
              }
            },
            "BSRR": {
              "BS0": {
                "bit": 0,
                "description": "Set bit 0"
              },
              "BS1": {
                "bit": 1,
                "description": "Set bit 1"
              },
              "BS2": {
                "bit": 2,
                "description": "Set bit 1"
              },
              "BS3": {
                "bit": 3,
                "description": "Set bit 3"
              },
              "BS4": {
                "bit": 4,
                "description": "Set bit 4"
              },
              "BS5": {
                "bit": 5,
                "description": "Set bit 5"
              },
              "BS6": {
                "bit": 6,
                "description": "Set bit 6"
              },
              "BS7": {
                "bit": 7,
                "description": "Set bit 7"
              },
              "BS8": {
                "bit": 8,
                "description": "Set bit 8"
              },
              "BS9": {
                "bit": 9,
                "description": "Set bit 9"
              },
              "BS10": {
                "bit": 10,
                "description": "Set bit 10"
              },
              "BS11": {
                "bit": 11,
                "description": "Set bit 11"
              },
              "BS12": {
                "bit": 12,
                "description": "Set bit 12"
              },
              "BS13": {
                "bit": 13,
                "description": "Set bit 13"
              },
              "BS14": {
                "bit": 14,
                "description": "Set bit 14"
              },
              "BS15": {
                "bit": 15,
                "description": "Set bit 15"
              },
              "BR0": {
                "bit": 16,
                "description": "Reset bit 0"
              },
              "BR1": {
                "bit": 17,
                "description": "Reset bit 1"
              },
              "BR2": {
                "bit": 18,
                "description": "Reset bit 2"
              },
              "BR3": {
                "bit": 19,
                "description": "Reset bit 3"
              },
              "BR4": {
                "bit": 20,
                "description": "Reset bit 4"
              },
              "BR5": {
                "bit": 21,
                "description": "Reset bit 5"
              },
              "BR6": {
                "bit": 22,
                "description": "Reset bit 6"
              },
              "BR7": {
                "bit": 23,
                "description": "Reset bit 7"
              },
              "BR8": {
                "bit": 24,
                "description": "Reset bit 8"
              },
              "BR9": {
                "bit": 25,
                "description": "Reset bit 9"
              },
              "BR10": {
                "bit": 26,
                "description": "Reset bit 10"
              },
              "BR11": {
                "bit": 27,
                "description": "Reset bit 11"
              },
              "BR12": {
                "bit": 28,
                "description": "Reset bit 12"
              },
              "BR13": {
                "bit": 29,
                "description": "Reset bit 13"
              },
              "BR14": {
                "bit": 30,
                "description": "Reset bit 14"
              },
              "BR15": {
                "bit": 31,
                "description": "Reset bit 15"
              }
            },
            "BRR": {
              "BR0": {
                "bit": 0,
                "description": "Reset bit 0"
              },
              "BR1": {
                "bit": 1,
                "description": "Reset bit 1"
              },
              "BR2": {
                "bit": 2,
                "description": "Reset bit 1"
              },
              "BR3": {
                "bit": 3,
                "description": "Reset bit 3"
              },
              "BR4": {
                "bit": 4,
                "description": "Reset bit 4"
              },
              "BR5": {
                "bit": 5,
                "description": "Reset bit 5"
              },
              "BR6": {
                "bit": 6,
                "description": "Reset bit 6"
              },
              "BR7": {
                "bit": 7,
                "description": "Reset bit 7"
              },
              "BR8": {
                "bit": 8,
                "description": "Reset bit 8"
              },
              "BR9": {
                "bit": 9,
                "description": "Reset bit 9"
              },
              "BR10": {
                "bit": 10,
                "description": "Reset bit 10"
              },
              "BR11": {
                "bit": 11,
                "description": "Reset bit 11"
              },
              "BR12": {
                "bit": 12,
                "description": "Reset bit 12"
              },
              "BR13": {
                "bit": 13,
                "description": "Reset bit 13"
              },
              "BR14": {
                "bit": 14,
                "description": "Reset bit 14"
              },
              "BR15": {
                "bit": 15,
                "description": "Reset bit 15"
              }
            },
            "LCKR": {
              "LCK0": {
                "bit": 0,
                "description": "Port A Lock bit 0"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port A Lock bit 1"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port A Lock bit 2"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port A Lock bit 3"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port A Lock bit 4"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port A Lock bit 5"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port A Lock bit 6"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port A Lock bit 7"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port A Lock bit 8"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port A Lock bit 9"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port A Lock bit 10"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port A Lock bit 11"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port A Lock bit 12"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port A Lock bit 13"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port A Lock bit 14"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port A Lock bit 15"
              },
              "LCKK": {
                "bit": 16,
                "description": "Lock key"
              }
            }
          }
        },
        "AFIO": {
          "instances": [
            {
              "name": "AFIO",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "EVCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Event Control Register\n          (AFIO_EVCR)"
            },
            "MAPR": {
              "offset": "0x04",
              "size": 32,
              "description": "AF remap and debug I/O configuration\n          register (AFIO_MAPR)"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "External interrupt configuration register 1\n          (AFIO_EXTICR1)"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "External interrupt configuration register 2\n          (AFIO_EXTICR2)"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "External interrupt configuration register 3\n          (AFIO_EXTICR3)"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "External interrupt configuration register 4\n          (AFIO_EXTICR4)"
            },
            "MAPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "AF remap and debug I/O configuration\n          register"
            }
          },
          "bits": {
            "EVCR": {
              "PIN": {
                "bit": 0,
                "description": "Pin selection",
                "width": 4
              },
              "PORT": {
                "bit": 4,
                "description": "Port selection",
                "width": 3
              },
              "EVOE": {
                "bit": 7,
                "description": "Event Output Enable"
              }
            },
            "MAPR": {
              "SPI1_REMAP": {
                "bit": 0,
                "description": "SPI1 remapping"
              },
              "I2C1_REMAP": {
                "bit": 1,
                "description": "I2C1 remapping"
              },
              "USART1_REMAP": {
                "bit": 2,
                "description": "USART1 remapping"
              },
              "USART2_REMAP": {
                "bit": 3,
                "description": "USART2 remapping"
              },
              "USART3_REMAP": {
                "bit": 4,
                "description": "USART3 remapping",
                "width": 2
              },
              "TIM1_REMAP": {
                "bit": 6,
                "description": "TIM1 remapping",
                "width": 2
              },
              "TIM2_REMAP": {
                "bit": 8,
                "description": "TIM2 remapping",
                "width": 2
              },
              "TIM3_REMAP": {
                "bit": 10,
                "description": "TIM3 remapping",
                "width": 2
              },
              "TIM4_REMAP": {
                "bit": 12,
                "description": "TIM4 remapping"
              },
              "PD01_REMAP": {
                "bit": 15,
                "description": "Port D0/Port D1 mapping on\n              OSCIN/OSCOUT"
              },
              "TIM5CH4_IREMAP": {
                "bit": 16,
                "description": "Set and cleared by\n              software"
              },
              "SWJ_CFG": {
                "bit": 24,
                "description": "Serial wire JTAG\n              configuration",
                "width": 3
              }
            },
            "EXTICR1": {
              "EXTI0": {
                "bit": 0,
                "description": "EXTI0 configuration",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI1 configuration",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI2 configuration",
                "width": 4
              },
              "EXTI3": {
                "bit": 12,
                "description": "EXTI3 configuration",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI4": {
                "bit": 0,
                "description": "EXTI4 configuration",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI5 configuration",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI6 configuration",
                "width": 4
              },
              "EXTI7": {
                "bit": 12,
                "description": "EXTI7 configuration",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI8": {
                "bit": 0,
                "description": "EXTI8 configuration",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI9 configuration",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10 configuration",
                "width": 4
              },
              "EXTI11": {
                "bit": 12,
                "description": "EXTI11 configuration",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI12": {
                "bit": 0,
                "description": "EXTI12 configuration",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI13 configuration",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI14 configuration",
                "width": 4
              },
              "EXTI15": {
                "bit": 12,
                "description": "EXTI15 configuration",
                "width": 4
              }
            },
            "MAPR2": {
              "TIM15_REMAP": {
                "bit": 0,
                "description": "TIM15 remapping"
              },
              "TIM16_REMAP": {
                "bit": 1,
                "description": "TIM16 remapping"
              },
              "TIM17_REMAP": {
                "bit": 2,
                "description": "TIM17 remapping"
              },
              "TIM13_REMAP": {
                "bit": 8,
                "description": "TIM13 remapping"
              },
              "TIM14_REMAP": {
                "bit": 9,
                "description": "TIM14 remapping"
              },
              "FSMC_NADV": {
                "bit": 10,
                "description": "NADV connect/disconnect"
              },
              "CEC_REMAP": {
                "bit": 3,
                "description": "CEC remapping"
              },
              "TIM1_DMA_REMAP": {
                "bit": 4,
                "description": "TIM1 DMA remapping"
              },
              "TIM67_DAC_DMA_REMAP": {
                "bit": 11,
                "description": "TIM67_DAC DMA remapping"
              },
              "TIM12_REMAP": {
                "bit": 12,
                "description": "TIM12 remapping"
              },
              "MISC_REMAP": {
                "bit": 13,
                "description": "Miscellaneous features\n              remapping"
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 2
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          },
          "bits": {
            "IMR": {
              "MR0": {
                "bit": 0,
                "description": "Interrupt Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Interrupt Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Interrupt Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Interrupt Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Interrupt Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Interrupt Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Interrupt Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Interrupt Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Interrupt Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Interrupt Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Interrupt Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Interrupt Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Interrupt Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Interrupt Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Interrupt Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Interrupt Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Interrupt Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Interrupt Mask on line 17"
              }
            },
            "EMR": {
              "MR0": {
                "bit": 0,
                "description": "Event Mask on line 0"
              },
              "MR1": {
                "bit": 1,
                "description": "Event Mask on line 1"
              },
              "MR2": {
                "bit": 2,
                "description": "Event Mask on line 2"
              },
              "MR3": {
                "bit": 3,
                "description": "Event Mask on line 3"
              },
              "MR4": {
                "bit": 4,
                "description": "Event Mask on line 4"
              },
              "MR5": {
                "bit": 5,
                "description": "Event Mask on line 5"
              },
              "MR6": {
                "bit": 6,
                "description": "Event Mask on line 6"
              },
              "MR7": {
                "bit": 7,
                "description": "Event Mask on line 7"
              },
              "MR8": {
                "bit": 8,
                "description": "Event Mask on line 8"
              },
              "MR9": {
                "bit": 9,
                "description": "Event Mask on line 9"
              },
              "MR10": {
                "bit": 10,
                "description": "Event Mask on line 10"
              },
              "MR11": {
                "bit": 11,
                "description": "Event Mask on line 11"
              },
              "MR12": {
                "bit": 12,
                "description": "Event Mask on line 12"
              },
              "MR13": {
                "bit": 13,
                "description": "Event Mask on line 13"
              },
              "MR14": {
                "bit": 14,
                "description": "Event Mask on line 14"
              },
              "MR15": {
                "bit": 15,
                "description": "Event Mask on line 15"
              },
              "MR16": {
                "bit": 16,
                "description": "Event Mask on line 16"
              },
              "MR17": {
                "bit": 17,
                "description": "Event Mask on line 17"
              }
            },
            "RTSR": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration of\n              line 17"
              }
            },
            "FTSR": {
              "TR0": {
                "bit": 0,
                "description": "Falling trigger event configuration of\n              line 0"
              },
              "TR1": {
                "bit": 1,
                "description": "Falling trigger event configuration of\n              line 1"
              },
              "TR2": {
                "bit": 2,
                "description": "Falling trigger event configuration of\n              line 2"
              },
              "TR3": {
                "bit": 3,
                "description": "Falling trigger event configuration of\n              line 3"
              },
              "TR4": {
                "bit": 4,
                "description": "Falling trigger event configuration of\n              line 4"
              },
              "TR5": {
                "bit": 5,
                "description": "Falling trigger event configuration of\n              line 5"
              },
              "TR6": {
                "bit": 6,
                "description": "Falling trigger event configuration of\n              line 6"
              },
              "TR7": {
                "bit": 7,
                "description": "Falling trigger event configuration of\n              line 7"
              },
              "TR8": {
                "bit": 8,
                "description": "Falling trigger event configuration of\n              line 8"
              },
              "TR9": {
                "bit": 9,
                "description": "Falling trigger event configuration of\n              line 9"
              },
              "TR10": {
                "bit": 10,
                "description": "Falling trigger event configuration of\n              line 10"
              },
              "TR11": {
                "bit": 11,
                "description": "Falling trigger event configuration of\n              line 11"
              },
              "TR12": {
                "bit": 12,
                "description": "Falling trigger event configuration of\n              line 12"
              },
              "TR13": {
                "bit": 13,
                "description": "Falling trigger event configuration of\n              line 13"
              },
              "TR14": {
                "bit": 14,
                "description": "Falling trigger event configuration of\n              line 14"
              },
              "TR15": {
                "bit": 15,
                "description": "Falling trigger event configuration of\n              line 15"
              },
              "TR16": {
                "bit": 16,
                "description": "Falling trigger event configuration of\n              line 16"
              },
              "TR17": {
                "bit": 17,
                "description": "Falling trigger event configuration of\n              line 17"
              }
            },
            "SWIER": {
              "SWIER0": {
                "bit": 0,
                "description": "Software Interrupt on line\n              0"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Software Interrupt on line\n              1"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Software Interrupt on line\n              2"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Software Interrupt on line\n              3"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Software Interrupt on line\n              4"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Software Interrupt on line\n              5"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Software Interrupt on line\n              6"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Software Interrupt on line\n              7"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Software Interrupt on line\n              8"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Software Interrupt on line\n              9"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Software Interrupt on line\n              10"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Software Interrupt on line\n              11"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Software Interrupt on line\n              12"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Software Interrupt on line\n              13"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Software Interrupt on line\n              14"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Software Interrupt on line\n              15"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Software Interrupt on line\n              16"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Software Interrupt on line\n              17"
              }
            },
            "PR": {
              "PR0": {
                "bit": 0,
                "description": "Pending bit 0"
              },
              "PR1": {
                "bit": 1,
                "description": "Pending bit 1"
              },
              "PR2": {
                "bit": 2,
                "description": "Pending bit 2"
              },
              "PR3": {
                "bit": 3,
                "description": "Pending bit 3"
              },
              "PR4": {
                "bit": 4,
                "description": "Pending bit 4"
              },
              "PR5": {
                "bit": 5,
                "description": "Pending bit 5"
              },
              "PR6": {
                "bit": 6,
                "description": "Pending bit 6"
              },
              "PR7": {
                "bit": 7,
                "description": "Pending bit 7"
              },
              "PR8": {
                "bit": 8,
                "description": "Pending bit 8"
              },
              "PR9": {
                "bit": 9,
                "description": "Pending bit 9"
              },
              "PR10": {
                "bit": 10,
                "description": "Pending bit 10"
              },
              "PR11": {
                "bit": 11,
                "description": "Pending bit 11"
              },
              "PR12": {
                "bit": 12,
                "description": "Pending bit 12"
              },
              "PR13": {
                "bit": 13,
                "description": "Pending bit 13"
              },
              "PR14": {
                "bit": 14,
                "description": "Pending bit 14"
              },
              "PR15": {
                "bit": 15,
                "description": "Pending bit 15"
              },
              "PR16": {
                "bit": 16,
                "description": "Pending bit 16"
              },
              "PR17": {
                "bit": 17,
                "description": "Pending bit 17"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 11
            },
            {
              "name": "DMA2",
              "base": "0x40020400",
              "irq": 56
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA interrupt status register\n          (DMA_ISR)"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA interrupt flag clear register\n          (DMA_IFCR)"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA channel 1 number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA channel 1 peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA channel 1 memory address\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA channel 2 number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA channel 2 peripheral address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA channel 2 memory address\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA channel 3 number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA channel 3 peripheral address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA channel 3 memory address\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA channel 4 number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA channel 4 peripheral address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA channel 4 memory address\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "DMA channel 5 number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "DMA channel 5 peripheral address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "DMA channel 5 memory address\n          register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA channel 6 number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA channel 6 peripheral address\n          register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA channel 6 memory address\n          register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA channel 7 number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA channel 7 peripheral address\n          register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA channel 7 memory address\n          register"
            }
          },
          "bits": {
            "ISR": {
              "GIF1": {
                "bit": 0,
                "description": "Channel 1 Global interrupt\n              flag"
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel 1 Transfer Complete\n              flag"
              },
              "HTIF1": {
                "bit": 2,
                "description": "Channel 1 Half Transfer Complete\n              flag"
              },
              "TEIF1": {
                "bit": 3,
                "description": "Channel 1 Transfer Error\n              flag"
              },
              "GIF2": {
                "bit": 4,
                "description": "Channel 2 Global interrupt\n              flag"
              },
              "TCIF2": {
                "bit": 5,
                "description": "Channel 2 Transfer Complete\n              flag"
              },
              "HTIF2": {
                "bit": 6,
                "description": "Channel 2 Half Transfer Complete\n              flag"
              },
              "TEIF2": {
                "bit": 7,
                "description": "Channel 2 Transfer Error\n              flag"
              },
              "GIF3": {
                "bit": 8,
                "description": "Channel 3 Global interrupt\n              flag"
              },
              "TCIF3": {
                "bit": 9,
                "description": "Channel 3 Transfer Complete\n              flag"
              },
              "HTIF3": {
                "bit": 10,
                "description": "Channel 3 Half Transfer Complete\n              flag"
              },
              "TEIF3": {
                "bit": 11,
                "description": "Channel 3 Transfer Error\n              flag"
              },
              "GIF4": {
                "bit": 12,
                "description": "Channel 4 Global interrupt\n              flag"
              },
              "TCIF4": {
                "bit": 13,
                "description": "Channel 4 Transfer Complete\n              flag"
              },
              "HTIF4": {
                "bit": 14,
                "description": "Channel 4 Half Transfer Complete\n              flag"
              },
              "TEIF4": {
                "bit": 15,
                "description": "Channel 4 Transfer Error\n              flag"
              },
              "GIF5": {
                "bit": 16,
                "description": "Channel 5 Global interrupt\n              flag"
              },
              "TCIF5": {
                "bit": 17,
                "description": "Channel 5 Transfer Complete\n              flag"
              },
              "HTIF5": {
                "bit": 18,
                "description": "Channel 5 Half Transfer Complete\n              flag"
              },
              "TEIF5": {
                "bit": 19,
                "description": "Channel 5 Transfer Error\n              flag"
              },
              "GIF6": {
                "bit": 20,
                "description": "Channel 6 Global interrupt\n              flag"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Channel 6 Transfer Complete\n              flag"
              },
              "HTIF6": {
                "bit": 22,
                "description": "Channel 6 Half Transfer Complete\n              flag"
              },
              "TEIF6": {
                "bit": 23,
                "description": "Channel 6 Transfer Error\n              flag"
              },
              "GIF7": {
                "bit": 24,
                "description": "Channel 7 Global interrupt\n              flag"
              },
              "TCIF7": {
                "bit": 25,
                "description": "Channel 7 Transfer Complete\n              flag"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Channel 7 Half Transfer Complete\n              flag"
              },
              "TEIF7": {
                "bit": 27,
                "description": "Channel 7 Transfer Error\n              flag"
              }
            },
            "IFCR": {
              "CGIF1": {
                "bit": 0,
                "description": "Channel 1 Global interrupt\n              clear"
              },
              "CGIF2": {
                "bit": 4,
                "description": "Channel 2 Global interrupt\n              clear"
              },
              "CGIF3": {
                "bit": 8,
                "description": "Channel 3 Global interrupt\n              clear"
              },
              "CGIF4": {
                "bit": 12,
                "description": "Channel 4 Global interrupt\n              clear"
              },
              "CGIF5": {
                "bit": 16,
                "description": "Channel 5 Global interrupt\n              clear"
              },
              "CGIF6": {
                "bit": 20,
                "description": "Channel 6 Global interrupt\n              clear"
              },
              "CGIF7": {
                "bit": 24,
                "description": "Channel 7 Global interrupt\n              clear"
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel 1 Transfer Complete\n              clear"
              },
              "CTCIF2": {
                "bit": 5,
                "description": "Channel 2 Transfer Complete\n              clear"
              },
              "CTCIF3": {
                "bit": 9,
                "description": "Channel 3 Transfer Complete\n              clear"
              },
              "CTCIF4": {
                "bit": 13,
                "description": "Channel 4 Transfer Complete\n              clear"
              },
              "CTCIF5": {
                "bit": 17,
                "description": "Channel 5 Transfer Complete\n              clear"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Channel 6 Transfer Complete\n              clear"
              },
              "CTCIF7": {
                "bit": 25,
                "description": "Channel 7 Transfer Complete\n              clear"
              },
              "CHTIF1": {
                "bit": 2,
                "description": "Channel 1 Half Transfer\n              clear"
              },
              "CHTIF2": {
                "bit": 6,
                "description": "Channel 2 Half Transfer\n              clear"
              },
              "CHTIF3": {
                "bit": 10,
                "description": "Channel 3 Half Transfer\n              clear"
              },
              "CHTIF4": {
                "bit": 14,
                "description": "Channel 4 Half Transfer\n              clear"
              },
              "CHTIF5": {
                "bit": 18,
                "description": "Channel 5 Half Transfer\n              clear"
              },
              "CHTIF6": {
                "bit": 22,
                "description": "Channel 6 Half Transfer\n              clear"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Channel 7 Half Transfer\n              clear"
              },
              "CTEIF1": {
                "bit": 3,
                "description": "Channel 1 Transfer Error\n              clear"
              },
              "CTEIF2": {
                "bit": 7,
                "description": "Channel 2 Transfer Error\n              clear"
              },
              "CTEIF3": {
                "bit": 11,
                "description": "Channel 3 Transfer Error\n              clear"
              },
              "CTEIF4": {
                "bit": 15,
                "description": "Channel 4 Transfer Error\n              clear"
              },
              "CTEIF5": {
                "bit": 19,
                "description": "Channel 5 Transfer Error\n              clear"
              },
              "CTEIF6": {
                "bit": 23,
                "description": "Channel 6 Transfer Error\n              clear"
              },
              "CTEIF7": {
                "bit": 27,
                "description": "Channel 7 Transfer Error\n              clear"
              }
            },
            "CCR1": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR2": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR3": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR4": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR5": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR6": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR7": {
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half Transfer interrupt\n              enable"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel Priority level",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "CRH": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Control Register High"
            },
            "CRL": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Control Register Low"
            },
            "PRLH": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Prescaler Load Register\n          High"
            },
            "PRLL": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Prescaler Load Register\n          Low"
            },
            "DIVH": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Prescaler Divider Register\n          High"
            },
            "DIVL": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Prescaler Divider Register\n          Low"
            },
            "CNTH": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Counter Register High"
            },
            "CNTL": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Counter Register Low"
            },
            "ALRH": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC Alarm Register High"
            },
            "ALRL": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Alarm Register Low"
            }
          },
          "bits": {
            "CRH": {
              "SECIE": {
                "bit": 0,
                "description": "Second interrupt Enable"
              },
              "ALRIE": {
                "bit": 1,
                "description": "Alarm interrupt Enable"
              },
              "OWIE": {
                "bit": 2,
                "description": "Overflow interrupt Enable"
              }
            },
            "CRL": {
              "SECF": {
                "bit": 0,
                "description": "Second Flag"
              },
              "ALRF": {
                "bit": 1,
                "description": "Alarm Flag"
              },
              "OWF": {
                "bit": 2,
                "description": "Overflow Flag"
              },
              "RSF": {
                "bit": 3,
                "description": "Registers Synchronized\n              Flag"
              },
              "CNF": {
                "bit": 4,
                "description": "Configuration Flag"
              },
              "RTOFF": {
                "bit": 5,
                "description": "RTC operation OFF"
              }
            },
            "PRLH": {
              "PRLH": {
                "bit": 0,
                "description": "RTC Prescaler Load Register\n              High",
                "width": 4
              }
            },
            "PRLL": {
              "PRLL": {
                "bit": 0,
                "description": "RTC Prescaler Divider Register\n              Low",
                "width": 16
              }
            },
            "DIVH": {
              "DIVH": {
                "bit": 0,
                "description": "RTC prescaler divider register\n              high",
                "width": 4
              }
            },
            "DIVL": {
              "DIVL": {
                "bit": 0,
                "description": "RTC prescaler divider register\n              Low",
                "width": 16
              }
            },
            "CNTH": {
              "CNTH": {
                "bit": 0,
                "description": "RTC counter register high",
                "width": 16
              }
            },
            "CNTL": {
              "CNTL": {
                "bit": 0,
                "description": "RTC counter register Low",
                "width": 16
              }
            },
            "ALRH": {
              "ALRH": {
                "bit": 0,
                "description": "RTC alarm register high",
                "width": 16
              }
            },
            "ALRL": {
              "ALRL": {
                "bit": 0,
                "description": "RTC alarm register low",
                "width": 16
              }
            }
          }
        },
        "BKP": {
          "instances": [
            {
              "name": "BKP",
              "base": "0x40006C04"
            }
          ],
          "registers": {
            "DR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR5": {
              "offset": "0x10",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR6": {
              "offset": "0x14",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR7": {
              "offset": "0x18",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR8": {
              "offset": "0x1C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR9": {
              "offset": "0x20",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR10": {
              "offset": "0x24",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR11": {
              "offset": "0x3C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR12": {
              "offset": "0x40",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR13": {
              "offset": "0x44",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR14": {
              "offset": "0x48",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR15": {
              "offset": "0x4C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR16": {
              "offset": "0x50",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR17": {
              "offset": "0x54",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR18": {
              "offset": "0x58",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR19": {
              "offset": "0x5C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR20": {
              "offset": "0x60",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR21": {
              "offset": "0x64",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR22": {
              "offset": "0x68",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR23": {
              "offset": "0x6C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR24": {
              "offset": "0x70",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR25": {
              "offset": "0x74",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR26": {
              "offset": "0x78",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR27": {
              "offset": "0x7C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR28": {
              "offset": "0x80",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR29": {
              "offset": "0x84",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR30": {
              "offset": "0x88",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR31": {
              "offset": "0x8C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR32": {
              "offset": "0x90",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR33": {
              "offset": "0x94",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR34": {
              "offset": "0x98",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR35": {
              "offset": "0x9C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR36": {
              "offset": "0xA0",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR37": {
              "offset": "0xA4",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR38": {
              "offset": "0xA8",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR39": {
              "offset": "0xAC",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR40": {
              "offset": "0xB0",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR41": {
              "offset": "0xB4",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR42": {
              "offset": "0xB8",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "RTCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC clock calibration register\n          (BKP_RTCCR)"
            },
            "CR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Backup control register\n          (BKP_CR)"
            },
            "CSR": {
              "offset": "0x30",
              "size": 32,
              "description": "BKP_CSR control/status register\n          (BKP_CSR)"
            }
          },
          "bits": {
            "DR1": {
              "D1": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR2": {
              "D2": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR3": {
              "D3": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR4": {
              "D4": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR5": {
              "D5": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR6": {
              "D6": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR7": {
              "D7": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR8": {
              "D8": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR9": {
              "D9": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR10": {
              "D10": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR11": {
              "DR11": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR12": {
              "DR12": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR13": {
              "DR13": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR14": {
              "D14": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR15": {
              "D15": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR16": {
              "D16": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR17": {
              "D17": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR18": {
              "D18": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR19": {
              "D19": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR20": {
              "D20": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR21": {
              "D21": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR22": {
              "D22": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR23": {
              "D23": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR24": {
              "D24": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR25": {
              "D25": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR26": {
              "D26": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR27": {
              "D27": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR28": {
              "D28": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR29": {
              "D29": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR30": {
              "D30": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR31": {
              "D31": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR32": {
              "D32": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR33": {
              "D33": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR34": {
              "D34": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR35": {
              "D35": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR36": {
              "D36": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR37": {
              "D37": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR38": {
              "D38": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR39": {
              "D39": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR40": {
              "D40": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR41": {
              "D41": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "DR42": {
              "D42": {
                "bit": 0,
                "description": "Backup data",
                "width": 16
              }
            },
            "RTCCR": {
              "CAL": {
                "bit": 0,
                "description": "Calibration value",
                "width": 7
              },
              "CCO": {
                "bit": 7,
                "description": "Calibration Clock Output"
              },
              "ASOE": {
                "bit": 8,
                "description": "Alarm or second output\n              enable"
              },
              "ASOS": {
                "bit": 9,
                "description": "Alarm or second output\n              selection"
              }
            },
            "CR": {
              "TPE": {
                "bit": 0,
                "description": "Tamper pin enable"
              },
              "TPAL": {
                "bit": 1,
                "description": "Tamper pin active level"
              }
            },
            "CSR": {
              "CTE": {
                "bit": 0,
                "description": "Clear Tamper event"
              },
              "CTI": {
                "bit": 1,
                "description": "Clear Tamper Interrupt"
              },
              "TPIE": {
                "bit": 2,
                "description": "Tamper Pin interrupt\n              enable"
              },
              "TEF": {
                "bit": 8,
                "description": "Tamper Event Flag"
              },
              "TIF": {
                "bit": 9,
                "description": "Tamper Interrupt Flag"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register (IWDG_KR)"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register (IWDG_PR)"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register (IWDG_RLR)"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register (IWDG_SR)"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 24
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 30
            },
            {
              "name": "TIM5",
              "base": "0x40000C00",
              "irq": 50
            },
            {
              "name": "TIM12",
              "base": "0x40001800",
              "irq": 43
            },
            {
              "name": "TIM13",
              "base": "0x40001C00",
              "irq": 44
            },
            {
              "name": "TIM14",
              "base": "0x40002000",
              "irq": 44
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 55
            },
            {
              "name": "TIM15",
              "base": "0x40014000",
              "irq": 24
            },
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 25
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 26
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            }
          },
          "bits": {
            "CR1": {
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "CMS": {
                "bit": 5,
                "description": "Center-aligned mode\n              selection",
                "width": 2
              },
              "DIR": {
                "bit": 4,
                "description": "Direction"
              },
              "OPM": {
                "bit": 3,
                "description": "One-pulse mode"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "CR2": {
              "OIS4": {
                "bit": 14,
                "description": "Output Idle state 4"
              },
              "OIS3N": {
                "bit": 13,
                "description": "Output Idle state 3"
              },
              "OIS3": {
                "bit": 12,
                "description": "Output Idle state 3"
              },
              "OIS2N": {
                "bit": 11,
                "description": "Output Idle state 2"
              },
              "OIS2": {
                "bit": 10,
                "description": "Output Idle state 2"
              },
              "OIS1N": {
                "bit": 9,
                "description": "Output Idle state 1"
              },
              "OIS1": {
                "bit": 8,
                "description": "Output Idle state 1"
              },
              "TI1S": {
                "bit": 7,
                "description": "TI1 selection"
              },
              "MMS": {
                "bit": 4,
                "description": "Master mode selection",
                "width": 3
              },
              "CCDS": {
                "bit": 3,
                "description": "Capture/compare DMA\n              selection"
              },
              "CCUS": {
                "bit": 2,
                "description": "Capture/compare control update\n              selection"
              },
              "CCPC": {
                "bit": 0,
                "description": "Capture/compare preloaded\n              control"
              }
            },
            "SMCR": {
              "ETP": {
                "bit": 15,
                "description": "External trigger polarity"
              },
              "ECE": {
                "bit": 14,
                "description": "External clock enable"
              },
              "ETPS": {
                "bit": 12,
                "description": "External trigger prescaler",
                "width": 2
              },
              "ETF": {
                "bit": 8,
                "description": "External trigger filter",
                "width": 4
              },
              "MSM": {
                "bit": 7,
                "description": "Master/Slave mode"
              },
              "TS": {
                "bit": 4,
                "description": "Trigger selection",
                "width": 3
              },
              "SMS": {
                "bit": 0,
                "description": "Slave mode selection",
                "width": 3
              }
            },
            "DIER": {
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              },
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "CC2IE": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              enable"
              },
              "CC3IE": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              enable"
              },
              "CC4IE": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              enable"
              },
              "COMIE": {
                "bit": 5,
                "description": "COM interrupt enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Trigger interrupt enable"
              },
              "BIE": {
                "bit": 7,
                "description": "Break interrupt enable"
              },
              "UDE": {
                "bit": 8,
                "description": "Update DMA request enable"
              },
              "CC1DE": {
                "bit": 9,
                "description": "Capture/Compare 1 DMA request\n              enable"
              },
              "CC2DE": {
                "bit": 10,
                "description": "Capture/Compare 2 DMA request\n              enable"
              },
              "CC3DE": {
                "bit": 11,
                "description": "Capture/Compare 3 DMA request\n              enable"
              },
              "CC4DE": {
                "bit": 12,
                "description": "Capture/Compare 4 DMA request\n              enable"
              },
              "COMDE": {
                "bit": 13,
                "description": "COM DMA request enable"
              },
              "TDE": {
                "bit": 14,
                "description": "Trigger DMA request enable"
              }
            },
            "SR": {
              "CC4OF": {
                "bit": 12,
                "description": "Capture/Compare 4 overcapture\n              flag"
              },
              "CC3OF": {
                "bit": 11,
                "description": "Capture/Compare 3 overcapture\n              flag"
              },
              "CC2OF": {
                "bit": 10,
                "description": "Capture/compare 2 overcapture\n              flag"
              },
              "CC1OF": {
                "bit": 9,
                "description": "Capture/Compare 1 overcapture\n              flag"
              },
              "BIF": {
                "bit": 7,
                "description": "Break interrupt flag"
              },
              "TIF": {
                "bit": 6,
                "description": "Trigger interrupt flag"
              },
              "COMIF": {
                "bit": 5,
                "description": "COM interrupt flag"
              },
              "CC4IF": {
                "bit": 4,
                "description": "Capture/Compare 4 interrupt\n              flag"
              },
              "CC3IF": {
                "bit": 3,
                "description": "Capture/Compare 3 interrupt\n              flag"
              },
              "CC2IF": {
                "bit": 2,
                "description": "Capture/Compare 2 interrupt\n              flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "BG": {
                "bit": 7,
                "description": "Break generation"
              },
              "TG": {
                "bit": 6,
                "description": "Trigger generation"
              },
              "COMG": {
                "bit": 5,
                "description": "Capture/Compare control update\n              generation"
              },
              "CC4G": {
                "bit": 4,
                "description": "Capture/compare 4\n              generation"
              },
              "CC3G": {
                "bit": 3,
                "description": "Capture/compare 3\n              generation"
              },
              "CC2G": {
                "bit": 2,
                "description": "Capture/compare 2\n              generation"
              },
              "CC1G": {
                "bit": 1,
                "description": "Capture/compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC2CE": {
                "bit": 15,
                "description": "Output Compare 2 clear\n              enable"
              },
              "OC2M": {
                "bit": 12,
                "description": "Output Compare 2 mode",
                "width": 3
              },
              "OC2PE": {
                "bit": 11,
                "description": "Output Compare 2 preload\n              enable"
              },
              "OC2FE": {
                "bit": 10,
                "description": "Output Compare 2 fast\n              enable"
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "OC1CE": {
                "bit": 7,
                "description": "Output Compare 1 clear\n              enable"
              },
              "OC1M": {
                "bit": 4,
                "description": "Output Compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output Compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output Compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC2F": {
                "bit": 15,
                "description": "Input capture 2 filter",
                "width": 4
              },
              "IC2PCS": {
                "bit": 10,
                "description": "Input capture 2 prescaler",
                "width": 2
              },
              "CC2S": {
                "bit": 8,
                "description": "Capture/Compare 2\n              selection",
                "width": 2
              },
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "ICPCS": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR2_Output": {
              "OC4CE": {
                "bit": 15,
                "description": "Output compare 4 clear\n              enable"
              },
              "OC4M": {
                "bit": 12,
                "description": "Output compare 4 mode",
                "width": 3
              },
              "OC4PE": {
                "bit": 11,
                "description": "Output compare 4 preload\n              enable"
              },
              "OC4FE": {
                "bit": 10,
                "description": "Output compare 4 fast\n              enable"
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "OC3CE": {
                "bit": 7,
                "description": "Output compare 3 clear\n              enable"
              },
              "OC3M": {
                "bit": 4,
                "description": "Output compare 3 mode",
                "width": 3
              },
              "OC3PE": {
                "bit": 3,
                "description": "Output compare 3 preload\n              enable"
              },
              "OC3FE": {
                "bit": 2,
                "description": "Output compare 3 fast\n              enable"
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/Compare 3\n              selection",
                "width": 2
              }
            },
            "CCMR2_Input": {
              "IC4F": {
                "bit": 15,
                "description": "Input capture 4 filter",
                "width": 4
              },
              "IC4PSC": {
                "bit": 10,
                "description": "Input capture 4 prescaler",
                "width": 2
              },
              "CC4S": {
                "bit": 8,
                "description": "Capture/Compare 4\n              selection",
                "width": 2
              },
              "IC3F": {
                "bit": 4,
                "description": "Input capture 3 filter",
                "width": 4
              },
              "IC3PSC": {
                "bit": 2,
                "description": "Input capture 3 prescaler",
                "width": 2
              },
              "CC3S": {
                "bit": 0,
                "description": "Capture/compare 3\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC4P": {
                "bit": 13,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC4E": {
                "bit": 12,
                "description": "Capture/Compare 4 output\n              enable"
              },
              "CC3NP": {
                "bit": 11,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3NE": {
                "bit": 10,
                "description": "Capture/Compare 3 complementary output\n              enable"
              },
              "CC3P": {
                "bit": 9,
                "description": "Capture/Compare 3 output\n              Polarity"
              },
              "CC3E": {
                "bit": 8,
                "description": "Capture/Compare 3 output\n              enable"
              },
              "CC2NP": {
                "bit": 7,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2NE": {
                "bit": 6,
                "description": "Capture/Compare 2 complementary output\n              enable"
              },
              "CC2P": {
                "bit": 5,
                "description": "Capture/Compare 2 output\n              Polarity"
              },
              "CC2E": {
                "bit": 4,
                "description": "Capture/Compare 2 output\n              enable"
              },
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1NE": {
                "bit": 2,
                "description": "Capture/Compare 1 complementary output\n              enable"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "counter value",
                "width": 16
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "CCR2": {
              "CCR2": {
                "bit": 0,
                "description": "Capture/Compare 2 value",
                "width": 16
              }
            },
            "CCR3": {
              "CCR3": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "CCR4": {
              "CCR4": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 16
              }
            },
            "DCR": {
              "DBL": {
                "bit": 8,
                "description": "DMA burst length",
                "width": 5
              },
              "DBA": {
                "bit": 0,
                "description": "DMA base address",
                "width": 5
              }
            },
            "DMAR": {
              "DMAB": {
                "bit": 0,
                "description": "DMA register for burst\n              accesses",
                "width": 16
              }
            },
            "RCR": {
              "REP": {
                "bit": 0,
                "description": "Repetition counter value",
                "width": 8
              }
            },
            "BDTR": {
              "MOE": {
                "bit": 15,
                "description": "Main output enable"
              },
              "AOE": {
                "bit": 14,
                "description": "Automatic output enable"
              },
              "BKP": {
                "bit": 13,
                "description": "Break polarity"
              },
              "BKE": {
                "bit": 12,
                "description": "Break enable"
              },
              "OSSR": {
                "bit": 11,
                "description": "Off-state selection for Run\n              mode"
              },
              "OSSI": {
                "bit": 10,
                "description": "Off-state selection for Idle\n              mode"
              },
              "LOCK": {
                "bit": 8,
                "description": "Lock configuration",
                "width": 2
              },
              "DTG": {
                "bit": 0,
                "description": "Dead-time generator setup",
                "width": 8
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "DR": {
              "offset": "0x10",
              "size": 32,
              "description": "Data register"
            },
            "SR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "SR2": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register 2"
            },
            "CCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock control register"
            },
            "TRISE": {
              "offset": "0x20",
              "size": 32,
              "description": "TRISE register"
            }
          },
          "bits": {
            "CR1": {
              "SWRST": {
                "bit": 15,
                "description": "Software reset"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "PEC": {
                "bit": 12,
                "description": "Packet error checking"
              },
              "POS": {
                "bit": 11,
                "description": "Acknowledge/PEC Position (for data\n              reception)"
              },
              "ACK": {
                "bit": 10,
                "description": "Acknowledge enable"
              },
              "STOP": {
                "bit": 9,
                "description": "Stop generation"
              },
              "START": {
                "bit": 8,
                "description": "Start generation"
              },
              "NOSTRETCH": {
                "bit": 7,
                "description": "Clock stretching disable (Slave\n              mode)"
              },
              "ENGC": {
                "bit": 6,
                "description": "General call enable"
              },
              "ENPEC": {
                "bit": 5,
                "description": "PEC enable"
              },
              "ENARP": {
                "bit": 4,
                "description": "ARP enable"
              },
              "SMBTYPE": {
                "bit": 3,
                "description": "SMBus type"
              },
              "SMBUS": {
                "bit": 1,
                "description": "SMBus mode"
              },
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              }
            },
            "CR2": {
              "LAST": {
                "bit": 12,
                "description": "DMA last transfer"
              },
              "DMAEN": {
                "bit": 11,
                "description": "DMA requests enable"
              },
              "ITBUFEN": {
                "bit": 10,
                "description": "Buffer interrupt enable"
              },
              "ITEVTEN": {
                "bit": 9,
                "description": "Event interrupt enable"
              },
              "ITERREN": {
                "bit": 8,
                "description": "Error interrupt enable"
              },
              "FREQ": {
                "bit": 0,
                "description": "Peripheral clock frequency",
                "width": 6
              }
            },
            "OAR1": {
              "ADDMODE": {
                "bit": 15,
                "description": "Addressing mode (slave\n              mode)"
              },
              "ADD10": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "ADD7": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ADD0": {
                "bit": 0,
                "description": "Interface address"
              }
            },
            "OAR2": {
              "ADD2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ENDUAL": {
                "bit": 0,
                "description": "Dual addressing mode\n              enable"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "8-bit data register",
                "width": 8
              }
            },
            "SR1": {
              "SMBALERT": {
                "bit": 15,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 14,
                "description": "Timeout or Tlow error"
              },
              "PECERR": {
                "bit": 12,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 11,
                "description": "Overrun/Underrun"
              },
              "AF": {
                "bit": 10,
                "description": "Acknowledge failure"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost (master\n              mode)"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TxE": {
                "bit": 7,
                "description": "Data register empty\n              (transmitters)"
              },
              "RxNE": {
                "bit": 6,
                "description": "Data register not empty\n              (receivers)"
              },
              "STOPF": {
                "bit": 4,
                "description": "Stop detection (slave\n              mode)"
              },
              "ADD10": {
                "bit": 3,
                "description": "10-bit header sent (Master\n              mode)"
              },
              "BTF": {
                "bit": 2,
                "description": "Byte transfer finished"
              },
              "ADDR": {
                "bit": 1,
                "description": "Address sent (master mode)/matched\n              (slave mode)"
              },
              "SB": {
                "bit": 0,
                "description": "Start bit (Master mode)"
              }
            },
            "SR2": {
              "PEC": {
                "bit": 8,
                "description": "acket error checking\n              register",
                "width": 8
              },
              "DUALF": {
                "bit": 7,
                "description": "Dual flag (Slave mode)"
              },
              "SMBHOST": {
                "bit": 6,
                "description": "SMBus host header (Slave\n              mode)"
              },
              "SMBDEFAULT": {
                "bit": 5,
                "description": "SMBus device default address (Slave\n              mode)"
              },
              "GENCALL": {
                "bit": 4,
                "description": "General call address (Slave\n              mode)"
              },
              "TRA": {
                "bit": 2,
                "description": "Transmitter/receiver"
              },
              "BUSY": {
                "bit": 1,
                "description": "Bus busy"
              },
              "MSL": {
                "bit": 0,
                "description": "Master/slave"
              }
            },
            "CCR": {
              "F_S": {
                "bit": 15,
                "description": "I2C master mode selection"
              },
              "DUTY": {
                "bit": 14,
                "description": "Fast mode duty cycle"
              },
              "CCR": {
                "bit": 0,
                "description": "Clock control register in Fast/Standard\n              mode (Master mode)",
                "width": 12
              }
            },
            "TRISE": {
              "TRISE": {
                "bit": 0,
                "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)",
                "width": 6
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 51
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              }
            },
            "SR": {
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 37
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 52
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 53
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Status register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "Data register"
            },
            "BRR": {
              "offset": "0x08",
              "size": 32,
              "description": "Baud rate register"
            },
            "CR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x14",
              "size": 32,
              "description": "Control register 3"
            },
            "GTPR": {
              "offset": "0x18",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            }
          },
          "bits": {
            "SR": {
              "CTS": {
                "bit": 9,
                "description": "CTS flag"
              },
              "LBD": {
                "bit": 8,
                "description": "LIN break detection flag"
              },
              "TXE": {
                "bit": 7,
                "description": "Transmit data register\n              empty"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission complete"
              },
              "RXNE": {
                "bit": 5,
                "description": "Read data register not\n              empty"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE line detected"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error"
              },
              "NE": {
                "bit": 2,
                "description": "Noise error flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing error"
              },
              "PE": {
                "bit": 0,
                "description": "Parity error"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data value",
                "width": 9
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "mantissa of USARTDIV",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "fraction of USARTDIV",
                "width": 4
              }
            },
            "CR1": {
              "UE": {
                "bit": 13,
                "description": "USART enable"
              },
              "M": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "TXE interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver wakeup"
              },
              "SBK": {
                "bit": 0,
                "description": "Send break"
              }
            },
            "CR2": {
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "lin break detection length"
              },
              "ADD": {
                "bit": 0,
                "description": "Address of the USART node",
                "width": 4
              }
            },
            "CR3": {
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "IrDA low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "IrDA mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40012400",
              "irq": 18
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "status register"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x08",
              "size": 32,
              "description": "control register 2"
            },
            "SMPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "sample time register 1"
            },
            "SMPR2": {
              "offset": "0x10",
              "size": 32,
              "description": "sample time register 2"
            },
            "JOFR1": {
              "offset": "0x14",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR2": {
              "offset": "0x18",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR4": {
              "offset": "0x20",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "HTR": {
              "offset": "0x24",
              "size": 32,
              "description": "watchdog higher threshold\n          register"
            },
            "LTR": {
              "offset": "0x28",
              "size": 32,
              "description": "watchdog lower threshold\n          register"
            },
            "SQR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "regular sequence register 1"
            },
            "SQR2": {
              "offset": "0x30",
              "size": 32,
              "description": "regular sequence register 2"
            },
            "SQR3": {
              "offset": "0x34",
              "size": 32,
              "description": "regular sequence register 3"
            },
            "JSQR": {
              "offset": "0x38",
              "size": 32,
              "description": "injected sequence register"
            },
            "JDR1": {
              "offset": "0x3C",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR2": {
              "offset": "0x40",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR3": {
              "offset": "0x44",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR4": {
              "offset": "0x48",
              "size": 32,
              "description": "injected data register x"
            },
            "DR": {
              "offset": "0x4C",
              "size": 32,
              "description": "regular data register"
            }
          },
          "bits": {
            "SR": {
              "STRT": {
                "bit": 4,
                "description": "Regular channel start flag"
              },
              "JSTRT": {
                "bit": 3,
                "description": "Injected channel start\n              flag"
              },
              "JEOC": {
                "bit": 2,
                "description": "Injected channel end of\n              conversion"
              },
              "EOC": {
                "bit": 1,
                "description": "Regular channel end of\n              conversion"
              },
              "AWD": {
                "bit": 0,
                "description": "Analog watchdog flag"
              }
            },
            "CR1": {
              "AWDEN": {
                "bit": 23,
                "description": "Analog watchdog enable on regular\n              channels"
              },
              "JAWDEN": {
                "bit": 22,
                "description": "Analog watchdog enable on injected\n              channels"
              },
              "DISCNUM": {
                "bit": 13,
                "description": "Discontinuous mode channel\n              count",
                "width": 3
              },
              "JDISCEN": {
                "bit": 12,
                "description": "Discontinuous mode on injected\n              channels"
              },
              "DISCEN": {
                "bit": 11,
                "description": "Discontinuous mode on regular\n              channels"
              },
              "JAUTO": {
                "bit": 10,
                "description": "Automatic injected group\n              conversion"
              },
              "AWDSGL": {
                "bit": 9,
                "description": "Enable the watchdog on a single channel\n              in scan mode"
              },
              "SCAN": {
                "bit": 8,
                "description": "Scan mode"
              },
              "JEOCIE": {
                "bit": 7,
                "description": "Interrupt enable for injected\n              channels"
              },
              "AWDIE": {
                "bit": 6,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "EOCIE": {
                "bit": 5,
                "description": "Interrupt enable for EOC"
              },
              "AWDCH": {
                "bit": 0,
                "description": "Analog watchdog channel select\n              bits",
                "width": 5
              }
            },
            "CR2": {
              "TSVREFE": {
                "bit": 23,
                "description": "Temperature sensor and VREFINT\n              enable"
              },
              "SWSTART": {
                "bit": 22,
                "description": "Start conversion of regular\n              channels"
              },
              "JSWSTART": {
                "bit": 21,
                "description": "Start conversion of injected\n              channels"
              },
              "EXTTRIG": {
                "bit": 20,
                "description": "External trigger conversion mode for\n              regular channels"
              },
              "EXTSEL": {
                "bit": 17,
                "description": "External event select for regular\n              group",
                "width": 3
              },
              "JEXTTRIG": {
                "bit": 15,
                "description": "External trigger conversion mode for\n              injected channels"
              },
              "JEXTSEL": {
                "bit": 12,
                "description": "External event select for injected\n              group",
                "width": 3
              },
              "ALIGN": {
                "bit": 11,
                "description": "Data alignment"
              },
              "DMA": {
                "bit": 8,
                "description": "Direct memory access mode"
              },
              "RSTCAL": {
                "bit": 3,
                "description": "Reset calibration"
              },
              "CAL": {
                "bit": 2,
                "description": "A/D calibration"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous conversion"
              },
              "ADON": {
                "bit": 0,
                "description": "A/D converter ON / OFF"
              }
            },
            "SMPR1": {
              "SMP10": {
                "bit": 0,
                "description": "Channel 10 sample time\n              selection",
                "width": 3
              },
              "SMP11": {
                "bit": 3,
                "description": "Channel 11 sample time\n              selection",
                "width": 3
              },
              "SMP12": {
                "bit": 6,
                "description": "Channel 12 sample time\n              selection",
                "width": 3
              },
              "SMP13": {
                "bit": 9,
                "description": "Channel 13 sample time\n              selection",
                "width": 3
              },
              "SMP14": {
                "bit": 12,
                "description": "Channel 14 sample time\n              selection",
                "width": 3
              },
              "SMP15": {
                "bit": 15,
                "description": "Channel 15 sample time\n              selection",
                "width": 3
              },
              "SMP16": {
                "bit": 18,
                "description": "Channel 16 sample time\n              selection",
                "width": 3
              },
              "SMP17": {
                "bit": 21,
                "description": "Channel 17 sample time\n              selection",
                "width": 3
              }
            },
            "SMPR2": {
              "SMP0": {
                "bit": 0,
                "description": "Channel 0 sample time\n              selection",
                "width": 3
              },
              "SMP1": {
                "bit": 3,
                "description": "Channel 1 sample time\n              selection",
                "width": 3
              },
              "SMP2": {
                "bit": 6,
                "description": "Channel 2 sample time\n              selection",
                "width": 3
              },
              "SMP3": {
                "bit": 9,
                "description": "Channel 3 sample time\n              selection",
                "width": 3
              },
              "SMP4": {
                "bit": 12,
                "description": "Channel 4 sample time\n              selection",
                "width": 3
              },
              "SMP5": {
                "bit": 15,
                "description": "Channel 5 sample time\n              selection",
                "width": 3
              },
              "SMP6": {
                "bit": 18,
                "description": "Channel 6 sample time\n              selection",
                "width": 3
              },
              "SMP7": {
                "bit": 21,
                "description": "Channel 7 sample time\n              selection",
                "width": 3
              },
              "SMP8": {
                "bit": 24,
                "description": "Channel 8 sample time\n              selection",
                "width": 3
              },
              "SMP9": {
                "bit": 27,
                "description": "Channel 9 sample time\n              selection",
                "width": 3
              }
            },
            "JOFR1": {
              "JOFFSET1": {
                "bit": 0,
                "description": "Data offset for injected channel\n              1",
                "width": 12
              }
            },
            "JOFR2": {
              "JOFFSET2": {
                "bit": 0,
                "description": "Data offset for injected channel\n              2",
                "width": 12
              }
            },
            "JOFR3": {
              "JOFFSET3": {
                "bit": 0,
                "description": "Data offset for injected channel\n              3",
                "width": 12
              }
            },
            "JOFR4": {
              "JOFFSET4": {
                "bit": 0,
                "description": "Data offset for injected channel\n              4",
                "width": 12
              }
            },
            "HTR": {
              "HT": {
                "bit": 0,
                "description": "Analog watchdog higher\n              threshold",
                "width": 12
              }
            },
            "LTR": {
              "LT": {
                "bit": 0,
                "description": "Analog watchdog lower\n              threshold",
                "width": 12
              }
            },
            "SQR1": {
              "L": {
                "bit": 20,
                "description": "Regular channel sequence\n              length",
                "width": 4
              },
              "SQ16": {
                "bit": 15,
                "description": "16th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ15": {
                "bit": 10,
                "description": "15th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ14": {
                "bit": 5,
                "description": "14th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ13": {
                "bit": 0,
                "description": "13th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "SQR2": {
              "SQ12": {
                "bit": 25,
                "description": "12th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ11": {
                "bit": 20,
                "description": "11th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ10": {
                "bit": 15,
                "description": "10th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ9": {
                "bit": 10,
                "description": "9th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ8": {
                "bit": 5,
                "description": "8th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ7": {
                "bit": 0,
                "description": "7th conversion in regular\n              sequence",
                "width": 5
              }
            },
            "SQR3": {
              "SQ6": {
                "bit": 25,
                "description": "6th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ5": {
                "bit": 20,
                "description": "5th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ4": {
                "bit": 15,
                "description": "4th conversion in regular\n              sequence",
                "width": 5
              },
              "SQ3": {
                "bit": 10,
                "description": "3rd conversion in regular\n              sequence",
                "width": 5
              },
              "SQ2": {
                "bit": 5,
                "description": "2nd conversion in regular\n              sequence",
                "width": 5
              },
              "SQ1": {
                "bit": 0,
                "description": "1st conversion in regular\n              sequence",
                "width": 5
              }
            },
            "JSQR": {
              "JL": {
                "bit": 20,
                "description": "Injected sequence length",
                "width": 2
              },
              "JSQ4": {
                "bit": 15,
                "description": "4th conversion in injected\n              sequence",
                "width": 5
              },
              "JSQ3": {
                "bit": 10,
                "description": "3rd conversion in injected\n              sequence",
                "width": 5
              },
              "JSQ2": {
                "bit": 5,
                "description": "2nd conversion in injected\n              sequence",
                "width": 5
              },
              "JSQ1": {
                "bit": 0,
                "description": "1st conversion in injected\n              sequence",
                "width": 5
              }
            },
            "JDR1": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR2": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR3": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "JDR4": {
              "JDATA": {
                "bit": 0,
                "description": "Injected data",
                "width": 16
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Regular data",
                "width": 16
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400",
              "irq": 54
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register (DAC_CR)"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC software trigger register\n          (DAC_SWTRIGR)"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC channel1 12-bit right-aligned data\n          holding register(DAC_DHR12R1)"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC channel1 12-bit left aligned data\n          holding register (DAC_DHR12L1)"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC channel1 8-bit right aligned data\n          holding register (DAC_DHR8R1)"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC channel2 12-bit right aligned data\n          holding register (DAC_DHR12R2)"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC channel2 12-bit left aligned data\n          holding register (DAC_DHR12L2)"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC channel2 8-bit right-aligned data\n          holding register (DAC_DHR8R2)"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12\n          Reserved"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0\n          Reserved"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register (DAC_DHR8RD), Bits 31:16 Reserved"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC channel1 data output register\n          (DAC_DOR1)"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "DAC channel2 data output register\n          (DAC_DOR2)"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "DAC status register"
            }
          },
          "bits": {
            "CR": {
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              },
              "BOFF1": {
                "bit": 1,
                "description": "DAC channel1 output buffer\n              disable"
              },
              "TEN1": {
                "bit": 2,
                "description": "DAC channel1 trigger\n              enable"
              },
              "TSEL1": {
                "bit": 3,
                "description": "DAC channel1 trigger\n              selection",
                "width": 3
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude\n              selector",
                "width": 4
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "BOFF2": {
                "bit": 17,
                "description": "DAC channel2 output buffer\n              disable"
              },
              "TEN2": {
                "bit": 18,
                "description": "DAC channel2 trigger\n              enable"
              },
              "TSEL2": {
                "bit": 19,
                "description": "DAC channel2 trigger\n              selection",
                "width": 3
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude\n              selector",
                "width": 4
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun interrupt\n              enable"
              },
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n              enable"
              }
            },
            "SWTRIGR": {
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software\n              trigger"
              },
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software\n              trigger"
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              },
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun\n              flag"
              },
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun\n              flag"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "DBGMCU_IDCODE"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "DBGMCU_CR"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "DEV_ID",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "REV_ID",
                "width": 16
              }
            },
            "CR": {
              "DBG_SLEEP": {
                "bit": 0,
                "description": "DBG_SLEEP"
              },
              "DBG_STOP": {
                "bit": 1,
                "description": "DBG_STOP"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "DBG_STANDBY"
              },
              "TRACE_IOEN": {
                "bit": 5,
                "description": "TRACE_IOEN"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "TRACE_MODE",
                "width": 2
              },
              "DBG_IWDG_STOP": {
                "bit": 8,
                "description": "DBG_IWDG_STOP"
              },
              "DBG_WWDG_STOP": {
                "bit": 9,
                "description": "DBG_WWDG_STOP"
              },
              "DBG_TIM1_STOP": {
                "bit": 10,
                "description": "DBG_TIM1_STOP"
              },
              "DBG_TIM2_STOP": {
                "bit": 11,
                "description": "DBG_TIM2_STOP"
              },
              "DBG_TIM3_STOP": {
                "bit": 12,
                "description": "DBG_TIM3_STOP"
              },
              "DBG_TIM4_STOP": {
                "bit": 13,
                "description": "DBG_TIM4_STOP"
              },
              "DBG_I2C1_SMBUS_TIMEOUT": {
                "bit": 15,
                "description": "DBG_I2C1_SMBUS_TIMEOUT"
              },
              "DBG_I2C2_SMBUS_TIMEOUT": {
                "bit": 16,
                "description": "DBG_I2C2_SMBUS_TIMEOUT"
              },
              "DBG_TIM5_STOP": {
                "bit": 18,
                "description": "DBG_TIM5_STOP"
              },
              "DBG_TIM6_STOP": {
                "bit": 19,
                "description": "DBG_TIM6_STOP"
              },
              "DBG_TIM7_STOP": {
                "bit": 20,
                "description": "DBG_TIM7_STOP"
              },
              "DBG_TIM15_STOP": {
                "bit": 22,
                "description": "DBG_TIM15_STOP"
              },
              "DBG_TIM16_STOP": {
                "bit": 23,
                "description": "DBG_TIM16_STOP"
              },
              "DBG_TIM17_STOP": {
                "bit": 24,
                "description": "DBG_TIM17_STOP"
              },
              "DBG_TIM12_STOP": {
                "bit": 25,
                "description": "DBG_TIM12_STOP"
              },
              "DBG_TIM13_STOP": {
                "bit": 26,
                "description": "DBG_TIM13_STOP"
              },
              "DBG_TIM14_STOP": {
                "bit": 27,
                "description": "DBG_TIM14_STOP"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent Data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data Register",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "Independent Data register",
                "width": 8
              }
            },
            "CR": {
              "RESET": {
                "bit": 0,
                "description": "Reset bit"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40022000",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register"
            },
            "AR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash address register"
            },
            "OBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Option byte register"
            },
            "WRPR": {
              "offset": "0x20",
              "size": 32,
              "description": "Write protection register"
            }
          },
          "bits": {
            "ACR": {
              "HLFCYA": {
                "bit": 3,
                "description": "Flash half cycle access\n              enable"
              }
            },
            "KEYR": {
              "KEY": {
                "bit": 0,
                "description": "FPEC key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEY": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "EOP": {
                "bit": 5,
                "description": "End of operation"
              },
              "WRPRTERR": {
                "bit": 4,
                "description": "Write protection error"
              },
              "PGERR": {
                "bit": 2,
                "description": "Programming error"
              },
              "BSY": {
                "bit": 0,
                "description": "Busy"
              }
            },
            "CR": {
              "PG": {
                "bit": 0,
                "description": "Programming"
              },
              "PER": {
                "bit": 1,
                "description": "Page Erase"
              },
              "MER": {
                "bit": 2,
                "description": "Mass Erase"
              },
              "OPTPG": {
                "bit": 4,
                "description": "Option byte programming"
              },
              "OPTER": {
                "bit": 5,
                "description": "Option byte erase"
              },
              "STRT": {
                "bit": 6,
                "description": "Start"
              },
              "LOCK": {
                "bit": 7,
                "description": "Lock"
              },
              "OPTWRE": {
                "bit": 9,
                "description": "Option bytes write enable"
              },
              "ERRIE": {
                "bit": 10,
                "description": "Error interrupt enable"
              },
              "EOPIE": {
                "bit": 12,
                "description": "End of operation interrupt\n              enable"
              }
            },
            "AR": {
              "FAR": {
                "bit": 0,
                "description": "Flash Address",
                "width": 32
              }
            },
            "OBR": {
              "OPTERR": {
                "bit": 0,
                "description": "Option byte error"
              },
              "RDPRT": {
                "bit": 1,
                "description": "Read protection"
              },
              "WDG_SW": {
                "bit": 2,
                "description": "WDG_SW"
              },
              "nRST_STOP": {
                "bit": 3,
                "description": "nRST_STOP"
              },
              "nRST_STDBY": {
                "bit": 4,
                "description": "nRST_STDBY"
              },
              "Data0": {
                "bit": 10,
                "description": "Data0",
                "width": 8
              },
              "Data1": {
                "bit": 18,
                "description": "Data1",
                "width": 8
              }
            },
            "WRPR": {
              "WRP": {
                "bit": 0,
                "description": "Write protect",
                "width": 32
              }
            }
          }
        },
        "CEC": {
          "instances": [
            {
              "name": "CEC",
              "base": "0x40007800",
              "irq": 42
            }
          ],
          "registers": {
            "CFGR": {
              "offset": "0x00",
              "size": 32,
              "description": "configuration register"
            },
            "OAR": {
              "offset": "0x04",
              "size": 32,
              "description": "CEC own address register"
            },
            "PRES": {
              "offset": "0x08",
              "size": 32,
              "description": "Rx Data Register"
            },
            "ESR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CEC error status register"
            },
            "CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "CEC control and status\n          register"
            },
            "TXD": {
              "offset": "0x14",
              "size": 32,
              "description": "CEC Tx data register"
            },
            "RXD": {
              "offset": "0x18",
              "size": 32,
              "description": "CEC Rx data register"
            }
          },
          "bits": {
            "CFGR": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "IE": {
                "bit": 1,
                "description": "Interrupt enable"
              },
              "BTEM": {
                "bit": 2,
                "description": "Bit timing error mode"
              },
              "BPEM": {
                "bit": 3,
                "description": "Bit period error mode"
              }
            },
            "OAR": {
              "OA": {
                "bit": 0,
                "description": "Own address",
                "width": 4
              }
            },
            "PRES": {
              "PRESC": {
                "bit": 0,
                "description": "CEC Rx Data Register",
                "width": 14
              }
            },
            "ESR": {
              "BTE": {
                "bit": 0,
                "description": "Bit timing error"
              },
              "BPE": {
                "bit": 1,
                "description": "Bit period error"
              },
              "RBTFE": {
                "bit": 2,
                "description": "Rx block transfer finished\n              error"
              },
              "SBE": {
                "bit": 3,
                "description": "Start bit error"
              },
              "ACKE": {
                "bit": 4,
                "description": "Block acknowledge error"
              },
              "LINE": {
                "bit": 5,
                "description": "Line error"
              },
              "TBTFE": {
                "bit": 6,
                "description": "Tx block transfer finished\n              error"
              }
            },
            "CSR": {
              "TSOM": {
                "bit": 0,
                "description": "Tx start of message"
              },
              "TEOM": {
                "bit": 1,
                "description": "Tx end of message"
              },
              "TERR": {
                "bit": 2,
                "description": "Tx error"
              },
              "TBTRF": {
                "bit": 3,
                "description": "Tx byte transfer request or block\n              transfer finished"
              },
              "RSOM": {
                "bit": 4,
                "description": "Rx start of message"
              },
              "REOM": {
                "bit": 5,
                "description": "Rx end of message"
              },
              "RERR": {
                "bit": 6,
                "description": "Rx error"
              },
              "RBTF": {
                "bit": 7,
                "description": "Rx byte/block transfer\n              finished"
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "Tx Data register",
                "width": 8
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "Rx data",
                "width": 8
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type\n          Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Triggered Interrupt\n          Register"
            },
            "ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x284",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x424",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x428",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x42C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x430",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x434",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x438",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ICTR": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "Total number of interrupt lines in\n              groups",
                "width": 4
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "interrupt to be triggered",
                "width": 9
              }
            },
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 76,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQ_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQ_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMPER_STAMP_IRQ_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQ_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQ_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQ_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQ_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQ_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQ_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQ_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQ_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_Channel1_IRQ_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA1_Channel2_IRQ_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA1_Channel3_IRQ_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA1_Channel4_IRQ_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA1_Channel5_IRQ_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA1_Channel6_IRQ_IRQHandler"
          },
          {
            "number": 33,
            "name": "DMA1_Channel7_IRQ_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC_IRQ_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQ_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_TIM15_IRQ_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM1_UP_TIM16_IRQ_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_TIM17_IRQ_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM1_CC_IRQ_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQ_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQ_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQ_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQ_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQ_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQ_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQ_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQ_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQ_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQ_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQ_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQ_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQ_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTCAlarm_IRQ_IRQHandler"
          },
          {
            "number": 58,
            "name": "CEC_IRQ_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM12_IRQ_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM13_IRQ_IRQHandler"
          },
          {
            "number": 64,
            "name": "FSMC_IRQ_IRQHandler"
          },
          {
            "number": 66,
            "name": "TIM5_IRQ_IRQHandler"
          },
          {
            "number": 67,
            "name": "SPI3_IRQ_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART4_IRQ_IRQHandler"
          },
          {
            "number": 69,
            "name": "UART5_IRQ_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DAC_IRQ_IRQHandler"
          },
          {
            "number": 71,
            "name": "TIM7_IRQ_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA2_Channel1_IRQ_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA2_Channel2_IRQ_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA2_Channel3_IRQ_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA2_Channel4_5_IRQ_IRQHandler"
          }
        ]
      }
    }
  }
}