; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_relu_14(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 7, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = and i32 %11, 127, !dbg !12
  %13 = or disjoint i32 %10, %12, !dbg !13
  %14 = icmp slt i32 %13, 1024, !dbg !14
  %.frozen = freeze i32 %13, !dbg !15
  %15 = sdiv i32 %.frozen, 4, !dbg !15
  %16 = mul i32 %15, 4, !dbg !16
  %.decomposed = sub i32 %.frozen, %16, !dbg !16
  %17 = srem i32 %15, 8, !dbg !17
  %18 = sdiv i32 %13, 32, !dbg !18
  %19 = shl nsw i32 %17, 3, !dbg !19
  %20 = shl i32 %18, 7, !dbg !20
  %21 = add i32 %20, %.decomposed, !dbg !21
  %22 = add i32 %21, %19, !dbg !22
  %23 = sext i32 %22 to i64, !dbg !23
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !23
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 %14) #3, !dbg !24
  %26 = add i32 %21, 4, !dbg !25
  %27 = add i32 %26, %19, !dbg !26
  %28 = sext i32 %27 to i64, !dbg !27
  %29 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !27
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %14) #3, !dbg !28
  %31 = add i32 %21, 64, !dbg !29
  %32 = add i32 %31, %19, !dbg !30
  %33 = sext i32 %32 to i64, !dbg !31
  %34 = getelementptr float, ptr addrspace(1) %0, i64 %33, !dbg !31
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 %14) #3, !dbg !32
  %36 = add i32 %21, 68, !dbg !33
  %37 = add i32 %36, %19, !dbg !34
  %38 = sext i32 %37 to i64, !dbg !35
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !35
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %14) #3, !dbg !36
  %41 = sext i32 %.decomposed to i64, !dbg !37
  %42 = getelementptr float, ptr addrspace(1) %1, i64 %41, !dbg !37
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 %14) #3, !dbg !38
  %44 = getelementptr float, ptr addrspace(1) %2, i64 %41, !dbg !39
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %14) #3, !dbg !40
  %46 = bitcast i32 %45 to float, !dbg !40
  %47 = getelementptr float, ptr addrspace(1) %3, i64 %41, !dbg !41
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %47, i1 %14) #3, !dbg !42
  %49 = getelementptr float, ptr addrspace(1) %4, i64 %41, !dbg !43
  %50 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 %14) #3, !dbg !44
  %51 = fadd float %46, 0x3EE4F8B580000000, !dbg !45
  %52 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !46
  %.not.i = icmp eq i32 %52, 0, !dbg !46
  %53 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !46
  %.not1.i = icmp eq i32 %53, 0, !dbg !46
  br i1 %.not.i, label %59, label %54, !dbg !46

54:                                               ; preds = %8
  br i1 %.not1.i, label %57, label %55, !dbg !46

55:                                               ; preds = %54
  %56 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %51) #3, !dbg !46
  br label %__nv_sqrtf.exit, !dbg !46

57:                                               ; preds = %54
  %58 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %51) #3, !dbg !46
  br label %__nv_sqrtf.exit, !dbg !46

59:                                               ; preds = %8
  br i1 %.not1.i, label %62, label %60, !dbg !46

60:                                               ; preds = %59
  %61 = tail call float @llvm.nvvm.sqrt.rn.f(float %51) #3, !dbg !46
  br label %__nv_sqrtf.exit, !dbg !46

62:                                               ; preds = %59
  %63 = tail call float @llvm.nvvm.sqrt.approx.f(float %51) #3, !dbg !46
  br label %__nv_sqrtf.exit, !dbg !46

__nv_sqrtf.exit:                                  ; preds = %55, %57, %60, %62
  %.0.i = phi float [ %56, %55 ], [ %58, %57 ], [ %61, %60 ], [ %63, %62 ], !dbg !46
  %64 = bitcast i32 %30 to float, !dbg !28
  %65 = bitcast i32 %25 to float, !dbg !24
  %66 = fcmp ogt float %64, %65, !dbg !47
  %67 = fcmp uno float %64, 0.000000e+00, !dbg !48
  %68 = or i1 %66, %67, !dbg !52
  %69 = select i1 %68, float %64, float %65, !dbg !53
  %70 = bitcast i32 %35 to float, !dbg !32
  %71 = fcmp olt float %69, %70, !dbg !54
  %72 = fcmp uno float %70, 0.000000e+00, !dbg !55
  %73 = or i1 %72, %71, !dbg !57
  %74 = select i1 %73, float %70, float %69, !dbg !58
  %75 = bitcast i32 %40 to float, !dbg !36
  %76 = fcmp olt float %74, %75, !dbg !59
  %77 = fcmp uno float %75, 0.000000e+00, !dbg !60
  %78 = or i1 %77, %76, !dbg !62
  %79 = select i1 %78, float %75, float %74, !dbg !63
  %80 = bitcast i32 %43 to float, !dbg !38
  %81 = fsub float %79, %80, !dbg !64
  %82 = zext i1 %66 to i8, !dbg !65
  %83 = select i1 %71, i8 2, i8 %82, !dbg !66
  %84 = select i1 %76, i8 3, i8 %83, !dbg !67
  %85 = bitcast i32 %50 to float, !dbg !44
  %86 = bitcast i32 %48 to float, !dbg !42
  %87 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !68
  %88 = fmul float %81, %87, !dbg !69
  %89 = fmul float %88, %86, !dbg !70
  %90 = fadd float %89, %85, !dbg !71
  %91 = fcmp olt float %90, 0.000000e+00, !dbg !72
  %92 = select i1 %91, float 0.000000e+00, float %90, !dbg !74
  %93 = sext i32 %13 to i64, !dbg !75
  %94 = getelementptr i8, ptr addrspace(1) %5, i64 %93, !dbg !75
  tail call void asm sideeffect "@$2 st.global.b8 [ $1 + 0 ], { $0 };", "c,l,b"(i8 %84, ptr addrspace(1) %94, i1 %14) #3, !dbg !76
  %95 = getelementptr float, ptr addrspace(1) %6, i64 %93, !dbg !77
  %96 = bitcast float %92 to i32, !dbg !78
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %96, ptr addrspace(1) %95, i1 %14) #3, !dbg !78
  ret void, !dbg !79
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c2w5mfsvynnhal2ial7dsmmznqgzey5lzyih6srgi3oyx7uxrz5m.py", directory: "inductor_cache/2w")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_relu_14, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_relu_14, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_relu_14", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_max_pool2d_with_indices_relu_14", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 25, column: 26, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 37, scope: !7)
!20 = !DILocation(line: 28, column: 46, scope: !7)
!21 = !DILocation(line: 28, column: 35, scope: !7)
!22 = !DILocation(line: 28, column: 42, scope: !7)
!23 = !DILocation(line: 28, column: 30, scope: !7)
!24 = !DILocation(line: 28, column: 51, scope: !7)
!25 = !DILocation(line: 29, column: 39, scope: !7)
!26 = !DILocation(line: 29, column: 46, scope: !7)
!27 = !DILocation(line: 29, column: 30, scope: !7)
!28 = !DILocation(line: 29, column: 55, scope: !7)
!29 = !DILocation(line: 30, column: 40, scope: !7)
!30 = !DILocation(line: 30, column: 47, scope: !7)
!31 = !DILocation(line: 30, column: 30, scope: !7)
!32 = !DILocation(line: 30, column: 56, scope: !7)
!33 = !DILocation(line: 31, column: 41, scope: !7)
!34 = !DILocation(line: 31, column: 48, scope: !7)
!35 = !DILocation(line: 31, column: 31, scope: !7)
!36 = !DILocation(line: 31, column: 57, scope: !7)
!37 = !DILocation(line: 32, column: 31, scope: !7)
!38 = !DILocation(line: 32, column: 36, scope: !7)
!39 = !DILocation(line: 33, column: 31, scope: !7)
!40 = !DILocation(line: 33, column: 36, scope: !7)
!41 = !DILocation(line: 34, column: 31, scope: !7)
!42 = !DILocation(line: 34, column: 36, scope: !7)
!43 = !DILocation(line: 35, column: 31, scope: !7)
!44 = !DILocation(line: 35, column: 36, scope: !7)
!45 = !DILocation(line: 51, column: 20, scope: !7)
!46 = !DILocation(line: 52, column: 27, scope: !7)
!47 = !DILocation(line: 36, column: 18, scope: !7)
!48 = !DILocation(line: 120, column: 21, scope: !49, inlinedAt: !51)
!49 = distinct !DILexicalBlockFile(scope: !7, file: !50, discriminator: 0)
!50 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!51 = !DILocation(line: 40, column: 40, scope: !7)
!52 = !DILocation(line: 120, column: 16, scope: !49, inlinedAt: !51)
!53 = !DILocation(line: 121, column: 29, scope: !49, inlinedAt: !51)
!54 = !DILocation(line: 41, column: 18, scope: !7)
!55 = !DILocation(line: 120, column: 21, scope: !49, inlinedAt: !56)
!56 = !DILocation(line: 44, column: 41, scope: !7)
!57 = !DILocation(line: 120, column: 16, scope: !49, inlinedAt: !56)
!58 = !DILocation(line: 121, column: 29, scope: !49, inlinedAt: !56)
!59 = !DILocation(line: 45, column: 20, scope: !7)
!60 = !DILocation(line: 120, column: 21, scope: !49, inlinedAt: !61)
!61 = !DILocation(line: 48, column: 42, scope: !7)
!62 = !DILocation(line: 120, column: 16, scope: !49, inlinedAt: !61)
!63 = !DILocation(line: 121, column: 29, scope: !49, inlinedAt: !61)
!64 = !DILocation(line: 49, column: 20, scope: !7)
!65 = !DILocation(line: 39, column: 32, scope: !7)
!66 = !DILocation(line: 43, column: 33, scope: !7)
!67 = !DILocation(line: 47, column: 35, scope: !7)
!68 = !DILocation(line: 54, column: 20, scope: !7)
!69 = !DILocation(line: 57, column: 20, scope: !7)
!70 = !DILocation(line: 58, column: 20, scope: !7)
!71 = !DILocation(line: 59, column: 20, scope: !7)
!72 = !DILocation(line: 118, column: 15, scope: !49, inlinedAt: !73)
!73 = !DILocation(line: 61, column: 42, scope: !7)
!74 = !DILocation(line: 121, column: 29, scope: !49, inlinedAt: !73)
!75 = !DILocation(line: 62, column: 25, scope: !7)
!76 = !DILocation(line: 62, column: 37, scope: !7)
!77 = !DILocation(line: 63, column: 25, scope: !7)
!78 = !DILocation(line: 63, column: 37, scope: !7)
!79 = !DILocation(line: 63, column: 4, scope: !7)
