{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 16:33:03 2016 " "Info: Processing started: Wed Dec 07 16:33:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controller -c Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controller -c Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW_CLK " "Info: Assuming node \"SW_CLK\" is an undefined clock" {  } { { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "SW_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW_CLK memory lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0 register PC:inst5\|q\[3\] 41.72 MHz 23.969 ns Internal " "Info: Clock \"SW_CLK\" has Internal fmax of 41.72 MHz between source memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"PC:inst5\|q\[3\]\" (period= 23.969 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.651 ns + Longest memory register " "Info: + Longest memory to register delay is 23.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y18 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|q_a\[16\] 2 MEM M4K_X41_Y18 26 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 26; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|q_a\[16\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "3.761 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.624 ns) 6.600 ns regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~232 3 COMB LCCOMB_X35_Y19_N20 1 " "Info: 3: + IC(2.215 ns) + CELL(0.624 ns) = 6.600 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~232'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.839 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.624 ns) 8.713 ns regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~233 4 COMB LCCOMB_X34_Y18_N20 2 " "Info: 4: + IC(1.489 ns) + CELL(0.624 ns) = 8.713 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~233'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.113 ns" { regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.624 ns) 11.553 ns mux_2_to_1:inst13\|out_put\[8\]~192 5 COMB LCCOMB_X32_Y20_N20 10 " "Info: 5: + IC(2.216 ns) + CELL(0.624 ns) = 11.553 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 10; COMB Node = 'mux_2_to_1:inst13\|out_put\[8\]~192'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.840 ns" { regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 } "NODE_NAME" } "" } } { "mux_2_to_1.vhd" "" { Text "E:/Controller/mux_2_to_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.621 ns) 13.676 ns alu:inst17\|add~1047 6 COMB LCCOMB_X33_Y18_N2 2 " "Info: 6: + IC(1.502 ns) + CELL(0.621 ns) = 13.676 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.123 ns" { mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.182 ns alu:inst17\|add~1048 7 COMB LCCOMB_X33_Y18_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 14.182 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17\|add~1048'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.506 ns" { alu:inst17|add~1047 alu:inst17|add~1048 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 15.810 ns alu:inst17\|alu_out\[9\]~6806 8 COMB LCCOMB_X32_Y20_N22 1 " "Info: 8: + IC(1.422 ns) + CELL(0.206 ns) = 15.810 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6806'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.628 ns" { alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 16.806 ns alu:inst17\|alu_out\[9\]~6807 9 COMB LCCOMB_X32_Y20_N6 1 " "Info: 9: + IC(0.373 ns) + CELL(0.623 ns) = 16.806 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6807'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.996 ns" { alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.370 ns) 18.608 ns alu:inst17\|alu_out\[9\]~6851 10 COMB LCCOMB_X31_Y19_N0 3 " "Info: 10: + IC(1.432 ns) + CELL(0.370 ns) = 18.608 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17\|alu_out\[9\]~6851'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.802 ns" { alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.202 ns) 20.650 ns rtl~139 11 COMB LCCOMB_X37_Y18_N28 1 " "Info: 11: + IC(1.840 ns) + CELL(0.202 ns) = 20.650 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.042 ns" { alu:inst17|alu_out[9]~6851 rtl~139 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.614 ns) 21.968 ns rtl~0 12 COMB LCCOMB_X37_Y18_N18 3 " "Info: 12: + IC(0.704 ns) + CELL(0.614 ns) = 21.968 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.318 ns" { rtl~139 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.616 ns) 22.975 ns ADD:inst15\|add~492 13 COMB LCCOMB_X37_Y18_N6 1 " "Info: 13: + IC(0.391 ns) + CELL(0.616 ns) = 22.975 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 1; COMB Node = 'ADD:inst15\|add~492'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.007 ns" { rtl~0 ADD:inst15|add~492 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 23.543 ns PC:inst5\|q\[3\]~feeder 14 COMB LCCOMB_X37_Y18_N20 1 " "Info: 14: + IC(0.362 ns) + CELL(0.206 ns) = 23.543 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 1; COMB Node = 'PC:inst5\|q\[3\]~feeder'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.568 ns" { ADD:inst15|add~492 PC:inst5|q[3]~feeder } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 23.651 ns PC:inst5\|q\[3\] 15 REG LCFF_X37_Y18_N21 3 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 23.651 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.108 ns" { PC:inst5|q[3]~feeder PC:inst5|q[3] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.705 ns ( 41.03 % ) " "Info: Total cell delay = 9.705 ns ( 41.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.946 ns ( 58.97 % ) " "Info: Total interconnect delay = 13.946 ns ( 58.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "23.651 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "23.651 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } { 0.000ns 0.000ns 2.215ns 1.489ns 2.216ns 1.502ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 0.391ns 0.362ns 0.000ns } { 0.000ns 3.761ns 0.624ns 0.624ns 0.624ns 0.621ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 0.616ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.098 ns - Smallest " "Info: - Smallest clock skew is -0.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW_CLK destination 2.887 ns + Shortest register " "Info: + Shortest clock path from clock \"SW_CLK\" to destination register is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns SW_CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_CLK } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns SW_CLK~clkctrl 2 COMB CLKCTRL_G2 112 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.133 ns" { SW_CLK SW_CLK~clkctrl } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 2.887 ns PC:inst5\|q\[3\] 3 REG LCFF_X37_Y18_N21 3 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.887 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.734 ns" { SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.40 % ) " "Info: Total cell delay = 1.686 ns ( 58.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.201 ns ( 41.60 % ) " "Info: Total interconnect delay = 1.201 ns ( 41.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.887 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.887 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[3] } { 0.000ns 0.000ns 0.133ns 1.068ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW_CLK source 2.985 ns - Longest memory " "Info: - Longest clock path from clock \"SW_CLK\" to source memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns SW_CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_CLK } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns SW_CLK~clkctrl 2 COMB CLKCTRL_G2 112 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.133 ns" { SW_CLK SW_CLK~clkctrl } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y18 32 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.832 ns" { SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.985 ns" { SW_CLK SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.887 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.887 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[3] } { 0.000ns 0.000ns 0.133ns 1.068ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.985 ns" { SW_CLK SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "23.651 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "23.651 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } { 0.000ns 0.000ns 2.215ns 1.489ns 2.216ns 1.502ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 0.391ns 0.362ns 0.000ns } { 0.000ns 3.761ns 0.624ns 0.624ns 0.624ns 0.621ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 0.616ns 0.206ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.887 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.887 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[3] } { 0.000ns 0.000ns 0.133ns 1.068ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.985 ns" { SW_CLK SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "PC:inst5\|q\[3\] ALU_Src SW_CLK 18.951 ns register " "Info: tsu for register \"PC:inst5\|q\[3\]\" (data pin = \"ALU_Src\", clock pin = \"SW_CLK\") is 18.951 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.878 ns + Longest pin register " "Info: + Longest pin to register delay is 21.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns ALU_Src 1 PIN PIN_11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_11; Fanout = 18; PIN Node = 'ALU_Src'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { ALU_Src } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 104 1176 1344 120 "ALU_Src" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.683 ns) + CELL(0.624 ns) 9.162 ns mux_2_to_1:inst13\|out_put\[6\]~194 2 COMB LCCOMB_X36_Y18_N12 10 " "Info: 2: + IC(7.683 ns) + CELL(0.624 ns) = 9.162 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 10; COMB Node = 'mux_2_to_1:inst13\|out_put\[6\]~194'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "8.307 ns" { ALU_Src mux_2_to_1:inst13|out_put[6]~194 } "NODE_NAME" } "" } } { "mux_2_to_1.vhd" "" { Text "E:/Controller/mux_2_to_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.705 ns) 11.731 ns alu:inst17\|add~1043 3 COMB LCCOMB_X33_Y19_N30 2 " "Info: 3: + IC(1.864 ns) + CELL(0.705 ns) = 11.731 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'alu:inst17\|add~1043'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.569 ns" { mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.817 ns alu:inst17\|add~1045 4 COMB LCCOMB_X33_Y18_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 11.817 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'alu:inst17\|add~1045'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.086 ns" { alu:inst17|add~1043 alu:inst17|add~1045 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.903 ns alu:inst17\|add~1047 5 COMB LCCOMB_X33_Y18_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.903 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.086 ns" { alu:inst17|add~1045 alu:inst17|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.409 ns alu:inst17\|add~1048 6 COMB LCCOMB_X33_Y18_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 12.409 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17\|add~1048'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.506 ns" { alu:inst17|add~1047 alu:inst17|add~1048 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 14.037 ns alu:inst17\|alu_out\[9\]~6806 7 COMB LCCOMB_X32_Y20_N22 1 " "Info: 7: + IC(1.422 ns) + CELL(0.206 ns) = 14.037 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6806'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.628 ns" { alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 15.033 ns alu:inst17\|alu_out\[9\]~6807 8 COMB LCCOMB_X32_Y20_N6 1 " "Info: 8: + IC(0.373 ns) + CELL(0.623 ns) = 15.033 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6807'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.996 ns" { alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.370 ns) 16.835 ns alu:inst17\|alu_out\[9\]~6851 9 COMB LCCOMB_X31_Y19_N0 3 " "Info: 9: + IC(1.432 ns) + CELL(0.370 ns) = 16.835 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17\|alu_out\[9\]~6851'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.802 ns" { alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.202 ns) 18.877 ns rtl~139 10 COMB LCCOMB_X37_Y18_N28 1 " "Info: 10: + IC(1.840 ns) + CELL(0.202 ns) = 18.877 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.042 ns" { alu:inst17|alu_out[9]~6851 rtl~139 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.614 ns) 20.195 ns rtl~0 11 COMB LCCOMB_X37_Y18_N18 3 " "Info: 11: + IC(0.704 ns) + CELL(0.614 ns) = 20.195 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.318 ns" { rtl~139 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.616 ns) 21.202 ns ADD:inst15\|add~492 12 COMB LCCOMB_X37_Y18_N6 1 " "Info: 12: + IC(0.391 ns) + CELL(0.616 ns) = 21.202 ns; Loc. = LCCOMB_X37_Y18_N6; Fanout = 1; COMB Node = 'ADD:inst15\|add~492'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.007 ns" { rtl~0 ADD:inst15|add~492 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 21.770 ns PC:inst5\|q\[3\]~feeder 13 COMB LCCOMB_X37_Y18_N20 1 " "Info: 13: + IC(0.362 ns) + CELL(0.206 ns) = 21.770 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 1; COMB Node = 'PC:inst5\|q\[3\]~feeder'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.568 ns" { ADD:inst15|add~492 PC:inst5|q[3]~feeder } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 21.878 ns PC:inst5\|q\[3\] 14 REG LCFF_X37_Y18_N21 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 21.878 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.108 ns" { PC:inst5|q[3]~feeder PC:inst5|q[3] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.807 ns ( 26.54 % ) " "Info: Total cell delay = 5.807 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.071 ns ( 73.46 % ) " "Info: Total interconnect delay = 16.071 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "21.878 ns" { ALU_Src mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "21.878 ns" { ALU_Src ALU_Src~combout mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } { 0.000ns 0.000ns 7.683ns 1.864ns 0.000ns 0.000ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 0.391ns 0.362ns 0.000ns } { 0.000ns 0.855ns 0.624ns 0.705ns 0.086ns 0.086ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 0.616ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW_CLK destination 2.887 ns - Shortest register " "Info: - Shortest clock path from clock \"SW_CLK\" to destination register is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns SW_CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_CLK } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns SW_CLK~clkctrl 2 COMB CLKCTRL_G2 112 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.133 ns" { SW_CLK SW_CLK~clkctrl } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 2.887 ns PC:inst5\|q\[3\] 3 REG LCFF_X37_Y18_N21 3 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 2.887 ns; Loc. = LCFF_X37_Y18_N21; Fanout = 3; REG Node = 'PC:inst5\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.734 ns" { SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.40 % ) " "Info: Total cell delay = 1.686 ns ( 58.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.201 ns ( 41.60 % ) " "Info: Total interconnect delay = 1.201 ns ( 41.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.887 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.887 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[3] } { 0.000ns 0.000ns 0.133ns 1.068ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "21.878 ns" { ALU_Src mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "21.878 ns" { ALU_Src ALU_Src~combout mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 ADD:inst15|add~492 PC:inst5|q[3]~feeder PC:inst5|q[3] } { 0.000ns 0.000ns 7.683ns 1.864ns 0.000ns 0.000ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 0.391ns 0.362ns 0.000ns } { 0.000ns 0.855ns 0.624ns 0.705ns 0.086ns 0.086ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 0.616ns 0.206ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.887 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.887 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[3] } { 0.000ns 0.000ns 0.133ns 1.068ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW_CLK z lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0 30.202 ns memory " "Info: tco from clock \"SW_CLK\" to destination pin \"z\" through memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0\" is 30.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW_CLK source 2.985 ns + Longest memory " "Info: + Longest clock path from clock \"SW_CLK\" to source memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns SW_CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_CLK } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns SW_CLK~clkctrl 2 COMB CLKCTRL_G2 112 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.133 ns" { SW_CLK SW_CLK~clkctrl } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y18 32 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.832 ns" { SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.985 ns" { SW_CLK SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.957 ns + Longest memory pin " "Info: + Longest memory to pin delay is 26.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y18 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 32; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|q_a\[16\] 2 MEM M4K_X41_Y18 26 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 26; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_2i01:auto_generated\|q_a\[16\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "3.761 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] } "NODE_NAME" } "" } } { "db/altsyncram_2i01.tdf" "" { Text "E:/Controller/db/altsyncram_2i01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.215 ns) + CELL(0.624 ns) 6.600 ns regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~232 3 COMB LCCOMB_X35_Y19_N20 1 " "Info: 3: + IC(2.215 ns) + CELL(0.624 ns) = 6.600 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~232'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.839 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.624 ns) 8.713 ns regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~233 4 COMB LCCOMB_X34_Y18_N20 2 " "Info: 4: + IC(1.489 ns) + CELL(0.624 ns) = 8.713 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'regfile:inst11\|mux_4_to_1:mux2\|out_put\[8\]~233'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.113 ns" { regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "E:/Controller/mux_4_to_1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(0.624 ns) 11.553 ns mux_2_to_1:inst13\|out_put\[8\]~192 5 COMB LCCOMB_X32_Y20_N20 10 " "Info: 5: + IC(2.216 ns) + CELL(0.624 ns) = 11.553 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 10; COMB Node = 'mux_2_to_1:inst13\|out_put\[8\]~192'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.840 ns" { regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 } "NODE_NAME" } "" } } { "mux_2_to_1.vhd" "" { Text "E:/Controller/mux_2_to_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.621 ns) 13.676 ns alu:inst17\|add~1047 6 COMB LCCOMB_X33_Y18_N2 2 " "Info: 6: + IC(1.502 ns) + CELL(0.621 ns) = 13.676 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.123 ns" { mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 14.182 ns alu:inst17\|add~1048 7 COMB LCCOMB_X33_Y18_N4 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 14.182 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17\|add~1048'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.506 ns" { alu:inst17|add~1047 alu:inst17|add~1048 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 15.810 ns alu:inst17\|alu_out\[9\]~6806 8 COMB LCCOMB_X32_Y20_N22 1 " "Info: 8: + IC(1.422 ns) + CELL(0.206 ns) = 15.810 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6806'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.628 ns" { alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 16.806 ns alu:inst17\|alu_out\[9\]~6807 9 COMB LCCOMB_X32_Y20_N6 1 " "Info: 9: + IC(0.373 ns) + CELL(0.623 ns) = 16.806 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6807'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.996 ns" { alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.370 ns) 18.608 ns alu:inst17\|alu_out\[9\]~6851 10 COMB LCCOMB_X31_Y19_N0 3 " "Info: 10: + IC(1.432 ns) + CELL(0.370 ns) = 18.608 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17\|alu_out\[9\]~6851'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.802 ns" { alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.202 ns) 20.650 ns rtl~139 11 COMB LCCOMB_X37_Y18_N28 1 " "Info: 11: + IC(1.840 ns) + CELL(0.202 ns) = 20.650 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.042 ns" { alu:inst17|alu_out[9]~6851 rtl~139 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.614 ns) 21.968 ns rtl~0 12 COMB LCCOMB_X37_Y18_N18 3 " "Info: 12: + IC(0.704 ns) + CELL(0.614 ns) = 21.968 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.318 ns" { rtl~139 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(3.226 ns) 26.957 ns z 13 PIN PIN_199 0 " "Info: 13: + IC(1.763 ns) + CELL(3.226 ns) = 26.957 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "4.989 ns" { rtl~0 z } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 216 1984 2160 232 "z" "" } { 240 104 232 256 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.001 ns ( 44.52 % ) " "Info: Total cell delay = 12.001 ns ( 44.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.956 ns ( 55.48 % ) " "Info: Total interconnect delay = 14.956 ns ( 55.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "26.957 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "26.957 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 z } { 0.000ns 0.000ns 2.215ns 1.489ns 2.216ns 1.502ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 1.763ns } { 0.000ns 3.761ns 0.624ns 0.624ns 0.624ns 0.621ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 3.226ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.985 ns" { SW_CLK SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "26.957 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "26.957 ns" { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_2i01:auto_generated|q_a[16] regfile:inst11|mux_4_to_1:mux2|out_put[8]~232 regfile:inst11|mux_4_to_1:mux2|out_put[8]~233 mux_2_to_1:inst13|out_put[8]~192 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 z } { 0.000ns 0.000ns 2.215ns 1.489ns 2.216ns 1.502ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 1.763ns } { 0.000ns 3.761ns 0.624ns 0.624ns 0.624ns 0.621ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 3.226ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALU_Src z 25.184 ns Longest " "Info: Longest tpd from source pin \"ALU_Src\" to destination pin \"z\" is 25.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns ALU_Src 1 PIN PIN_11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_11; Fanout = 18; PIN Node = 'ALU_Src'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { ALU_Src } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 104 1176 1344 120 "ALU_Src" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.683 ns) + CELL(0.624 ns) 9.162 ns mux_2_to_1:inst13\|out_put\[6\]~194 2 COMB LCCOMB_X36_Y18_N12 10 " "Info: 2: + IC(7.683 ns) + CELL(0.624 ns) = 9.162 ns; Loc. = LCCOMB_X36_Y18_N12; Fanout = 10; COMB Node = 'mux_2_to_1:inst13\|out_put\[6\]~194'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "8.307 ns" { ALU_Src mux_2_to_1:inst13|out_put[6]~194 } "NODE_NAME" } "" } } { "mux_2_to_1.vhd" "" { Text "E:/Controller/mux_2_to_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.705 ns) 11.731 ns alu:inst17\|add~1043 3 COMB LCCOMB_X33_Y19_N30 2 " "Info: 3: + IC(1.864 ns) + CELL(0.705 ns) = 11.731 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'alu:inst17\|add~1043'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.569 ns" { mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.817 ns alu:inst17\|add~1045 4 COMB LCCOMB_X33_Y18_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 11.817 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'alu:inst17\|add~1045'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.086 ns" { alu:inst17|add~1043 alu:inst17|add~1045 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.903 ns alu:inst17\|add~1047 5 COMB LCCOMB_X33_Y18_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 11.903 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'alu:inst17\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.086 ns" { alu:inst17|add~1045 alu:inst17|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.409 ns alu:inst17\|add~1048 6 COMB LCCOMB_X33_Y18_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 12.409 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'alu:inst17\|add~1048'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.506 ns" { alu:inst17|add~1047 alu:inst17|add~1048 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.206 ns) 14.037 ns alu:inst17\|alu_out\[9\]~6806 7 COMB LCCOMB_X32_Y20_N22 1 " "Info: 7: + IC(1.422 ns) + CELL(0.206 ns) = 14.037 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6806'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.628 ns" { alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 15.033 ns alu:inst17\|alu_out\[9\]~6807 8 COMB LCCOMB_X32_Y20_N6 1 " "Info: 8: + IC(0.373 ns) + CELL(0.623 ns) = 15.033 ns; Loc. = LCCOMB_X32_Y20_N6; Fanout = 1; COMB Node = 'alu:inst17\|alu_out\[9\]~6807'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.996 ns" { alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.370 ns) 16.835 ns alu:inst17\|alu_out\[9\]~6851 9 COMB LCCOMB_X31_Y19_N0 3 " "Info: 9: + IC(1.432 ns) + CELL(0.370 ns) = 16.835 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 3; COMB Node = 'alu:inst17\|alu_out\[9\]~6851'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.802 ns" { alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/Controller/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.202 ns) 18.877 ns rtl~139 10 COMB LCCOMB_X37_Y18_N28 1 " "Info: 10: + IC(1.840 ns) + CELL(0.202 ns) = 18.877 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'rtl~139'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.042 ns" { alu:inst17|alu_out[9]~6851 rtl~139 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.614 ns) 20.195 ns rtl~0 11 COMB LCCOMB_X37_Y18_N18 3 " "Info: 11: + IC(0.704 ns) + CELL(0.614 ns) = 20.195 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 3; COMB Node = 'rtl~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.318 ns" { rtl~139 rtl~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(3.226 ns) 25.184 ns z 12 PIN PIN_199 0 " "Info: 12: + IC(1.763 ns) + CELL(3.226 ns) = 25.184 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "4.989 ns" { rtl~0 z } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 216 1984 2160 232 "z" "" } { 240 104 232 256 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.103 ns ( 32.18 % ) " "Info: Total cell delay = 8.103 ns ( 32.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.081 ns ( 67.82 % ) " "Info: Total interconnect delay = 17.081 ns ( 67.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "25.184 ns" { ALU_Src mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "25.184 ns" { ALU_Src ALU_Src~combout mux_2_to_1:inst13|out_put[6]~194 alu:inst17|add~1043 alu:inst17|add~1045 alu:inst17|add~1047 alu:inst17|add~1048 alu:inst17|alu_out[9]~6806 alu:inst17|alu_out[9]~6807 alu:inst17|alu_out[9]~6851 rtl~139 rtl~0 z } { 0.000ns 0.000ns 7.683ns 1.864ns 0.000ns 0.000ns 0.000ns 1.422ns 0.373ns 1.432ns 1.840ns 0.704ns 1.763ns } { 0.000ns 0.855ns 0.624ns 0.705ns 0.086ns 0.086ns 0.506ns 0.206ns 0.623ns 0.370ns 0.202ns 0.614ns 3.226ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "PC:inst5\|q\[0\] Jump SW_CLK -0.312 ns register " "Info: th for register \"PC:inst5\|q\[0\]\" (data pin = \"Jump\", clock pin = \"SW_CLK\") is -0.312 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW_CLK destination 2.893 ns + Longest register " "Info: + Longest clock path from clock \"SW_CLK\" to destination register is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns SW_CLK 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'SW_CLK'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { SW_CLK } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns SW_CLK~clkctrl 2 COMB CLKCTRL_G2 112 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 112; COMB Node = 'SW_CLK~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.133 ns" { SW_CLK SW_CLK~clkctrl } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { -96 96 264 -80 "SW_CLK" "" } { 0 936 992 16 "SW_CLK" "" } { 96 1768 1864 112 "SW_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.666 ns) 2.893 ns PC:inst5\|q\[0\] 3 REG LCFF_X37_Y17_N1 3 " "Info: 3: + IC(1.074 ns) + CELL(0.666 ns) = 2.893 ns; Loc. = LCFF_X37_Y17_N1; Fanout = 3; REG Node = 'PC:inst5\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "1.740 ns" { SW_CLK~clkctrl PC:inst5|q[0] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.28 % ) " "Info: Total cell delay = 1.686 ns ( 58.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 41.72 % ) " "Info: Total interconnect delay = 1.207 ns ( 41.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.893 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.893 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[0] } { 0.000ns 0.000ns 0.133ns 1.074ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.511 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns Jump 1 PIN PIN_35 4 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_35; Fanout = 4; PIN Node = 'Jump'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "" { Jump } "NODE_NAME" } "" } } { "Controller.bdf" "" { Schematic "E:/Controller/Controller.bdf" { { 320 32 200 336 "Jump" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(0.206 ns) 3.403 ns PC:inst5\|q\[0\]~36 2 COMB LCCOMB_X37_Y17_N0 1 " "Info: 2: + IC(2.177 ns) + CELL(0.206 ns) = 3.403 ns; Loc. = LCCOMB_X37_Y17_N0; Fanout = 1; COMB Node = 'PC:inst5\|q\[0\]~36'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.383 ns" { Jump PC:inst5|q[0]~36 } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.511 ns PC:inst5\|q\[0\] 3 REG LCFF_X37_Y17_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.511 ns; Loc. = LCFF_X37_Y17_N1; Fanout = 3; REG Node = 'PC:inst5\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "0.108 ns" { PC:inst5|q[0]~36 PC:inst5|q[0] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "E:/Controller/PC.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.334 ns ( 37.99 % ) " "Info: Total cell delay = 1.334 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 62.01 % ) " "Info: Total interconnect delay = 2.177 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "3.511 ns" { Jump PC:inst5|q[0]~36 PC:inst5|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.511 ns" { Jump Jump~combout PC:inst5|q[0]~36 PC:inst5|q[0] } { 0.000ns 0.000ns 2.177ns 0.000ns } { 0.000ns 1.020ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "2.893 ns" { SW_CLK SW_CLK~clkctrl PC:inst5|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.893 ns" { SW_CLK SW_CLK~combout SW_CLK~clkctrl PC:inst5|q[0] } { 0.000ns 0.000ns 0.133ns 1.074ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Controller" "UNKNOWN" "V1" "E:/Controller/db/Controller.quartus_db" { Floorplan "E:/Controller/" "" "3.511 ns" { Jump PC:inst5|q[0]~36 PC:inst5|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.511 ns" { Jump Jump~combout PC:inst5|q[0]~36 PC:inst5|q[0] } { 0.000ns 0.000ns 2.177ns 0.000ns } { 0.000ns 1.020ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 16:33:03 2016 " "Info: Processing ended: Wed Dec 07 16:33:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
