-- Testbench generated by script.
-- Date: Dom,20/01/2013-11:22:53
-- Author: rogerio
-- Comments: Test of and2 entity..
 
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

-- print messages.
use std.textio.all;
use ieee.std_logic_textio.all;

entity and2_tb is
end and2_tb;

architecture logic of and2_tb is
  --  Component declaration.
  component and2
	port (x, y: in std_logic; z: out std_logic);
  end component;
  --  Specifies the entity which is linked with the component. (Especifica qual a entidade está vinculada com o componente).
  for and2_0: and2 use entity work.and2;
      signal s_t_x, s_t_y, s_t_z: std_logic;
  
  -- procedure print messages definition.
  procedure print_message( pi_s_t_x, pi_s_t_y: std_logic;  po_s_t_z: std_logic;  pe_z: std_logic) is
  variable line_out: line;
  begin
    write(line_out, string'("   At time "));
    write(line_out, now);
    write(line_out, string'(", inputs ["));
    write(line_out, string'(" s_t_x: "));
	write(line_out, pi_s_t_x);
	 write(line_out, string'(" s_t_y: "));
	write(line_out, pi_s_t_y);
	
    write(line_out, string'("]"));
    
    write(line_out, string'(", outputs ["));
    write(line_out, string'(" s_t_z: "));
	write(line_out, string'("(generated: "));
	write(line_out, po_s_t_z);
	write(line_out, string'(", expected: "));
	write(line_out, pe_z);
	write(line_out, string'(")"));
	
    write(line_out, string'("]"));
    if (s_t_z = pe_z)  then
        write(line_out, string'(" [OK]"));
    else
        write(line_out, string'(" [Error]"));
    end if;
    writeline(output, line_out);
  end procedure print_message;
  
  begin
    --  Component instantiation.
	--  port map (<<p_in_1>> => <<s_t_in_1>>)
	and2_0: and2 port map ( x=>s_t_x, y=>s_t_y, z=>s_t_z);

    --  Process that works.
    process
        -- line to print.
        variable line_out: line;
		-- A record is created with the inputs and outputs of the entity.
		-- (<<entrada1>>, <<entradaN>>, <<saida1>>, <<saidaN>>)
		type pattern_type is record
			-- inputs.
			 vi_x, vi_y: std_logic;
			-- outputs.
			 vo_z: std_logic;
		end record;

		--  The input patterns are applied (injected) to the inputs of the entity under test.
		type pattern_array is array (natural range <>) of pattern_type;
		-- Test cases.
		constant patterns : pattern_array :=
		(
			('0','0','0'),
			('0','1','0'),
            ('1','0','0'),
            ('1','1','1')
		);
		begin
        -- Message starting...
        write(line_out, string'("Running testbench: and2_tb."));
        writeline(output, line_out);
        write(line_out, string'(" Testing entity: and2."));
        writeline(output, line_out);
		-- Injects the inputs and check thte outputs.
		for i in patterns'range loop
			-- Injects the inputs.
			s_t_x <= patterns(i).vi_x;
			s_t_y <= patterns(i).vi_y;
			
			-- wait for results.
			wait for 1 ns;
			-- Checks the result with the expected output in the pattern.
            print_message( s_t_x, s_t_y,  s_t_z,  patterns(i).vo_z);
			assert (s_t_z = patterns(i).vo_z)	report "Valor de s_t_z não confere com o resultado esperado." severity error;
			
		end loop;
        
        write(line_out, string'("Execution of and2_tb finished."));
        writeline(output, line_out);      
		assert false report "End of test." severity note;
		--  Wait forever; Isto finaliza a simulação.
		wait;
	end process;
end logic;
