{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743025179481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 16:39:39 2025 " "Processing started: Wed Mar 26 16:39:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743025179483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025179483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025179483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743025179791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743025179791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185682 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/5BitTo32Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/5BitTo32Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shmtTo32Decoder-dataflow " "Found design unit 1: shmtTo32Decoder-dataflow" {  } { { "../../proj/src/TopLevel/5BitTo32Decoder.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/5BitTo32Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185685 ""} { "Info" "ISGN_ENTITY_NAME" "1 shmtTo32Decoder " "Found entity 1: shmtTo32Decoder" {  } { { "../../proj/src/TopLevel/5BitTo32Decoder.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/5BitTo32Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185686 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-structure " "Found design unit 1: Adder-structure" {  } { { "../../proj/src/TopLevel/Adder.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/TopLevel/Adder.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_N-structural " "Found design unit 1: Adder_N-structural" {  } { { "../../proj/src/TopLevel/Adder_N.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_N " "Found entity 1: Adder_N" {  } { { "../../proj/src/TopLevel/Adder_N.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Append.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Append.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Append-dataflow " "Found design unit 1: Append-dataflow" {  } { { "../../proj/src/TopLevel/Append.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Append.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Append " "Found entity 1: Append" {  } { { "../../proj/src/TopLevel/Append.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Append.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-dataflow " "Found design unit 1: Extender-dataflow" {  } { { "../../proj/src/TopLevel/Extender.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../../proj/src/TopLevel/Extender.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetchmodule-structural " "Found design unit 1: Fetchmodule-structural" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetchmodule " "Found entity 1: Fetchmodule" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185694 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIP_REG-structural " "Found design unit 1: MIP_REG-structural" {  } { { "../../proj/src/TopLevel/MIP_REG.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185695 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIP_REG " "Found entity 1: MIP_REG" {  } { { "../../proj/src/TopLevel/MIP_REG.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MySecondMIPSDatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MySecondMIPSDatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MySecondMIPSDatapath-structural " "Found design unit 1: MySecondMIPSDatapath-structural" {  } { { "../../proj/src/TopLevel/MySecondMIPSDatapath.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MySecondMIPSDatapath.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185697 ""} { "Info" "ISGN_ENTITY_NAME" "1 MySecondMIPSDatapath " "Found entity 1: MySecondMIPSDatapath" {  } { { "../../proj/src/TopLevel/MySecondMIPSDatapath.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MySecondMIPSDatapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_Reg-structural " "Found design unit 1: N_Reg-structural" {  } { { "../../proj/src/TopLevel/N_Reg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_Reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185699 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Reg " "Found entity 1: N_Reg" {  } { { "../../proj/src/TopLevel/N_Reg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_decoder-dataflow " "Found design unit 1: N_decoder-dataflow" {  } { { "../../proj/src/TopLevel/N_decoder.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185700 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_decoder " "Found entity 1: N_decoder" {  } { { "../../proj/src/TopLevel/N_decoder.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/OnesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/OnesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnesComp-structural " "Found design unit 1: OnesComp-structural" {  } { { "../../proj/src/TopLevel/OnesComp.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/OnesComp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185701 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnesComp " "Found entity 1: OnesComp" {  } { { "../../proj/src/TopLevel/OnesComp.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/OnesComp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL26bTo28b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL26bTo28b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL26bTo28b-dataflow " "Found design unit 1: SLL26bTo28b-dataflow" {  } { { "../../proj/src/TopLevel/SLL26bTo28b.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL26bTo28b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185702 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL26bTo28b " "Found entity 1: SLL26bTo28b" {  } { { "../../proj/src/TopLevel/SLL26bTo28b.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL26bTo28b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL2_32bit-dataflow " "Found design unit 1: SLL2_32bit-dataflow" {  } { { "../../proj/src/TopLevel/SLL2_32bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL2_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185704 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL2_32bit " "Found entity 1: SLL2_32bit" {  } { { "../../proj/src/TopLevel/SLL2_32bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/SLL2_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ZeroFlag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ZeroFlag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroFlag-Dataflow " "Found design unit 1: ZeroFlag-Dataflow" {  } { { "../../proj/src/TopLevel/ZeroFlag.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ZeroFlag.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185705 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroFlag " "Found entity 1: ZeroFlag" {  } { { "../../proj/src/TopLevel/ZeroFlag.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ZeroFlag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/addsub_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/addsub_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_i-structural " "Found design unit 1: addsub_i-structural" {  } { { "../../proj/src/TopLevel/addsub_i.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/addsub_i.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185706 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_i " "Found entity 1: addsub_i" {  } { { "../../proj/src/TopLevel/addsub_i.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/addsub_i.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/and_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/and_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32-behavioral " "Found design unit 1: and_32-behavioral" {  } { { "../../proj/src/TopLevel/and_32.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/and_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185707 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "../../proj/src/TopLevel/and_32.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/and_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185708 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185710 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/TopLevel/control.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_package " "Found design unit 1: control_package" {  } { { "../../proj/src/TopLevel/control_package.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/control_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185712 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185713 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lb_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lb_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lb_module-Behavioral " "Found design unit 1: lb_module-Behavioral" {  } { { "../../proj/src/TopLevel/lb_module.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lb_module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185715 ""} { "Info" "ISGN_ENTITY_NAME" "1 lb_module " "Found entity 1: lb_module" {  } { { "../../proj/src/TopLevel/lb_module.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lb_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lh_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lh_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lh_module-Behavioral " "Found design unit 1: lh_module-Behavioral" {  } { { "../../proj/src/TopLevel/lh_module.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lh_module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185716 ""} { "Info" "ISGN_ENTITY_NAME" "1 lh_module " "Found entity 1: lh_module" {  } { { "../../proj/src/TopLevel/lh_module.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/lh_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185717 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16t1_32bit-dataflow " "Found design unit 1: mux16t1_32bit-dataflow" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185718 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16t1_32bit " "Found entity 1: mux16t1_32bit" {  } { { "../../proj/src/TopLevel/mux16t1_32bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185720 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-dataflow " "Found design unit 1: mux2to1-dataflow" {  } { { "../../proj/src/TopLevel/mux2to1.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185721 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../proj/src/TopLevel/mux2to1.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_5bit-structural " "Found design unit 1: mux2to1_5bit-structural" {  } { { "../../proj/src/TopLevel/mux2to1_5bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1_5bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5bit " "Found entity 1: mux2to1_5bit" {  } { { "../../proj/src/TopLevel/mux2to1_5bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2to1_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1-dataflow " "Found design unit 1: mux32t1-dataflow" {  } { { "../../proj/src/TopLevel/mux32t1.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1 " "Found entity 1: mux32t1" {  } { { "../../proj/src/TopLevel/mux32t1.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux32t1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux4to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux4to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_32bit-Behavioral " "Found design unit 1: mux4to1_32bit-Behavioral" {  } { { "../../proj/src/TopLevel/mux4to1_32bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux4to1_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185725 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "../../proj/src/TopLevel/mux4to1_32bit.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux4to1_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/my_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "../../proj/src/TopLevel/my_package.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/my_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/nAdder_Sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/nAdder_Sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nAdder_Sub-structural " "Found design unit 1: nAdder_Sub-structural" {  } { { "../../proj/src/TopLevel/nAdder_Sub.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/nAdder_Sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185727 ""} { "Info" "ISGN_ENTITY_NAME" "1 nAdder_Sub " "Found entity 1: nAdder_Sub" {  } { { "../../proj/src/TopLevel/nAdder_Sub.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/nAdder_Sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/or_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/or_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32-behavioral " "Found design unit 1: or_32-behavioral" {  } { { "../../proj/src/TopLevel/or_32.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/or_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185729 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "../../proj/src/TopLevel/or_32.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/or_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185730 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-structural " "Found design unit 1: Shifter-structural" {  } { { "../../proj/src/TopLevel/shifter.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../proj/src/TopLevel/shifter.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/shmtTo32Decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/shmtTo32Decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xor_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xor_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32-behavioral " "Found design unit 1: xor_32-behavioral" {  } { { "../../proj/src/TopLevel/xor_32.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xor_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185734 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32 " "Found entity 1: xor_32" {  } { { "../../proj/src/TopLevel/xor_32.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xor_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185735 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743025185735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025185735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743025185921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743025185922 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743025185922 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lb_module lb_module:lbModule " "Elaborating entity \"lb_module\" for hierarchy \"lb_module:lbModule\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "lbModule" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lh_module lh_module:lhModule " "Elaborating entity \"lh_module\" for hierarchy \"lh_module:lhModule\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "lhModule" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit mux4to1_32bit:dataSelMux " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"mux4to1_32bit:dataSelMux\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "dataSelMux" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetchmodule Fetchmodule:Fetch " "Elaborating entity \"Fetchmodule\" for hierarchy \"Fetchmodule:Fetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Fetch" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_overflow1 Fetchmodule.vhd(100) " "Verilog HDL or VHDL warning at Fetchmodule.vhd(100): object \"s_overflow1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743025185964 "|MIPS_Processor|Fetchmodule:Fetch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_overflow2 Fetchmodule.vhd(101) " "Verilog HDL or VHDL warning at Fetchmodule.vhd(101): object \"s_overflow2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743025185964 "|MIPS_Processor|Fetchmodule:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N Fetchmodule:Fetch\|mux2t1_N:g_pcMux " "Elaborating entity \"mux2t1_N\" for hierarchy \"Fetchmodule:Fetch\|mux2t1_N:g_pcMux\"" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "g_pcMux" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Fetchmodule:Fetch\|mux2t1_N:g_pcMux\|mux2to1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2to1\" for hierarchy \"Fetchmodule:Fetch\|mux2t1_N:g_pcMux\|mux2to1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Reg Fetchmodule:Fetch\|N_Reg:g_pc " "Elaborating entity \"N_Reg\" for hierarchy \"Fetchmodule:Fetch\|N_Reg:g_pc\"" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "g_pc" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi " "Elaborating entity \"dffg\" for hierarchy \"Fetchmodule:Fetch\|N_Reg:g_pc\|dffg:\\NBit_DFF:0:dffi\"" {  } { { "../../proj/src/TopLevel/N_Reg.vhd" "\\NBit_DFF:0:dffi" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_Reg.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025185999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nAdder_Sub Fetchmodule:Fetch\|nAdder_Sub:g_add4 " "Elaborating entity \"nAdder_Sub\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\"" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "g_add4" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnesComp Fetchmodule:Fetch\|nAdder_Sub:g_add4\|OnesComp:g_not " "Elaborating entity \"OnesComp\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|OnesComp:g_not\"" {  } { { "../../proj/src/TopLevel/nAdder_Sub.vhd" "g_not" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/nAdder_Sub.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg Fetchmodule:Fetch\|nAdder_Sub:g_add4\|OnesComp:g_not\|invg:\\NBit_Comp:0:CompI " "Elaborating entity \"invg\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|OnesComp:g_not\|invg:\\NBit_Comp:0:CompI\"" {  } { { "../../proj/src/TopLevel/OnesComp.vhd" "\\NBit_Comp:0:CompI" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/OnesComp.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder " "Elaborating entity \"Adder_N\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\"" {  } { { "../../proj/src/TopLevel/nAdder_Sub.vhd" "g_adder" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/nAdder_Sub.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI " "Elaborating entity \"Adder\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\"" {  } { { "../../proj/src/TopLevel/Adder_N.vhd" "\\NBit_Adder:0:adderI" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder_N.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\|xorg2:G_xor1 " "Elaborating entity \"xorg2\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\|xorg2:G_xor1\"" {  } { { "../../proj/src/TopLevel/Adder.vhd" "G_xor1" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\|andg2:g_and1 " "Elaborating entity \"andg2\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\|andg2:g_and1\"" {  } { { "../../proj/src/TopLevel/Adder.vhd" "g_and1" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\|org2:g_or1 " "Elaborating entity \"org2\" for hierarchy \"Fetchmodule:Fetch\|nAdder_Sub:g_add4\|Adder_N:g_adder\|Adder:\\NBit_Adder:0:adderI\|org2:g_or1\"" {  } { { "../../proj/src/TopLevel/Adder.vhd" "g_or1" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL26bTo28b Fetchmodule:Fetch\|SLL26bTo28b:g_SLL26bit " "Elaborating entity \"SLL26bTo28b\" for hierarchy \"Fetchmodule:Fetch\|SLL26bTo28b:g_SLL26bit\"" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "g_SLL26bit" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Append Fetchmodule:Fetch\|Append:g_append " "Elaborating entity \"Append\" for hierarchy \"Fetchmodule:Fetch\|Append:g_append\"" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "g_append" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL2_32bit Fetchmodule:Fetch\|SLL2_32bit:g_sll32 " "Elaborating entity \"SLL2_32bit\" for hierarchy \"Fetchmodule:Fetch\|SLL2_32bit:g_sll32\"" {  } { { "../../proj/src/TopLevel/Fetchmodule.vhd" "g_sll32" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/Fetchmodule.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlModule " "Elaborating entity \"control\" for hierarchy \"control:controlModule\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "controlModule" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:extenderModule " "Elaborating entity \"Extender\" for hierarchy \"Extender:extenderModule\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "extenderModule" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_5bit mux2to1_5bit:RegDesMUX " "Elaborating entity \"mux2to1_5bit\" for hierarchy \"mux2to1_5bit:RegDesMUX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "RegDesMUX" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIP_REG MIP_REG:MainRegister " "Elaborating entity \"MIP_REG\" for hierarchy \"MIP_REG:MainRegister\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MainRegister" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_decoder MIP_REG:MainRegister\|N_decoder:g_decoder " "Elaborating entity \"N_decoder\" for hierarchy \"MIP_REG:MainRegister\|N_decoder:g_decoder\"" {  } { { "../../proj/src/TopLevel/MIP_REG.vhd" "g_decoder" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Reg MIP_REG:MainRegister\|N_Reg:\\g_reg:29:g_reg29:reg29 " "Elaborating entity \"N_Reg\" for hierarchy \"MIP_REG:MainRegister\|N_Reg:\\g_reg:29:g_reg29:reg29\"" {  } { { "../../proj/src/TopLevel/MIP_REG.vhd" "\\g_reg:29:g_reg29:reg29" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg MIP_REG:MainRegister\|N_Reg:\\g_reg:29:g_reg29:reg29\|dffg:\\NBit_DFF:2:dffi " "Elaborating entity \"dffg\" for hierarchy \"MIP_REG:MainRegister\|N_Reg:\\g_reg:29:g_reg29:reg29\|dffg:\\NBit_DFF:2:dffi\"" {  } { { "../../proj/src/TopLevel/N_Reg.vhd" "\\NBit_DFF:2:dffi" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/N_Reg.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1 MIP_REG:MainRegister\|mux32t1:g_mux1 " "Elaborating entity \"mux32t1\" for hierarchy \"MIP_REG:MainRegister\|mux32t1:g_mux1\"" {  } { { "../../proj/src/TopLevel/MIP_REG.vhd" "g_mux1" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIP_REG.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MainALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MainALU" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186522 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_mux_input\[13\] ALU.vhd(119) " "Using initial value X (don't care) for net \"s_mux_input\[13\]\" at ALU.vhd(119)" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 119 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025186527 "|MIPS_Processor|ALU:MainALU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_mux_input\[9\] ALU.vhd(119) " "Using initial value X (don't care) for net \"s_mux_input\[9\]\" at ALU.vhd(119)" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 119 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025186527 "|MIPS_Processor|ALU:MainALU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_mux_input\[6..4\] ALU.vhd(119) " "Using initial value X (don't care) for net \"s_mux_input\[6..4\]\" at ALU.vhd(119)" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 119 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025186527 "|MIPS_Processor|ALU:MainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 ALU:MainALU\|and_32:g_and " "Elaborating entity \"and_32\" for hierarchy \"ALU:MainALU\|and_32:g_and\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "g_and" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 ALU:MainALU\|or_32:g_or " "Elaborating entity \"or_32\" for hierarchy \"ALU:MainALU\|or_32:g_or\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "g_or" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32 ALU:MainALU\|xor_32:g_xor " "Elaborating entity \"xor_32\" for hierarchy \"ALU:MainALU\|xor_32:g_xor\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "g_xor" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter ALU:MainALU\|Shifter:g_shifter " "Elaborating entity \"Shifter\" for hierarchy \"ALU:MainALU\|Shifter:g_shifter\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "g_shifter" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16t1_32bit ALU:MainALU\|mux16t1_32bit:g_bigmux " "Elaborating entity \"mux16t1_32bit\" for hierarchy \"ALU:MainALU\|mux16t1_32bit:g_bigmux\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "g_bigmux" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroFlag ALU:MainALU\|ZeroFlag:g_zeroflag " "Elaborating entity \"ZeroFlag\" for hierarchy \"ALU:MainALU\|ZeroFlag:g_zeroflag\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "g_zeroflag" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025186657 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743025187514 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1743025187514 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1743025187514 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1743025187956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1743025252429 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1743025252429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743025312188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743025360022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743025360022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/choong/CPRE381/CPRE-3810-Project-1/MAIN CPU/cpre381-toolflow/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743025363242 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743025363242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114961 " "Implemented 114961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743025363242 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743025363242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114862 " "Implemented 114862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743025363242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743025363242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1265 " "Peak virtual memory: 1265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743025363346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 16:42:43 2025 " "Processing ended: Wed Mar 26 16:42:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743025363346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743025363346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743025363346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743025363346 ""}
