From 8e3b2fd3cfbb1a61d73f2abf3e11a8b4c6e8039d Mon Sep 17 00:00:00 2001
From: Alon Rotman <alon.rotman@solid-run.com>
Date: Wed, 20 Jan 2021 16:36:21 +0200
Subject: [PATCH] dts: update device trees to cn913x rev 1.1

Signed-off-by: Alon Rotman <alon.rotman@solid-run.com>
---
 arch/arm64/boot/dts/marvell/cn9130-cex7.dts | 172 ++++++++++++++++++--
 arch/arm64/boot/dts/marvell/cn9131-cex7.dts |  58 +++++--
 arch/arm64/boot/dts/marvell/cn9132-cex7.dts |  25 +--
 3 files changed, 216 insertions(+), 39 deletions(-)

diff --git a/arch/arm64/boot/dts/marvell/cn9130-cex7.dts b/arch/arm64/boot/dts/marvell/cn9130-cex7.dts
index 293b8b748927..66be2e22040e 100644
--- a/arch/arm64/boot/dts/marvell/cn9130-cex7.dts
+++ b/arch/arm64/boot/dts/marvell/cn9130-cex7.dts
@@ -20,9 +20,9 @@ aliases {
 		gpio1 = &cp0_gpio1;
 		gpio2 = &cp0_gpio2;
 		i2c0 = &cp0_i2c0;
-		ethernet0 = &cp0_eth0;
-		ethernet1 = &cp0_eth1;
-		ethernet2 = &cp0_eth2;
+		ethernet0 = &cp0_eth0; //SFP+ Port
+		ethernet1 = &cp0_eth1; // RGMII 
+		ethernet2 = &cp0_eth2; // HS-SGMII
 		spi1 = &cp0_spi0;
 		spi2 = &cp0_spi1;
 	};
@@ -93,7 +93,7 @@ cp0_reg_sd_vcc: cp0_sd_vcc@0 {
 
 	cp0_sfp_eth0: sfp-eth@0 {
 		compatible = "sff,sfp";
-		i2c-bus = <&cp0_i2c1>;
+		i2c-bus = <&cp0_sfp_i2c>;
 		mod-def0-gpio = <&cp0_gpio1 24 GPIO_ACTIVE_LOW>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&cp0_sfp_present_pins>;
@@ -104,6 +104,12 @@ &uart0 {
 	status = "okay";
 };
 
+&cp0_uart2 {
+        pinctrl-names = "default";
+        pinctrl-0 = <&cp0_uart2_pins>;
+        status = "okay";
+};
+
 /* on-board eMMC  */
 &ap_sdhci0 {
 	pinctrl-names = "default";
@@ -145,6 +151,15 @@ &cp0_gpio2 {
 	status = "okay";
 };
 
+/* Switch uplink */
+&cp0_eth2 {
+        status = "okay";
+        phy-mode = "2500base-x";
+        phys = <&cp0_comphy5 2>;
+        managed = "in-band-status";
+};
+
+
 /* EEPROM */
 &cp0_i2c0 {
 	status = "okay";
@@ -165,14 +180,134 @@ &cp0_i2c1 {
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&cp0_i2c1_pins>;
-};
 
+	
+	i2c-switch@77 {
+		compatible = "nxp,pca9547";
+		reg = <0x77>;
+ 		#address-cells = <1>;
+		#size-cells = <0>;
+                clk_gen_i2c: i2c@0 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        reg = <0>;
+			/*connected to clk generator*/
+                };
+                led_i2c: i2c@1 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        reg = <1>;
+			/* i2c_led connected to gpio expander on carrier according to com-ex type7 */
+                };
+		cp0_sfp_i2c: i2c@2 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        reg = <2>;
+			/*connected to sfp cp0_eth0*/
+                };
+
+                smbus: i2c@3 {
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                        reg = <3>;
+			/* smbus connected to com-ex type7 connector */
+			current_mon@40 {
+                                compatible = "ti,ina220";
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+                                reg = <0x40>;
+			};
+                };
+
+                therm_i2c: i2c@4 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <4>;
+			
+			fan-control-emc2301@2f {
+				compatible = "smsc,emc2305";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x2f>;
+				fan@0 {
+					reg = <0>;
+					pwm-enable = <0>;
+					fan-div = <4>;
+				};
+			};
+        	};
+	};
+};
 &cp0_mdio {
 	status = "okay";
+	pinctrl-0 = <&cp0_ge_mdio_pins>;
 	phy0: ethernet-phy@0 {
 		marvell,reg-init = <3 16 0 0x1a4a>;
 		reg = <0>;
 	};
+
+	switch0: switch0@4 {
+		compatible = "marvell,mv88e6085";
+		reg = <4>;
+		pinctrl-names = "default";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@1 {
+				reg = <1>;
+				label = "lan2";
+				phy-handle = <&switch0phy0>;
+			};
+	
+			port@2 {
+				reg = <2>;
+				label = "lan1";
+				phy-handle = <&switch0phy1>;
+			};
+
+			port@3 {
+				reg = <3>;
+				label = "lan4";
+				phy-handle = <&switch0phy2>;
+			};
+
+			port@4 {
+				reg = <4>;
+				label = "lan3";
+				phy-handle = <&switch0phy3>;
+			};
+
+			port@5 {
+				reg = <5>;
+				label = "cpu";
+				ethernet = <&cp0_eth2>;
+				phy-mode = "2500base-x";
+				managed = "in-band-status";
+			};
+		};
+
+		mdio {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			switch0phy0: switch0phy0@11 {
+				reg = <0x11>;
+			};
+
+			switch0phy1: switch0phy1@12 {
+				reg = <0x12>;
+			};
+
+			switch0phy2: switch0phy2@13 {
+				reg = <0x13>;
+			};
+
+			switch0phy3: switch0phy3@14 {
+				reg = <0x14>;
+			};
+		};
+	};
 };
 
 /* PCIE X4 Slot */
@@ -187,12 +322,16 @@ &cp0_comphy2 0
 		&cp0_comphy3 0>;
 };
 
-&cp0_pcie2 {
-	status = "okay";
-	phys = <&cp0_comphy5 2>;
-	num-lanes = <1>;
-};
+/* PCIE X1 Slot */
+/*
+*&cp0_pcie2 {
+*	status = "okay";
+*	phys = <&cp0_comphy5 2>;
+*	num-lanes = <1>;
+*};
+*/
 
+/* SD Card */
 &cp0_sdhci0 {
 	status = "okay";
 	pinctrl-names = "default";
@@ -230,6 +369,12 @@ spi-flash@1 {
 &cp0_syscon0 {
 	cp0_pinctrl: pinctrl {
 		compatible = "marvell,cp115-standalone-pinctrl";
+
+		cp0_ge_mdio_pins: ge-mdio-pins {
+			marvell,pins = "mpp40", "mpp41";
+	       		marvell,function = "ge";
+		};
+
 		cp0_i2c0_pins: cp0-i2c-pins-0 {
 			marvell,pins = "mpp37", "mpp38";
 			marvell,function = "i2c0";
@@ -255,13 +400,18 @@ cp0_sdhci_pins: cp0-sdhi-pins-0 {
 			marvell,function = "sdio";
 		};
 		cp0_spi1_pins: cp0-spi-pins-1 {
-			marvell,pins = "mpp27", "mpp28", "mpp29", "mpp30", "mpp51";
+			marvell,pins = "mpp13", "mpp14", "mpp15", "mpp16", "mpp12";
 			marvell,function = "spi1";
 		};
 		cp0_sfp_present_pins: sfp-present-pins {
 			marvell,pins = "mpp24";
 			marvell,function = "gpio";
 		};
+		cp0_uart2_pins: uart22-pins {
+			marvell,pins = "mpp50", "mpp51";
+			marvell,function = "uart2";
+		};
+
 	};
 };
 
diff --git a/arch/arm64/boot/dts/marvell/cn9131-cex7.dts b/arch/arm64/boot/dts/marvell/cn9131-cex7.dts
index 3d2e65a202b3..2296cb68ec03 100644
--- a/arch/arm64/boot/dts/marvell/cn9131-cex7.dts
+++ b/arch/arm64/boot/dts/marvell/cn9131-cex7.dts
@@ -19,7 +19,6 @@ aliases {
 	};
 	cp1_reg_usb3_vbus0: cp1_usb3_vbus@0 {
 		compatible = "regulator-fixed";
-		pinctrl-names = "default";
 		regulator-name = "cp1-xhci0-vbus";
 		regulator-min-microvolt = <5000000>;
 		regulator-max-microvolt = <5000000>;
@@ -27,16 +26,28 @@ cp1_reg_usb3_vbus0: cp1_usb3_vbus@0 {
 	};
 	cp1_usb3_0_phy0: cp1_usb3_phy0 {
 		compatible = "usb-nop-xceiv";
+		vcc-supply = <&cp1_reg_usb3_vbus0>;
 	};
-
-	cp1_sfp_eth0: sfp-eth0{
+	cp1_reg_usb3_vbus1: cp1_usb3_vbus@1 {
+		compatible = "regulator-fixed";
+		regulator-name = "cp1-xhci1-vbus";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		enable-active-high;
+	};
+	cp1_usb3_0_phy1: cp1_usb3_phy@1 {
+		compatible = "usb-nop-xceiv";
+		vcc-supply = <&cp1_reg_usb3_vbus1>;
+	};
+	cp1_sfp_eth0: sfp_eth0{
 		compatible = "sff,sfp";
 		i2c-bus = <&cp1_i2c1>;
 		mod-def0-gpio = <&cp1_gpio2 18  GPIO_ACTIVE_LOW>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&cp1_sfp_pins>;
+		pinctrl-0 = <&cp1_sfp_present_pins>;
 		status = "okay";
 	};
+	
 };
 
 /* Instantiate the first slave CP115  */
@@ -70,9 +81,9 @@ &cp1_ethernet {
 /* 5GE PHY0 */
 &cp1_eth0 {
 	status = "okay";
-	phy-mode = "10gbase-kr";
+	phy-mode = "55555gbase-r";
 	phys = <&cp1_comphy2 0>;
-	managed = "in-band-status";
+	phy = <&phy1>;
 	sfp = <&cp1_sfp_eth0>;
 };
 
@@ -84,11 +95,13 @@ &cp1_gpio2 {
 	status = "okay";
 };
 
-&cp1_i2c0 {
+&cp1_xmdio {
 	status = "okay";
-	pinctrl-names = "default";
-	pinctrl-0 = <&cp1_i2c0_pins>;
-	clock-frequency = <100000>;
+	pinctrl-0 = <&cp1_xmdio_pins>;
+	phy1: ethernet-phy@0 {
+		compatible = "ethernet-phy-ieee802.3-c45";
+		reg = <0>;
+	};
 };
 
 &cp1_i2c1 {
@@ -108,6 +121,7 @@ &cp1_pcie0 {
 		&cp1_comphy1 0>;
 };
 
+/* SATA 1 */
 &cp1_sata0 {
 	status = "okay";
 	sata-port@1 {
@@ -116,6 +130,7 @@ sata-port@1 {
 	};
 };
 
+/* PCIE X1 WIFI0 */
 &cp1_pcie1 {
 	pinctrl-names = "default";
 	num-lanes = <1>;
@@ -124,6 +139,7 @@ &cp1_pcie1 {
 	phys = <&cp1_comphy4 1>;
 };
 
+/* PCIE X1 WIFI1 */
 &cp1_pcie2 {
 	pinctrl-names = "default";
 	num-lanes = <1>;
@@ -132,26 +148,34 @@ &cp1_pcie2 {
 	phys = <&cp1_comphy5 2>;
 };
 
+/* PIN Definition */
+
 &cp1_syscon0 {
 	cp1_pinctrl: pinctrl {
 		compatible = "marvell,cp115-standalone-pinctrl";
 
-		cp1_i2c0_pins: cp1-i2c-pins-0 {
-			marvell,pins = "mpp37", "mpp38";
-			marvell,function = "i2c0";
-		};
 		cp1_i2c1_pins: cp1-i2c-pins-1 {
 			marvell,pins = "mpp35", "mpp36";
 			marvell,function = "i2c1";
 		};
-		cp1_sfp_pins: sfp-pins {
+		cp1_xmdio_pins: cp1_xmdio_pins-0 {
+			marvell,pins = "mpp37", "mpp38";
+			marvell,function = "xg";
+		};
+		cp1_sfp_present_pins: cp1_sfp_present_pins-0 {
 			marvell,pins = "mpp50";
 			marvell,function = "gpio";
-		};
+                };
 	};
 };
 
-  &cp1_usb3_1 {
+&cp1_usb3_0 {
 	status = "okay";
+	sb-phy = <&cp1_usb3_0_phy0>;
 	phy-names = "usb";
 };
+&cp1_usb3_1 {
+        status = "okay";
+        usb-phy = <&cp1_usb3_0_phy1>;
+        phy-names = "usb";
+};
diff --git a/arch/arm64/boot/dts/marvell/cn9132-cex7.dts b/arch/arm64/boot/dts/marvell/cn9132-cex7.dts
index 35c17d4f4241..45958b67aa29 100644
--- a/arch/arm64/boot/dts/marvell/cn9132-cex7.dts
+++ b/arch/arm64/boot/dts/marvell/cn9132-cex7.dts
@@ -85,9 +85,9 @@ &cp2_ethernet {
 /* 10GE Port */
 &cp2_eth0 {
 	status = "okay";
-	phy-mode = "10gbase-kr";
+	phy-mode = "5gbase-kr";
 	phys = <&cp2_comphy2 0>;
-	managed = "in-band-status";
+	phy = <&phy2>;
 	sfp = <&cp2_sfp_eth0>;
 };
 
@@ -99,13 +99,6 @@ &cp2_gpio2 {
 	status = "okay";
 };
 
-&cp2_i2c0 {
-	status = "okay";
-	pinctrl-names = "default";
-	pinctrl-0 = <&cp2_i2c0_pins>;
-	clock-frequency = <100000>;
-};
-
 &cp2_i2c1 {
 	status = "okay";
 	pinctrl-names = "default";
@@ -113,6 +106,16 @@ &cp2_i2c1 {
 	clock-frequency = <100000>;
 };
 
+&cp2_xmdio {
+        status = "okay";
+        pinctrl-0 = <&cp2_xmdio_pins>;
+        phy2: ethernet-phy@0 {
+                compatible = "ethernet-phy-ieee802.3-c45";
+                reg = <0>;
+        };
+};
+
+
 /* PCIE0 X1 */
 &cp2_pcie0 {
 	status = "okay";
@@ -149,9 +152,9 @@ &cp2_syscon0 {
 	cp2_pinctrl: pinctrl {
 		compatible = "marvell,cp115-standalone-pinctrl";
 
-		cp2_i2c0_pins: cp2-i2c-pins-0 {
+		cp2_xmdio_pins: cp2-xmdio-pins-0 {
 			marvell,pins = "mpp37", "mpp38";
-			marvell,function = "i2c0";
+			marvell,function = "xg";
 		};
 
 		cp2_i2c1_pins: cp2-i2c-pins-1 {
-- 
2.25.1

