# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../labC.srcs/sources_1/new/6bit_ripple_adder.v" \
"../../../../../Provided code/full_adder.v" \
"../../../../../Provided code/FullAdder_TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
