`timescale 1ns/1ns
module NAND_gate(input a,b ,output w);
	wire w1;
	supply0 Gnd;
	supply1 Vdd;
	pmos #(4,7,9) T1(w,Vdd,a);
	pmos #(4,7,9) T2(w,Vdd,b);
	nmos #(3,5,7) T3(w,w1,a);
	nmos #(3,5,7) T4(w1,Gnd,b);
endmodule

module NOT_gate(input a,output w);
	supply1 Vdd;
	supply0 Gnd;
	nmos #(3,5,7) T1(w,Gnd,a);
	pmos #(4,7,9) T2(w,Vdd,a);
endmodule