{
  "module_name": "intel_de.h",
  "hash_id": "21762cb024ea5498d31a6163dc38f2acf09d533667c15b67d5a1580447f5476b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_de.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DE_H__\n#define __INTEL_DE_H__\n\n#include \"i915_drv.h\"\n#include \"i915_trace.h\"\n#include \"intel_uncore.h\"\n\nstatic inline u32\nintel_de_read(struct drm_i915_private *i915, i915_reg_t reg)\n{\n\treturn intel_uncore_read(&i915->uncore, reg);\n}\n\nstatic inline u8\nintel_de_read8(struct drm_i915_private *i915, i915_reg_t reg)\n{\n\treturn intel_uncore_read8(&i915->uncore, reg);\n}\n\nstatic inline u64\nintel_de_read64_2x32(struct drm_i915_private *i915,\n\t\t     i915_reg_t lower_reg, i915_reg_t upper_reg)\n{\n\treturn intel_uncore_read64_2x32(&i915->uncore, lower_reg, upper_reg);\n}\n\nstatic inline void\nintel_de_posting_read(struct drm_i915_private *i915, i915_reg_t reg)\n{\n\tintel_uncore_posting_read(&i915->uncore, reg);\n}\n\nstatic inline void\nintel_de_write(struct drm_i915_private *i915, i915_reg_t reg, u32 val)\n{\n\tintel_uncore_write(&i915->uncore, reg, val);\n}\n\nstatic inline u32\nintel_de_rmw(struct drm_i915_private *i915, i915_reg_t reg, u32 clear, u32 set)\n{\n\treturn intel_uncore_rmw(&i915->uncore, reg, clear, set);\n}\n\nstatic inline int\nintel_de_wait_for_register(struct drm_i915_private *i915, i915_reg_t reg,\n\t\t\t   u32 mask, u32 value, unsigned int timeout)\n{\n\treturn intel_wait_for_register(&i915->uncore, reg, mask, value, timeout);\n}\n\nstatic inline int\nintel_de_wait_for_register_fw(struct drm_i915_private *i915, i915_reg_t reg,\n\t\t\t      u32 mask, u32 value, unsigned int timeout)\n{\n\treturn intel_wait_for_register_fw(&i915->uncore, reg, mask, value, timeout);\n}\n\nstatic inline int\n__intel_de_wait_for_register(struct drm_i915_private *i915, i915_reg_t reg,\n\t\t\t     u32 mask, u32 value,\n\t\t\t     unsigned int fast_timeout_us,\n\t\t\t     unsigned int slow_timeout_ms, u32 *out_value)\n{\n\treturn __intel_wait_for_register(&i915->uncore, reg, mask, value,\n\t\t\t\t\t fast_timeout_us, slow_timeout_ms, out_value);\n}\n\nstatic inline int\nintel_de_wait_for_set(struct drm_i915_private *i915, i915_reg_t reg,\n\t\t      u32 mask, unsigned int timeout)\n{\n\treturn intel_de_wait_for_register(i915, reg, mask, mask, timeout);\n}\n\nstatic inline int\nintel_de_wait_for_clear(struct drm_i915_private *i915, i915_reg_t reg,\n\t\t\tu32 mask, unsigned int timeout)\n{\n\treturn intel_de_wait_for_register(i915, reg, mask, 0, timeout);\n}\n\n \nstatic inline u32\nintel_de_read_fw(struct drm_i915_private *i915, i915_reg_t reg)\n{\n\tu32 val;\n\n\tval = intel_uncore_read_fw(&i915->uncore, reg);\n\ttrace_i915_reg_rw(false, reg, val, sizeof(val), true);\n\n\treturn val;\n}\n\nstatic inline void\nintel_de_write_fw(struct drm_i915_private *i915, i915_reg_t reg, u32 val)\n{\n\ttrace_i915_reg_rw(true, reg, val, sizeof(val), true);\n\tintel_uncore_write_fw(&i915->uncore, reg, val);\n}\n\nstatic inline u32\nintel_de_read_notrace(struct drm_i915_private *i915, i915_reg_t reg)\n{\n\treturn intel_uncore_read_notrace(&i915->uncore, reg);\n}\n\nstatic inline void\nintel_de_write_notrace(struct drm_i915_private *i915, i915_reg_t reg, u32 val)\n{\n\tintel_uncore_write_notrace(&i915->uncore, reg, val);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}