

================================================================
== Vitis HLS Report for 'store_tile_mm'
================================================================
* Date:           Tue Oct 21 14:52:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_store_tile_mm_Pipeline_Out_writex_fu_98  |store_tile_mm_Pipeline_Out_writex  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      68|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     216|     549|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|     130|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     346|     709|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_16_1_1_U2326                     |mul_8ns_8ns_16_1_1                 |        0|   0|    0|   40|    0|
    |grp_store_tile_mm_Pipeline_Out_writex_fu_98  |store_tile_mm_Pipeline_Out_writex  |        0|   0|  216|  509|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   0|  216|  549|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln754_fu_113_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln757_fu_145_p2  |         +|   0|  0|  16|           9|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_137_p3     |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_169_p3     |    select|   0|  0|   8|           1|           8|
    |xor_ln754_fu_131_p2  |       xor|   0|  0|   8|           8|           2|
    |xor_ln757_fu_163_p2  |       xor|   0|  0|   8|           8|           2|
    |xor_ln770_fu_177_p2  |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  68|          38|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |h0_blk_n                |   9|          2|    1|          2|
    |m_axi_gmem_out_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem_out_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem_out_WVALID   |   9|          2|    1|          2|
    |output_ftmap_blk_n      |   9|          2|    1|          2|
    |phase_blk_n             |   9|          2|    1|          2|
    |w0_blk_n                |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  92|         20|    9|         20|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   3|   0|    3|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |bound_reg_254                                             |  16|   0|   16|          0|
    |grp_store_tile_mm_Pipeline_Out_writex_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |h0_1_reg_227                                              |   9|   0|    9|          0|
    |out_reg_212                                               |  64|   0|   64|          0|
    |phase_read_reg_217                                        |   1|   0|    1|          0|
    |th_eff_reg_232                                            |   8|   0|    8|          0|
    |tmp_1_reg_249                                             |   9|   0|   11|          2|
    |tmp_reg_244                                               |   1|   0|    5|          4|
    |tw_eff_reg_237                                            |   8|   0|    8|          0|
    |w0_1_reg_222                                              |   9|   0|    9|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 130|   0|  136|          6|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|phase_dout                   |   in|    1|     ap_fifo|          phase|       pointer|
|phase_num_data_valid         |   in|    2|     ap_fifo|          phase|       pointer|
|phase_fifo_cap               |   in|    2|     ap_fifo|          phase|       pointer|
|phase_empty_n                |   in|    1|     ap_fifo|          phase|       pointer|
|phase_read                   |  out|    1|     ap_fifo|          phase|       pointer|
|m_axi_gmem_out_AWVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID           |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA         |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM      |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout            |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_num_data_valid  |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_fifo_cap        |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n         |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read            |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|h0_dout                      |   in|    9|     ap_fifo|             h0|       pointer|
|h0_num_data_valid            |   in|    2|     ap_fifo|             h0|       pointer|
|h0_fifo_cap                  |   in|    2|     ap_fifo|             h0|       pointer|
|h0_empty_n                   |   in|    1|     ap_fifo|             h0|       pointer|
|h0_read                      |  out|    1|     ap_fifo|             h0|       pointer|
|w0_dout                      |   in|    9|     ap_fifo|             w0|       pointer|
|w0_num_data_valid            |   in|    2|     ap_fifo|             w0|       pointer|
|w0_fifo_cap                  |   in|    2|     ap_fifo|             w0|       pointer|
|w0_empty_n                   |   in|    1|     ap_fifo|             w0|       pointer|
|w0_read                      |  out|    1|     ap_fifo|             w0|       pointer|
|outbuf_address0              |  out|    9|   ap_memory|         outbuf|         array|
|outbuf_ce0                   |  out|    1|   ap_memory|         outbuf|         array|
|outbuf_q0                    |   in|   32|   ap_memory|         outbuf|         array|
+-----------------------------+-----+-----+------------+---------------+--------------+

