INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tnt3192a/documents/work/M1/S8/vhdl/zybo_tp5/zybo_tp5.sim/sim_1/synth/timing/xsim/test_registres_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registres
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tnt3192a/documents/work/M1/S8/vhdl/zybo_tp5/zybo_tp5.srcs/sim_1/imports/vhdl/test_registres.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_registres'
