* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 1 2019 17:42:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  C:/ProgramData/UserDataFolders/S-1-5-21-2723846591-3728122270-775204260-1009/My Files/Home Folder/ICECUBE/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  C:/ProgramData/UserDataFolders/S-1-5-21-2723846591-3728122270-775204260-1009/My Files/Home Folder/ICECUBE/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/ProgramData/UserDataFolders/S-1-5-21-2723846591-3728122270-775204260-1009/My Files/Home Folder/ICECUBE/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  C:/ProgramData/UserDataFolders/S-1-5-21-2723846591-3728122270-775204260-1009/My Files/Home Folder/ICECUBE/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 212/1280
Used Logic Tile: 39/160
Used IO Cell:    13/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: clk 
Clock Driver: clk_derived_clock_RNI7BQ7 (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 85
Fanout to Tile: 32


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 5 5 1 0 0 0   
15|   0 0 0 0 0 0 8 8 6 0 0 0   
14|   0 0 0 0 0 0 7 8 4 0 0 0   
13|   0 0 0 0 0 0 8 7 8 0 6 0   
12|   0 0 0 0 0 0 6 8 5 0 3 4   
11|   0 0 0 0 0 6 8 8 8 0 8 1   
10|   0 0 0 0 2 1 8 7 8 0 5 1   
 9|   0 0 0 0 0 0 1 5 6 0 8 0   
 8|   0 0 0 0 0 0 1 0 0 0 8 2   
 7|   0 0 0 0 0 0 0 0 0 0 3 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.44

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  4 12  3  0  0  0    
15|     0  0  0  0  0  0 16 15 16  0  0  0    
14|     0  0  0  0  0  0 13 13 11  0  0  0    
13|     0  0  0  0  0  0 21 16 11  0 16  0    
12|     0  0  0  0  0  0 15 22  9  0  3  8    
11|     0  0  0  0  0 12 21 18  8  0 15  4    
10|     0  0  0  0  2  2 16 16 17  0  9  1    
 9|     0  0  0  0  0  0  4 12 12  0 13  0    
 8|     0  0  0  0  0  0  0  0  0  0 11  4    
 7|     0  0  0  0  0  0  0  0  0  0  2  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.13

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0 10 15  3  0  0  0    
15|     0  0  0  0  0  0 30 22 20  0  0  0    
14|     0  0  0  0  0  0 22 27 11  0  0  0    
13|     0  0  0  0  0  0 26 21 25  0 20  0    
12|     0  0  0  0  0  0 18 28 13  0  3 10    
11|     0  0  0  0  0 12 29 28 19  0 25  4    
10|     0  0  0  0  2  2 23 23 29  0 14  1    
 9|     0  0  0  0  0  0  4 20 15  0 27  0    
 8|     0  0  0  0  0  0  0  0  0  0 30  6    
 7|     0  0  0  0  0  0  0  0  0  0  5  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 16.89

***** Run Time Info *****
Run Time:  7
