# 3-input NOR Gate

Designer: Aditi Patel (NOR3_1X)

## Design and Simulation

**SCHEMATIC**

<img width="620" height="792" alt="Screenshot 2025-08-09 013607" src="https://github.com/user-attachments/assets/bfae4619-ca40-416b-9076-bf69acea4115" />



**SIMULATION RESULTS**

**DELAY AND POWER CHARACTERIZATION NOR3_12T (3.3V)**

| Metric | Cl=5f | Cl=10f | Cl=50f |
|--------|-------|--------|--------|
| **trise** (10-90%)| 0.26n | 0.42n | 1.60n |
| **tfall** (90-10%) | 0.10n | 0.14n | 0.49n |
| **tdel-rise a** (50-50%) | 70.16n | 70.22n | 70.74n |
| **tdel-fall a** (50-50%) | 70.16n | 70.22n | 70.74n |
| **tdel-rise b** (50-50%) | 68.16n | 68.22n | 68.74n |
| **tdel-fall b** (50-50%) | -21.94n | -21.92n | -21.75n |
| **tdel-rise c** (50-50%) | 66.16n | 66.22n | 66.74n |
| **tdel-fall c** (50-50%) | -53.94 | -53.92n | -53.75n |
| **Iavg(Y)** | 0.02uA | 0.03uA | 0.09uA |

**NOTE** 
1) Input slew-rate is 1 ps   
2) Average current is claculated over a 10 ns period


<img width="890" height="674" alt="Screenshot 2025-08-09 005621" src="https://github.com/user-attachments/assets/8f95519a-bf33-411c-a633-df385d1f233d" />
