// Seed: 15147336
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3, id_4, id_5;
  module_2 modCall_1 ();
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input supply0 id_4
);
  assign id_3 = id_2;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_0 = -1;
  final @(id_1 == id_4 or posedge -1) id_3 <= -1;
  assign id_3 = id_2;
endmodule
module module_2;
  parameter id_1 = 1;
endmodule
