11       
0 TIME_SCALE.svh
0 /usr/synopsys/vcs/V-2023.12-SP2/etc/systemverilog/TIME_SCALE.svh
0 SAL_DDR_PARAMS.svh
0 /usr/synopsys/vcs/V-2023.12-SP2/etc/systemverilog/SAL_DDR_PARAMS.svh
0 ddr2_model_parameters.vh
0 /usr/synopsys/vcs/V-2023.12-SP2/etc/systemverilog/ddr2_model_parameters.vh
0 SAL_TB_COMMON.svh
0 /usr/synopsys/vcs/V-2023.12-SP2/etc/systemverilog/SAL_TB_COMMON.svh
0 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_TB_COMMON.svh
0 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY/SAL_TB_COMMON.svh
0 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM/SAL_TB_COMMON.svh
35
+incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB
+itf+/usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/vcsdp_lite.tab
+lint=PCWM
+vcsd1
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/usr/synopsys/vcs/V-2023.12-SP2/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -Wl,--no-as-needed -rdynamic
-Mobjects= /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/libvirsim.so /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/liberrorinf.so /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/libsnpsmalloc.so /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/usr/synopsys/verdi/V-2023.12-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/usr/synopsys/vcs/V-2023.12-SP2/include
-Mxllcflags=
-P
-Xufe=2steps
-debug_access+all
-f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_row_hit_sched_fcfs.f
-fsdb
-full64
-gen_obj
-kdb
-picarchive
-sverilog
/usr/synopsys/vcs/V-2023.12-SP2/linux64/bin/vcs1
/usr/synopsys/verdi/V-2023.12-SP2-1/share/PLI/VCS/LINUX64/verdi.tab
/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_row_hit_sched_fcfs.f
63
XDG_SESSION_TYPE=tty
XDG_SESSION_ID=915
XDG_SESSION_CLASS=user
XDG_RUNTIME_DIR=/run/user/4003
XDG_DATA_DIRS=/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop
VSCODE_PYTHON_AUTOACTIVATE_GUARD=1
VSCODE_IPC_HOOK_CLI=/run/user/4003/vscode-ipc-84031a75-f279-42f0-8587-29385d572784.sock
VSCODE_GIT_IPC_HANDLE=/run/user/4003/vscode-git-b2be4af9a4.sock
VSCODE_GIT_ASKPASS_NODE=/home/urp03/.vscode-server/cli/servers/Stable-94e8ae2b28cb5cc932b86e1070569c4463565c37/server/node
VSCODE_GIT_ASKPASS_MAIN=/home/urp03/.vscode-server/cli/servers/Stable-94e8ae2b28cb5cc932b86e1070569c4463565c37/server/extensions/git/dist/askpass-main.js
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
VMR_MODE_FLAG=64
VIVADO_HOME=/tools/Xilinx/Vivado/2024.1
VITIS_HOME=/tools/Xilinx/Vitis/2024.1
VERDI_HOME=/usr/synopsys/verdi/V-2023.12-SP2-1
VCS_PYTHON3=/usr/synopsys/vcs/V-2023.12-SP2/linux64/bin/Python-3.6.1/bin/python3
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_HOME=/usr/synopsys/vcs/V-2023.12-SP2
VCS_EXEC_DONE=1
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/usr/synopsys/vcs/V-2023.12-SP2/linux64
TERM_PROGRAM_VERSION=1.108.0
TERM_PROGRAM=vscode
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
SSL_CERT_DIR=/usr/lib/ssl/certs
SSH_CONNECTION=10.240.4.247 61888 115.145.211.102 7777
SSH_CLIENT=10.240.4.247 61888 7777
SPYGLASS_HOME=/home/temp_id/synopsys/spyglass/P-2019.06-SP2-17/SPYGLASS_HOME
SNPS_VERDI_INTERNAL_LP_XML_NEW_FLOW=1
SNPS_VCS_PYTHON3=/usr/synopsys/vcs/V-2023.12-SP2/linux64/bin/Python-3.6.1/bin/python3
SNPS_VCS_CLANG_PATH=/usr/synopsys/vcs/V-2023.12-SP2/linux64/clang
SNPS_INTERNAL_VCS_LINUX_OS=ubuntu
SCRNAME=vcs
SCRIPT_NAME=vcs
ROOT_PATH=/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/..
RISCFREE_HOME=/tools/intel/riscfree
QUARTUS_HOME=/tools/intel/quartus
QSYS_HOME=/tools/intel/qsys
PRIME_HOME=/home/temp_id/synopsys/prime/R-2020.09-SP1
OVA_UUM=0
MOTD_SHOWN=pam
LESSOPEN=| /usr/bin/lesspipe %s
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_ALL=C
IPMIVIEW_HOME=/tools/IPMIView/
HISTTIMEFORMAT=20%y/%m/%d %T 
GIT_ASKPASS=/home/urp03/.vscode-server/cli/servers/Stable-94e8ae2b28cb5cc932b86e1070569c4463565c37/server/extensions/git/dist/askpass.sh
FM_HOME=/home/temp_id/synopsys/fm/R-2020.09-SP1
EUCLIDE_HOME=/home/temp_id/synopsys/eclipse
DC_HOME=/usr/synopsys/syn/V-2023.12-SP5
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/4003/bus
CUSTOM_COMPILER_HOME=/usr/synopsys/customcompiler/V-2023.12-SP2
COLORTERM=truecolor
BWSDK_VERSION=2025.5.0
BWSDK_ROOT=/usr/share/bittware-sdk
BWSDK_CONFIG=/etc/bittware-sdk
ARMLMD_LICENSE_FILE=8224@semi-lic.skku.edu
ARMDS_HOME=/opt/arm/developmentstudio-2024.1
0
0
26
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB/SAL_TB_COMMON.svh
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB/SAL_TB_SCN_ROW_HIT.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM/ddr2_model.v
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM/ddr2_dimm.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY/DDRPHY.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/TIME_SCALE.svh
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/sead32nm_simple.v
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_WR_CTRL.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_TIMING_CNTR.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_SCHED.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_RD_CTRL.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_FIFO.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_DDR_PARAMS.svh
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_DDR_CTRL.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_CTRL_ENCODER.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_CFG.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_BK_CTRL.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/SAL_ADDR_DECODER.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/MC_INTF.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/DFI_INTF.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/DDR_INTF.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/ddr2_model_parameters.vh
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL/AMBA_INTF.sv
1768864732 /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_row_hit_sched_fcfs.f
1721037471 /usr/synopsys/verdi/V-2023.12-SP2-1/share/PLI/VCS/LINUX64/verdi.tab
1717384209 /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/vcsdp_lite.tab
4
1717385583 /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/libvirsim.so
1717384763 /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/liberrorinf.so
1717384706 /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/libsnpsmalloc.so
1717384758 /usr/synopsys/vcs/V-2023.12-SP2/linux64/lib/libvfs.so
1768865004 simv.daidir
-1 partitionlib
