#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* QuadDec_L_Cnt16_CounterUDB */
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define QuadDec_L_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_L_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST

/* QuadDec_R_Cnt16_CounterUDB */
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define QuadDec_R_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define QuadDec_R_Cnt16_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_R_Cnt16_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* UART_1_TXInternalInterrupt */
#define UART_1_TXInternalInterrupt__ES2_PATCH 0u
#define UART_1_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_1_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_1_TXInternalInterrupt__INTC_MASK 0x04u
#define UART_1_TXInternalInterrupt__INTC_NUMBER 2u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define UART_1_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_1_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_1_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* QuadDec_L_bQuadDec */
#define QuadDec_L_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_L_bQuadDec_Stsreg__0__POS 0
#define QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_L_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define QuadDec_L_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_L_bQuadDec_Stsreg__1__POS 1
#define QuadDec_L_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_L_bQuadDec_Stsreg__2__POS 2
#define QuadDec_L_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_L_bQuadDec_Stsreg__3__POS 3
#define QuadDec_L_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_L_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define QuadDec_L_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_L_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define QuadDec_L_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* QuadDec_R_bQuadDec */
#define QuadDec_R_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_R_bQuadDec_Stsreg__0__POS 0
#define QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_R_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define QuadDec_R_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_R_bQuadDec_Stsreg__1__POS 1
#define QuadDec_R_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_R_bQuadDec_Stsreg__2__POS 2
#define QuadDec_R_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_R_bQuadDec_Stsreg__3__POS 3
#define QuadDec_R_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_R_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define QuadDec_R_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_R_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define QuadDec_R_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* LIN_1_UART_BUART */
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define LIN_1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LIN_1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define LIN_1_UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define LIN_1_UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LIN_1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define LIN_1_UART_BUART_sRX_RxSts__3__MASK 0x08u
#define LIN_1_UART_BUART_sRX_RxSts__3__POS 3
#define LIN_1_UART_BUART_sRX_RxSts__4__MASK 0x10u
#define LIN_1_UART_BUART_sRX_RxSts__4__POS 4
#define LIN_1_UART_BUART_sRX_RxSts__5__MASK 0x20u
#define LIN_1_UART_BUART_sRX_RxSts__5__POS 5
#define LIN_1_UART_BUART_sRX_RxSts__MASK 0x38u
#define LIN_1_UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define LIN_1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LIN_1_UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define LIN_1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define LIN_1_UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define LIN_1_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define LIN_1_UART_BUART_sTX_TxSts__0__MASK 0x01u
#define LIN_1_UART_BUART_sTX_TxSts__0__POS 0
#define LIN_1_UART_BUART_sTX_TxSts__1__MASK 0x02u
#define LIN_1_UART_BUART_sTX_TxSts__1__POS 1
#define LIN_1_UART_BUART_sTX_TxSts__2__MASK 0x04u
#define LIN_1_UART_BUART_sTX_TxSts__2__POS 2
#define LIN_1_UART_BUART_sTX_TxSts__3__MASK 0x08u
#define LIN_1_UART_BUART_sTX_TxSts__3__POS 3
#define LIN_1_UART_BUART_sTX_TxSts__MASK 0x0Fu
#define LIN_1_UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define LIN_1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define LIN_1_UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define LIN_1_UART_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* LIN_1_BLIN_ISR */
#define LIN_1_BLIN_ISR__ES2_PATCH 0u
#define LIN_1_BLIN_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LIN_1_BLIN_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LIN_1_BLIN_ISR__INTC_MASK 0x01u
#define LIN_1_BLIN_ISR__INTC_NUMBER 0u
#define LIN_1_BLIN_ISR__INTC_PRIOR_NUM 7u
#define LIN_1_BLIN_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define LIN_1_BLIN_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LIN_1_BLIN_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LIN_1_BLIN_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* LIN_1_UART_ISR */
#define LIN_1_UART_ISR__ES2_PATCH 0u
#define LIN_1_UART_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LIN_1_UART_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LIN_1_UART_ISR__INTC_MASK 0x02u
#define LIN_1_UART_ISR__INTC_NUMBER 1u
#define LIN_1_UART_ISR__INTC_PRIOR_NUM 7u
#define LIN_1_UART_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define LIN_1_UART_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LIN_1_UART_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LIN_1_UART_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* limit_center */
#define limit_center__0__MASK 0x01u
#define limit_center__0__PC CYREG_PRT2_PC0
#define limit_center__0__PORT 2u
#define limit_center__0__SHIFT 0
#define limit_center__AG CYREG_PRT2_AG
#define limit_center__AMUX CYREG_PRT2_AMUX
#define limit_center__BIE CYREG_PRT2_BIE
#define limit_center__BIT_MASK CYREG_PRT2_BIT_MASK
#define limit_center__BYP CYREG_PRT2_BYP
#define limit_center__CTL CYREG_PRT2_CTL
#define limit_center__DM0 CYREG_PRT2_DM0
#define limit_center__DM1 CYREG_PRT2_DM1
#define limit_center__DM2 CYREG_PRT2_DM2
#define limit_center__DR CYREG_PRT2_DR
#define limit_center__INP_DIS CYREG_PRT2_INP_DIS
#define limit_center__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define limit_center__LCD_EN CYREG_PRT2_LCD_EN
#define limit_center__MASK 0x01u
#define limit_center__PORT 2u
#define limit_center__PRT CYREG_PRT2_PRT
#define limit_center__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define limit_center__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define limit_center__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define limit_center__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define limit_center__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define limit_center__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define limit_center__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define limit_center__PS CYREG_PRT2_PS
#define limit_center__SHIFT 0
#define limit_center__SLW CYREG_PRT2_SLW

/* LIN_1_IntClk */
#define LIN_1_IntClk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define LIN_1_IntClk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define LIN_1_IntClk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define LIN_1_IntClk__CFG2_SRC_SEL_MASK 0x07u
#define LIN_1_IntClk__INDEX 0x01u
#define LIN_1_IntClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LIN_1_IntClk__PM_ACT_MSK 0x02u
#define LIN_1_IntClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LIN_1_IntClk__PM_STBY_MSK 0x02u

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PWM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_2_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* UART_1_BUART */
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1

/* limit_right */
#define limit_right__0__MASK 0x10u
#define limit_right__0__PC CYREG_PRT6_PC4
#define limit_right__0__PORT 6u
#define limit_right__0__SHIFT 4
#define limit_right__AG CYREG_PRT6_AG
#define limit_right__AMUX CYREG_PRT6_AMUX
#define limit_right__BIE CYREG_PRT6_BIE
#define limit_right__BIT_MASK CYREG_PRT6_BIT_MASK
#define limit_right__BYP CYREG_PRT6_BYP
#define limit_right__CTL CYREG_PRT6_CTL
#define limit_right__DM0 CYREG_PRT6_DM0
#define limit_right__DM1 CYREG_PRT6_DM1
#define limit_right__DM2 CYREG_PRT6_DM2
#define limit_right__DR CYREG_PRT6_DR
#define limit_right__INP_DIS CYREG_PRT6_INP_DIS
#define limit_right__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define limit_right__LCD_EN CYREG_PRT6_LCD_EN
#define limit_right__MASK 0x10u
#define limit_right__PORT 6u
#define limit_right__PRT CYREG_PRT6_PRT
#define limit_right__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define limit_right__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define limit_right__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define limit_right__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define limit_right__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define limit_right__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define limit_right__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define limit_right__PS CYREG_PRT6_PS
#define limit_right__SHIFT 4
#define limit_right__SLW CYREG_PRT6_SLW

/* limit_left */
#define limit_left__0__MASK 0x40u
#define limit_left__0__PC CYREG_PRT6_PC6
#define limit_left__0__PORT 6u
#define limit_left__0__SHIFT 6
#define limit_left__AG CYREG_PRT6_AG
#define limit_left__AMUX CYREG_PRT6_AMUX
#define limit_left__BIE CYREG_PRT6_BIE
#define limit_left__BIT_MASK CYREG_PRT6_BIT_MASK
#define limit_left__BYP CYREG_PRT6_BYP
#define limit_left__CTL CYREG_PRT6_CTL
#define limit_left__DM0 CYREG_PRT6_DM0
#define limit_left__DM1 CYREG_PRT6_DM1
#define limit_left__DM2 CYREG_PRT6_DM2
#define limit_left__DR CYREG_PRT6_DR
#define limit_left__INP_DIS CYREG_PRT6_INP_DIS
#define limit_left__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define limit_left__LCD_EN CYREG_PRT6_LCD_EN
#define limit_left__MASK 0x40u
#define limit_left__PORT 6u
#define limit_left__PRT CYREG_PRT6_PRT
#define limit_left__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define limit_left__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define limit_left__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define limit_left__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define limit_left__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define limit_left__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define limit_left__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define limit_left__PS CYREG_PRT6_PS
#define limit_left__SHIFT 6
#define limit_left__SLW CYREG_PRT6_SLW

/* LIN_1_bLIN */
#define LIN_1_bLIN_CtrlReg__0__MASK 0x01u
#define LIN_1_bLIN_CtrlReg__0__POS 0
#define LIN_1_bLIN_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LIN_1_bLIN_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LIN_1_bLIN_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_bLIN_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_bLIN_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_bLIN_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LIN_1_bLIN_CtrlReg__1__MASK 0x02u
#define LIN_1_bLIN_CtrlReg__1__POS 1
#define LIN_1_bLIN_CtrlReg__2__MASK 0x04u
#define LIN_1_bLIN_CtrlReg__2__POS 2
#define LIN_1_bLIN_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LIN_1_bLIN_CtrlReg__CONTROL_REG CYREG_B0_UDB10_CTL
#define LIN_1_bLIN_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define LIN_1_bLIN_CtrlReg__COUNT_REG CYREG_B0_UDB10_CTL
#define LIN_1_bLIN_CtrlReg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define LIN_1_bLIN_CtrlReg__MASK 0x07u
#define LIN_1_bLIN_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_bLIN_CtrlReg__PERIOD_REG CYREG_B0_UDB10_MSK
#define LIN_1_bLIN_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__A0_REG CYREG_B0_UDB10_A0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__A1_REG CYREG_B0_UDB10_A1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__D0_REG CYREG_B0_UDB10_D0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__D1_REG CYREG_B0_UDB10_D1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__F0_REG CYREG_B0_UDB10_F0
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__F1_REG CYREG_B0_UDB10_F1
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_bLIN_InactFSM_BusInactDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LIN_1_bLIN_LINDp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define LIN_1_bLIN_LINDp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define LIN_1_bLIN_LINDp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define LIN_1_bLIN_LINDp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define LIN_1_bLIN_LINDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define LIN_1_bLIN_LINDp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define LIN_1_bLIN_LINDp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define LIN_1_bLIN_LINDp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define LIN_1_bLIN_LINDp_u0__A0_REG CYREG_B0_UDB13_A0
#define LIN_1_bLIN_LINDp_u0__A1_REG CYREG_B0_UDB13_A1
#define LIN_1_bLIN_LINDp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define LIN_1_bLIN_LINDp_u0__D0_REG CYREG_B0_UDB13_D0
#define LIN_1_bLIN_LINDp_u0__D1_REG CYREG_B0_UDB13_D1
#define LIN_1_bLIN_LINDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define LIN_1_bLIN_LINDp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define LIN_1_bLIN_LINDp_u0__F0_REG CYREG_B0_UDB13_F0
#define LIN_1_bLIN_LINDp_u0__F1_REG CYREG_B0_UDB13_F1
#define LIN_1_bLIN_StsReg__0__MASK 0x01u
#define LIN_1_bLIN_StsReg__0__POS 0
#define LIN_1_bLIN_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define LIN_1_bLIN_StsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define LIN_1_bLIN_StsReg__1__MASK 0x02u
#define LIN_1_bLIN_StsReg__1__POS 1
#define LIN_1_bLIN_StsReg__2__MASK 0x04u
#define LIN_1_bLIN_StsReg__2__POS 2
#define LIN_1_bLIN_StsReg__3__MASK 0x08u
#define LIN_1_bLIN_StsReg__3__POS 3
#define LIN_1_bLIN_StsReg__MASK 0x0Fu
#define LIN_1_bLIN_StsReg__MASK_REG CYREG_B0_UDB13_MSK
#define LIN_1_bLIN_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define LIN_1_bLIN_StsReg__STATUS_REG CYREG_B0_UDB13_ST

/* Motor_1_A */
#define Motor_1_A__0__MASK 0x20u
#define Motor_1_A__0__PC CYREG_PRT4_PC5
#define Motor_1_A__0__PORT 4u
#define Motor_1_A__0__SHIFT 5
#define Motor_1_A__AG CYREG_PRT4_AG
#define Motor_1_A__AMUX CYREG_PRT4_AMUX
#define Motor_1_A__BIE CYREG_PRT4_BIE
#define Motor_1_A__BIT_MASK CYREG_PRT4_BIT_MASK
#define Motor_1_A__BYP CYREG_PRT4_BYP
#define Motor_1_A__CTL CYREG_PRT4_CTL
#define Motor_1_A__DM0 CYREG_PRT4_DM0
#define Motor_1_A__DM1 CYREG_PRT4_DM1
#define Motor_1_A__DM2 CYREG_PRT4_DM2
#define Motor_1_A__DR CYREG_PRT4_DR
#define Motor_1_A__INP_DIS CYREG_PRT4_INP_DIS
#define Motor_1_A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Motor_1_A__LCD_EN CYREG_PRT4_LCD_EN
#define Motor_1_A__MASK 0x20u
#define Motor_1_A__PORT 4u
#define Motor_1_A__PRT CYREG_PRT4_PRT
#define Motor_1_A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Motor_1_A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Motor_1_A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Motor_1_A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Motor_1_A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Motor_1_A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Motor_1_A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Motor_1_A__PS CYREG_PRT4_PS
#define Motor_1_A__SHIFT 5
#define Motor_1_A__SLW CYREG_PRT4_SLW

/* Motor_1_B */
#define Motor_1_B__0__MASK 0x10u
#define Motor_1_B__0__PC CYREG_PRT4_PC4
#define Motor_1_B__0__PORT 4u
#define Motor_1_B__0__SHIFT 4
#define Motor_1_B__AG CYREG_PRT4_AG
#define Motor_1_B__AMUX CYREG_PRT4_AMUX
#define Motor_1_B__BIE CYREG_PRT4_BIE
#define Motor_1_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define Motor_1_B__BYP CYREG_PRT4_BYP
#define Motor_1_B__CTL CYREG_PRT4_CTL
#define Motor_1_B__DM0 CYREG_PRT4_DM0
#define Motor_1_B__DM1 CYREG_PRT4_DM1
#define Motor_1_B__DM2 CYREG_PRT4_DM2
#define Motor_1_B__DR CYREG_PRT4_DR
#define Motor_1_B__INP_DIS CYREG_PRT4_INP_DIS
#define Motor_1_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Motor_1_B__LCD_EN CYREG_PRT4_LCD_EN
#define Motor_1_B__MASK 0x10u
#define Motor_1_B__PORT 4u
#define Motor_1_B__PRT CYREG_PRT4_PRT
#define Motor_1_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Motor_1_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Motor_1_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Motor_1_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Motor_1_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Motor_1_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Motor_1_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Motor_1_B__PS CYREG_PRT4_PS
#define Motor_1_B__SHIFT 4
#define Motor_1_B__SLW CYREG_PRT4_SLW

/* Motor_2_A */
#define Motor_2_A__0__MASK 0x08u
#define Motor_2_A__0__PC CYREG_PRT4_PC3
#define Motor_2_A__0__PORT 4u
#define Motor_2_A__0__SHIFT 3
#define Motor_2_A__AG CYREG_PRT4_AG
#define Motor_2_A__AMUX CYREG_PRT4_AMUX
#define Motor_2_A__BIE CYREG_PRT4_BIE
#define Motor_2_A__BIT_MASK CYREG_PRT4_BIT_MASK
#define Motor_2_A__BYP CYREG_PRT4_BYP
#define Motor_2_A__CTL CYREG_PRT4_CTL
#define Motor_2_A__DM0 CYREG_PRT4_DM0
#define Motor_2_A__DM1 CYREG_PRT4_DM1
#define Motor_2_A__DM2 CYREG_PRT4_DM2
#define Motor_2_A__DR CYREG_PRT4_DR
#define Motor_2_A__INP_DIS CYREG_PRT4_INP_DIS
#define Motor_2_A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Motor_2_A__LCD_EN CYREG_PRT4_LCD_EN
#define Motor_2_A__MASK 0x08u
#define Motor_2_A__PORT 4u
#define Motor_2_A__PRT CYREG_PRT4_PRT
#define Motor_2_A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Motor_2_A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Motor_2_A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Motor_2_A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Motor_2_A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Motor_2_A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Motor_2_A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Motor_2_A__PS CYREG_PRT4_PS
#define Motor_2_A__SHIFT 3
#define Motor_2_A__SLW CYREG_PRT4_SLW

/* Motor_2_B */
#define Motor_2_B__0__MASK 0x04u
#define Motor_2_B__0__PC CYREG_PRT4_PC2
#define Motor_2_B__0__PORT 4u
#define Motor_2_B__0__SHIFT 2
#define Motor_2_B__AG CYREG_PRT4_AG
#define Motor_2_B__AMUX CYREG_PRT4_AMUX
#define Motor_2_B__BIE CYREG_PRT4_BIE
#define Motor_2_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define Motor_2_B__BYP CYREG_PRT4_BYP
#define Motor_2_B__CTL CYREG_PRT4_CTL
#define Motor_2_B__DM0 CYREG_PRT4_DM0
#define Motor_2_B__DM1 CYREG_PRT4_DM1
#define Motor_2_B__DM2 CYREG_PRT4_DM2
#define Motor_2_B__DR CYREG_PRT4_DR
#define Motor_2_B__INP_DIS CYREG_PRT4_INP_DIS
#define Motor_2_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Motor_2_B__LCD_EN CYREG_PRT4_LCD_EN
#define Motor_2_B__MASK 0x04u
#define Motor_2_B__PORT 4u
#define Motor_2_B__PRT CYREG_PRT4_PRT
#define Motor_2_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Motor_2_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Motor_2_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Motor_2_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Motor_2_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Motor_2_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Motor_2_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Motor_2_B__PS CYREG_PRT4_PS
#define Motor_2_B__SHIFT 2
#define Motor_2_B__SLW CYREG_PRT4_SLW

/* rori_L_A */
#define rori_L_A__0__MASK 0x01u
#define rori_L_A__0__PC CYREG_PRT0_PC0
#define rori_L_A__0__PORT 0u
#define rori_L_A__0__SHIFT 0
#define rori_L_A__AG CYREG_PRT0_AG
#define rori_L_A__AMUX CYREG_PRT0_AMUX
#define rori_L_A__BIE CYREG_PRT0_BIE
#define rori_L_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define rori_L_A__BYP CYREG_PRT0_BYP
#define rori_L_A__CTL CYREG_PRT0_CTL
#define rori_L_A__DM0 CYREG_PRT0_DM0
#define rori_L_A__DM1 CYREG_PRT0_DM1
#define rori_L_A__DM2 CYREG_PRT0_DM2
#define rori_L_A__DR CYREG_PRT0_DR
#define rori_L_A__INP_DIS CYREG_PRT0_INP_DIS
#define rori_L_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rori_L_A__LCD_EN CYREG_PRT0_LCD_EN
#define rori_L_A__MASK 0x01u
#define rori_L_A__PORT 0u
#define rori_L_A__PRT CYREG_PRT0_PRT
#define rori_L_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rori_L_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rori_L_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rori_L_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rori_L_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rori_L_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rori_L_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rori_L_A__PS CYREG_PRT0_PS
#define rori_L_A__SHIFT 0
#define rori_L_A__SLW CYREG_PRT0_SLW

/* rori_L_B */
#define rori_L_B__0__MASK 0x02u
#define rori_L_B__0__PC CYREG_PRT0_PC1
#define rori_L_B__0__PORT 0u
#define rori_L_B__0__SHIFT 1
#define rori_L_B__AG CYREG_PRT0_AG
#define rori_L_B__AMUX CYREG_PRT0_AMUX
#define rori_L_B__BIE CYREG_PRT0_BIE
#define rori_L_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define rori_L_B__BYP CYREG_PRT0_BYP
#define rori_L_B__CTL CYREG_PRT0_CTL
#define rori_L_B__DM0 CYREG_PRT0_DM0
#define rori_L_B__DM1 CYREG_PRT0_DM1
#define rori_L_B__DM2 CYREG_PRT0_DM2
#define rori_L_B__DR CYREG_PRT0_DR
#define rori_L_B__INP_DIS CYREG_PRT0_INP_DIS
#define rori_L_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rori_L_B__LCD_EN CYREG_PRT0_LCD_EN
#define rori_L_B__MASK 0x02u
#define rori_L_B__PORT 0u
#define rori_L_B__PRT CYREG_PRT0_PRT
#define rori_L_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rori_L_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rori_L_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rori_L_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rori_L_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rori_L_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rori_L_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rori_L_B__PS CYREG_PRT0_PS
#define rori_L_B__SHIFT 1
#define rori_L_B__SLW CYREG_PRT0_SLW

/* rori_L_i */
#define rori_L_i__0__MASK 0x04u
#define rori_L_i__0__PC CYREG_PRT0_PC2
#define rori_L_i__0__PORT 0u
#define rori_L_i__0__SHIFT 2
#define rori_L_i__AG CYREG_PRT0_AG
#define rori_L_i__AMUX CYREG_PRT0_AMUX
#define rori_L_i__BIE CYREG_PRT0_BIE
#define rori_L_i__BIT_MASK CYREG_PRT0_BIT_MASK
#define rori_L_i__BYP CYREG_PRT0_BYP
#define rori_L_i__CTL CYREG_PRT0_CTL
#define rori_L_i__DM0 CYREG_PRT0_DM0
#define rori_L_i__DM1 CYREG_PRT0_DM1
#define rori_L_i__DM2 CYREG_PRT0_DM2
#define rori_L_i__DR CYREG_PRT0_DR
#define rori_L_i__INP_DIS CYREG_PRT0_INP_DIS
#define rori_L_i__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rori_L_i__LCD_EN CYREG_PRT0_LCD_EN
#define rori_L_i__MASK 0x04u
#define rori_L_i__PORT 0u
#define rori_L_i__PRT CYREG_PRT0_PRT
#define rori_L_i__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rori_L_i__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rori_L_i__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rori_L_i__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rori_L_i__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rori_L_i__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rori_L_i__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rori_L_i__PS CYREG_PRT0_PS
#define rori_L_i__SHIFT 2
#define rori_L_i__SLW CYREG_PRT0_SLW

/* rori_R_A */
#define rori_R_A__0__MASK 0x08u
#define rori_R_A__0__PC CYREG_PRT0_PC3
#define rori_R_A__0__PORT 0u
#define rori_R_A__0__SHIFT 3
#define rori_R_A__AG CYREG_PRT0_AG
#define rori_R_A__AMUX CYREG_PRT0_AMUX
#define rori_R_A__BIE CYREG_PRT0_BIE
#define rori_R_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define rori_R_A__BYP CYREG_PRT0_BYP
#define rori_R_A__CTL CYREG_PRT0_CTL
#define rori_R_A__DM0 CYREG_PRT0_DM0
#define rori_R_A__DM1 CYREG_PRT0_DM1
#define rori_R_A__DM2 CYREG_PRT0_DM2
#define rori_R_A__DR CYREG_PRT0_DR
#define rori_R_A__INP_DIS CYREG_PRT0_INP_DIS
#define rori_R_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rori_R_A__LCD_EN CYREG_PRT0_LCD_EN
#define rori_R_A__MASK 0x08u
#define rori_R_A__PORT 0u
#define rori_R_A__PRT CYREG_PRT0_PRT
#define rori_R_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rori_R_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rori_R_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rori_R_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rori_R_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rori_R_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rori_R_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rori_R_A__PS CYREG_PRT0_PS
#define rori_R_A__SHIFT 3
#define rori_R_A__SLW CYREG_PRT0_SLW

/* rori_R_B */
#define rori_R_B__0__MASK 0x10u
#define rori_R_B__0__PC CYREG_PRT0_PC4
#define rori_R_B__0__PORT 0u
#define rori_R_B__0__SHIFT 4
#define rori_R_B__AG CYREG_PRT0_AG
#define rori_R_B__AMUX CYREG_PRT0_AMUX
#define rori_R_B__BIE CYREG_PRT0_BIE
#define rori_R_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define rori_R_B__BYP CYREG_PRT0_BYP
#define rori_R_B__CTL CYREG_PRT0_CTL
#define rori_R_B__DM0 CYREG_PRT0_DM0
#define rori_R_B__DM1 CYREG_PRT0_DM1
#define rori_R_B__DM2 CYREG_PRT0_DM2
#define rori_R_B__DR CYREG_PRT0_DR
#define rori_R_B__INP_DIS CYREG_PRT0_INP_DIS
#define rori_R_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rori_R_B__LCD_EN CYREG_PRT0_LCD_EN
#define rori_R_B__MASK 0x10u
#define rori_R_B__PORT 0u
#define rori_R_B__PRT CYREG_PRT0_PRT
#define rori_R_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rori_R_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rori_R_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rori_R_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rori_R_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rori_R_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rori_R_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rori_R_B__PS CYREG_PRT0_PS
#define rori_R_B__SHIFT 4
#define rori_R_B__SLW CYREG_PRT0_SLW

/* rori_R_i */
#define rori_R_i__0__MASK 0x20u
#define rori_R_i__0__PC CYREG_PRT0_PC5
#define rori_R_i__0__PORT 0u
#define rori_R_i__0__SHIFT 5
#define rori_R_i__AG CYREG_PRT0_AG
#define rori_R_i__AMUX CYREG_PRT0_AMUX
#define rori_R_i__BIE CYREG_PRT0_BIE
#define rori_R_i__BIT_MASK CYREG_PRT0_BIT_MASK
#define rori_R_i__BYP CYREG_PRT0_BYP
#define rori_R_i__CTL CYREG_PRT0_CTL
#define rori_R_i__DM0 CYREG_PRT0_DM0
#define rori_R_i__DM1 CYREG_PRT0_DM1
#define rori_R_i__DM2 CYREG_PRT0_DM2
#define rori_R_i__DR CYREG_PRT0_DR
#define rori_R_i__INP_DIS CYREG_PRT0_INP_DIS
#define rori_R_i__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define rori_R_i__LCD_EN CYREG_PRT0_LCD_EN
#define rori_R_i__MASK 0x20u
#define rori_R_i__PORT 0u
#define rori_R_i__PRT CYREG_PRT0_PRT
#define rori_R_i__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define rori_R_i__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define rori_R_i__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define rori_R_i__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define rori_R_i__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define rori_R_i__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define rori_R_i__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define rori_R_i__PS CYREG_PRT0_PS
#define rori_R_i__SHIFT 5
#define rori_R_i__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x04u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x10u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x10u

/* L_RXD_1 */
#define L_RXD_1__0__MASK 0x02u
#define L_RXD_1__0__PC CYREG_PRT5_PC1
#define L_RXD_1__0__PORT 5u
#define L_RXD_1__0__SHIFT 1
#define L_RXD_1__AG CYREG_PRT5_AG
#define L_RXD_1__AMUX CYREG_PRT5_AMUX
#define L_RXD_1__BIE CYREG_PRT5_BIE
#define L_RXD_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define L_RXD_1__BYP CYREG_PRT5_BYP
#define L_RXD_1__CTL CYREG_PRT5_CTL
#define L_RXD_1__DM0 CYREG_PRT5_DM0
#define L_RXD_1__DM1 CYREG_PRT5_DM1
#define L_RXD_1__DM2 CYREG_PRT5_DM2
#define L_RXD_1__DR CYREG_PRT5_DR
#define L_RXD_1__INP_DIS CYREG_PRT5_INP_DIS
#define L_RXD_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define L_RXD_1__LCD_EN CYREG_PRT5_LCD_EN
#define L_RXD_1__MASK 0x02u
#define L_RXD_1__PORT 5u
#define L_RXD_1__PRT CYREG_PRT5_PRT
#define L_RXD_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define L_RXD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define L_RXD_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define L_RXD_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define L_RXD_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define L_RXD_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define L_RXD_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define L_RXD_1__PS CYREG_PRT5_PS
#define L_RXD_1__SHIFT 1
#define L_RXD_1__SLW CYREG_PRT5_SLW

/* L_TXD_1 */
#define L_TXD_1__0__MASK 0x04u
#define L_TXD_1__0__PC CYREG_PRT5_PC2
#define L_TXD_1__0__PORT 5u
#define L_TXD_1__0__SHIFT 2
#define L_TXD_1__AG CYREG_PRT5_AG
#define L_TXD_1__AMUX CYREG_PRT5_AMUX
#define L_TXD_1__BIE CYREG_PRT5_BIE
#define L_TXD_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define L_TXD_1__BYP CYREG_PRT5_BYP
#define L_TXD_1__CTL CYREG_PRT5_CTL
#define L_TXD_1__DM0 CYREG_PRT5_DM0
#define L_TXD_1__DM1 CYREG_PRT5_DM1
#define L_TXD_1__DM2 CYREG_PRT5_DM2
#define L_TXD_1__DR CYREG_PRT5_DR
#define L_TXD_1__INP_DIS CYREG_PRT5_INP_DIS
#define L_TXD_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define L_TXD_1__LCD_EN CYREG_PRT5_LCD_EN
#define L_TXD_1__MASK 0x04u
#define L_TXD_1__PORT 5u
#define L_TXD_1__PRT CYREG_PRT5_PRT
#define L_TXD_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define L_TXD_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define L_TXD_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define L_TXD_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define L_TXD_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define L_TXD_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define L_TXD_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define L_TXD_1__PS CYREG_PRT5_PS
#define L_TXD_1__SHIFT 2
#define L_TXD_1__SLW CYREG_PRT5_SLW

/* isr_1 */
#define isr_1__ES2_PATCH 0u
#define isr_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_1__INTC_MASK 0x08u
#define isr_1__INTC_NUMBER 3u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define isr_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* Tx_1 */
#define Tx_1__0__MASK 0x02u
#define Tx_1__0__PC CYREG_PRT2_PC1
#define Tx_1__0__PORT 2u
#define Tx_1__0__SHIFT 1
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x02u
#define Tx_1__PORT 2u
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 1
#define Tx_1__SLW CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E09E069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
