bram8x8.v,verilog,xil_defaultlib,../../../../LAB4-Memory.gen/sources_1/ip/bram8x8/sim/bram8x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
