Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Feb 09 17:45:53 2018
| Host         : ENG30741 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SevenSegmentDriver_0/inst/Mux/sel_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SevenSegmentDriver_0/inst/Mux/sel_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.028        0.000                      0                   49        0.229        0.000                      0                   49        3.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       15.028        0.000                      0                   49        0.229        0.000                      0                   49        9.500        0.000                       0                    31  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.138ns (26.202%)  route 3.205ns (73.798%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.661     3.392    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.445    18.450    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.578    19.027    
                         clock uncertainty           -0.084    18.944    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.524    18.420    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.138ns (26.202%)  route 3.205ns (73.798%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.661     3.392    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.445    18.450    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
                         clock pessimism              0.578    19.027    
                         clock uncertainty           -0.084    18.944    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.524    18.420    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.138ns (26.202%)  route 3.205ns (73.798%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.661     3.392    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.445    18.450    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                         clock pessimism              0.578    19.027    
                         clock uncertainty           -0.084    18.944    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.524    18.420    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.138ns (26.202%)  route 3.205ns (73.798%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.661     3.392    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.445    18.450    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.578    19.027    
                         clock uncertainty           -0.084    18.944    
    SLICE_X54Y16         FDRE (Setup_fdre_C_R)       -0.524    18.420    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         18.420    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.037ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.138ns (26.245%)  route 3.198ns (73.755%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.653     3.384    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.447    18.452    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    18.422    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 15.037    

Slack (MET) :             15.037ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.138ns (26.245%)  route 3.198ns (73.755%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.653     3.384    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.447    18.452    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    18.422    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 15.037    

Slack (MET) :             15.037ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.138ns (26.245%)  route 3.198ns (73.755%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.653     3.384    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.447    18.452    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    18.422    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 15.037    

Slack (MET) :             15.037ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.138ns (26.245%)  route 3.198ns (73.755%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.653     3.384    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.447    18.452    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.524    18.422    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 15.037    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.138ns (26.815%)  route 3.106ns (73.185%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.561     3.292    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.447    18.452    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[4]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.524    18.422    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 15.129    

Slack (MET) :             15.129ns  (required time - arrival time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.138ns (26.815%)  route 3.106ns (73.185%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.560    -0.952    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/Q
                         net (fo=3, routed)           0.957     0.523    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[21]
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.647 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10/O
                         net (fo=1, routed)           0.502     1.149    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_10_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.273 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9/O
                         net (fo=1, routed)           0.151     1.424    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_9_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.548 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.433     1.981    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.105 f  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=1, routed)           0.502     2.607    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3_n_0
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.731 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1/O
                         net (fo=24, routed)          0.561     3.292    design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.447    18.452    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[5]/C
                         clock pessimism              0.578    19.029    
                         clock uncertainty           -0.084    18.946    
    SLICE_X54Y14         FDRE (Setup_fdre_C_R)       -0.524    18.422    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         18.422    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 15.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.398%)  route 0.126ns (37.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=3, routed)           0.126    -0.332    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[22]
    SLICE_X55Y17         LUT5 (Prop_lut5_I3_O)        0.045    -0.287 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X55Y17         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X55Y17         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.253    -0.607    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.091    -0.516    design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=4, routed)           0.079    -0.376    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.247 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1_n_6
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.832    -0.858    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.134    -0.485    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=3, routed)           0.127    -0.332    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[22]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.222 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.222    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2_n_5
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.828    -0.862    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134    -0.488    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/Q
                         net (fo=3, routed)           0.127    -0.329    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[2]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.219 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1_n_5
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.832    -0.858    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.134    -0.485    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.561    -0.620    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/Q
                         net (fo=3, routed)           0.137    -0.319    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[14]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1_n_5
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.830    -0.860    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y16         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.134    -0.486    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/Q
                         net (fo=3, routed)           0.137    -0.318    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[6]
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.208 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1_n_5
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.832    -0.858    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y14         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.134    -0.485    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y17         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/Q
                         net (fo=3, routed)           0.139    -0.319    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[18]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1_n_5
    SLICE_X54Y17         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y17         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X54Y17         FDRE (Hold_fdre_C_D)         0.134    -0.487    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.274ns (64.750%)  route 0.149ns (35.250%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y15         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/Q
                         net (fo=4, routed)           0.149    -0.306    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[10]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1_n_5
    SLICE_X54Y15         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y15         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.134    -0.485    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.350ns (81.559%)  route 0.079ns (18.441%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=4, routed)           0.079    -0.376    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186    -0.190 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1_n_4
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.832    -0.858    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y13         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X54Y13         FDRE (Hold_fdre_C_D)         0.134    -0.485    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=3, routed)           0.127    -0.332    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg_n_0_[22]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.186 r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.186    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2_n_4
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.828    -0.862    design_1_i/SevenSegmentDriver_0/inst/clkInst/sysClk
    SLICE_X54Y18         FDRE                                         r  design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134    -0.488    design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y13     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y15     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y17     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y17     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y13     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y15     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y15     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y16     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y17     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y17     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y17     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y18     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y18     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y18     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y18     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y16      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y16      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y16     design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y18     design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y13     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y13     design_1_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



