--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf
-ucf pong nexys4ddr.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.030(R)|      FAST  |    0.855(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hsync       |        10.192(R)|      SLOW  |         3.908(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<0>      |        10.106(R)|      SLOW  |         3.930(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<1>      |         9.861(R)|      SLOW  |         3.813(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<2>      |         9.609(R)|      SLOW  |         3.659(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<3>      |         9.780(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<4>      |         9.860(R)|      SLOW  |         3.776(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<5>      |         9.683(R)|      SLOW  |         3.708(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<6>      |         9.884(R)|      SLOW  |         3.817(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<7>      |         9.644(R)|      SLOW  |         3.675(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<8>      |         9.652(R)|      SLOW  |         3.682(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<9>      |         9.639(R)|      SLOW  |         3.685(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<10>     |         9.928(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
rgb<11>     |         9.487(R)|      SLOW  |         3.597(R)|      FAST  |clk_BUFGP         |   0.000|
vsync       |        10.303(R)|      SLOW  |         4.004(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.507|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 19 19:53:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 677 MB



