# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../div32p2check.srcs/sources_1/bd/design_1/ipshared/d0f7" \
"test_divider_p2_time_impl.v" \
"../../../../../../div32p2.v" \

sv xil_defaultlib  --include "../../../../../div32p2check.srcs/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../../../test_divider_p2.sv" \

# Do not sort compile order
nosort
