Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date             : Mon Nov 07 11:03:10 2016
| Host             : AGBSma04 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.388 |
| Dynamic (W)              | 1.262 |
| Device Static (W)        | 0.126 |
| Total Off-Chip Power (W) | 0.076 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 69.0  |
| Junction Temperature (C) | 41.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.008 |        7 |       --- |             --- |
| Slice Logic    |    <0.001 |      752 |       --- |             --- |
|   LUT as Logic |    <0.001 |      214 |     17600 |            1.22 |
|   Register     |    <0.001 |      353 |     35200 |            1.00 |
|   CARRY4       |    <0.001 |        4 |      4400 |            0.09 |
|   Others       |     0.000 |      145 |       --- |             --- |
| Signals        |     0.002 |      691 |       --- |             --- |
| PLL            |     0.101 |        1 |         2 |           50.00 |
| I/O            |     0.121 |       97 |       100 |           97.00 |
| XADC           |     0.002 |        1 |       --- |             --- |
| PS7            |     1.027 |        1 |       --- |             --- |
| Static Power   |     0.126 |          |           |                 |
| Total          |     1.388 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.021 |      0.006 |
| Vccaux    |       1.800 |     0.079 |       0.067 |      0.012 |
| Vcco33    |       3.300 |     0.023 |       0.022 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.020 |       0.019 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.362 |       0.336 |      0.027 |
| Vccpaux   |       1.800 |     0.030 |       0.020 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.338 |       0.336 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+-------------------------------------------------------------------------+-----------------+
| Clock        | Domain                                                                  | Constraint (ns) |
+--------------+-------------------------------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                                             |             8.0 |
| rx_clk       | daisy_p_i[1]                                                            |             4.0 |
| dac_2clk_out | i_analog/dac_2clk_out                                                   |             8.0 |
| dac_2ph_out  | i_analog/dac_2ph_out                                                    |             8.0 |
| dac_clk_fb   | i_analog/dac_clk_fb                                                     |             8.0 |
| dac_clk_out  | i_analog/dac_clk_out                                                    |             8.0 |
| clk_fpga_0   | i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
+--------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| red_pitaya_top               |     1.262 |
|   exp_iobuf[0].i_iobufn      |    <0.001 |
|   exp_iobuf[0].i_iobufp      |    <0.001 |
|   exp_iobuf[1].i_iobufn      |    <0.001 |
|   exp_iobuf[1].i_iobufp      |    <0.001 |
|   exp_iobuf[2].i_iobufn      |    <0.001 |
|   exp_iobuf[2].i_iobufp      |    <0.001 |
|   exp_iobuf[3].i_iobufn      |    <0.001 |
|   exp_iobuf[3].i_iobufp      |    <0.001 |
|   exp_iobuf[4].i_iobufn      |    <0.001 |
|   exp_iobuf[4].i_iobufp      |    <0.001 |
|   exp_iobuf[5].i_iobufn      |    <0.001 |
|   exp_iobuf[5].i_iobufp      |    <0.001 |
|   exp_iobuf[6].i_iobufn      |    <0.001 |
|   exp_iobuf[6].i_iobufp      |    <0.001 |
|   exp_iobuf[7].i_iobufn      |    <0.001 |
|   exp_iobuf[7].i_iobufp      |    <0.001 |
|   i_analog                   |     0.112 |
|   i_daisy                    |     0.027 |
|     i_OBUF_clk               |     0.021 |
|     i_OBUF_dat               |     0.005 |
|   i_hk                       |     0.001 |
|   i_ps                       |     1.029 |
|     i_gp0_slave              |     0.002 |
|     system_i                 |     1.027 |
|       system_i               |     1.027 |
|         processing_system7_0 |     1.027 |
|           inst               |     1.027 |
+------------------------------+-----------+


