[07/03 05:11:46      0s] 
[07/03 05:11:46      0s] Cadence Innovus(TM) Implementation System.
[07/03 05:11:46      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/03 05:11:46      0s] 
[07/03 05:11:46      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[07/03 05:11:46      0s] Options:	
[07/03 05:11:46      0s] Date:		Mon Jul  3 05:11:46 2023
[07/03 05:11:46      0s] Host:		cad16 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[07/03 05:11:46      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[07/03 05:11:46      0s] 
[07/03 05:11:46      0s] License:
[07/03 05:11:46      0s] 		[05:11:46.095625] Configured Lic search path (21.01-s002): 5280@cadence

[07/03 05:11:46      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/03 05:11:46      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/03 05:11:52      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[07/03 05:11:54      7s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[07/03 05:11:54      7s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[07/03 05:11:54      7s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[07/03 05:11:54      7s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[07/03 05:11:54      7s] @(#)CDS: CPE v21.15-s076
[07/03 05:11:54      7s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[07/03 05:11:54      7s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[07/03 05:11:54      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/03 05:11:54      7s] @(#)CDS: RCDB 11.15.0
[07/03 05:11:54      7s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[07/03 05:11:54      7s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[07/03 05:11:54      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_33711_cad16_student_EijI6o.

[07/03 05:11:54      7s] Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.
[07/03 05:11:55      8s] 
[07/03 05:11:55      8s] **INFO:  MMMC transition support version v31-84 
[07/03 05:11:55      8s] 
[07/03 05:11:55      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/03 05:11:55      8s] <CMD> suppressMessage ENCEXT-2799
[07/03 05:11:55      8s] <CMD> getVersion
[07/03 05:11:55      8s] [INFO] Loading PVS 22.20 fill procedures
[07/03 05:11:55      9s] <CMD> win
[07/03 05:16:20     39s] <CMD> save_global Default.globals
[07/03 05:16:22     39s] <CMD> set init_gnd_net VSS
[07/03 05:16:22     39s] <CMD> set init_lef_file {../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_macro.lef}
[07/03 05:16:22     39s] <CMD> set init_design_settop 0
[07/03 05:16:22     39s] <CMD> set init_verilog counter_netlist.v
[07/03 05:16:22     39s] <CMD> set init_mmmc_file Default.view
[07/03 05:16:22     39s] <CMD> set init_pwr_net VDD
[07/03 05:16:22     39s] <CMD> init_design
[07/03 05:16:22     39s] #% Begin Load MMMC data ... (date=07/03 05:16:22, mem=1030.0M)
[07/03 05:16:22     39s] #% End Load MMMC data ... (date=07/03 05:16:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.8M, current mem=1030.8M)
[07/03 05:16:22     39s] 
[07/03 05:16:22     39s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[07/03 05:16:22     39s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[07/03 05:16:22     39s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[07/03 05:16:22     39s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[07/03 05:16:22     39s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[07/03 05:16:22     39s] Set DBUPerIGU to M2 pitch 580.
[07/03 05:16:22     39s] 
[07/03 05:16:22     39s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_macro.lef ...
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XOR3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XOR2XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XOR2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XOR2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XNOR3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XNOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XNOR2XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XNOR2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XNOR2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'XNOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATXL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATSRXL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATSRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-58' for more detail.
[07/03 05:16:22     39s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[07/03 05:16:22     39s] To increase the message display limit, refer to the product command reference manual.
[07/03 05:16:22     39s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[07/03 05:16:22     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/03 05:16:22     39s] Type 'man IMPLF-61' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 05:16:22     39s] Type 'man IMPLF-200' for more detail.
[07/03 05:16:22     39s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/03 05:16:22     39s] Loading view definition file from Default.view
[07/03 05:16:22     39s] Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[07/03 05:16:22     39s] Read 479 cells in library 'slow' 
[07/03 05:16:22     39s] Reading fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[07/03 05:16:22     39s] Read 479 cells in library 'fast' 
[07/03 05:16:22     39s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1108.1M, current mem=1051.0M)
[07/03 05:16:22     39s] *** End library_loading (cpu=0.01min, real=0.00min, mem=30.0M, fe_cpu=0.66min, fe_real=4.60min, fe_mem=1063.7M) ***
[07/03 05:16:22     39s] #% Begin Load netlist data ... (date=07/03 05:16:22, mem=1051.0M)
[07/03 05:16:22     39s] *** Begin netlist parsing (mem=1063.7M) ***
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[07/03 05:16:22     39s] Type 'man IMPVL-159' for more detail.
[07/03 05:16:22     39s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/03 05:16:22     39s] To increase the message display limit, refer to the product command reference manual.
[07/03 05:16:22     39s] Created 479 new cells from 2 timing libraries.
[07/03 05:16:22     39s] Reading netlist ...
[07/03 05:16:22     39s] Backslashed names will retain backslash and a trailing blank character.
[07/03 05:16:22     39s] Reading verilog netlist 'counter_netlist.v'
[07/03 05:16:22     39s] 
[07/03 05:16:22     39s] *** Memory Usage v#1 (Current mem = 1063.742M, initial mem = 483.863M) ***
[07/03 05:16:22     39s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1063.7M) ***
[07/03 05:16:22     39s] #% End Load netlist data ... (date=07/03 05:16:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1065.2M, current mem=1065.2M)
[07/03 05:16:22     39s] Top level cell is counter.
[07/03 05:16:22     39s] Hooked 958 DB cells to tlib cells.
[07/03 05:16:22     39s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.1M, current mem=1076.1M)
[07/03 05:16:22     39s] Starting recursive module instantiation check.
[07/03 05:16:22     39s] No recursion found.
[07/03 05:16:22     39s] Building hierarchical netlist for Cell counter ...
[07/03 05:16:22     39s] *** Netlist is unique.
[07/03 05:16:22     39s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[07/03 05:16:22     39s] ** info: there are 967 modules.
[07/03 05:16:22     39s] ** info: there are 13 stdCell insts.
[07/03 05:16:22     39s] 
[07/03 05:16:22     39s] *** Memory Usage v#1 (Current mem = 1119.156M, initial mem = 483.863M) ***
[07/03 05:16:22     39s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 05:16:22     39s] Type 'man IMPFP-3961' for more detail.
[07/03 05:16:22     39s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 05:16:22     39s] Type 'man IMPFP-3961' for more detail.
[07/03 05:16:22     39s] Horizontal Layer M1 offset = 290 (derived)
[07/03 05:16:22     39s] Vertical Layer M2 offset = 290 (derived)
[07/03 05:16:22     39s] Start create_tracks
[07/03 05:16:22     39s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[07/03 05:16:22     40s] Extraction setup Started 
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] Trim Metal Layers:
[07/03 05:16:22     40s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/03 05:16:22     40s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[07/03 05:16:22     40s] Type 'man IMPEXT-6202' for more detail.
[07/03 05:16:22     40s] Reading Capacitance Table File ../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[07/03 05:16:22     40s] Cap table was created using Encounter 05.20-s112_1.
[07/03 05:16:22     40s] Process name: gpdk090_9l.
[07/03 05:16:22     40s] Importing multi-corner RC tables ... 
[07/03 05:16:22     40s] Summary of Active RC-Corners : 
[07/03 05:16:22     40s]  
[07/03 05:16:22     40s]  Analysis View: Wc
[07/03 05:16:22     40s]     RC-Corner Name        : Default_RC
[07/03 05:16:22     40s]     RC-Corner Index       : 0
[07/03 05:16:22     40s]     RC-Corner Temperature : 25 Celsius
[07/03 05:16:22     40s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[07/03 05:16:22     40s]     RC-Corner PreRoute Res Factor         : 1
[07/03 05:16:22     40s]     RC-Corner PreRoute Cap Factor         : 1
[07/03 05:16:22     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/03 05:16:22     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/03 05:16:22     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/03 05:16:22     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/03 05:16:22     40s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[07/03 05:16:22     40s]  
[07/03 05:16:22     40s]  Analysis View: Bc
[07/03 05:16:22     40s]     RC-Corner Name        : Default_RC
[07/03 05:16:22     40s]     RC-Corner Index       : 0
[07/03 05:16:22     40s]     RC-Corner Temperature : 25 Celsius
[07/03 05:16:22     40s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[07/03 05:16:22     40s]     RC-Corner PreRoute Res Factor         : 1
[07/03 05:16:22     40s]     RC-Corner PreRoute Cap Factor         : 1
[07/03 05:16:22     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/03 05:16:22     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/03 05:16:22     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/03 05:16:22     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/03 05:16:22     40s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/03 05:16:22     40s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] Trim Metal Layers:
[07/03 05:16:22     40s] LayerId::1 widthSet size::4
[07/03 05:16:22     40s] LayerId::2 widthSet size::4
[07/03 05:16:22     40s] LayerId::3 widthSet size::4
[07/03 05:16:22     40s] LayerId::4 widthSet size::4
[07/03 05:16:22     40s] LayerId::5 widthSet size::4
[07/03 05:16:22     40s] LayerId::6 widthSet size::4
[07/03 05:16:22     40s] LayerId::7 widthSet size::4
[07/03 05:16:22     40s] LayerId::8 widthSet size::4
[07/03 05:16:22     40s] LayerId::9 widthSet size::3
[07/03 05:16:22     40s] Updating RC grid for preRoute extraction ...
[07/03 05:16:22     40s] eee: pegSigSF::1.070000
[07/03 05:16:22     40s] Initializing multi-corner capacitance tables ... 
[07/03 05:16:22     40s] Initializing multi-corner resistance tables ...
[07/03 05:16:22     40s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:16:22     40s] {RT Default_RC 0 9 9 {8 0} 1}
[07/03 05:16:22     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[07/03 05:16:22     40s] *Info: initialize multi-corner CTS.
[07/03 05:16:22     40s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.1M, current mem=1107.7M)
[07/03 05:16:22     40s] Reading timing constraints file 'counter_block.sdc' ...
[07/03 05:16:22     40s] Current (total cpu=0:00:40.1, real=0:04:36, peak res=1363.9M, current mem=1363.9M)
[07/03 05:16:22     40s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_block.sdc, Line 9).
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_block.sdc, Line 10).
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] INFO (CTE): Reading of timing constraints file counter_block.sdc completed, with 2 WARNING
[07/03 05:16:22     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.0M, current mem=1386.0M)
[07/03 05:16:22     40s] Current (total cpu=0:00:40.2, real=0:04:36, peak res=1386.0M, current mem=1386.0M)
[07/03 05:16:22     40s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/03 05:16:22     40s] Summary for sequential cells identification: 
[07/03 05:16:22     40s]   Identified SBFF number: 112
[07/03 05:16:22     40s]   Identified MBFF number: 0
[07/03 05:16:22     40s]   Identified SB Latch number: 0
[07/03 05:16:22     40s]   Identified MB Latch number: 0
[07/03 05:16:22     40s]   Not identified SBFF number: 8
[07/03 05:16:22     40s]   Not identified MBFF number: 0
[07/03 05:16:22     40s]   Not identified SB Latch number: 0
[07/03 05:16:22     40s]   Not identified MB Latch number: 0
[07/03 05:16:22     40s]   Number of sequential cells which are not FFs: 32
[07/03 05:16:22     40s] Total number of combinational cells: 317
[07/03 05:16:22     40s] Total number of sequential cells: 152
[07/03 05:16:22     40s] Total number of tristate cells: 10
[07/03 05:16:22     40s] Total number of level shifter cells: 0
[07/03 05:16:22     40s] Total number of power gating cells: 0
[07/03 05:16:22     40s] Total number of isolation cells: 0
[07/03 05:16:22     40s] Total number of power switch cells: 0
[07/03 05:16:22     40s] Total number of pulse generator cells: 0
[07/03 05:16:22     40s] Total number of always on buffers: 0
[07/03 05:16:22     40s] Total number of retention cells: 0
[07/03 05:16:22     40s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[07/03 05:16:22     40s] Total number of usable buffers: 16
[07/03 05:16:22     40s] List of unusable buffers:
[07/03 05:16:22     40s] Total number of unusable buffers: 0
[07/03 05:16:22     40s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[07/03 05:16:22     40s] Total number of usable inverters: 19
[07/03 05:16:22     40s] List of unusable inverters:
[07/03 05:16:22     40s] Total number of unusable inverters: 0
[07/03 05:16:22     40s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[07/03 05:16:22     40s] Total number of identified usable delay cells: 8
[07/03 05:16:22     40s] List of identified unusable delay cells:
[07/03 05:16:22     40s] Total number of identified unusable delay cells: 0
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Deleting Cell Server Begin ...
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Deleting Cell Server End ...
[07/03 05:16:22     40s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.4M, current mem=1408.3M)
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 05:16:22     40s] Summary for sequential cells identification: 
[07/03 05:16:22     40s]   Identified SBFF number: 112
[07/03 05:16:22     40s]   Identified MBFF number: 0
[07/03 05:16:22     40s]   Identified SB Latch number: 0
[07/03 05:16:22     40s]   Identified MB Latch number: 0
[07/03 05:16:22     40s]   Not identified SBFF number: 8
[07/03 05:16:22     40s]   Not identified MBFF number: 0
[07/03 05:16:22     40s]   Not identified SB Latch number: 0
[07/03 05:16:22     40s]   Not identified MB Latch number: 0
[07/03 05:16:22     40s]   Number of sequential cells which are not FFs: 32
[07/03 05:16:22     40s]  Visiting view : Wc
[07/03 05:16:22     40s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[07/03 05:16:22     40s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[07/03 05:16:22     40s]  Visiting view : Bc
[07/03 05:16:22     40s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[07/03 05:16:22     40s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[07/03 05:16:22     40s] TLC MultiMap info (StdDelay):
[07/03 05:16:22     40s]   : min + fast + 1 + no RcCorner := 11ps
[07/03 05:16:22     40s]   : min + fast + 1 + Default_RC := 12.1ps
[07/03 05:16:22     40s]   : max + slow + 1 + no RcCorner := 33ps
[07/03 05:16:22     40s]   : max + slow + 1 + Default_RC := 36ps
[07/03 05:16:22     40s]  Setting StdDelay to: 36ps
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Deleting Cell Server Begin ...
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] TimeStamp Deleting Cell Server End ...
[07/03 05:16:22     40s] 
[07/03 05:16:22     40s] *** Summary of all messages that are not suppressed in this session:
[07/03 05:16:22     40s] Severity  ID               Count  Summary                                  
[07/03 05:16:22     40s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[07/03 05:16:22     40s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[07/03 05:16:22     40s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/03 05:16:22     40s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[07/03 05:16:22     40s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/03 05:16:22     40s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[07/03 05:16:22     40s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[07/03 05:16:22     40s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/03 05:16:22     40s] *** Message Summary: 1454 warning(s), 0 error(s)
[07/03 05:16:22     40s] 
[07/03 05:16:26     40s] <CMD> getIoFlowFlag
[07/03 05:16:56     42s] <CMD> getIoFlowFlag
[07/03 05:17:14     43s] <CMD> setIoFlowFlag 0
[07/03 05:17:14     43s] <CMD> floorPlan -coreMarginsBy die -site gsclib090site -r 1 0.6 0.6 0.6 0.6 0.6
[07/03 05:17:14     43s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 05:17:14     43s] Type 'man IMPFP-3961' for more detail.
[07/03 05:17:14     43s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 05:17:14     43s] Type 'man IMPFP-3961' for more detail.
[07/03 05:17:14     43s] Horizontal Layer M1 offset = 290 (derived)
[07/03 05:17:14     43s] Vertical Layer M2 offset = 290 (derived)
[07/03 05:17:14     43s] Start create_tracks
[07/03 05:17:14     43s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[07/03 05:17:14     43s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/03 05:17:14     43s] <CMD> uiSetTool select
[07/03 05:17:14     43s] <CMD> getIoFlowFlag
[07/03 05:17:14     43s] <CMD> fit
[07/03 05:17:20     44s] <CMD> getIoFlowFlag
[07/03 05:17:52     46s] <CMD> setIoFlowFlag 0
[07/03 05:17:52     46s] <CMD> floorPlan -site gsclib090site -r 1 0.6 6 6 6 6
[07/03 05:17:52     46s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 05:17:52     46s] Type 'man IMPFP-3961' for more detail.
[07/03 05:17:52     46s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 05:17:52     46s] Type 'man IMPFP-3961' for more detail.
[07/03 05:17:52     46s] Horizontal Layer M1 offset = 290 (derived)
[07/03 05:17:52     46s] Vertical Layer M2 offset = 290 (derived)
[07/03 05:17:52     46s] Start create_tracks
[07/03 05:17:52     46s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[07/03 05:17:52     46s] <CMD> uiSetTool select
[07/03 05:17:52     46s] <CMD> getIoFlowFlag
[07/03 05:17:52     46s] <CMD> fit
[07/03 05:18:20     48s] <CMD> clearGlobalNets
[07/03 05:18:20     48s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[07/03 05:18:20     48s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[07/03 05:18:22     48s] <CMD> clearGlobalNets
[07/03 05:18:22     48s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[07/03 05:18:22     48s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingOffset 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingThreshold 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingLayers {}
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingOffset 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingThreshold 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingLayers {}
[07/03 05:18:30     49s] <CMD> set sprCreateIeStripeWidth 10.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeStripeWidth 10.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingOffset 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingThreshold 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeRingLayers {}
[07/03 05:18:30     49s] <CMD> set sprCreateIeStripeWidth 10.0
[07/03 05:18:30     49s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/03 05:18:59     51s] 
[07/03 05:18:59     51s] viaInitial starts at Mon Jul  3 05:18:59 2023
viaInitial ends at Mon Jul  3 05:18:59 2023
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/03 05:19:04     52s] The ring targets are set to core/block ring wires.
[07/03 05:19:04     52s] addRing command will consider rows while creating rings.
[07/03 05:19:04     52s] addRing command will disallow rings to go over rows.
[07/03 05:19:04     52s] addRing command will ignore shorts while creating rings.
[07/03 05:19:04     52s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/03 05:19:04     52s] 
[07/03 05:19:04     52s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1445.1M)
[07/03 05:19:04     52s] Ring generation is complete.
[07/03 05:19:04     52s] vias are now being generated.
[07/03 05:19:04     52s] addRing created 8 wires.
[07/03 05:19:04     52s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/03 05:19:04     52s] +--------+----------------+----------------+
[07/03 05:19:04     52s] |  Layer |     Created    |     Deleted    |
[07/03 05:19:04     52s] +--------+----------------+----------------+
[07/03 05:19:04     52s] | Metal8 |        4       |       NA       |
[07/03 05:19:04     52s] |  Via8  |        8       |        0       |
[07/03 05:19:04     52s] | Metal9 |        4       |       NA       |
[07/03 05:19:04     52s] +--------+----------------+----------------+
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingOffset 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingThreshold 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingLayers {}
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingOffset 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingThreshold 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingLayers {}
[07/03 05:19:14     52s] <CMD> set sprCreateIeStripeWidth 10.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeStripeWidth 10.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingOffset 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingThreshold 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeRingLayers {}
[07/03 05:19:14     52s] <CMD> set sprCreateIeStripeWidth 10.0
[07/03 05:19:14     52s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/03 05:19:42     54s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/03 05:19:42     54s] addStripe will allow jog to connect padcore ring and block ring.
[07/03 05:19:42     54s] 
[07/03 05:19:42     54s] Stripes will stop at the boundary of the specified area.
[07/03 05:19:42     54s] When breaking rings, the power planner will consider the existence of blocks.
[07/03 05:19:42     54s] Stripes will not extend to closest target.
[07/03 05:19:42     54s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/03 05:19:42     54s] Stripes will not be created over regions without power planning wires.
[07/03 05:19:42     54s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/03 05:19:42     54s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/03 05:19:42     54s] Offset for stripe breaking is set to 0.
[07/03 05:19:42     54s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/03 05:19:42     54s] 
[07/03 05:19:42     54s] Initialize fgc environment(mem: 1451.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:42     54s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:42     54s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:42     54s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:42     54s] Starting stripe generation ...
[07/03 05:19:42     54s] Non-Default Mode Option Settings :
[07/03 05:19:42     54s]   NONE
[07/03 05:19:42     54s] Stripe generation is complete.
[07/03 05:19:42     54s] vias are now being generated.
[07/03 05:19:42     54s] addStripe created 4 wires.
[07/03 05:19:42     54s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/03 05:19:42     54s] +--------+----------------+----------------+
[07/03 05:19:42     54s] |  Layer |     Created    |     Deleted    |
[07/03 05:19:42     54s] +--------+----------------+----------------+
[07/03 05:19:42     54s] | Metal8 |        4       |       NA       |
[07/03 05:19:42     54s] |  Via8  |        8       |        0       |
[07/03 05:19:42     54s] +--------+----------------+----------------+
[07/03 05:19:56     55s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/03 05:19:56     55s] addStripe will allow jog to connect padcore ring and block ring.
[07/03 05:19:56     55s] 
[07/03 05:19:56     55s] Stripes will stop at the boundary of the specified area.
[07/03 05:19:56     55s] When breaking rings, the power planner will consider the existence of blocks.
[07/03 05:19:56     55s] Stripes will not extend to closest target.
[07/03 05:19:56     55s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/03 05:19:56     55s] Stripes will not be created over regions without power planning wires.
[07/03 05:19:56     55s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/03 05:19:56     55s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/03 05:19:56     55s] Offset for stripe breaking is set to 0.
[07/03 05:19:56     55s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/03 05:19:56     55s] 
[07/03 05:19:56     55s] Initialize fgc environment(mem: 1451.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:56     55s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:56     55s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:56     55s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.9M)
[07/03 05:19:56     55s] Starting stripe generation ...
[07/03 05:19:56     55s] Non-Default Mode Option Settings :
[07/03 05:19:56     55s]   NONE
[07/03 05:19:56     55s] Stripe generation is complete.
[07/03 05:19:56     55s] vias are now being generated.
[07/03 05:19:56     55s] addStripe created 4 wires.
[07/03 05:19:56     55s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[07/03 05:19:56     55s] +--------+----------------+----------------+
[07/03 05:19:56     55s] |  Layer |     Created    |     Deleted    |
[07/03 05:19:56     55s] +--------+----------------+----------------+
[07/03 05:19:56     55s] |  Via8  |       16       |        0       |
[07/03 05:19:56     55s] | Metal9 |        4       |       NA       |
[07/03 05:19:56     55s] +--------+----------------+----------------+
[07/03 05:20:00     56s] <CMD> editSplit
[07/03 05:20:00     56s] #create default rule from bind_ndr_rule rule=0x7f47ab56d240 0x7f47b0e5eff0
[07/03 05:20:00     56s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[07/03 05:20:42     59s] <CMD> addWellTap -cell FILL2 -cellInterval 30 -prefix WELLTAP
[07/03 05:20:42     59s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1452.7M, EPOCH TIME: 1688376042.986160
[07/03 05:20:42     59s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1452.7M, EPOCH TIME: 1688376042.986221
[07/03 05:20:42     59s] Processing tracks to init pin-track alignment.
[07/03 05:20:42     59s] z: 2, totalTracks: 1
[07/03 05:20:42     59s] z: 4, totalTracks: 1
[07/03 05:20:42     59s] z: 6, totalTracks: 1
[07/03 05:20:42     59s] z: 8, totalTracks: 1
[07/03 05:20:43     59s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 05:20:43     59s] All LLGs are deleted
[07/03 05:20:43     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1452.7M, EPOCH TIME: 1688376043.023796
[07/03 05:20:43     59s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1452.7M, EPOCH TIME: 1688376043.023968
[07/03 05:20:43     59s] # Building counter llgBox search-tree.
[07/03 05:20:43     59s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1452.7M, EPOCH TIME: 1688376043.024005
[07/03 05:20:43     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1452.7M, EPOCH TIME: 1688376043.024085
[07/03 05:20:43     59s] Max number of tech site patterns supported in site array is 256.
[07/03 05:20:43     59s] Core basic site is gsclib090site
[07/03 05:20:43     59s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1452.7M, EPOCH TIME: 1688376043.029168
[07/03 05:20:43     59s] After signature check, allow fast init is false, keep pre-filter is false.
[07/03 05:20:43     59s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/03 05:20:43     59s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1452.7M, EPOCH TIME: 1688376043.029225
[07/03 05:20:43     59s] Use non-trimmed site array because memory saving is not enough.
[07/03 05:20:43     59s] SiteArray: non-trimmed site array dimensions = 5 x 56
[07/03 05:20:43     59s] SiteArray: use 8,192 bytes
[07/03 05:20:43     59s] SiteArray: current memory after site array memory allocation 1452.7M
[07/03 05:20:43     59s] SiteArray: FP blocked sites are writable
[07/03 05:20:43     59s] Estimated cell power/ground rail width = 0.326 um
[07/03 05:20:43     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/03 05:20:43     59s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1452.7M, EPOCH TIME: 1688376043.029636
[07/03 05:20:43     59s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1452.7M, EPOCH TIME: 1688376043.029672
[07/03 05:20:43     59s] SiteArray: number of non floorplan blocked sites for llg default is 280
[07/03 05:20:43     59s] Atter site array init, number of instance map data is 0.
[07/03 05:20:43     59s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1452.7M, EPOCH TIME: 1688376043.030122
[07/03 05:20:43     59s] 
[07/03 05:20:43     59s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:20:43     59s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1452.7M, EPOCH TIME: 1688376043.030201
[07/03 05:20:43     59s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1452.7M, EPOCH TIME: 1688376043.030213
[07/03 05:20:43     59s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1452.7M, EPOCH TIME: 1688376043.030225
[07/03 05:20:43     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1452.7MB).
[07/03 05:20:43     59s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.044, REAL:0.044, MEM:1452.7M, EPOCH TIME: 1688376043.030257
[07/03 05:20:43     59s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.044, REAL:0.044, MEM:1452.7M, EPOCH TIME: 1688376043.030267
[07/03 05:20:43     59s] **WARN: (IMPSP-5134):	Setting cellInterval to 29.870 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[07/03 05:20:43     59s] Type 'man IMPSP-5134' for more detail.
[07/03 05:20:43     59s] For 10 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1452.7M, EPOCH TIME: 1688376043.030684
[07/03 05:20:43     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:20:43     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] All LLGs are deleted
[07/03 05:20:43     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:20:43     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1452.7M, EPOCH TIME: 1688376043.031052
[07/03 05:20:43     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1452.7M, EPOCH TIME: 1688376043.031183
[07/03 05:20:43     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1452.7M, EPOCH TIME: 1688376043.031708
[07/03 05:20:43     59s] Inserted 10 well-taps <FILL2> cells (prefix WELLTAP).
[07/03 05:21:01     60s] <CMD> addEndCap -preCap FILL1 -postCap FILL4 -prefix ENDCAP
[07/03 05:21:01     60s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[07/03 05:21:01     60s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/03 05:21:01     60s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/03 05:21:01     60s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[07/03 05:21:01     60s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/03 05:21:01     60s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/03 05:21:01     60s] # Resetting pin-track-align track data.
[07/03 05:21:01     60s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1459.9M, EPOCH TIME: 1688376061.692712
[07/03 05:21:01     60s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1459.9M, EPOCH TIME: 1688376061.692753
[07/03 05:21:01     60s] Processing tracks to init pin-track alignment.
[07/03 05:21:01     60s] z: 2, totalTracks: 1
[07/03 05:21:01     60s] z: 4, totalTracks: 1
[07/03 05:21:01     60s] z: 6, totalTracks: 1
[07/03 05:21:01     60s] z: 8, totalTracks: 1
[07/03 05:21:01     60s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 05:21:01     60s] All LLGs are deleted
[07/03 05:21:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1459.9M, EPOCH TIME: 1688376061.694298
[07/03 05:21:01     60s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.694487
[07/03 05:21:01     60s] # Building counter llgBox search-tree.
[07/03 05:21:01     60s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1459.9M, EPOCH TIME: 1688376061.694517
[07/03 05:21:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1459.9M, EPOCH TIME: 1688376061.694617
[07/03 05:21:01     60s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:01     60s] Core basic site is gsclib090site
[07/03 05:21:01     60s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1459.9M, EPOCH TIME: 1688376061.699898
[07/03 05:21:01     60s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:21:01     60s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/03 05:21:01     60s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.699947
[07/03 05:21:01     60s] SiteArray: non-trimmed site array dimensions = 5 x 56
[07/03 05:21:01     60s] SiteArray: use 8,192 bytes
[07/03 05:21:01     60s] SiteArray: current memory after site array memory allocation 1459.9M
[07/03 05:21:01     60s] SiteArray: FP blocked sites are writable
[07/03 05:21:01     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/03 05:21:01     60s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1459.9M, EPOCH TIME: 1688376061.700248
[07/03 05:21:01     60s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.700276
[07/03 05:21:01     60s] SiteArray: number of non floorplan blocked sites for llg default is 280
[07/03 05:21:01     60s] Atter site array init, number of instance map data is 0.
[07/03 05:21:01     60s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1459.9M, EPOCH TIME: 1688376061.700728
[07/03 05:21:01     60s] 
[07/03 05:21:01     60s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:01     60s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1459.9M, EPOCH TIME: 1688376061.700883
[07/03 05:21:01     60s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1459.9M, EPOCH TIME: 1688376061.700898
[07/03 05:21:01     60s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.700916
[07/03 05:21:01     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1459.9MB).
[07/03 05:21:01     60s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1459.9M, EPOCH TIME: 1688376061.700940
[07/03 05:21:01     60s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.008, REAL:0.008, MEM:1459.9M, EPOCH TIME: 1688376061.700950
[07/03 05:21:01     60s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1459.9M, EPOCH TIME: 1688376061.700986
[07/03 05:21:01     60s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.700999
[07/03 05:21:01     60s] Minimum row-size in sites for endcap insertion = 6.
[07/03 05:21:01     60s] Minimum number of sites for row blockage       = 1.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 6.090).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL4) at (21.170, 6.090).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 8.700).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL4) at (21.170, 8.700).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 11.310).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL4) at (21.170, 11.310).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 13.920).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL4) at (21.170, 13.920).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 16.530).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL4) at (21.170, 16.530).
[07/03 05:21:01     60s] Type 'man IMPSP-5119' for more detail.
[07/03 05:21:01     60s] Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
[07/03 05:21:01     60s] Inserted 0 post-endcap <FILL4> cells (prefix ENDCAP).
[07/03 05:21:01     60s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[07/03 05:21:01     60s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[07/03 05:21:01     60s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1459.9M, EPOCH TIME: 1688376061.701363
[07/03 05:21:01     60s] For 0 new insts, *** Applied 0 GNC rules.
[07/03 05:21:01     60s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.701408
[07/03 05:21:01     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1459.9M, EPOCH TIME: 1688376061.701419
[07/03 05:21:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:21:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] All LLGs are deleted
[07/03 05:21:01     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:01     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1459.9M, EPOCH TIME: 1688376061.701762
[07/03 05:21:01     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1459.9M, EPOCH TIME: 1688376061.701896
[07/03 05:21:01     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1452.9M, EPOCH TIME: 1688376061.702604
[07/03 05:21:18     61s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/03 05:21:18     62s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[07/03 05:21:18     62s] *** Begin SPECIAL ROUTE on Mon Jul  3 05:21:18 2023 ***
[07/03 05:21:18     62s] SPECIAL ROUTE ran on directory: /home/student/Documents/RTL2GDS_Counter
[07/03 05:21:18     62s] SPECIAL ROUTE ran on machine: cad16 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[07/03 05:21:18     62s] 
[07/03 05:21:18     62s] Begin option processing ...
[07/03 05:21:18     62s] srouteConnectPowerBump set to false
[07/03 05:21:18     62s] routeSelectNet set to "VDD VSS"
[07/03 05:21:18     62s] routeSpecial set to true
[07/03 05:21:18     62s] srouteBlockPin set to "useLef"
[07/03 05:21:18     62s] srouteBottomLayerLimit set to 1
[07/03 05:21:18     62s] srouteBottomTargetLayerLimit set to 1
[07/03 05:21:18     62s] srouteConnectConverterPin set to false
[07/03 05:21:18     62s] srouteCrossoverViaBottomLayer set to 1
[07/03 05:21:18     62s] srouteCrossoverViaTopLayer set to 9
[07/03 05:21:18     62s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/03 05:21:18     62s] srouteFollowCorePinEnd set to 3
[07/03 05:21:18     62s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 05:21:18     62s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/03 05:21:18     62s] sroutePadPinAllPorts set to true
[07/03 05:21:18     62s] sroutePreserveExistingRoutes set to true
[07/03 05:21:18     62s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 05:21:18     62s] srouteStopBlockPin set to "nearestTarget"
[07/03 05:21:18     62s] srouteTopLayerLimit set to 9
[07/03 05:21:18     62s] srouteTopTargetLayerLimit set to 9
[07/03 05:21:18     62s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2965.00 megs.
[07/03 05:21:18     62s] 
[07/03 05:21:18     62s] Reading DB technology information...
[07/03 05:21:18     62s] Finished reading DB technology information.
[07/03 05:21:18     62s] Reading floorplan and netlist information...
[07/03 05:21:18     62s] Finished reading floorplan and netlist information.
[07/03 05:21:19     62s] Read in 19 layers, 9 routing layers, 1 overlap layer
[07/03 05:21:19     62s] Read in 1 nondefault rule, 0 used
[07/03 05:21:19     62s] Read in 487 macros, 10 used
[07/03 05:21:19     62s] Read in 18 components
[07/03 05:21:19     62s]   18 core components: 8 unplaced, 0 placed, 10 fixed
[07/03 05:21:19     62s] Read in 6 logical pins
[07/03 05:21:19     62s] Read in 6 nets
[07/03 05:21:19     62s] Read in 2 special nets, 2 routed
[07/03 05:21:19     62s] Read in 36 terminals
[07/03 05:21:19     62s] 2 nets selected.
[07/03 05:21:19     62s] 
[07/03 05:21:19     62s] Begin power routing ...
[07/03 05:21:19     62s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/03 05:21:19     62s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 05:21:19     62s] Type 'man IMPSR-1256' for more detail.
[07/03 05:21:19     62s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 05:21:19     62s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/03 05:21:19     62s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 05:21:19     62s] Type 'man IMPSR-1256' for more detail.
[07/03 05:21:19     62s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 05:21:19     62s] CPU time for VDD FollowPin 0 seconds
[07/03 05:21:19     62s] CPU time for VSS FollowPin 0 seconds
[07/03 05:21:19     62s]   Number of IO ports routed: 0
[07/03 05:21:19     62s]   Number of Block ports routed: 0
[07/03 05:21:19     62s]   Number of Stripe ports routed: 0
[07/03 05:21:19     62s]   Number of Core ports routed: 12
[07/03 05:21:19     62s]   Number of Pad ports routed: 0
[07/03 05:21:19     62s]   Number of Power Bump ports routed: 0
[07/03 05:21:19     62s]   Number of Followpin connections: 6
[07/03 05:21:19     62s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2970.00 megs.
[07/03 05:21:19     62s] 
[07/03 05:21:19     62s] 
[07/03 05:21:19     62s] 
[07/03 05:21:19     62s]  Begin updating DB with routing results ...
[07/03 05:21:19     62s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/03 05:21:19     62s] Pin and blockage extraction finished
[07/03 05:21:19     62s] 
[07/03 05:21:19     62s] sroute created 18 wires.
[07/03 05:21:19     62s] ViaGen created 84 vias, deleted 0 via to avoid violation.
[07/03 05:21:19     62s] +--------+----------------+----------------+
[07/03 05:21:19     62s] |  Layer |     Created    |     Deleted    |
[07/03 05:21:19     62s] +--------+----------------+----------------+
[07/03 05:21:19     62s] | Metal1 |       18       |       NA       |
[07/03 05:21:19     62s] |  Via1  |       12       |        0       |
[07/03 05:21:19     62s] |  Via2  |       12       |        0       |
[07/03 05:21:19     62s] |  Via3  |       12       |        0       |
[07/03 05:21:19     62s] |  Via4  |       12       |        0       |
[07/03 05:21:19     62s] |  Via5  |       12       |        0       |
[07/03 05:21:19     62s] |  Via6  |       12       |        0       |
[07/03 05:21:19     62s] |  Via7  |       12       |        0       |
[07/03 05:21:19     62s] +--------+----------------+----------------+
[07/03 05:21:42     63s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/03 05:21:42     63s] <CMD> setEndCapMode -reset
[07/03 05:21:42     63s] <CMD> setEndCapMode -boundary_tap false
[07/03 05:21:42     63s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/03 05:21:42     63s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/03 05:21:42     63s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/03 05:21:42     63s] <CMD> setPlaceMode -reset
[07/03 05:21:42     63s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/03 05:21:44     64s] <CMD> setPlaceMode -fp false
[07/03 05:21:44     64s] <CMD> place_design
[07/03 05:21:44     64s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:04.0/0:09:58.0 (0.1), mem = 1465.8M
[07/03 05:21:44     64s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4, percentage of missing scan cell = 0.00% (0 / 4)
[07/03 05:21:44     64s] #Start colorize_geometry on Mon Jul  3 05:21:44 2023
[07/03 05:21:44     64s] #
[07/03 05:21:44     64s] ### Time Record (colorize_geometry) is installed.
[07/03 05:21:44     64s] ### Time Record (Pre Callback) is installed.
[07/03 05:21:44     64s] ### Time Record (Pre Callback) is uninstalled.
[07/03 05:21:44     64s] ### Time Record (DB Import) is installed.
[07/03 05:21:44     64s] ### info: trigger incremental cell import ( 487 new cells ).
[07/03 05:21:44     64s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[07/03 05:21:44     64s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1423457573 placement=1765117336 pin_access=1 inst_pattern=1
[07/03 05:21:44     64s] ### Time Record (DB Import) is uninstalled.
[07/03 05:21:44     64s] ### Time Record (DB Export) is installed.
[07/03 05:21:44     64s] Extracting standard cell pins and blockage ...... 
[07/03 05:21:44     64s] Pin and blockage extraction finished
[07/03 05:21:44     64s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1423457573 placement=1765117336 pin_access=1 inst_pattern=1
[07/03 05:21:44     64s] ### Time Record (DB Export) is uninstalled.
[07/03 05:21:44     64s] ### Time Record (Post Callback) is installed.
[07/03 05:21:44     64s] ### Time Record (Post Callback) is uninstalled.
[07/03 05:21:44     64s] #
[07/03 05:21:44     64s] #colorize_geometry statistics:
[07/03 05:21:44     64s] #Cpu time = 00:00:00
[07/03 05:21:44     64s] #Elapsed time = 00:00:00
[07/03 05:21:44     64s] #Increased memory = 5.87 (MB)
[07/03 05:21:44     64s] #Total memory = 1494.89 (MB)
[07/03 05:21:44     64s] #Peak memory = 1497.73 (MB)
[07/03 05:21:44     64s] #Number of warnings = 0
[07/03 05:21:44     64s] #Total number of warnings = 0
[07/03 05:21:44     64s] #Number of fails = 0
[07/03 05:21:44     64s] #Total number of fails = 0
[07/03 05:21:44     64s] #Complete colorize_geometry on Mon Jul  3 05:21:44 2023
[07/03 05:21:44     64s] #
[07/03 05:21:44     64s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[07/03 05:21:44     64s] ### Time Record (colorize_geometry) is uninstalled.
[07/03 05:21:44     64s] ### 
[07/03 05:21:44     64s] ###   Scalability Statistics
[07/03 05:21:44     64s] ### 
[07/03 05:21:44     64s] ### ------------------------+----------------+----------------+----------------+
[07/03 05:21:44     64s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/03 05:21:44     64s] ### ------------------------+----------------+----------------+----------------+
[07/03 05:21:44     64s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/03 05:21:44     64s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/03 05:21:44     64s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/03 05:21:44     64s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/03 05:21:44     64s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/03 05:21:44     64s] ### ------------------------+----------------+----------------+----------------+
[07/03 05:21:44     64s] ### 
[07/03 05:21:44     64s] *** Starting placeDesign default flow ***
[07/03 05:21:44     64s] ### Creating LA Mngr. totSessionCpu=0:01:04 mem=1480.8M
[07/03 05:21:44     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:04 mem=1480.8M
[07/03 05:21:44     64s] *** Start deleteBufferTree ***
[07/03 05:21:44     64s] Info: Detect buffers to remove automatically.
[07/03 05:21:44     64s] Analyzing netlist ...
[07/03 05:21:44     64s] Updating netlist
[07/03 05:21:44     64s] 
[07/03 05:21:44     64s] *summary: 0 instances (buffers/inverters) removed
[07/03 05:21:44     64s] *** Finish deleteBufferTree (0:00:00.1) ***
[07/03 05:21:44     64s] **INFO: Enable pre-place timing setting for timing analysis
[07/03 05:21:44     64s] Set Using Default Delay Limit as 101.
[07/03 05:21:44     64s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/03 05:21:44     64s] Set Default Net Delay as 0 ps.
[07/03 05:21:44     64s] Set Default Net Load as 0 pF. 
[07/03 05:21:44     64s] Set Default Input Pin Transition as 1 ps.
[07/03 05:21:44     64s] **INFO: Analyzing IO path groups for slack adjustment
[07/03 05:21:44     64s] Effort level <high> specified for reg2reg_tmp.33711 path_group
[07/03 05:21:44     64s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 05:21:45     64s] AAE DB initialization (MEM=1572.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/03 05:21:45     64s] #################################################################################
[07/03 05:21:45     64s] # Design Stage: PreRoute
[07/03 05:21:45     64s] # Design Name: counter
[07/03 05:21:45     64s] # Design Mode: 90nm
[07/03 05:21:45     64s] # Analysis Mode: MMMC Non-OCV 
[07/03 05:21:45     64s] # Parasitics Mode: No SPEF/RCDB 
[07/03 05:21:45     64s] # Signoff Settings: SI Off 
[07/03 05:21:45     64s] #################################################################################
[07/03 05:21:45     64s] Calculate delays in BcWc mode...
[07/03 05:21:45     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1587.3M, InitMEM = 1586.3M)
[07/03 05:21:45     64s] Start delay calculation (fullDC) (1 T). (MEM=1587.31)
[07/03 05:21:45     64s] Start AAE Lib Loading. (MEM=1587.31)
[07/03 05:21:45     64s] End AAE Lib Loading. (MEM=1625.47 CPU=0:00:00.0 Real=0:00:00.0)
[07/03 05:21:45     64s] End AAE Lib Interpolated Model. (MEM=1625.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:21:45     64s] Total number of fetched objects 17
[07/03 05:21:45     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:21:45     64s] End delay calculation. (MEM=1725.41 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:21:45     64s] End delay calculation (fullDC). (MEM=1725.41 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:21:45     64s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1725.4M) ***
[07/03 05:21:45     64s] **INFO: Disable pre-place timing setting for timing analysis
[07/03 05:21:45     64s] Set Using Default Delay Limit as 1000.
[07/03 05:21:45     64s] Set Default Net Delay as 1000 ps.
[07/03 05:21:45     64s] Set Default Input Pin Transition as 0.1 ps.
[07/03 05:21:45     64s] Set Default Net Load as 0.5 pF. 
[07/03 05:21:45     64s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/03 05:21:45     64s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1707.9M, EPOCH TIME: 1688376105.316710
[07/03 05:21:45     64s] Deleted 0 physical inst  (cell - / prefix -).
[07/03 05:21:45     64s] Did not delete 10 physical insts as they were marked preplaced.
[07/03 05:21:45     64s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1688376105.316776
[07/03 05:21:45     64s] INFO: #ExclusiveGroups=0
[07/03 05:21:45     64s] INFO: There are no Exclusive Groups.
[07/03 05:21:45     64s] *** Starting "NanoPlace(TM) placement v#6 (mem=1707.9M)" ...
[07/03 05:21:45     64s] Wait...
[07/03 05:21:46     65s] *** Build Buffered Sizing Timing Model
[07/03 05:21:46     65s] (cpu=0:00:00.8 mem=1715.9M) ***
[07/03 05:21:46     65s] *** Build Virtual Sizing Timing Model
[07/03 05:21:46     65s] (cpu=0:00:00.9 mem=1715.9M) ***
[07/03 05:21:46     65s] No user-set net weight.
[07/03 05:21:46     65s] Net fanout histogram:
[07/03 05:21:46     65s] 2		: 8 (47.1%) nets
[07/03 05:21:46     65s] 3		: 2 (11.8%) nets
[07/03 05:21:46     65s] 4     -	14	: 7 (41.2%) nets
[07/03 05:21:46     65s] 15    -	39	: 0 (0.0%) nets
[07/03 05:21:46     65s] 40    -	79	: 0 (0.0%) nets
[07/03 05:21:46     65s] 80    -	159	: 0 (0.0%) nets
[07/03 05:21:46     65s] 160   -	319	: 0 (0.0%) nets
[07/03 05:21:46     65s] 320   -	639	: 0 (0.0%) nets
[07/03 05:21:46     65s] 640   -	1279	: 0 (0.0%) nets
[07/03 05:21:46     65s] 1280  -	2559	: 0 (0.0%) nets
[07/03 05:21:46     65s] 2560  -	5119	: 0 (0.0%) nets
[07/03 05:21:46     65s] 5120+		: 0 (0.0%) nets
[07/03 05:21:46     65s] no activity file in design. spp won't run.
[07/03 05:21:46     65s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/03 05:21:46     65s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/03 05:21:46     65s] Define the scan chains before using this option.
[07/03 05:21:46     65s] Type 'man IMPSP-9042' for more detail.
[07/03 05:21:46     65s] Processing tracks to init pin-track alignment.
[07/03 05:21:46     65s] z: 2, totalTracks: 1
[07/03 05:21:46     65s] z: 4, totalTracks: 1
[07/03 05:21:46     65s] z: 6, totalTracks: 1
[07/03 05:21:46     65s] z: 8, totalTracks: 1
[07/03 05:21:46     65s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 05:21:46     65s] All LLGs are deleted
[07/03 05:21:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:46     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1715.9M, EPOCH TIME: 1688376106.187130
[07/03 05:21:46     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.187273
[07/03 05:21:46     65s] # Building counter llgBox search-tree.
[07/03 05:21:46     65s] #std cell=23 (10 fixed + 13 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[07/03 05:21:46     65s] #ioInst=0 #net=17 #term=56 #term/net=3.29, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[07/03 05:21:46     65s] stdCell: 23 single + 0 double + 0 multi
[07/03 05:21:46     65s] Total standard cell length = 0.0539 (mm), area = 0.0001 (mm^2)
[07/03 05:21:46     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1715.9M, EPOCH TIME: 1688376106.187471
[07/03 05:21:46     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:46     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:46     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1715.9M, EPOCH TIME: 1688376106.187571
[07/03 05:21:46     65s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:46     65s] Core basic site is gsclib090site
[07/03 05:21:46     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1715.9M, EPOCH TIME: 1688376106.192396
[07/03 05:21:46     65s] After signature check, allow fast init is false, keep pre-filter is true.
[07/03 05:21:46     65s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/03 05:21:46     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.192449
[07/03 05:21:46     65s] SiteArray: non-trimmed site array dimensions = 5 x 56
[07/03 05:21:46     65s] SiteArray: use 8,192 bytes
[07/03 05:21:46     65s] SiteArray: current memory after site array memory allocation 1715.9M
[07/03 05:21:46     65s] SiteArray: FP blocked sites are writable
[07/03 05:21:46     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/03 05:21:46     65s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1715.9M, EPOCH TIME: 1688376106.192734
[07/03 05:21:46     65s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.192765
[07/03 05:21:46     65s] SiteArray: number of non floorplan blocked sites for llg default is 280
[07/03 05:21:46     65s] Atter site array init, number of instance map data is 0.
[07/03 05:21:46     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1715.9M, EPOCH TIME: 1688376106.193173
[07/03 05:21:46     65s] 
[07/03 05:21:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:46     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1715.9M, EPOCH TIME: 1688376106.193316
[07/03 05:21:46     65s] 
[07/03 05:21:46     65s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:46     65s] Average module density = 0.638.
[07/03 05:21:46     65s] Density for the design = 0.638.
[07/03 05:21:46     65s]        = stdcell_area 166 sites (126 um^2) / alloc_area 260 sites (197 um^2).
[07/03 05:21:46     65s] Pin Density = 0.2000.
[07/03 05:21:46     65s]             = total # of pins 56 / total area 280.
[07/03 05:21:46     65s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1715.9M, EPOCH TIME: 1688376106.193438
[07/03 05:21:46     65s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193463
[07/03 05:21:46     65s] OPERPROF: Starting pre-place ADS at level 1, MEM:1715.9M, EPOCH TIME: 1688376106.193477
[07/03 05:21:46     65s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1715.9M, EPOCH TIME: 1688376106.193502
[07/03 05:21:46     65s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1715.9M, EPOCH TIME: 1688376106.193511
[07/03 05:21:46     65s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193526
[07/03 05:21:46     65s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1715.9M, EPOCH TIME: 1688376106.193536
[07/03 05:21:46     65s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1715.9M, EPOCH TIME: 1688376106.193546
[07/03 05:21:46     65s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193563
[07/03 05:21:46     65s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1715.9M, EPOCH TIME: 1688376106.193572
[07/03 05:21:46     65s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193584
[07/03 05:21:46     65s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193594
[07/03 05:21:46     65s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193603
[07/03 05:21:46     65s] ADSU 0.638 -> 0.638. site 260.000 -> 260.000. GS 20.880
[07/03 05:21:46     65s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1715.9M, EPOCH TIME: 1688376106.193631
[07/03 05:21:46     65s] OPERPROF: Starting spMPad at level 1, MEM:1698.9M, EPOCH TIME: 1688376106.193786
[07/03 05:21:46     65s] OPERPROF:   Starting spContextMPad at level 2, MEM:1698.9M, EPOCH TIME: 1688376106.193799
[07/03 05:21:46     65s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1698.9M, EPOCH TIME: 1688376106.193807
[07/03 05:21:46     65s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1698.9M, EPOCH TIME: 1688376106.193816
[07/03 05:21:46     65s] Initial padding reaches pin density 0.375 for top
[07/03 05:21:46     65s] InitPadU 0.638 -> 0.792 for top
[07/03 05:21:46     65s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1698.9M, EPOCH TIME: 1688376106.193914
[07/03 05:21:46     65s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1698.9M, EPOCH TIME: 1688376106.193928
[07/03 05:21:46     65s] === lastAutoLevel = 4 
[07/03 05:21:46     65s] OPERPROF: Starting spInitNetWt at level 1, MEM:1698.9M, EPOCH TIME: 1688376106.193963
[07/03 05:21:46     65s] no activity file in design. spp won't run.
[07/03 05:21:46     65s] [spp] 0
[07/03 05:21:46     65s] [adp] 0:1:1:3
[07/03 05:21:46     65s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.041, REAL:0.042, MEM:1727.2M, EPOCH TIME: 1688376106.235508
[07/03 05:21:46     65s] Clock gating cells determined by native netlist tracing.
[07/03 05:21:46     65s] no activity file in design. spp won't run.
[07/03 05:21:46     65s] no activity file in design. spp won't run.
[07/03 05:21:46     65s] Effort level <high> specified for reg2reg path_group
[07/03 05:21:46     65s] OPERPROF: Starting npMain at level 1, MEM:1731.2M, EPOCH TIME: 1688376106.266996
[07/03 05:21:47     65s] OPERPROF:   Starting npPlace at level 2, MEM:1739.2M, EPOCH TIME: 1688376107.267903
[07/03 05:21:47     65s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[07/03 05:21:47     65s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[07/03 05:21:47     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1739.2M
[07/03 05:21:47     65s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[07/03 05:21:47     65s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[07/03 05:21:47     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1739.2M
[07/03 05:21:47     65s] exp_mt_sequential is set from setPlaceMode option to 1
[07/03 05:21:47     65s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/03 05:21:47     65s] place_exp_mt_interval set to default 32
[07/03 05:21:47     65s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/03 05:21:47     65s] Iteration  3: Total net bbox = 4.838e-02 (2.42e-02 2.42e-02)
[07/03 05:21:47     65s]               Est.  stn bbox = 5.050e-02 (2.51e-02 2.54e-02)
[07/03 05:21:47     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1740.7M
[07/03 05:21:47     65s] Total number of setup views is 1.
[07/03 05:21:47     65s] Total number of active setup views is 1.
[07/03 05:21:47     65s] Active setup views:
[07/03 05:21:47     65s]     Wc
[07/03 05:21:47     65s] Iteration  4: Total net bbox = 1.087e+02 (5.53e+01 5.34e+01)
[07/03 05:21:47     65s]               Est.  stn bbox = 1.149e+02 (5.87e+01 5.62e+01)
[07/03 05:21:47     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1740.7M
[07/03 05:21:47     65s] Iteration  5: Total net bbox = 1.563e+02 (9.05e+01 6.58e+01)
[07/03 05:21:47     65s]               Est.  stn bbox = 1.632e+02 (9.45e+01 6.87e+01)
[07/03 05:21:47     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1740.7M
[07/03 05:21:47     65s] OPERPROF:   Finished npPlace at level 2, CPU:0.017, REAL:0.016, MEM:1740.7M, EPOCH TIME: 1688376107.283624
[07/03 05:21:47     65s] OPERPROF: Finished npMain at level 1, CPU:0.024, REAL:1.017, MEM:1740.7M, EPOCH TIME: 1688376107.283805
[07/03 05:21:47     65s] [adp] clock
[07/03 05:21:47     65s] [adp] weight, nr nets, wire length
[07/03 05:21:47     65s] [adp]      0        1  37.098500
[07/03 05:21:47     65s] [adp] data
[07/03 05:21:47     65s] [adp] weight, nr nets, wire length
[07/03 05:21:47     65s] [adp]      0       16  269.987500
[07/03 05:21:47     65s] [adp] 0.000000|0.000000|0.000000
[07/03 05:21:47     65s] Iteration  6: Total net bbox = 2.134e+02 (1.12e+02 1.01e+02)
[07/03 05:21:47     65s]               Est.  stn bbox = 2.269e+02 (1.20e+02 1.07e+02)
[07/03 05:21:47     65s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1740.7M
[07/03 05:21:47     65s] *** cost = 2.134e+02 (1.12e+02 1.01e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[07/03 05:21:47     65s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[07/03 05:21:47     65s] Saved padding area to DB
[07/03 05:21:47     65s] All LLGs are deleted
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1740.7M, EPOCH TIME: 1688376107.298284
[07/03 05:21:47     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.298440
[07/03 05:21:47     65s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[07/03 05:21:47     65s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[07/03 05:21:47     65s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/03 05:21:47     65s] Type 'man IMPSP-9025' for more detail.
[07/03 05:21:47     65s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1740.7M, EPOCH TIME: 1688376107.299332
[07/03 05:21:47     65s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1740.7M, EPOCH TIME: 1688376107.299364
[07/03 05:21:47     65s] Processing tracks to init pin-track alignment.
[07/03 05:21:47     65s] z: 2, totalTracks: 1
[07/03 05:21:47     65s] z: 4, totalTracks: 1
[07/03 05:21:47     65s] z: 6, totalTracks: 1
[07/03 05:21:47     65s] z: 8, totalTracks: 1
[07/03 05:21:47     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 05:21:47     65s] All LLGs are deleted
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1740.7M, EPOCH TIME: 1688376107.300819
[07/03 05:21:47     65s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.300953
[07/03 05:21:47     65s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1740.7M, EPOCH TIME: 1688376107.300976
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1740.7M, EPOCH TIME: 1688376107.301069
[07/03 05:21:47     65s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:47     65s] Core basic site is gsclib090site
[07/03 05:21:47     65s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1740.7M, EPOCH TIME: 1688376107.306125
[07/03 05:21:47     65s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:21:47     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:21:47     65s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.306180
[07/03 05:21:47     65s] Fast DP-INIT is on for default
[07/03 05:21:47     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/03 05:21:47     65s] Atter site array init, number of instance map data is 0.
[07/03 05:21:47     65s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1740.7M, EPOCH TIME: 1688376107.306835
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:47     65s] OPERPROF:       Starting CMU at level 4, MEM:1740.7M, EPOCH TIME: 1688376107.306971
[07/03 05:21:47     65s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.307123
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 05:21:47     65s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1740.7M, EPOCH TIME: 1688376107.307158
[07/03 05:21:47     65s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1740.7M, EPOCH TIME: 1688376107.307170
[07/03 05:21:47     65s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.307182
[07/03 05:21:47     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1740.7MB).
[07/03 05:21:47     65s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1740.7M, EPOCH TIME: 1688376107.307213
[07/03 05:21:47     65s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:1740.7M, EPOCH TIME: 1688376107.307227
[07/03 05:21:47     65s] TDRefine: refinePlace mode is spiral
[07/03 05:21:47     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.33711.1
[07/03 05:21:47     65s] OPERPROF: Starting RefinePlace at level 1, MEM:1740.7M, EPOCH TIME: 1688376107.307247
[07/03 05:21:47     65s] *** Starting refinePlace (0:01:06 mem=1740.7M) ***
[07/03 05:21:47     65s] Total net bbox length = 2.215e+02 (1.168e+02 1.047e+02) (ext = 5.891e+01)
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:47     65s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 05:21:47     65s] (I)      Default pattern map key = counter_default.
[07/03 05:21:47     65s] (I)      Default pattern map key = counter_default.
[07/03 05:21:47     65s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1740.7M, EPOCH TIME: 1688376107.308469
[07/03 05:21:47     65s] Starting refinePlace ...
[07/03 05:21:47     65s] (I)      Default pattern map key = counter_default.
[07/03 05:21:47     65s] (I)      Default pattern map key = counter_default.
[07/03 05:21:47     65s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1740.7M, EPOCH TIME: 1688376107.309388
[07/03 05:21:47     65s] DDP initSite1 nrRow 5 nrJob 5
[07/03 05:21:47     65s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1740.7M, EPOCH TIME: 1688376107.309411
[07/03 05:21:47     65s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.309422
[07/03 05:21:47     65s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1740.7M, EPOCH TIME: 1688376107.309433
[07/03 05:21:47     65s] DDP markSite nrRow 5 nrJob 5
[07/03 05:21:47     65s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.309444
[07/03 05:21:47     65s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.309453
[07/03 05:21:47     65s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1740.7M, EPOCH TIME: 1688376107.309481
[07/03 05:21:47     65s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1740.7M, EPOCH TIME: 1688376107.309492
[07/03 05:21:47     65s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.309505
[07/03 05:21:47     65s] ** Cut row section cpu time 0:00:00.0.
[07/03 05:21:47     65s]  ** Cut row section real time 0:00:00.0.
[07/03 05:21:47     65s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1740.7M, EPOCH TIME: 1688376107.309520
[07/03 05:21:47     65s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 05:21:47     65s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1740.7MB) @(0:01:06 - 0:01:06).
[07/03 05:21:47     65s] Move report: preRPlace moves 13 insts, mean move: 0.92 um, max move: 2.51 um 
[07/03 05:21:47     65s] 	Max move on inst (q_reg[2]): (14.07, 6.63) --> (13.63, 8.70)
[07/03 05:21:47     65s] 	Length: 28 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX2
[07/03 05:21:47     65s] 	Violation at original loc: Placement Blockage Violation
[07/03 05:21:47     65s] wireLenOptFixPriorityInst 0 inst fixed
[07/03 05:21:47     65s] Placement tweakage begins.
[07/03 05:21:47     65s] wire length = 2.618e+02
[07/03 05:21:47     65s] wire length = 2.520e+02
[07/03 05:21:47     65s] Placement tweakage ends.
[07/03 05:21:47     65s] Move report: tweak moves 2 insts, mean move: 3.92 um, max move: 4.64 um 
[07/03 05:21:47     65s] 	Max move on inst (g221__3680): (20.59, 11.31) --> (15.95, 11.31)
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/03 05:21:47     65s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 05:21:47     65s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/03 05:21:47     65s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 05:21:47     65s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1765.7MB) @(0:01:06 - 0:01:06).
[07/03 05:21:47     65s] Move report: Detail placement moves 13 insts, mean move: 1.51 um, max move: 5.32 um 
[07/03 05:21:47     65s] 	Max move on inst (g221__3680): (20.53, 10.57) --> (15.95, 11.31)
[07/03 05:21:47     65s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1765.7MB
[07/03 05:21:47     65s] Statistics of distance of Instance movement in refine placement:
[07/03 05:21:47     65s]   maximum (X+Y) =         5.32 um
[07/03 05:21:47     65s]   inst (g221__3680) with max move: (20.5345, 10.57) -> (15.95, 11.31)
[07/03 05:21:47     65s]   mean    (X+Y) =         1.51 um
[07/03 05:21:47     65s] Summary Report:
[07/03 05:21:47     65s] Instances move: 13 (out of 13 movable)
[07/03 05:21:47     65s] Instances flipped: 0
[07/03 05:21:47     65s] Mean displacement: 1.51 um
[07/03 05:21:47     65s] Max displacement: 5.32 um (Instance: g221__3680) (20.5345, 10.57) -> (15.95, 11.31)
[07/03 05:21:47     65s] 	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
[07/03 05:21:47     65s] Total instances moved : 13
[07/03 05:21:47     65s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.006, REAL:0.006, MEM:1765.7M, EPOCH TIME: 1688376107.314607
[07/03 05:21:47     65s] Total net bbox length = 2.136e+02 (1.087e+02 1.050e+02) (ext = 5.747e+01)
[07/03 05:21:47     65s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1765.7MB
[07/03 05:21:47     65s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1765.7MB) @(0:01:06 - 0:01:06).
[07/03 05:21:47     65s] *** Finished refinePlace (0:01:06 mem=1765.7M) ***
[07/03 05:21:47     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.33711.1
[07/03 05:21:47     65s] OPERPROF: Finished RefinePlace at level 1, CPU:0.007, REAL:0.007, MEM:1765.7M, EPOCH TIME: 1688376107.314690
[07/03 05:21:47     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1765.7M, EPOCH TIME: 1688376107.314701
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] All LLGs are deleted
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1765.7M, EPOCH TIME: 1688376107.315049
[07/03 05:21:47     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1688376107.315173
[07/03 05:21:47     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1765.7M, EPOCH TIME: 1688376107.315766
[07/03 05:21:47     65s] *** End of Placement (cpu=0:00:01.0, real=0:00:02.0, mem=1765.7M) ***
[07/03 05:21:47     65s] Processing tracks to init pin-track alignment.
[07/03 05:21:47     65s] z: 2, totalTracks: 1
[07/03 05:21:47     65s] z: 4, totalTracks: 1
[07/03 05:21:47     65s] z: 6, totalTracks: 1
[07/03 05:21:47     65s] z: 8, totalTracks: 1
[07/03 05:21:47     65s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 05:21:47     65s] All LLGs are deleted
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1765.7M, EPOCH TIME: 1688376107.317056
[07/03 05:21:47     65s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1688376107.317177
[07/03 05:21:47     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1765.7M, EPOCH TIME: 1688376107.317197
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1765.7M, EPOCH TIME: 1688376107.317261
[07/03 05:21:47     65s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:47     65s] Core basic site is gsclib090site
[07/03 05:21:47     65s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1765.7M, EPOCH TIME: 1688376107.322204
[07/03 05:21:47     65s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:21:47     65s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:21:47     65s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1688376107.322252
[07/03 05:21:47     65s] Fast DP-INIT is on for default
[07/03 05:21:47     65s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/03 05:21:47     65s] Atter site array init, number of instance map data is 0.
[07/03 05:21:47     65s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1765.7M, EPOCH TIME: 1688376107.322920
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:47     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1765.7M, EPOCH TIME: 1688376107.323011
[07/03 05:21:47     65s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1765.7M, EPOCH TIME: 1688376107.323032
[07/03 05:21:47     65s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1765.7M, EPOCH TIME: 1688376107.323049
[07/03 05:21:47     65s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1688376107.323067
[07/03 05:21:47     65s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[07/03 05:21:47     65s] Density distribution unevenness ratio = 0.000%
[07/03 05:21:47     65s] Density distribution unevenness ratio (U70) = 0.000%
[07/03 05:21:47     65s] Density distribution unevenness ratio (U80) = 0.000%
[07/03 05:21:47     65s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 05:21:47     65s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1688376107.323120
[07/03 05:21:47     65s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1765.7M, EPOCH TIME: 1688376107.323130
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] All LLGs are deleted
[07/03 05:21:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:47     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1765.7M, EPOCH TIME: 1688376107.323456
[07/03 05:21:47     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1765.7M, EPOCH TIME: 1688376107.323577
[07/03 05:21:47     65s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1765.7M, EPOCH TIME: 1688376107.323951
[07/03 05:21:47     65s] *** Free Virtual Timing Model ...(mem=1765.7M)
[07/03 05:21:47     65s] Starting IO pin assignment...
[07/03 05:21:47     65s] The design is not routed. Using placement based method for pin assignment.
[07/03 05:21:47     65s] Completed IO pin assignment.
[07/03 05:21:47     65s] **INFO: Enable pre-place timing setting for timing analysis
[07/03 05:21:47     65s] Set Using Default Delay Limit as 101.
[07/03 05:21:47     65s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/03 05:21:47     65s] Set Default Net Delay as 0 ps.
[07/03 05:21:47     65s] Set Default Net Load as 0 pF. 
[07/03 05:21:47     65s] **INFO: Analyzing IO path groups for slack adjustment
[07/03 05:21:47     65s] Effort level <high> specified for reg2reg_tmp.33711 path_group
[07/03 05:21:47     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 05:21:47     65s] #################################################################################
[07/03 05:21:47     65s] # Design Stage: PreRoute
[07/03 05:21:47     65s] # Design Name: counter
[07/03 05:21:47     65s] # Design Mode: 90nm
[07/03 05:21:47     65s] # Analysis Mode: MMMC Non-OCV 
[07/03 05:21:47     65s] # Parasitics Mode: No SPEF/RCDB 
[07/03 05:21:47     65s] # Signoff Settings: SI Off 
[07/03 05:21:47     65s] #################################################################################
[07/03 05:21:47     65s] Calculate delays in BcWc mode...
[07/03 05:21:47     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 1766.7M, InitMEM = 1766.7M)
[07/03 05:21:47     65s] Start delay calculation (fullDC) (1 T). (MEM=1766.66)
[07/03 05:21:47     65s] End AAE Lib Interpolated Model. (MEM=1766.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:21:47     65s] Total number of fetched objects 17
[07/03 05:21:47     65s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:21:47     65s] End delay calculation. (MEM=1798.36 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:21:47     65s] End delay calculation (fullDC). (MEM=1798.36 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:21:47     65s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1798.4M) ***
[07/03 05:21:47     65s] **INFO: Disable pre-place timing setting for timing analysis
[07/03 05:21:47     65s] Set Using Default Delay Limit as 1000.
[07/03 05:21:47     65s] Set Default Net Delay as 1000 ps.
[07/03 05:21:47     65s] Set Default Net Load as 0.5 pF. 
[07/03 05:21:47     65s] Info: Disable timing driven in postCTS congRepair.
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] Starting congRepair ...
[07/03 05:21:47     65s] User Input Parameters:
[07/03 05:21:47     65s] - Congestion Driven    : On
[07/03 05:21:47     65s] - Timing Driven        : Off
[07/03 05:21:47     65s] - Area-Violation Based : On
[07/03 05:21:47     65s] - Start Rollback Level : -5
[07/03 05:21:47     65s] - Legalized            : On
[07/03 05:21:47     65s] - Window Based         : Off
[07/03 05:21:47     65s] - eDen incr mode       : Off
[07/03 05:21:47     65s] - Small incr mode      : Off
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1788.8M, EPOCH TIME: 1688376107.425769
[07/03 05:21:47     65s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1788.8M, EPOCH TIME: 1688376107.429184
[07/03 05:21:47     65s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1788.8M, EPOCH TIME: 1688376107.429226
[07/03 05:21:47     65s] Starting Early Global Route congestion estimation: mem = 1788.8M
[07/03 05:21:47     65s] (I)      ==================== Layers =====================
[07/03 05:21:47     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/03 05:21:47     65s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/03 05:21:47     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/03 05:21:47     65s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/03 05:21:47     65s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/03 05:21:47     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/03 05:21:47     65s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[07/03 05:21:47     65s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/03 05:21:47     65s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[07/03 05:21:47     65s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[07/03 05:21:47     65s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[07/03 05:21:47     65s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[07/03 05:21:47     65s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[07/03 05:21:47     65s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[07/03 05:21:47     65s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[07/03 05:21:47     65s] (I)      +-----+----+---------+---------+--------+-------+
[07/03 05:21:47     65s] (I)      Started Import and model ( Curr Mem: 1788.84 MB )
[07/03 05:21:47     65s] (I)      Default pattern map key = counter_default.
[07/03 05:21:47     65s] (I)      == Non-default Options ==
[07/03 05:21:47     65s] (I)      Maximum routing layer                              : 9
[07/03 05:21:47     65s] (I)      Number of threads                                  : 1
[07/03 05:21:47     65s] (I)      Use non-blocking free Dbs wires                    : false
[07/03 05:21:47     65s] (I)      Method to set GCell size                           : row
[07/03 05:21:47     65s] (I)      Counted 150 PG shapes. We will not process PG shapes layer by layer.
[07/03 05:21:47     65s] (I)      Use row-based GCell size
[07/03 05:21:47     65s] (I)      Use row-based GCell align
[07/03 05:21:47     65s] (I)      layer 0 area = 280000
[07/03 05:21:47     65s] (I)      layer 1 area = 320000
[07/03 05:21:47     65s] (I)      layer 2 area = 320000
[07/03 05:21:47     65s] (I)      layer 3 area = 320000
[07/03 05:21:47     65s] (I)      layer 4 area = 320000
[07/03 05:21:47     65s] (I)      layer 5 area = 320000
[07/03 05:21:47     65s] (I)      layer 6 area = 320000
[07/03 05:21:47     65s] (I)      layer 7 area = 800000
[07/03 05:21:47     65s] (I)      layer 8 area = 800000
[07/03 05:21:47     65s] (I)      GCell unit size   : 5220
[07/03 05:21:47     65s] (I)      GCell multiplier  : 1
[07/03 05:21:47     65s] (I)      GCell row height  : 5220
[07/03 05:21:47     65s] (I)      Actual row height : 5220
[07/03 05:21:47     65s] (I)      GCell align ref   : 12180 12180
[07/03 05:21:47     65s] [NR-eGR] Track table information for default rule: 
[07/03 05:21:47     65s] [NR-eGR] Metal1 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal2 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal3 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal4 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal5 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal6 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal7 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal8 has single uniform track structure
[07/03 05:21:47     65s] [NR-eGR] Metal9 has single uniform track structure
[07/03 05:21:47     65s] (I)      =============== Default via ================
[07/03 05:21:47     65s] (I)      +---+------------------+-------------------+
[07/03 05:21:47     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[07/03 05:21:47     65s] (I)      +---+------------------+-------------------+
[07/03 05:21:47     65s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[07/03 05:21:47     65s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[07/03 05:21:47     65s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[07/03 05:21:47     65s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[07/03 05:21:47     65s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[07/03 05:21:47     65s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[07/03 05:21:47     65s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[07/03 05:21:47     65s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[07/03 05:21:47     65s] (I)      +---+------------------+-------------------+
[07/03 05:21:47     65s] [NR-eGR] Read 236 PG shapes
[07/03 05:21:47     65s] [NR-eGR] Read 0 clock shapes
[07/03 05:21:47     65s] [NR-eGR] Read 0 other shapes
[07/03 05:21:47     65s] [NR-eGR] #Routing Blockages  : 0
[07/03 05:21:47     65s] [NR-eGR] #Instance Blockages : 0
[07/03 05:21:47     65s] [NR-eGR] #PG Blockages       : 236
[07/03 05:21:47     65s] [NR-eGR] #Halo Blockages     : 0
[07/03 05:21:47     65s] [NR-eGR] #Boundary Blockages : 0
[07/03 05:21:47     65s] [NR-eGR] #Clock Blockages    : 0
[07/03 05:21:47     65s] [NR-eGR] #Other Blockages    : 0
[07/03 05:21:47     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 05:21:47     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/03 05:21:47     65s] [NR-eGR] Read 17 nets ( ignored 0 )
[07/03 05:21:47     65s] (I)      early_global_route_priority property id does not exist.
[07/03 05:21:47     65s] (I)      Read Num Blocks=236  Num Prerouted Wires=0  Num CS=0
[07/03 05:21:47     65s] (I)      Layer 1 (V) : #blockages 24 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 2 (H) : #blockages 24 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 3 (V) : #blockages 24 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 7 (V) : #blockages 52 : #preroutes 0
[07/03 05:21:47     65s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[07/03 05:21:47     65s] (I)      Number of ignored nets                =      0
[07/03 05:21:47     65s] (I)      Number of connected nets              =      0
[07/03 05:21:47     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 05:21:47     65s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/03 05:21:47     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 05:21:47     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 05:21:47     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 05:21:47     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 05:21:47     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 05:21:47     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/03 05:21:47     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/03 05:21:47     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/03 05:21:47     65s] (I)      Ndr track 0 does not exist
[07/03 05:21:47     65s] (I)      ---------------------Grid Graph Info--------------------
[07/03 05:21:47     65s] (I)      Routing area        : (0, 0) - (56840, 50460)
[07/03 05:21:47     65s] (I)      Core area           : (12180, 12180) - (44660, 38280)
[07/03 05:21:47     65s] (I)      Site width          :   580  (dbu)
[07/03 05:21:47     65s] (I)      Row height          :  5220  (dbu)
[07/03 05:21:47     65s] (I)      GCell row height    :  5220  (dbu)
[07/03 05:21:47     65s] (I)      GCell width         :  5220  (dbu)
[07/03 05:21:47     65s] (I)      GCell height        :  5220  (dbu)
[07/03 05:21:47     65s] (I)      Grid                :    11    10     9
[07/03 05:21:47     65s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[07/03 05:21:47     65s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[07/03 05:21:47     65s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[07/03 05:21:47     65s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[07/03 05:21:47     65s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[07/03 05:21:47     65s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[07/03 05:21:47     65s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[07/03 05:21:47     65s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[07/03 05:21:47     65s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[07/03 05:21:47     65s] (I)      Total num of tracks :    87    98    87    98    87    98    87    32    28
[07/03 05:21:47     65s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[07/03 05:21:47     65s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[07/03 05:21:47     65s] (I)      --------------------------------------------------------
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] [NR-eGR] ============ Routing rule table ============
[07/03 05:21:47     65s] [NR-eGR] Rule id: 0  Nets: 17
[07/03 05:21:47     65s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/03 05:21:47     65s] (I)                    Layer    2    3    4    5    6    7     8     9 
[07/03 05:21:47     65s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[07/03 05:21:47     65s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[07/03 05:21:47     65s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[07/03 05:21:47     65s] [NR-eGR] ========================================
[07/03 05:21:47     65s] [NR-eGR] 
[07/03 05:21:47     65s] (I)      =============== Blocked Tracks ===============
[07/03 05:21:47     65s] (I)      +-------+---------+----------+---------------+
[07/03 05:21:47     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 05:21:47     65s] (I)      +-------+---------+----------+---------------+
[07/03 05:21:47     65s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 05:21:47     65s] (I)      |     2 |     980 |       86 |         8.78% |
[07/03 05:21:47     65s] (I)      |     3 |     957 |       60 |         6.27% |
[07/03 05:21:47     65s] (I)      |     4 |     980 |       86 |         8.78% |
[07/03 05:21:47     65s] (I)      |     5 |     957 |       60 |         6.27% |
[07/03 05:21:47     65s] (I)      |     6 |     980 |       86 |         8.78% |
[07/03 05:21:47     65s] (I)      |     7 |     957 |       60 |         6.27% |
[07/03 05:21:47     65s] (I)      |     8 |     320 |      117 |        36.56% |
[07/03 05:21:47     65s] (I)      |     9 |     308 |      120 |        38.96% |
[07/03 05:21:47     65s] (I)      +-------+---------+----------+---------------+
[07/03 05:21:47     65s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.84 MB )
[07/03 05:21:47     65s] (I)      Reset routing kernel
[07/03 05:21:47     65s] (I)      Started Global Routing ( Curr Mem: 1788.84 MB )
[07/03 05:21:47     65s] (I)      totalPins=56  totalGlobalPin=55 (98.21%)
[07/03 05:21:47     65s] (I)      total 2D Cap : 5996 = (2947 H, 3049 V)
[07/03 05:21:47     65s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [2, 9]
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] (I)      ============  Phase 1a Route ============
[07/03 05:21:47     65s] (I)      Usage: 80 = (40 H, 40 V) = (1.36% H, 1.31% V) = (1.044e+02um H, 1.044e+02um V)
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] (I)      ============  Phase 1b Route ============
[07/03 05:21:47     65s] (I)      Usage: 80 = (40 H, 40 V) = (1.36% H, 1.31% V) = (1.044e+02um H, 1.044e+02um V)
[07/03 05:21:47     65s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.088000e+02um
[07/03 05:21:47     65s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/03 05:21:47     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] (I)      ============  Phase 1c Route ============
[07/03 05:21:47     65s] (I)      Usage: 80 = (40 H, 40 V) = (1.36% H, 1.31% V) = (1.044e+02um H, 1.044e+02um V)
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] (I)      ============  Phase 1d Route ============
[07/03 05:21:47     65s] (I)      Usage: 80 = (40 H, 40 V) = (1.36% H, 1.31% V) = (1.044e+02um H, 1.044e+02um V)
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] (I)      ============  Phase 1e Route ============
[07/03 05:21:47     65s] (I)      Usage: 80 = (40 H, 40 V) = (1.36% H, 1.31% V) = (1.044e+02um H, 1.044e+02um V)
[07/03 05:21:47     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.088000e+02um
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] (I)      ============  Phase 1l Route ============
[07/03 05:21:47     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 05:21:47     65s] (I)      Layer  2:        852        53         0           0         891    ( 0.00%) 
[07/03 05:21:47     65s] (I)      Layer  3:        837        40         0           0         900    ( 0.00%) 
[07/03 05:21:47     65s] (I)      Layer  4:        852         0         0           0         891    ( 0.00%) 
[07/03 05:21:47     65s] (I)      Layer  5:        837         0         0           0         900    ( 0.00%) 
[07/03 05:21:47     65s] (I)      Layer  6:        852         0         0           0         891    ( 0.00%) 
[07/03 05:21:47     65s] (I)      Layer  7:        837         0         0           0         900    ( 0.00%) 
[07/03 05:21:47     65s] (I)      Layer  8:        176         0         0          42         255    (14.14%) 
[07/03 05:21:47     65s] (I)      Layer  9:        162         0         0          24         276    ( 8.00%) 
[07/03 05:21:47     65s] (I)      Total:          5405        93         0          66        5904    ( 1.11%) 
[07/03 05:21:47     65s] (I)      
[07/03 05:21:47     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 05:21:47     65s] [NR-eGR]                        OverCon            
[07/03 05:21:47     65s] [NR-eGR]                         #Gcell     %Gcell
[07/03 05:21:47     65s] [NR-eGR]        Layer             (1-0)    OverCon
[07/03 05:21:47     65s] [NR-eGR] ----------------------------------------------
[07/03 05:21:47     65s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR] ----------------------------------------------
[07/03 05:21:47     65s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/03 05:21:47     65s] [NR-eGR] 
[07/03 05:21:47     65s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.84 MB )
[07/03 05:21:47     65s] (I)      total 2D Cap : 6029 = (2964 H, 3065 V)
[07/03 05:21:47     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 05:21:47     65s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1796.8M
[07/03 05:21:47     65s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.008, REAL:0.008, MEM:1796.8M, EPOCH TIME: 1688376107.436742
[07/03 05:21:47     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:1796.8M, EPOCH TIME: 1688376107.436754
[07/03 05:21:47     65s] [hotspot] +------------+---------------+---------------+
[07/03 05:21:47     65s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 05:21:47     65s] [hotspot] +------------+---------------+---------------+
[07/03 05:21:47     65s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 05:21:47     65s] [hotspot] +------------+---------------+---------------+
[07/03 05:21:47     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 05:21:47     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 05:21:47     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1796.8M, EPOCH TIME: 1688376107.436843
[07/03 05:21:47     65s] Skipped repairing congestion.
[07/03 05:21:47     65s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1796.8M, EPOCH TIME: 1688376107.436862
[07/03 05:21:47     65s] Starting Early Global Route wiring: mem = 1796.8M
[07/03 05:21:47     65s] (I)      ============= Track Assignment ============
[07/03 05:21:47     65s] (I)      Started Track Assignment (1T) ( Curr Mem: 1796.84 MB )
[07/03 05:21:47     65s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[07/03 05:21:47     65s] (I)      Run Multi-thread track assignment
[07/03 05:21:47     65s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.84 MB )
[07/03 05:21:47     65s] (I)      Started Export ( Curr Mem: 1796.84 MB )
[07/03 05:21:47     65s] [NR-eGR]                 Length (um)  Vias 
[07/03 05:21:47     65s] [NR-eGR] ----------------------------------
[07/03 05:21:47     65s] [NR-eGR]  Metal1  (1H)             0    50 
[07/03 05:21:47     65s] [NR-eGR]  Metal2  (2V)           114    76 
[07/03 05:21:47     65s] [NR-eGR]  Metal3  (3H)           116     2 
[07/03 05:21:47     65s] [NR-eGR]  Metal4  (4V)             0     0 
[07/03 05:21:47     65s] [NR-eGR]  Metal5  (5H)             0     0 
[07/03 05:21:47     65s] [NR-eGR]  Metal6  (6V)             0     0 
[07/03 05:21:47     65s] [NR-eGR]  Metal7  (7H)             0     0 
[07/03 05:21:47     65s] [NR-eGR]  Metal8  (8V)             0     0 
[07/03 05:21:47     65s] [NR-eGR]  Metal9  (9H)             0     0 
[07/03 05:21:47     65s] [NR-eGR] ----------------------------------
[07/03 05:21:47     65s] [NR-eGR]          Total          230   128 
[07/03 05:21:47     65s] [NR-eGR] --------------------------------------------------------------------------
[07/03 05:21:47     65s] [NR-eGR] Total half perimeter of net bounding box: 205um
[07/03 05:21:47     65s] [NR-eGR] Total length: 230um, number of vias: 128
[07/03 05:21:47     65s] [NR-eGR] --------------------------------------------------------------------------
[07/03 05:21:47     65s] [NR-eGR] Total eGR-routed clock nets wire length: 35um, number of vias: 12
[07/03 05:21:47     65s] [NR-eGR] --------------------------------------------------------------------------
[07/03 05:21:47     65s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.84 MB )
[07/03 05:21:47     65s] Early Global Route wiring runtime: 0.00 seconds, mem = 1733.8M
[07/03 05:21:47     65s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.002, REAL:0.002, MEM:1733.8M, EPOCH TIME: 1688376107.438979
[07/03 05:21:47     65s] Tdgp not successfully inited but do clear! skip clearing
[07/03 05:21:47     65s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/03 05:21:47     65s] *** Finishing placeDesign default flow ***
[07/03 05:21:47     65s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1733.8M **
[07/03 05:21:47     65s] Tdgp not successfully inited but do clear! skip clearing
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] *** Summary of all messages that are not suppressed in this session:
[07/03 05:21:47     65s] Severity  ID               Count  Summary                                  
[07/03 05:21:47     65s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/03 05:21:47     65s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/03 05:21:47     65s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/03 05:21:47     65s] *** Message Summary: 4 warning(s), 0 error(s)
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.8/0:00:02.8 (0.6), totSession cpu/real = 0:01:05.9/0:10:00.9 (0.1), mem = 1733.8M
[07/03 05:21:47     65s] 
[07/03 05:21:47     65s] =============================================================================================
[07/03 05:21:47     65s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[07/03 05:21:47     65s] =============================================================================================
[07/03 05:21:47     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 05:21:47     65s] ---------------------------------------------------------------------------------------------
[07/03 05:21:47     65s] [ TimingUpdate           ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[07/03 05:21:47     65s] [ FullDelayCalc          ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 05:21:47     65s] [ MISC                   ]          0:00:02.8  (  97.1 % )     0:00:02.8 /  0:00:01.8    0.6
[07/03 05:21:47     65s] ---------------------------------------------------------------------------------------------
[07/03 05:21:47     65s]  placeDesign #1 TOTAL               0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:01.8    0.6
[07/03 05:21:47     65s] ---------------------------------------------------------------------------------------------
[07/03 05:21:47     65s] 
[07/03 05:21:59     66s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/03 05:21:59     66s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
[07/03 05:21:59     66s] AAE DB initialization (MEM=1712.42 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/03 05:21:59     66s] #optDebug: fT-S <1 1 0 0 0>
[07/03 05:21:59     66s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:06.7/0:10:12.7 (0.1), mem = 1712.4M
[07/03 05:21:59     66s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/03 05:21:59     66s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/03 05:21:59     66s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1705.4M, EPOCH TIME: 1688376119.356807
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1705.4M, EPOCH TIME: 1688376119.356884
[07/03 05:21:59     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1705.4M, EPOCH TIME: 1688376119.356900
[07/03 05:21:59     66s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1705.4M, EPOCH TIME: 1688376119.356937
[07/03 05:21:59     66s] Start to check current routing status for nets...
[07/03 05:21:59     66s] All nets are already routed correctly.
[07/03 05:21:59     66s] End to check current routing status for nets (mem=1705.4M)
[07/03 05:21:59     66s] Extraction called for design 'counter' of instances=23 and nets=19 using extraction engine 'preRoute' .
[07/03 05:21:59     66s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/03 05:21:59     66s] Type 'man IMPEXT-3530' for more detail.
[07/03 05:21:59     66s] PreRoute RC Extraction called for design counter.
[07/03 05:21:59     66s] RC Extraction called in multi-corner(1) mode.
[07/03 05:21:59     66s] RCMode: PreRoute
[07/03 05:21:59     66s]       RC Corner Indexes            0   
[07/03 05:21:59     66s] Capacitance Scaling Factor   : 1.00000 
[07/03 05:21:59     66s] Resistance Scaling Factor    : 1.00000 
[07/03 05:21:59     66s] Clock Cap. Scaling Factor    : 1.00000 
[07/03 05:21:59     66s] Clock Res. Scaling Factor    : 1.00000 
[07/03 05:21:59     66s] Shrink Factor                : 1.00000
[07/03 05:21:59     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 05:21:59     66s] Using capacitance table file ...
[07/03 05:21:59     66s] 
[07/03 05:21:59     66s] Trim Metal Layers:
[07/03 05:21:59     66s] LayerId::1 widthSet size::4
[07/03 05:21:59     66s] LayerId::2 widthSet size::4
[07/03 05:21:59     66s] LayerId::3 widthSet size::4
[07/03 05:21:59     66s] LayerId::4 widthSet size::4
[07/03 05:21:59     66s] LayerId::5 widthSet size::4
[07/03 05:21:59     66s] LayerId::6 widthSet size::4
[07/03 05:21:59     66s] LayerId::7 widthSet size::4
[07/03 05:21:59     66s] LayerId::8 widthSet size::4
[07/03 05:21:59     66s] LayerId::9 widthSet size::3
[07/03 05:21:59     66s] Updating RC grid for preRoute extraction ...
[07/03 05:21:59     66s] eee: pegSigSF::1.070000
[07/03 05:21:59     66s] Initializing multi-corner capacitance tables ... 
[07/03 05:21:59     66s] Initializing multi-corner resistance tables ...
[07/03 05:21:59     66s] eee: l::1 avDens::0.029285 usedTrk::5.271265 availTrk::180.000000 sigTrk::5.271265
[07/03 05:21:59     66s] eee: l::2 avDens::0.048555 usedTrk::4.369924 availTrk::90.000000 sigTrk::4.369924
[07/03 05:21:59     66s] eee: l::3 avDens::0.024691 usedTrk::4.444444 availTrk::180.000000 sigTrk::4.444444
[07/03 05:21:59     66s] eee: l::4 avDens::0.000123 usedTrk::0.011111 availTrk::90.000000 sigTrk::0.011111
[07/03 05:21:59     66s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:21:59     66s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:21:59     66s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:21:59     66s] eee: l::8 avDens::0.114087 usedTrk::6.845211 availTrk::60.000000 sigTrk::6.845211
[07/03 05:21:59     66s] eee: l::9 avDens::0.117139 usedTrk::7.028352 availTrk::60.000000 sigTrk::7.028352
[07/03 05:21:59     66s] {RT Default_RC 0 9 9 {8 0} 1}
[07/03 05:21:59     66s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.217791 uaWl=1.000000 uaWlH=0.001259 aWlH=0.000000 lMod=0 pMax=0.805500 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[07/03 05:21:59     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1705.422M)
[07/03 05:21:59     66s] Effort level <high> specified for reg2reg path_group
[07/03 05:21:59     66s] All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1720.0M, EPOCH TIME: 1688376119.389469
[07/03 05:21:59     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1720.0M, EPOCH TIME: 1688376119.389630
[07/03 05:21:59     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1720.0M, EPOCH TIME: 1688376119.389658
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1720.0M, EPOCH TIME: 1688376119.389753
[07/03 05:21:59     66s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:59     66s] Core basic site is gsclib090site
[07/03 05:21:59     66s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1720.0M, EPOCH TIME: 1688376119.394916
[07/03 05:21:59     66s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:21:59     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:21:59     66s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1720.0M, EPOCH TIME: 1688376119.394977
[07/03 05:21:59     66s] Fast DP-INIT is on for default
[07/03 05:21:59     66s] Atter site array init, number of instance map data is 0.
[07/03 05:21:59     66s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1720.0M, EPOCH TIME: 1688376119.395655
[07/03 05:21:59     66s] 
[07/03 05:21:59     66s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:59     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1720.0M, EPOCH TIME: 1688376119.395820
[07/03 05:21:59     66s] All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1720.0M, EPOCH TIME: 1688376119.396153
[07/03 05:21:59     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1720.0M, EPOCH TIME: 1688376119.396278
[07/03 05:21:59     66s] Starting delay calculation for Setup views
[07/03 05:21:59     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 05:21:59     66s] #################################################################################
[07/03 05:21:59     66s] # Design Stage: PreRoute
[07/03 05:21:59     66s] # Design Name: counter
[07/03 05:21:59     66s] # Design Mode: 90nm
[07/03 05:21:59     66s] # Analysis Mode: MMMC Non-OCV 
[07/03 05:21:59     66s] # Parasitics Mode: No SPEF/RCDB 
[07/03 05:21:59     66s] # Signoff Settings: SI Off 
[07/03 05:21:59     66s] #################################################################################
[07/03 05:21:59     66s] Calculate delays in BcWc mode...
[07/03 05:21:59     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 1729.5M, InitMEM = 1729.5M)
[07/03 05:21:59     66s] Start delay calculation (fullDC) (1 T). (MEM=1729.5)
[07/03 05:21:59     66s] Start AAE Lib Loading. (MEM=1729.5)
[07/03 05:21:59     66s] End AAE Lib Loading. (MEM=1748.58 CPU=0:00:00.0 Real=0:00:00.0)
[07/03 05:21:59     66s] End AAE Lib Interpolated Model. (MEM=1748.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:21:59     66s] Total number of fetched objects 17
[07/03 05:21:59     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:21:59     66s] End delay calculation. (MEM=1805.81 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:21:59     66s] End delay calculation (fullDC). (MEM=1805.81 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:21:59     66s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1805.8M) ***
[07/03 05:21:59     66s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:07 mem=1797.8M)
[07/03 05:21:59     66s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.352  |  0.437  |  0.352  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   12    |    4    |    8    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/03 05:21:59     66s] All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.2M, EPOCH TIME: 1688376119.947661
[07/03 05:21:59     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1688376119.947825
[07/03 05:21:59     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1770.2M, EPOCH TIME: 1688376119.947853
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1770.2M, EPOCH TIME: 1688376119.947944
[07/03 05:21:59     66s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:59     66s] Core basic site is gsclib090site
[07/03 05:21:59     66s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1770.2M, EPOCH TIME: 1688376119.953239
[07/03 05:21:59     66s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:21:59     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:21:59     66s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1688376119.953310
[07/03 05:21:59     66s] Fast DP-INIT is on for default
[07/03 05:21:59     66s] Atter site array init, number of instance map data is 0.
[07/03 05:21:59     66s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1770.2M, EPOCH TIME: 1688376119.953997
[07/03 05:21:59     66s] 
[07/03 05:21:59     66s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:59     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1770.2M, EPOCH TIME: 1688376119.954152
[07/03 05:21:59     66s] All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.2M, EPOCH TIME: 1688376119.954487
[07/03 05:21:59     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1688376119.954615
[07/03 05:21:59     66s] Density: 63.846%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.2M, EPOCH TIME: 1688376119.956331
[07/03 05:21:59     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1688376119.956466
[07/03 05:21:59     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1770.2M, EPOCH TIME: 1688376119.956489
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1770.2M, EPOCH TIME: 1688376119.956548
[07/03 05:21:59     66s] Max number of tech site patterns supported in site array is 256.
[07/03 05:21:59     66s] Core basic site is gsclib090site
[07/03 05:21:59     66s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1770.2M, EPOCH TIME: 1688376119.961440
[07/03 05:21:59     66s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:21:59     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:21:59     66s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1688376119.961490
[07/03 05:21:59     66s] Fast DP-INIT is on for default
[07/03 05:21:59     66s] Atter site array init, number of instance map data is 0.
[07/03 05:21:59     66s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1770.2M, EPOCH TIME: 1688376119.962152
[07/03 05:21:59     66s] 
[07/03 05:21:59     66s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:21:59     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1770.2M, EPOCH TIME: 1688376119.962238
[07/03 05:21:59     66s] All LLGs are deleted
[07/03 05:21:59     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:21:59     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:21:59     66s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1770.2M, EPOCH TIME: 1688376119.962545
[07/03 05:21:59     66s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1770.2M, EPOCH TIME: 1688376119.962671
[07/03 05:21:59     66s] Reported timing to dir timingReports
[07/03 05:21:59     66s] Total CPU time: 0.19 sec
[07/03 05:21:59     66s] Total Real time: 0.0 sec
[07/03 05:21:59     66s] Total Memory Usage: 1770.230469 Mbytes
[07/03 05:21:59     66s] Info: pop threads available for lower-level modules during optimization.
[07/03 05:21:59     66s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.2/0:00:00.6 (0.3), totSession cpu/real = 0:01:06.9/0:10:13.4 (0.1), mem = 1770.2M
[07/03 05:21:59     66s] 
[07/03 05:21:59     66s] =============================================================================================
[07/03 05:21:59     66s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[07/03 05:21:59     66s] =============================================================================================
[07/03 05:21:59     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 05:21:59     66s] ---------------------------------------------------------------------------------------------
[07/03 05:21:59     66s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 05:21:59     66s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.3 % )     0:00:00.6 /  0:00:00.1    0.2
[07/03 05:21:59     66s] [ DrvReport              ]      1   0:00:00.5  (  71.9 % )     0:00:00.5 /  0:00:00.0    0.0
[07/03 05:21:59     66s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[07/03 05:21:59     66s] [ TimingUpdate           ]      1   0:00:00.0  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 05:21:59     66s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/03 05:21:59     66s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 05:21:59     66s] [ GenerateReports        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 05:21:59     66s] [ MISC                   ]          0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 05:21:59     66s] ---------------------------------------------------------------------------------------------
[07/03 05:21:59     66s]  timeDesign #1 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.2    0.3
[07/03 05:21:59     66s] ---------------------------------------------------------------------------------------------
[07/03 05:21:59     66s] 
[07/03 05:22:24     68s] <CMD> getCTSMode -engine -quiet
[07/03 05:22:34     69s] <CMD> create_ccopt_clock_tree_spec
[07/03 05:22:34     69s] Creating clock tree spec for modes (timing configs): cons
[07/03 05:22:34     69s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/03 05:22:34     69s] 
[07/03 05:22:34     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 05:22:34     69s] Summary for sequential cells identification: 
[07/03 05:22:34     69s]   Identified SBFF number: 112
[07/03 05:22:34     69s]   Identified MBFF number: 0
[07/03 05:22:34     69s]   Identified SB Latch number: 0
[07/03 05:22:34     69s]   Identified MB Latch number: 0
[07/03 05:22:34     69s]   Not identified SBFF number: 8
[07/03 05:22:34     69s]   Not identified MBFF number: 0
[07/03 05:22:34     69s]   Not identified SB Latch number: 0
[07/03 05:22:34     69s]   Not identified MB Latch number: 0
[07/03 05:22:34     69s]   Number of sequential cells which are not FFs: 32
[07/03 05:22:34     69s]  Visiting view : Wc
[07/03 05:22:34     69s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[07/03 05:22:34     69s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[07/03 05:22:34     69s]  Visiting view : Bc
[07/03 05:22:34     69s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[07/03 05:22:34     69s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[07/03 05:22:34     69s] TLC MultiMap info (StdDelay):
[07/03 05:22:34     69s]   : min + fast + 1 + no RcCorner := 11ps
[07/03 05:22:34     69s]   : min + fast + 1 + Default_RC := 12.1ps
[07/03 05:22:34     69s]   : max + slow + 1 + no RcCorner := 33ps
[07/03 05:22:34     69s]   : max + slow + 1 + Default_RC := 36ps
[07/03 05:22:34     69s]  Setting StdDelay to: 36ps
[07/03 05:22:34     69s] 
[07/03 05:22:34     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 05:22:34     69s] Reset timing graph...
[07/03 05:22:34     69s] Ignoring AAE DB Resetting ...
[07/03 05:22:34     69s] Reset timing graph done.
[07/03 05:22:34     69s] Ignoring AAE DB Resetting ...
[07/03 05:22:34     69s] Analyzing clock structure...
[07/03 05:22:34     69s] Analyzing clock structure done.
[07/03 05:22:34     69s] Reset timing graph...
[07/03 05:22:34     69s] Ignoring AAE DB Resetting ...
[07/03 05:22:34     69s] Reset timing graph done.
[07/03 05:22:34     69s] Extracting original clock gating for clk...
[07/03 05:22:34     69s]   clock_tree clk contains 4 sinks and 0 clock gates.
[07/03 05:22:34     69s] Extracting original clock gating for clk done.
[07/03 05:22:34     69s] The skew group clk/cons was created. It contains 4 sinks and 1 sources.
[07/03 05:22:34     69s] Checking clock tree convergence...
[07/03 05:22:34     69s] Checking clock tree convergence done.
[07/03 05:22:34     69s] <CMD> ctd_win -side none -id ctd_window -unit_delay
[07/03 05:22:45     70s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/03 05:22:45     70s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
[07/03 05:22:45     70s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:10.7/0:10:58.8 (0.1), mem = 1769.3M
[07/03 05:22:45     70s] Turning off fast DC mode.
[07/03 05:22:45     70s] 
[07/03 05:22:45     70s] TimeStamp Deleting Cell Server Begin ...
[07/03 05:22:45     70s] 
[07/03 05:22:45     70s] TimeStamp Deleting Cell Server End ...
[07/03 05:22:45     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1750.3M, EPOCH TIME: 1688376165.387626
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1750.3M, EPOCH TIME: 1688376165.387662
[07/03 05:22:45     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1750.3M, EPOCH TIME: 1688376165.387677
[07/03 05:22:45     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1750.3M, EPOCH TIME: 1688376165.387710
[07/03 05:22:45     70s] Start to check current routing status for nets...
[07/03 05:22:45     70s] All nets are already routed correctly.
[07/03 05:22:45     70s] End to check current routing status for nets (mem=1750.3M)
[07/03 05:22:45     70s] Effort level <high> specified for reg2reg path_group
[07/03 05:22:45     70s] All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.1M, EPOCH TIME: 1688376165.408898
[07/03 05:22:45     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.1M, EPOCH TIME: 1688376165.409079
[07/03 05:22:45     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1762.1M, EPOCH TIME: 1688376165.409104
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1762.1M, EPOCH TIME: 1688376165.409203
[07/03 05:22:45     70s] Max number of tech site patterns supported in site array is 256.
[07/03 05:22:45     70s] Core basic site is gsclib090site
[07/03 05:22:45     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1762.1M, EPOCH TIME: 1688376165.414341
[07/03 05:22:45     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:22:45     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:22:45     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1762.1M, EPOCH TIME: 1688376165.414405
[07/03 05:22:45     70s] Fast DP-INIT is on for default
[07/03 05:22:45     70s] Atter site array init, number of instance map data is 0.
[07/03 05:22:45     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1762.1M, EPOCH TIME: 1688376165.415068
[07/03 05:22:45     70s] 
[07/03 05:22:45     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:22:45     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1762.1M, EPOCH TIME: 1688376165.415242
[07/03 05:22:45     70s] All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.1M, EPOCH TIME: 1688376165.415571
[07/03 05:22:45     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.1M, EPOCH TIME: 1688376165.415692
[07/03 05:22:45     70s] Starting delay calculation for Hold views
[07/03 05:22:45     70s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 05:22:45     70s] #################################################################################
[07/03 05:22:45     70s] # Design Stage: PreRoute
[07/03 05:22:45     70s] # Design Name: counter
[07/03 05:22:45     70s] # Design Mode: 90nm
[07/03 05:22:45     70s] # Analysis Mode: MMMC Non-OCV 
[07/03 05:22:45     70s] # Parasitics Mode: No SPEF/RCDB 
[07/03 05:22:45     70s] # Signoff Settings: SI Off 
[07/03 05:22:45     70s] #################################################################################
[07/03 05:22:45     70s] Calculate delays in BcWc mode...
[07/03 05:22:45     70s] Topological Sorting (REAL = 0:00:00.0, MEM = 1771.6M, InitMEM = 1771.6M)
[07/03 05:22:45     70s] Start delay calculation (fullDC) (1 T). (MEM=1771.59)
[07/03 05:22:45     70s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[07/03 05:22:45     70s] End AAE Lib Interpolated Model. (MEM=1771.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:22:45     70s] Total number of fetched objects 17
[07/03 05:22:45     70s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 05:22:45     70s] End delay calculation. (MEM=1804.02 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:22:45     70s] End delay calculation (fullDC). (MEM=1804.02 CPU=0:00:00.0 REAL=0:00:00.0)
[07/03 05:22:45     70s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1804.0M) ***
[07/03 05:22:45     70s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:11 mem=1804.0M)
[07/03 05:22:45     70s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.064  |  0.064  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/03 05:22:45     70s] All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.0M, EPOCH TIME: 1688376165.482987
[07/03 05:22:45     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1688376165.483149
[07/03 05:22:45     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1762.0M, EPOCH TIME: 1688376165.483176
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1762.0M, EPOCH TIME: 1688376165.483269
[07/03 05:22:45     70s] Max number of tech site patterns supported in site array is 256.
[07/03 05:22:45     70s] Core basic site is gsclib090site
[07/03 05:22:45     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1762.0M, EPOCH TIME: 1688376165.488588
[07/03 05:22:45     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:22:45     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:22:45     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1688376165.488646
[07/03 05:22:45     70s] Fast DP-INIT is on for default
[07/03 05:22:45     70s] Atter site array init, number of instance map data is 0.
[07/03 05:22:45     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1762.0M, EPOCH TIME: 1688376165.489323
[07/03 05:22:45     70s] 
[07/03 05:22:45     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:22:45     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1762.0M, EPOCH TIME: 1688376165.489480
[07/03 05:22:45     70s] All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.0M, EPOCH TIME: 1688376165.489815
[07/03 05:22:45     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1688376165.489941
[07/03 05:22:45     70s] Density: 63.846%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.0M, EPOCH TIME: 1688376165.491672
[07/03 05:22:45     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1688376165.491803
[07/03 05:22:45     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1762.0M, EPOCH TIME: 1688376165.491824
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1762.0M, EPOCH TIME: 1688376165.491884
[07/03 05:22:45     70s] Max number of tech site patterns supported in site array is 256.
[07/03 05:22:45     70s] Core basic site is gsclib090site
[07/03 05:22:45     70s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1762.0M, EPOCH TIME: 1688376165.496830
[07/03 05:22:45     70s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 05:22:45     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 05:22:45     70s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1688376165.496880
[07/03 05:22:45     70s] Fast DP-INIT is on for default
[07/03 05:22:45     70s] Atter site array init, number of instance map data is 0.
[07/03 05:22:45     70s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1762.0M, EPOCH TIME: 1688376165.497553
[07/03 05:22:45     70s] 
[07/03 05:22:45     70s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:22:45     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1762.0M, EPOCH TIME: 1688376165.497636
[07/03 05:22:45     70s] All LLGs are deleted
[07/03 05:22:45     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:10).
[07/03 05:22:45     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:22:45     70s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1762.0M, EPOCH TIME: 1688376165.497951
[07/03 05:22:45     70s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1762.0M, EPOCH TIME: 1688376165.498073
[07/03 05:22:45     70s] Reported timing to dir timingReports
[07/03 05:22:45     70s] Total CPU time: 0.15 sec
[07/03 05:22:45     70s] Total Real time: 0.0 sec
[07/03 05:22:45     70s] Total Memory Usage: 1741.507812 Mbytes
[07/03 05:22:45     70s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:10.8/0:10:58.9 (0.1), mem = 1741.5M
[07/03 05:22:45     70s] 
[07/03 05:22:45     70s] =============================================================================================
[07/03 05:22:45     70s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[07/03 05:22:45     70s] =============================================================================================
[07/03 05:22:45     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 05:22:45     70s] ---------------------------------------------------------------------------------------------
[07/03 05:22:45     70s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 05:22:45     70s] [ OptSummaryReport       ]      1   0:00:00.0  (  18.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 05:22:45     70s] [ TimingUpdate           ]      1   0:00:00.0  (  22.5 % )     0:00:00.1 /  0:00:00.0    0.9
[07/03 05:22:45     70s] [ FullDelayCalc          ]      1   0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.0    0.5
[07/03 05:22:45     70s] [ TimingReport           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 05:22:45     70s] [ GenerateReports        ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 05:22:45     70s] [ MISC                   ]          0:00:00.1  (  38.9 % )     0:00:00.1 /  0:00:00.0    0.9
[07/03 05:22:45     70s] ---------------------------------------------------------------------------------------------
[07/03 05:22:45     70s]  timeDesign #2 TOTAL                0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 05:22:45     70s] ---------------------------------------------------------------------------------------------
[07/03 05:22:45     70s] 
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[07/03 05:23:26     73s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/03 05:23:26     73s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[07/03 05:23:26     73s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[07/03 05:23:26     73s] <CMD> routeDesign -globalDetail
[07/03 05:23:26     73s] ### Time Record (routeDesign) is installed.
[07/03 05:23:26     73s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.59 (MB), peak = 1693.20 (MB)
[07/03 05:23:26     73s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/03 05:23:26     73s] #**INFO: setDesignMode -flowEffort standard
[07/03 05:23:26     73s] #**INFO: setDesignMode -powerEffort none
[07/03 05:23:26     73s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/03 05:23:26     73s] **INFO: User settings:
[07/03 05:23:26     73s] setNanoRouteMode -drouteEndIteration           1
[07/03 05:23:26     73s] setNanoRouteMode -droutePostRouteSpreadWire    1
[07/03 05:23:26     73s] setNanoRouteMode -extractThirdPartyCompatible  false
[07/03 05:23:26     73s] setNanoRouteMode -routeBottomRoutingLayer      1
[07/03 05:23:26     73s] setNanoRouteMode -routeTopRoutingLayer         9
[07/03 05:23:26     73s] setNanoRouteMode -routeWithSiDriven            true
[07/03 05:23:26     73s] setNanoRouteMode -routeWithTimingDriven        true
[07/03 05:23:26     73s] setNanoRouteMode -timingEngine                 {}
[07/03 05:23:26     73s] setExtractRCMode -engine                       preRoute
[07/03 05:23:26     73s] setDelayCalMode -enable_high_fanout            true
[07/03 05:23:26     73s] setDelayCalMode -engine                        aae
[07/03 05:23:26     73s] setDelayCalMode -ignoreNetLoad                 false
[07/03 05:23:26     73s] setDelayCalMode -socv_accuracy_mode            low
[07/03 05:23:26     73s] setSIMode -separate_delta_delay_on_data        true
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/03 05:23:26     73s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/03 05:23:26     73s] OPERPROF: Starting checkPlace at level 1, MEM:1741.7M, EPOCH TIME: 1688376206.019877
[07/03 05:23:26     73s] Processing tracks to init pin-track alignment.
[07/03 05:23:26     73s] z: 2, totalTracks: 1
[07/03 05:23:26     73s] z: 4, totalTracks: 1
[07/03 05:23:26     73s] z: 6, totalTracks: 1
[07/03 05:23:26     73s] z: 8, totalTracks: 1
[07/03 05:23:26     73s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 05:23:26     73s] All LLGs are deleted
[07/03 05:23:26     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1741.7M, EPOCH TIME: 1688376206.021296
[07/03 05:23:26     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1741.7M, EPOCH TIME: 1688376206.021482
[07/03 05:23:26     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.7M, EPOCH TIME: 1688376206.021504
[07/03 05:23:26     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1741.7M, EPOCH TIME: 1688376206.021591
[07/03 05:23:26     73s] Max number of tech site patterns supported in site array is 256.
[07/03 05:23:26     73s] Core basic site is gsclib090site
[07/03 05:23:26     73s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1741.7M, EPOCH TIME: 1688376206.021630
[07/03 05:23:26     73s] After signature check, allow fast init is false, keep pre-filter is true.
[07/03 05:23:26     73s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/03 05:23:26     73s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1741.7M, EPOCH TIME: 1688376206.021672
[07/03 05:23:26     73s] SiteArray: non-trimmed site array dimensions = 5 x 56
[07/03 05:23:26     73s] SiteArray: use 8,192 bytes
[07/03 05:23:26     73s] SiteArray: current memory after site array memory allocation 1741.7M
[07/03 05:23:26     73s] SiteArray: FP blocked sites are writable
[07/03 05:23:26     73s] SiteArray: number of non floorplan blocked sites for llg default is 280
[07/03 05:23:26     73s] Atter site array init, number of instance map data is 0.
[07/03 05:23:26     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1741.7M, EPOCH TIME: 1688376206.021868
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[07/03 05:23:26     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.000, MEM:1741.7M, EPOCH TIME: 1688376206.021925
[07/03 05:23:26     73s] Begin checking placement ... (start mem=1741.7M, init mem=1741.7M)
[07/03 05:23:26     73s] Begin checking exclusive groups violation ...
[07/03 05:23:26     73s] There are 0 groups to check, max #box is 0, total #box is 0
[07/03 05:23:26     73s] Finished checking exclusive groups violations. Found 0 Vio.
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] Running CheckPlace using 1 thread in normal mode...
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] ...checkPlace normal is done!
[07/03 05:23:26     73s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1741.7M, EPOCH TIME: 1688376206.022336
[07/03 05:23:26     73s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1741.7M, EPOCH TIME: 1688376206.022364
[07/03 05:23:26     73s] *info: Placed = 23             (Fixed = 10)
[07/03 05:23:26     73s] *info: Unplaced = 0           
[07/03 05:23:26     73s] Placement Density:63.85%(126/197)
[07/03 05:23:26     73s] Placement Density (including fixed std cells):66.43%(141/212)
[07/03 05:23:26     73s] All LLGs are deleted
[07/03 05:23:26     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23).
[07/03 05:23:26     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1741.7M, EPOCH TIME: 1688376206.022492
[07/03 05:23:26     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1741.7M, EPOCH TIME: 1688376206.022626
[07/03 05:23:26     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 05:23:26     73s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1741.7M)
[07/03 05:23:26     73s] OPERPROF: Finished checkPlace at level 1, CPU:0.003, REAL:0.003, MEM:1741.7M, EPOCH TIME: 1688376206.023159
[07/03 05:23:26     73s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/03 05:23:26     73s] *** Changed status on (0) nets in Clock.
[07/03 05:23:26     73s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1741.7M) ***
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] globalDetailRoute
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] #Start globalDetailRoute on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     73s] #
[07/03 05:23:26     73s] ### Time Record (globalDetailRoute) is installed.
[07/03 05:23:26     73s] ### Time Record (Pre Callback) is installed.
[07/03 05:23:26     73s] ### Time Record (Pre Callback) is uninstalled.
[07/03 05:23:26     73s] ### Time Record (DB Import) is installed.
[07/03 05:23:26     73s] ### Time Record (Timing Data Generation) is installed.
[07/03 05:23:26     73s] #Generating timing data, please wait...
[07/03 05:23:26     73s] #17 total nets, 17 already routed, 17 will ignore in trialRoute
[07/03 05:23:26     73s] ### run_trial_route starts on Mon Jul  3 05:23:26 2023 with memory = 1659.28 (MB), peak = 1693.20 (MB)
[07/03 05:23:26     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/03 05:23:26     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/03 05:23:26     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[07/03 05:23:26     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/03 05:23:26     73s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/03 05:23:26     73s] ### dump_timing_file starts on Mon Jul  3 05:23:26 2023 with memory = 1658.39 (MB), peak = 1693.20 (MB)
[07/03 05:23:26     73s] ### extractRC starts on Mon Jul  3 05:23:26 2023 with memory = 1654.38 (MB), peak = 1693.20 (MB)
[07/03 05:23:26     73s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/03 05:23:26     73s] {RT Default_RC 0 9 9 {8 0} 1}
[07/03 05:23:26     73s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[07/03 05:23:26     73s] ### generate_timing_data starts on Mon Jul  3 05:23:26 2023 with memory = 1654.90 (MB), peak = 1693.20 (MB)
[07/03 05:23:26     73s] #Reporting timing...
[07/03 05:23:26     73s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[07/03 05:23:26     73s] ### report_timing starts on Mon Jul  3 05:23:26 2023 with memory = 1674.92 (MB), peak = 1693.20 (MB)
[07/03 05:23:26     73s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 05:23:26     73s] TLC MultiMap info (StdDelay):
[07/03 05:23:26     73s]   : min + fast + 0 + no RcCorner := 11ps
[07/03 05:23:26     73s]   : min + fast + 0 + Default_RC := 12.1ps
[07/03 05:23:26     73s]   : max + slow + 0 + no RcCorner := 33ps
[07/03 05:23:26     73s]   : max + slow + 0 + Default_RC := 36ps
[07/03 05:23:26     73s]  Setting StdDelay to: 36ps
[07/03 05:23:26     73s] 
[07/03 05:23:26     73s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 05:23:26     73s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
[07/03 05:23:26     73s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1702.46 (MB), peak = 1712.81 (MB)
[07/03 05:23:26     73s] #Library Standard Delay: 36.00ps
[07/03 05:23:26     73s] #Slack threshold: 72.00ps
[07/03 05:23:26     73s] ### generate_net_cdm_timing starts on Mon Jul  3 05:23:26 2023 with memory = 1702.46 (MB), peak = 1712.81 (MB)
[07/03 05:23:26     73s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     73s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/03 05:23:26     73s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1702.52 (MB), peak = 1712.81 (MB)
[07/03 05:23:26     73s] ### Use bna from skp: 0
[07/03 05:23:26     73s] {RT Default_RC 0 9 9 {8 0} 1}
[07/03 05:23:26     74s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1709.22 (MB), peak = 1712.81 (MB)
[07/03 05:23:26     74s] #Default setup view is reset to Wc.
[07/03 05:23:26     74s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1709.22 (MB), peak = 1712.81 (MB)
[07/03 05:23:26     74s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #Current view: Wc 
[07/03 05:23:26     74s] #Current enabled view: Wc 
[07/03 05:23:26     74s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1708.46 (MB), peak = 1717.00 (MB)
[07/03 05:23:26     74s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #Done generating timing data.
[07/03 05:23:26     74s] ### Time Record (Timing Data Generation) is uninstalled.
[07/03 05:23:26     74s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/03 05:23:26     74s] ### Net info: total nets: 19
[07/03 05:23:26     74s] ### Net info: dirty nets: 0
[07/03 05:23:26     74s] ### Net info: marked as disconnected nets: 0
[07/03 05:23:26     74s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[07/03 05:23:26     74s] #num needed restored net=0
[07/03 05:23:26     74s] #need_extraction net=0 (total=19)
[07/03 05:23:26     74s] ### Net info: fully routed nets: 0
[07/03 05:23:26     74s] ### Net info: trivial (< 2 pins) nets: 2
[07/03 05:23:26     74s] ### Net info: unrouted nets: 17
[07/03 05:23:26     74s] ### Net info: re-extraction nets: 0
[07/03 05:23:26     74s] ### Net info: ignored nets: 0
[07/03 05:23:26     74s] ### Net info: skip routing nets: 0
[07/03 05:23:26     74s] ### import design signature (5): route=1828168040 fixed_route=1828168040 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1447212265 dirty_area=0 del_dirty_area=0 cell=1423457573 placement=651831152 pin_access=1 inst_pattern=1
[07/03 05:23:26     74s] ### Time Record (DB Import) is uninstalled.
[07/03 05:23:26     74s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/03 05:23:26     74s] #RTESIG:78da9594cd4ec330108439f3142bb78720b5c1bbb11dfb8ac41550055cab40dc36527ea4
[07/03 05:23:26     74s] #       c439f0f6b81297a292353ec69fc693d9b157ebf7c71d08c21cf57642947b84a71d917448
[07/03 05:23:26     74s] #       5b9252dd13eee3d6db83b85dad9f5f5ea9b08090357df0473f6e609efc08930fa1e98f77
[07/03 05:23:26     74s] #       3f88b370a8dac943f6310ced06eaafbeea9a4fa8fda19adbf00b2f25814001d914c6f8f5
[07/03 05:23:26     74s] #       aa24ca085d685e855c09619c1719247bc12c7b4354c5bf702dff83934290b9d4322ec80e
[07/03 05:23:26     74s] #       ed5085ebaec96810a7e6786262a23255d059362a458acf5cc53ea8e53ea08abf792e532e
[07/03 05:23:26     74s] #       256b4c9912741ae800739d005a0394a4e81c9b894699c0500253f08c4ed0d18a67ace619
[07/03 05:23:26     74s] #       67f8599bf34ded7cddcc1dd34393104119e7c2bc24583a4ceabdb5d1d914aabeaec63ab2
[07/03 05:23:26     74s] #       be9fbbbfc802443ff47e8922e4c74c680c38e625c418bd58f61e19c39f6597aa79f30d36
[07/03 05:23:26     74s] #       bebf73
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is installed.
[07/03 05:23:26     74s] #RTESIG:78da95943f4fc33010c599f914a7b44390dae0bbd88ebd22b102aa80b50ac46923e58f94
[07/03 05:23:26     74s] #       3803df1e17b114959cebd1fee9ddf9ddb357ebf7c71d248419aaed8428f6084f3b226191
[07/03 05:23:26     74s] #       b62484bc27dc87a3b787e476b57e7e79a5dc0042daf4de1ddcb8817972234ccefba63fdc
[07/03 05:23:26     74s] #       fd22d6405db69383f46318da0d545f7dd9359f50b9ba9c5bff072f04418209a4931fc3ee
[07/03 05:23:26     74s] #       454914013ad3bc08d902fc382f3248e68c59ee0d51e657e14a5c839344109950222c48eb
[07/03 05:23:26     74s] #       7628fde5ae492b488ecde1c8d84445aca035ac559224efb90c7990cb794019ae790a5326
[07/03 05:23:26     74s] #       04db98d405a838d002662a02341a284ad15ad613852282a10826e71915a1a324cf18c533
[07/03 05:23:26     74s] #       56f3b3d6a797dab9aa993b26873ac28222cc85f949b0b018957b634267932ffbaa1cabc0
[07/03 05:23:26     74s] #       ba7eeefe237348faa1778b94a5f0de7efc582e4cc8e781506bb0cc9789614609572b18c6
[07/03 05:23:26     74s] #       d6324b19bef906fb83cc28
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is uninstalled.
[07/03 05:23:26     74s] ### Time Record (Global Routing) is installed.
[07/03 05:23:26     74s] ### Time Record (Global Routing) is uninstalled.
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is installed.
[07/03 05:23:26     74s] #Start routing data preparation on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Minimum voltage of a net in the design = 0.000.
[07/03 05:23:26     74s] #Maximum voltage of a net in the design = 1.100.
[07/03 05:23:26     74s] #Voltage range [0.000 - 1.100] has 17 nets.
[07/03 05:23:26     74s] #Voltage range [0.900 - 1.100] has 1 net.
[07/03 05:23:26     74s] #Voltage range [0.000 - 0.000] has 1 net.
[07/03 05:23:26     74s] #Build and mark too close pins for the same net.
[07/03 05:23:26     74s] ### Time Record (Cell Pin Access) is installed.
[07/03 05:23:26     74s] #Rebuild pin access data for design.
[07/03 05:23:26     74s] #Initial pin access analysis.
[07/03 05:23:26     74s] #Detail pin access analysis.
[07/03 05:23:26     74s] ### Time Record (Cell Pin Access) is uninstalled.
[07/03 05:23:26     74s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[07/03 05:23:26     74s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[07/03 05:23:26     74s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[07/03 05:23:26     74s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[07/03 05:23:26     74s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[07/03 05:23:26     74s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[07/03 05:23:26     74s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[07/03 05:23:26     74s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[07/03 05:23:26     74s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1715.25 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #Regenerating Ggrids automatically.
[07/03 05:23:26     74s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[07/03 05:23:26     74s] #Using automatically generated G-grids.
[07/03 05:23:26     74s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/03 05:23:26     74s] #Done routing data preparation.
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is uninstalled.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Summary of active signal nets routing constraints set by OPT:
[07/03 05:23:26     74s] #	preferred routing layers      : 0
[07/03 05:23:26     74s] #	preferred routing layer effort: 0
[07/03 05:23:26     74s] #	preferred extra space         : 0
[07/03 05:23:26     74s] #	preferred multi-cut via       : 0
[07/03 05:23:26     74s] #	avoid detour                  : 0
[07/03 05:23:26     74s] #	expansion ratio               : 0
[07/03 05:23:26     74s] #	net priority                  : 0
[07/03 05:23:26     74s] #	s2s control                   : 0
[07/03 05:23:26     74s] #	avoid chaining                : 0
[07/03 05:23:26     74s] #	inst-based stacking via       : 0
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Summary of active signal nets routing constraints set by USER:
[07/03 05:23:26     74s] #	preferred routing layers      : 0
[07/03 05:23:26     74s] #	preferred routing layer effort     : 0
[07/03 05:23:26     74s] #	preferred extra space              : 0
[07/03 05:23:26     74s] #	preferred multi-cut via            : 0
[07/03 05:23:26     74s] #	avoid detour                       : 0
[07/03 05:23:26     74s] #	net weight                         : 0
[07/03 05:23:26     74s] #	avoid chaining                     : 0
[07/03 05:23:26     74s] #	cell-based stacking via (required) : 0
[07/03 05:23:26     74s] #	cell-based stacking via (optional) : 0
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Start timing driven prevention iteration...
[07/03 05:23:26     74s] ### td_prevention_read_timing_data starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #----------------------------------------------------
[07/03 05:23:26     74s] # Summary of active signal nets routing constraints
[07/03 05:23:26     74s] #+--------------------------+-----------+
[07/03 05:23:26     74s] #+--------------------------+-----------+
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #----------------------------------------------------
[07/03 05:23:26     74s] #Done timing-driven prevention
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[07/03 05:23:26     74s] #Total number of routable nets = 17.
[07/03 05:23:26     74s] #Total number of nets in the design = 19.
[07/03 05:23:26     74s] #17 routable nets do not have any wires.
[07/03 05:23:26     74s] #17 nets will be global routed.
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is installed.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Finished routing data preparation on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Cpu time = 00:00:00
[07/03 05:23:26     74s] #Elapsed time = 00:00:00
[07/03 05:23:26     74s] #Increased memory = 0.00 (MB)
[07/03 05:23:26     74s] #Total memory = 1719.40 (MB)
[07/03 05:23:26     74s] #Peak memory = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is uninstalled.
[07/03 05:23:26     74s] ### Time Record (Global Routing) is installed.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Start global routing on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Start global routing initialization on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Number of eco nets is 0
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Start global routing data preparation on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### build_merged_routing_blockage_rect_list starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #Start routing resource analysis on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### init_is_bin_blocked starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### adjust_flow_cap starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### adjust_flow_per_partial_route_obs starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### set_via_blocked starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### copy_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #Routing resource analysis is done on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### report_flow_cap starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #  Resource Analysis:
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/03 05:23:26     74s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/03 05:23:26     74s] #  --------------------------------------------------------------
[07/03 05:23:26     74s] #  Metal1         H          57          30          42    14.29%
[07/03 05:23:26     74s] #  Metal2         V          89           9          42     0.00%
[07/03 05:23:26     74s] #  Metal3         H          78           9          42     0.00%
[07/03 05:23:26     74s] #  Metal4         V          89           9          42     0.00%
[07/03 05:23:26     74s] #  Metal5         H          78           9          42     0.00%
[07/03 05:23:26     74s] #  Metal6         V          89           9          42     0.00%
[07/03 05:23:26     74s] #  Metal7         H          78           9          42     0.00%
[07/03 05:23:26     74s] #  Metal8         V          19          13          42     0.00%
[07/03 05:23:26     74s] #  Metal9         H          16          12          42     0.00%
[07/03 05:23:26     74s] #  --------------------------------------------------------------
[07/03 05:23:26     74s] #  Total                    595      19.24%         378     1.59%
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### analyze_m2_tracks starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### report_initial_resource starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### mark_pg_pins_accessibility starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### set_net_region starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Global routing data preparation is done on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### prepare_level starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init level 1 starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### Level 1 hgrid = 7 X 6
[07/03 05:23:26     74s] ### prepare_level_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Global routing initialization is done on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Skip 1/3 round for no nets in the round...
[07/03 05:23:26     74s] #Skip 2/3 round for no nets in the round...
[07/03 05:23:26     74s] #Route nets in 3/3 round...
[07/03 05:23:26     74s] #start global routing iteration 1...
[07/03 05:23:26     74s] ### init_flow_edge starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1719.40 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### routing at level 1 (topmost level) iter 0
[07/03 05:23:26     74s] ### measure_qor starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### measure_congestion starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #start global routing iteration 2...
[07/03 05:23:26     74s] ### routing at level 1 (topmost level) iter 1
[07/03 05:23:26     74s] ### measure_qor starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### measure_congestion starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### route_end starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[07/03 05:23:26     74s] #Total number of routable nets = 17.
[07/03 05:23:26     74s] #Total number of nets in the design = 19.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #17 routable nets have routed wires.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Routed nets constraints summary:
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #        Rules   Unconstrained  
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #      Default              17  
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #        Total              17  
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Routing constraints summary of the whole design:
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #        Rules   Unconstrained  
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #      Default              17  
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #        Total              17  
[07/03 05:23:26     74s] #-----------------------------
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### adjust_flow_per_partial_route_obs starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_base_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init_flow_edge starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### report_overcon starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #                 OverCon          
[07/03 05:23:26     74s] #                  #Gcell    %Gcell
[07/03 05:23:26     74s] #     Layer           (1)   OverCon  Flow/Cap
[07/03 05:23:26     74s] #  ----------------------------------------------
[07/03 05:23:26     74s] #  Metal1        0(0.00%)   (0.00%)     0.32  
[07/03 05:23:26     74s] #  Metal2        0(0.00%)   (0.00%)     0.18  
[07/03 05:23:26     74s] #  Metal3        0(0.00%)   (0.00%)     0.17  
[07/03 05:23:26     74s] #  Metal4        0(0.00%)   (0.00%)     0.09  
[07/03 05:23:26     74s] #  Metal5        0(0.00%)   (0.00%)     0.10  
[07/03 05:23:26     74s] #  Metal6        0(0.00%)   (0.00%)     0.09  
[07/03 05:23:26     74s] #  Metal7        0(0.00%)   (0.00%)     0.10  
[07/03 05:23:26     74s] #  Metal8        0(0.00%)   (0.00%)     0.34  
[07/03 05:23:26     74s] #  Metal9        0(0.00%)   (0.00%)     0.41  
[07/03 05:23:26     74s] #  ----------------------------------------------
[07/03 05:23:26     74s] #     Total      0(0.00%)   (0.00%)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/03 05:23:26     74s] #  Overflow after GR: 0.00% H + 0.00% V
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_base_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init_flow_edge starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_flow starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### generate_cong_map_content starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### Sync with Inovus CongMap starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #Hotspot report including placement blocked areas
[07/03 05:23:26     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1813.3M, EPOCH TIME: 1688376206.982083
[07/03 05:23:26     74s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/03 05:23:26     74s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/03 05:23:26     74s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/03 05:23:26     74s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[07/03 05:23:26     74s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/03 05:23:26     74s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[07/03 05:23:26     74s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/03 05:23:26     74s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/03 05:23:26     74s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/03 05:23:26     74s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 05:23:26     74s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/03 05:23:26     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 05:23:26     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1813.3M, EPOCH TIME: 1688376206.982378
[07/03 05:23:26     74s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### update starts on Mon Jul  3 05:23:26 2023 with memory = 1720.68 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #Complete Global Routing.
[07/03 05:23:26     74s] #Total wire length = 216 um.
[07/03 05:23:26     74s] #Total half perimeter of net bounding box = 223 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal1 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal2 = 104 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal3 = 112 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal4 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal5 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal6 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal7 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal8 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal9 = 0 um.
[07/03 05:23:26     74s] #Total number of vias = 82
[07/03 05:23:26     74s] #Up-Via Summary (total 82):
[07/03 05:23:26     74s] #           
[07/03 05:23:26     74s] #-----------------------
[07/03 05:23:26     74s] # Metal1             48
[07/03 05:23:26     74s] # Metal2             34
[07/03 05:23:26     74s] #-----------------------
[07/03 05:23:26     74s] #                    82 
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Total number of involved regular nets 7
[07/03 05:23:26     74s] #Maximum src to sink distance  26.7
[07/03 05:23:26     74s] #Average of max src_to_sink distance  20.1
[07/03 05:23:26     74s] #Average of ave src_to_sink distance  13.7
[07/03 05:23:26     74s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### report_overcon starts on Mon Jul  3 05:23:26 2023 with memory = 1721.25 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### report_overcon starts on Mon Jul  3 05:23:26 2023 with memory = 1721.25 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #Max overcon = 0 track.
[07/03 05:23:26     74s] #Total overcon = 0.00%.
[07/03 05:23:26     74s] #Worst layer Gcell overcon rate = 0.00%.
[07/03 05:23:26     74s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### global_route design signature (8): route=1840482772 net_attr=1783733490
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Global routing statistics:
[07/03 05:23:26     74s] #Cpu time = 00:00:00
[07/03 05:23:26     74s] #Elapsed time = 00:00:00
[07/03 05:23:26     74s] #Increased memory = 1.46 (MB)
[07/03 05:23:26     74s] #Total memory = 1720.86 (MB)
[07/03 05:23:26     74s] #Peak memory = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Finished global routing on Mon Jul  3 05:23:26 2023
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### Time Record (Global Routing) is uninstalled.
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is installed.
[07/03 05:23:26     74s] ### Time Record (Data Preparation) is uninstalled.
[07/03 05:23:26     74s] ### track-assign external-init starts on Mon Jul  3 05:23:26 2023 with memory = 1720.86 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:26     74s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:26     74s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.86 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### track-assign engine-init starts on Mon Jul  3 05:23:26 2023 with memory = 1720.86 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:26     74s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### track-assign core-engine starts on Mon Jul  3 05:23:26 2023 with memory = 1720.86 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #Start Track Assignment.
[07/03 05:23:26     74s] #Done with 25 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
[07/03 05:23:26     74s] #Done with 3 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[07/03 05:23:26     74s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Track assignment summary:
[07/03 05:23:26     74s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/03 05:23:26     74s] #------------------------------------------------------------------------
[07/03 05:23:26     74s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal2       100.68 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal3       109.38 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:26     74s] #------------------------------------------------------------------------
[07/03 05:23:26     74s] # All         210.06  	  0.00% 	  0.00% 	  0.00%
[07/03 05:23:26     74s] #Complete Track Assignment.
[07/03 05:23:26     74s] #Total wire length = 207 um.
[07/03 05:23:26     74s] #Total half perimeter of net bounding box = 223 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal1 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal2 = 100 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal3 = 107 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal4 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal5 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal6 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal7 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal8 = 0 um.
[07/03 05:23:26     74s] #Total wire length on LAYER Metal9 = 0 um.
[07/03 05:23:26     74s] #Total number of vias = 82
[07/03 05:23:26     74s] #Up-Via Summary (total 82):
[07/03 05:23:26     74s] #           
[07/03 05:23:26     74s] #-----------------------
[07/03 05:23:26     74s] # Metal1             48
[07/03 05:23:26     74s] # Metal2             34
[07/03 05:23:26     74s] #-----------------------
[07/03 05:23:26     74s] #                    82 
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### track_assign design signature (11): route=185755974
[07/03 05:23:26     74s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[07/03 05:23:26     74s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:26     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.98 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Start post global route fixing for timing critical nets ...
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] ### update_timing_after_routing starts on Mon Jul  3 05:23:26 2023 with memory = 1720.98 (MB), peak = 1748.40 (MB)
[07/03 05:23:26     74s] ### Time Record (Timing Data Generation) is installed.
[07/03 05:23:26     74s] #* Updating design timing data...
[07/03 05:23:26     74s] #Extracting RC...
[07/03 05:23:26     74s] Un-suppress "**WARN ..." messages.
[07/03 05:23:26     74s] #
[07/03 05:23:26     74s] #Start tQuantus RC extraction...
[07/03 05:23:26     74s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[07/03 05:23:26     74s] #Extract in track assign mode
[07/03 05:23:26     74s] #Start building rc corner(s)...
[07/03 05:23:26     74s] #Number of RC Corner = 1
[07/03 05:23:26     74s] #Corner Default_RC /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[07/03 05:23:26     74s] #METAL_1 -> Metal1 (1)
[07/03 05:23:26     74s] #METAL_2 -> Metal2 (2)
[07/03 05:23:26     74s] #METAL_3 -> Metal3 (3)
[07/03 05:23:26     74s] #METAL_4 -> Metal4 (4)
[07/03 05:23:26     74s] #METAL_5 -> Metal5 (5)
[07/03 05:23:26     74s] #METAL_6 -> Metal6 (6)
[07/03 05:23:26     74s] #METAL_7 -> Metal7 (7)
[07/03 05:23:26     74s] #METAL_8 -> Metal8 (8)
[07/03 05:23:26     74s] #METAL_9 -> Metal9 (9)
[07/03 05:23:26     74s] #SADV_On
[07/03 05:23:26     74s] # Corner(s) : 
[07/03 05:23:26     74s] #Default_RC [25.00]
[07/03 05:23:27     75s] # Corner id: 0
[07/03 05:23:27     75s] # Layout Scale: 1.000000
[07/03 05:23:27     75s] # Has Metal Fill model: yes
[07/03 05:23:27     75s] # Temperature was set
[07/03 05:23:27     75s] # Temperature : 25.000000
[07/03 05:23:27     75s] # Ref. Temp   : 25.000000
[07/03 05:23:27     75s] #SADV_Off
[07/03 05:23:27     75s] #
[07/03 05:23:27     75s] #layer[8] tech spc 800 != ict spc 880.0
[07/03 05:23:27     75s] #
[07/03 05:23:27     75s] #layer[9] tech spc 800 != ict spc 880.0
[07/03 05:23:27     75s] #total pattern=165 [9, 450]
[07/03 05:23:27     75s] #Generating the tQuantus model file automatically.
[07/03 05:23:27     75s] #num_tile=13860 avg_aspect_ratio=1.067518 
[07/03 05:23:27     75s] #Vertical num_row 42 per_row= 324 halo= 92812 
[07/03 05:23:27     75s] #hor_num_col = 114 final aspect_ratio= 0.746056
[07/03 05:23:34     81s] #Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1770.39 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] #Finish check_net_pin_list step Enter extract
[07/03 05:23:34     81s] #Start init net ripin tree building
[07/03 05:23:34     81s] #Finish init net ripin tree building
[07/03 05:23:34     81s] #Cpu time = 00:00:00
[07/03 05:23:34     81s] #Elapsed time = 00:00:00
[07/03 05:23:34     81s] #Increased memory = 0.00 (MB)
[07/03 05:23:34     81s] #Total memory = 1774.51 (MB)
[07/03 05:23:34     81s] #Peak memory = 1912.67 (MB)
[07/03 05:23:34     81s] #begin processing metal fill model file
[07/03 05:23:34     81s] #end processing metal fill model file
[07/03 05:23:34     81s] ### track-assign external-init starts on Mon Jul  3 05:23:34 2023 with memory = 1774.51 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:34     81s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     81s] ### track-assign engine-init starts on Mon Jul  3 05:23:34 2023 with memory = 1774.51 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:34     81s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] #Start Post Track Assignment Wire Spread.
[07/03 05:23:34     81s] #Done with 6 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[07/03 05:23:34     81s] #Complete Post Track Assignment Wire Spread.
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:34     81s] #Length limit = 200 pitches
[07/03 05:23:34     81s] #opt mode = 2
[07/03 05:23:34     81s] #Finish check_net_pin_list step Fix net pin list
[07/03 05:23:34     81s] #Start generate extraction boxes.
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] #Extract using 30 x 30 Hboxes
[07/03 05:23:34     81s] #2x2 initial hboxes
[07/03 05:23:34     81s] #Use area based hbox pruning.
[07/03 05:23:34     81s] #0/0 hboxes pruned.
[07/03 05:23:34     81s] #Complete generating extraction boxes.
[07/03 05:23:34     81s] #Extract 1 hboxes with single thread on machine with  Core_i7 2.10GHz 25600KB Cache 20CPU...
[07/03 05:23:34     81s] #Process 0 special clock nets for rc extraction
[07/03 05:23:34     81s] #Total 17 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[07/03 05:23:34     81s] #Run Statistics for Extraction:
[07/03 05:23:34     81s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[07/03 05:23:34     81s] #   Increased memory =     0.46 (MB), total memory =  1775.08 (MB), peak memory =  1912.67 (MB)
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[07/03 05:23:34     81s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.08 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] #RC Statistics: 67 Res, 37 Ground Cap, 0 XCap (Edge to Edge)
[07/03 05:23:34     81s] #RC V/H edge ratio: 0.32, Avg V/H Edge Length: 1954.29 (42), Avg L-Edge Length: 11600.00 (15)
[07/03 05:23:34     81s] #Register nets and terms for rcdb /tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d
[07/03 05:23:34     81s] #Finish registering nets and terms for rcdb.
[07/03 05:23:34     81s] #Start writing RC data.
[07/03 05:23:34     81s] #Finish writing RC data
[07/03 05:23:34     81s] #Finish writing rcdb with 93 nodes, 76 edges, and 0 xcaps
[07/03 05:23:34     81s] #0 inserted nodes are removed
[07/03 05:23:34     81s] ### track-assign external-init starts on Mon Jul  3 05:23:34 2023 with memory = 1778.08 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:34     81s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     81s] ### track-assign engine-init starts on Mon Jul  3 05:23:34 2023 with memory = 1778.08 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:34     81s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     81s] #Remove Post Track Assignment Wire Spread
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:34     81s] Restoring parasitic data from file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d' ...
[07/03 05:23:34     81s] Opening parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d' for reading (mem: 1991.602M)
[07/03 05:23:34     81s] Reading RCDB with compressed RC data.
[07/03 05:23:34     81s] Opening parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d' for content verification (mem: 1991.602M)
[07/03 05:23:34     81s] Reading RCDB with compressed RC data.
[07/03 05:23:34     81s] Closing parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d': 0 access done (mem: 1991.602M)
[07/03 05:23:34     81s] Closing parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d': 0 access done (mem: 1991.602M)
[07/03 05:23:34     81s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1991.602M)
[07/03 05:23:34     81s] Following multi-corner parasitics specified:
[07/03 05:23:34     81s] 	/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d (rcdb)
[07/03 05:23:34     81s] Opening parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d' for reading (mem: 1991.602M)
[07/03 05:23:34     81s] Reading RCDB with compressed RC data.
[07/03 05:23:34     81s] 		Cell counter has rcdb /tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d specified
[07/03 05:23:34     81s] Cell counter, hinst 
[07/03 05:23:34     81s] processing rcdb (/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d) for hinst (top) of cell (counter);
[07/03 05:23:34     81s] Closing parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/nr33711_rRthWN.rcdb.d': 0 access done (mem: 1991.602M)
[07/03 05:23:34     81s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1967.602M)
[07/03 05:23:34     81s] Opening parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/counter_33711_SuLQjf.rcdb.d/counter.rcdb.d' for reading (mem: 1967.602M)
[07/03 05:23:34     81s] Reading RCDB with compressed RC data.
[07/03 05:23:34     81s] Closing parasitic data file '/tmp/innovus_temp_33711_cad16_student_EijI6o/counter_33711_SuLQjf.rcdb.d/counter.rcdb.d': 0 access done (mem: 1967.602M)
[07/03 05:23:34     81s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1967.602M)
[07/03 05:23:34     81s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 1967.602M)
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] #Restore RCDB.
[07/03 05:23:34     81s] ### track-assign external-init starts on Mon Jul  3 05:23:34 2023 with memory = 1777.97 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:34     81s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     81s] ### track-assign engine-init starts on Mon Jul  3 05:23:34 2023 with memory = 1777.97 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:34     81s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     81s] #Remove Post Track Assignment Wire Spread
[07/03 05:23:34     81s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] #Complete tQuantus RC extraction.
[07/03 05:23:34     81s] #Cpu time = 00:00:07
[07/03 05:23:34     81s] #Elapsed time = 00:00:08
[07/03 05:23:34     81s] #Increased memory = 56.34 (MB)
[07/03 05:23:34     81s] #Total memory = 1777.32 (MB)
[07/03 05:23:34     81s] #Peak memory = 1912.67 (MB)
[07/03 05:23:34     81s] #
[07/03 05:23:34     81s] Un-suppress "**WARN ..." messages.
[07/03 05:23:34     81s] #RC Extraction Completed...
[07/03 05:23:34     81s] ### update_timing starts on Mon Jul  3 05:23:34 2023 with memory = 1777.32 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] AAE_INFO: switching -siAware from false to true ...
[07/03 05:23:34     81s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/03 05:23:34     81s] ### generate_timing_data starts on Mon Jul  3 05:23:34 2023 with memory = 1759.59 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     81s] #Reporting timing...
[07/03 05:23:34     81s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[07/03 05:23:34     81s] ### report_timing starts on Mon Jul  3 05:23:34 2023 with memory = 1761.89 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     82s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
[07/03 05:23:34     82s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1779.07 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] #Library Standard Delay: 36.00ps
[07/03 05:23:34     82s] #Slack threshold: 0.00ps
[07/03 05:23:34     82s] ### generate_net_cdm_timing starts on Mon Jul  3 05:23:34 2023 with memory = 1779.07 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     82s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/03 05:23:34     82s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1779.83 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] ### Use bna from skp: 0
[07/03 05:23:34     82s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1780.47 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[07/03 05:23:34     82s] Worst slack reported in the design = 0.888677 (late)
[07/03 05:23:34     82s] *** writeDesignTiming (0:00:00.0) ***
[07/03 05:23:34     82s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1780.60 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] Un-suppress "**WARN ..." messages.
[07/03 05:23:34     82s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     82s] #Number of victim nets: 0
[07/03 05:23:34     82s] #Number of aggressor nets: 0
[07/03 05:23:34     82s] #Number of weak nets: 0
[07/03 05:23:34     82s] #Number of critical nets: 0
[07/03 05:23:34     82s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/03 05:23:34     82s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/03 05:23:34     82s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/03 05:23:34     82s] #Total number of nets: 17
[07/03 05:23:34     82s] ### update_timing cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     82s] ### Time Record (Timing Data Generation) is uninstalled.
[07/03 05:23:34     82s] ### update_timing_after_routing cpu:00:00:07, real:00:00:08, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:34     82s] #Total number of significant detoured timing critical nets is 0
[07/03 05:23:34     82s] #Total number of selected detoured timing critical nets is 0
[07/03 05:23:34     82s] #
[07/03 05:23:34     82s] #----------------------------------------------------
[07/03 05:23:34     82s] # Summary of active signal nets routing constraints
[07/03 05:23:34     82s] #+--------------------------+-----------+
[07/03 05:23:34     82s] #+--------------------------+-----------+
[07/03 05:23:34     82s] #
[07/03 05:23:34     82s] #----------------------------------------------------
[07/03 05:23:34     82s] ### run_free_timing_graph starts on Mon Jul  3 05:23:34 2023 with memory = 1780.59 (MB), peak = 1912.67 (MB)
[07/03 05:23:34     82s] ### Time Record (Timing Data Generation) is installed.
[07/03 05:23:35     82s] ### Time Record (Timing Data Generation) is uninstalled.
[07/03 05:23:35     82s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:35     82s] ### run_build_timing_graph starts on Mon Jul  3 05:23:35 2023 with memory = 1763.51 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] ### Time Record (Timing Data Generation) is installed.
[07/03 05:23:35     82s] Current (total cpu=0:01:22, real=0:11:49, peak res=1912.7M, current mem=1703.8M)
[07/03 05:23:35     82s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1716.6M, current mem=1716.6M)
[07/03 05:23:35     82s] Current (total cpu=0:01:22, real=0:11:49, peak res=1912.7M, current mem=1716.6M)
[07/03 05:23:35     82s] ### Time Record (Timing Data Generation) is uninstalled.
[07/03 05:23:35     82s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:35     82s] ### track-assign external-init starts on Mon Jul  3 05:23:35 2023 with memory = 1716.56 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:35     82s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:35     82s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:35     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.56 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #* Importing design timing data...
[07/03 05:23:35     82s] #Number of victim nets: 0
[07/03 05:23:35     82s] #Number of aggressor nets: 0
[07/03 05:23:35     82s] #Number of weak nets: 0
[07/03 05:23:35     82s] #Number of critical nets: 0
[07/03 05:23:35     82s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/03 05:23:35     82s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/03 05:23:35     82s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/03 05:23:35     82s] #Total number of nets: 17
[07/03 05:23:35     82s] ### track-assign engine-init starts on Mon Jul  3 05:23:35 2023 with memory = 1716.56 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] ### Time Record (Track Assignment) is installed.
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #timing driven effort level: 3
[07/03 05:23:35     82s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:35     82s] ### track-assign core-engine starts on Mon Jul  3 05:23:35 2023 with memory = 1716.56 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #Start Track Assignment With Timing Driven.
[07/03 05:23:35     82s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[07/03 05:23:35     82s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[07/03 05:23:35     82s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Track assignment summary:
[07/03 05:23:35     82s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/03 05:23:35     82s] #------------------------------------------------------------------------
[07/03 05:23:35     82s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal2        97.78 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal3       109.38 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/03 05:23:35     82s] #------------------------------------------------------------------------
[07/03 05:23:35     82s] # All         207.16  	  0.00% 	  0.00% 	  0.00%
[07/03 05:23:35     82s] #Complete Track Assignment With Timing Driven.
[07/03 05:23:35     82s] #Total wire length = 204 um.
[07/03 05:23:35     82s] #Total half perimeter of net bounding box = 223 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal1 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal2 = 97 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal3 = 107 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal4 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal5 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal6 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal7 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal8 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal9 = 0 um.
[07/03 05:23:35     82s] #Total number of vias = 82
[07/03 05:23:35     82s] #Up-Via Summary (total 82):
[07/03 05:23:35     82s] #           
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] # Metal1             48
[07/03 05:23:35     82s] # Metal2             34
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] #                    82 
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:35     82s] ### Time Record (Track Assignment) is uninstalled.
[07/03 05:23:35     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.70 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/03 05:23:35     82s] #Cpu time = 00:00:08
[07/03 05:23:35     82s] #Elapsed time = 00:00:09
[07/03 05:23:35     82s] #Increased memory = 7.02 (MB)
[07/03 05:23:35     82s] #Total memory = 1716.70 (MB)
[07/03 05:23:35     82s] #Peak memory = 1912.67 (MB)
[07/03 05:23:35     82s] ### Time Record (Detail Routing) is installed.
[07/03 05:23:35     82s] #Start reading timing information from file .timing_file_33711.tif.gz ...
[07/03 05:23:35     82s] #Read in timing information for 6 ports, 13 instances from timing file .timing_file_33711.tif.gz.
[07/03 05:23:35     82s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Start Detail Routing..
[07/03 05:23:35     82s] #start initial detail routing ...
[07/03 05:23:35     82s] ### Design has 0 dirty nets, has valid drcs
[07/03 05:23:35     82s] ### Routing stats: routing = 100.00%
[07/03 05:23:35     82s] #   number of violations = 0
[07/03 05:23:35     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.40 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #Complete Detail Routing.
[07/03 05:23:35     82s] #Total wire length = 246 um.
[07/03 05:23:35     82s] #Total half perimeter of net bounding box = 223 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal1 = 30 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal2 = 148 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal3 = 69 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal4 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal5 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal6 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal7 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal8 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal9 = 0 um.
[07/03 05:23:35     82s] #Total number of vias = 74
[07/03 05:23:35     82s] #Up-Via Summary (total 74):
[07/03 05:23:35     82s] #           
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] # Metal1             54
[07/03 05:23:35     82s] # Metal2             20
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] #                    74 
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Total number of DRC violations = 0
[07/03 05:23:35     82s] ### Time Record (Detail Routing) is uninstalled.
[07/03 05:23:35     82s] #Cpu time = 00:00:00
[07/03 05:23:35     82s] #Elapsed time = 00:00:00
[07/03 05:23:35     82s] #Increased memory = 0.70 (MB)
[07/03 05:23:35     82s] #Total memory = 1717.40 (MB)
[07/03 05:23:35     82s] #Peak memory = 1912.67 (MB)
[07/03 05:23:35     82s] ### Time Record (Post Route Wire Spreading) is installed.
[07/03 05:23:35     82s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Start Post Route wire spreading..
[07/03 05:23:35     82s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Start DRC checking..
[07/03 05:23:35     82s] #   number of violations = 0
[07/03 05:23:35     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.91 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #CELL_VIEW counter,init has no DRC violation.
[07/03 05:23:35     82s] #Total number of DRC violations = 0
[07/03 05:23:35     82s] #Total number of process antenna violations = 0
[07/03 05:23:35     82s] #Total number of net violated process antenna rule = 0
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Start data preparation for wire spreading...
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Data preparation is done on Mon Jul  3 05:23:35 2023
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] ### track-assign engine-init starts on Mon Jul  3 05:23:35 2023 with memory = 1717.91 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Start Post Route Wire Spread.
[07/03 05:23:35     82s] #Done with 0 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[07/03 05:23:35     82s] #Complete Post Route Wire Spread.
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Total wire length = 248 um.
[07/03 05:23:35     82s] #Total half perimeter of net bounding box = 223 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal1 = 30 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal2 = 150 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal3 = 69 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal4 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal5 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal6 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal7 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal8 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal9 = 0 um.
[07/03 05:23:35     82s] #Total number of vias = 74
[07/03 05:23:35     82s] #Up-Via Summary (total 74):
[07/03 05:23:35     82s] #           
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] # Metal1             54
[07/03 05:23:35     82s] # Metal2             20
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] #                    74 
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #Start DRC checking..
[07/03 05:23:35     82s] #   number of violations = 0
[07/03 05:23:35     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.47 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #CELL_VIEW counter,init has no DRC violation.
[07/03 05:23:35     82s] #Total number of DRC violations = 0
[07/03 05:23:35     82s] #Total number of process antenna violations = 0
[07/03 05:23:35     82s] #Total number of net violated process antenna rule = 0
[07/03 05:23:35     82s] #   number of violations = 0
[07/03 05:23:35     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.47 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] #CELL_VIEW counter,init has no DRC violation.
[07/03 05:23:35     82s] #Total number of DRC violations = 0
[07/03 05:23:35     82s] #Total number of process antenna violations = 0
[07/03 05:23:35     82s] #Total number of net violated process antenna rule = 0
[07/03 05:23:35     82s] #Post Route wire spread is done.
[07/03 05:23:35     82s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/03 05:23:35     82s] #Total wire length = 248 um.
[07/03 05:23:35     82s] #Total half perimeter of net bounding box = 223 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal1 = 30 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal2 = 150 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal3 = 69 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal4 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal5 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal6 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal7 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal8 = 0 um.
[07/03 05:23:35     82s] #Total wire length on LAYER Metal9 = 0 um.
[07/03 05:23:35     82s] #Total number of vias = 74
[07/03 05:23:35     82s] #Up-Via Summary (total 74):
[07/03 05:23:35     82s] #           
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] # Metal1             54
[07/03 05:23:35     82s] # Metal2             20
[07/03 05:23:35     82s] #-----------------------
[07/03 05:23:35     82s] #                    74 
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #detailRoute Statistics:
[07/03 05:23:35     82s] #Cpu time = 00:00:00
[07/03 05:23:35     82s] #Elapsed time = 00:00:00
[07/03 05:23:35     82s] #Increased memory = 0.77 (MB)
[07/03 05:23:35     82s] #Total memory = 1717.47 (MB)
[07/03 05:23:35     82s] #Peak memory = 1912.67 (MB)
[07/03 05:23:35     82s] ### global_detail_route design signature (38): route=1228076295 flt_obj=0 vio=1905142130 shield_wire=1
[07/03 05:23:35     82s] ### Time Record (DB Export) is installed.
[07/03 05:23:35     82s] ### export design design signature (39): route=1228076295 fixed_route=1828168040 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1944237871 dirty_area=0 del_dirty_area=0 cell=1423457573 placement=651831152 pin_access=1728075256 inst_pattern=1
[07/03 05:23:35     82s] #	no debugging net set
[07/03 05:23:35     82s] ### Time Record (DB Export) is uninstalled.
[07/03 05:23:35     82s] ### Time Record (Post Callback) is installed.
[07/03 05:23:35     82s] ### Time Record (Post Callback) is uninstalled.
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] #globalDetailRoute statistics:
[07/03 05:23:35     82s] #Cpu time = 00:00:09
[07/03 05:23:35     82s] #Elapsed time = 00:00:09
[07/03 05:23:35     82s] #Increased memory = 58.98 (MB)
[07/03 05:23:35     82s] #Total memory = 1718.72 (MB)
[07/03 05:23:35     82s] #Peak memory = 1912.67 (MB)
[07/03 05:23:35     82s] #Number of warnings = 2
[07/03 05:23:35     82s] #Total number of warnings = 6
[07/03 05:23:35     82s] #Number of fails = 0
[07/03 05:23:35     82s] #Total number of fails = 0
[07/03 05:23:35     82s] #Complete globalDetailRoute on Mon Jul  3 05:23:35 2023
[07/03 05:23:35     82s] #
[07/03 05:23:35     82s] ### import design signature (40): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1728075256 inst_pattern=1
[07/03 05:23:35     82s] ### Time Record (globalDetailRoute) is uninstalled.
[07/03 05:23:35     82s] #Default setup view is reset to Wc.
[07/03 05:23:35     82s] #Default setup view is reset to Wc.
[07/03 05:23:35     82s] AAE_INFO: Post Route call back at the end of routeDesign
[07/03 05:23:35     82s] #routeDesign: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1708.57 (MB), peak = 1912.67 (MB)
[07/03 05:23:35     82s] 
[07/03 05:23:35     82s] *** Summary of all messages that are not suppressed in this session:
[07/03 05:23:35     82s] Severity  ID               Count  Summary                                  
[07/03 05:23:35     82s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[07/03 05:23:35     82s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[07/03 05:23:35     82s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[07/03 05:23:35     82s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/03 05:23:35     82s] WARNING   TCLCMD-1403          1  '%s'                                     
[07/03 05:23:35     82s] *** Message Summary: 10 warning(s), 0 error(s)
[07/03 05:23:35     82s] 
[07/03 05:23:35     82s] ### Time Record (routeDesign) is uninstalled.
[07/03 05:23:35     82s] ### 
[07/03 05:23:35     82s] ###   Scalability Statistics
[07/03 05:23:35     82s] ### 
[07/03 05:23:35     82s] ### --------------------------------+----------------+----------------+----------------+
[07/03 05:23:35     82s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[07/03 05:23:35     82s] ### --------------------------------+----------------+----------------+----------------+
[07/03 05:23:35     82s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Timing Data Generation        |        00:00:08|        00:00:09|             0.9|
[07/03 05:23:35     82s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/03 05:23:35     82s] ###   Entire Command                |        00:00:09|        00:00:09|             0.9|
[07/03 05:23:35     82s] ### --------------------------------+----------------+----------------+----------------+
[07/03 05:23:35     82s] ### 
[07/03 05:23:48     83s] <CMD> reset_parasitics
[07/03 05:23:48     83s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[07/03 05:23:48     83s] <CMD> extractRC
[07/03 05:23:48     83s] Extraction called for design 'counter' of instances=23 and nets=19 using extraction engine 'preRoute' .
[07/03 05:23:48     83s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/03 05:23:48     83s] Type 'man IMPEXT-3530' for more detail.
[07/03 05:23:48     83s] PreRoute RC Extraction called for design counter.
[07/03 05:23:48     83s] RC Extraction called in multi-corner(1) mode.
[07/03 05:23:48     83s] RCMode: PreRoute
[07/03 05:23:48     83s]       RC Corner Indexes            0   
[07/03 05:23:48     83s] Capacitance Scaling Factor   : 1.00000 
[07/03 05:23:48     83s] Resistance Scaling Factor    : 1.00000 
[07/03 05:23:48     83s] Clock Cap. Scaling Factor    : 1.00000 
[07/03 05:23:48     83s] Clock Res. Scaling Factor    : 1.00000 
[07/03 05:23:48     83s] Shrink Factor                : 1.00000
[07/03 05:23:48     83s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 05:23:48     83s] Using capacitance table file ...
[07/03 05:23:48     83s] 
[07/03 05:23:48     83s] Trim Metal Layers:
[07/03 05:23:48     83s] LayerId::1 widthSet size::4
[07/03 05:23:48     83s] LayerId::2 widthSet size::4
[07/03 05:23:48     83s] LayerId::3 widthSet size::4
[07/03 05:23:48     83s] LayerId::4 widthSet size::4
[07/03 05:23:48     83s] LayerId::5 widthSet size::4
[07/03 05:23:48     83s] LayerId::6 widthSet size::4
[07/03 05:23:48     83s] LayerId::7 widthSet size::4
[07/03 05:23:48     83s] LayerId::8 widthSet size::4
[07/03 05:23:48     83s] LayerId::9 widthSet size::3
[07/03 05:23:48     83s] Updating RC grid for preRoute extraction ...
[07/03 05:23:48     83s] eee: pegSigSF::1.070000
[07/03 05:23:48     83s] Initializing multi-corner capacitance tables ... 
[07/03 05:23:48     83s] Initializing multi-corner resistance tables ...
[07/03 05:23:48     83s] eee: l::1 avDens::0.035643 usedTrk::6.415709 availTrk::180.000000 sigTrk::6.415709
[07/03 05:23:48     83s] eee: l::2 avDens::0.063704 usedTrk::5.733333 availTrk::90.000000 sigTrk::5.733333
[07/03 05:23:48     83s] eee: l::3 avDens::0.014630 usedTrk::2.633333 availTrk::180.000000 sigTrk::2.633333
[07/03 05:23:48     83s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:23:48     83s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:23:48     83s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:23:48     83s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/03 05:23:48     83s] eee: l::8 avDens::0.114087 usedTrk::6.845211 availTrk::60.000000 sigTrk::6.845211
[07/03 05:23:48     83s] eee: l::9 avDens::0.117139 usedTrk::7.028352 availTrk::60.000000 sigTrk::7.028352
[07/03 05:23:48     83s] {RT Default_RC 0 9 9 {8 0} 1}
[07/03 05:23:48     83s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.217791 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[07/03 05:23:48     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1860.293M)
[07/03 05:23:48     83s] <CMD> rcOut -spef counter.spef -rc_corner Default_RC
[07/03 05:23:55     83s] <CMD> getMultiCpuUsage -localCpu
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -disable_rules -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -quiet -area
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -quiet -layer_range
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -check_only -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[07/03 05:23:55     83s] <CMD> get_verify_drc_mode -limit -quiet
[07/03 05:23:58     84s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[07/03 05:23:58     84s] <CMD> verify_drc
[07/03 05:23:58     84s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/03 05:23:58     84s] #-check_same_via_cell true               # bool, default=false, user setting
[07/03 05:23:58     84s] #-report counter.drc.rpt                 # string, default="", user setting
[07/03 05:23:58     84s]  *** Starting Verify DRC (MEM: 1867.1) ***
[07/03 05:23:58     84s] 
[07/03 05:23:58     84s]   VERIFY DRC ...... Starting Verification
[07/03 05:23:58     84s]   VERIFY DRC ...... Initializing
[07/03 05:23:58     84s]   VERIFY DRC ...... Deleting Existing Violations
[07/03 05:23:58     84s]   VERIFY DRC ...... Creating Sub-Areas
[07/03 05:23:58     84s]   VERIFY DRC ...... Using new threading
[07/03 05:23:58     84s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 28.420 25.230} 1 of 1
[07/03 05:23:58     84s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/03 05:23:58     84s] 
[07/03 05:23:58     84s]   Verification Complete : 0 Viols.
[07/03 05:23:58     84s] 
[07/03 05:23:58     84s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[07/03 05:23:58     84s] 
[07/03 05:23:58     84s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[07/03 05:24:22     85s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[07/03 05:24:22     85s] VERIFY_CONNECTIVITY use new engine.
[07/03 05:24:22     85s] 
[07/03 05:24:22     85s] ******** Start: VERIFY CONNECTIVITY ********
[07/03 05:24:22     85s] Start Time: Mon Jul  3 05:24:22 2023
[07/03 05:24:22     85s] 
[07/03 05:24:22     85s] Design Name: counter
[07/03 05:24:22     85s] Database Units: 2000
[07/03 05:24:22     85s] Design Boundary: (0.0000, 0.0000) (28.4200, 25.2300)
[07/03 05:24:22     85s] Error Limit = 1000; Warning Limit = 50
[07/03 05:24:22     85s] Check all nets
[07/03 05:24:22     85s] 
[07/03 05:24:22     85s] Begin Summary 
[07/03 05:24:22     85s]   Found no problems or warnings.
[07/03 05:24:22     85s] End Summary
[07/03 05:24:22     85s] 
[07/03 05:24:22     85s] End Time: Mon Jul  3 05:24:22 2023
[07/03 05:24:22     85s] Time Elapsed: 0:00:00.0
[07/03 05:24:22     85s] 
[07/03 05:24:22     85s] ******** End: VERIFY CONNECTIVITY ********
[07/03 05:24:22     85s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/03 05:24:22     85s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/03 05:24:22     85s] 
[07/03 05:24:44     87s] <CMD> getCTSMode -engine -quiet
[07/03 05:25:33     90s] <CMD> streamOut Counter.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[07/03 05:25:33     90s] Parse flat map file...
[07/03 05:25:33     90s] Writing GDSII file ...
[07/03 05:25:33     90s] 	****** db unit per micron = 2000 ******
[07/03 05:25:33     90s] 	****** output gds2 file unit per micron = 2000 ******
[07/03 05:25:33     90s] 	****** unit scaling factor = 1 ******
[07/03 05:25:33     90s] Output for instance
[07/03 05:25:33     90s] Output for bump
[07/03 05:25:33     90s] Output for physical terminals
[07/03 05:25:33     90s] Output for logical terminals
[07/03 05:25:33     90s] Output for regular nets
[07/03 05:25:33     90s] Output for special nets and metal fills
[07/03 05:25:33     90s] Output for via structure generation total number 12
[07/03 05:25:33     90s] Statistics for GDS generated (version 3)
[07/03 05:25:33     90s] ----------------------------------------
[07/03 05:25:33     90s] Stream Out Layer Mapping Information:
[07/03 05:25:33     90s] GDS Layer Number          GDS Layer Name
[07/03 05:25:33     90s] ----------------------------------------
[07/03 05:25:33     90s]     191                             COMP
[07/03 05:25:33     90s]     192                          DIEAREA
[07/03 05:25:33     90s]     181                           Metal9
[07/03 05:25:33     90s]     179                           Metal9
[07/03 05:25:33     90s]     178                           Metal9
[07/03 05:25:33     90s]     177                           Metal9
[07/03 05:25:33     90s]     176                           Metal9
[07/03 05:25:33     90s]     175                             Via8
[07/03 05:25:33     90s]     174                             Via8
[07/03 05:25:33     90s]     170                             Via8
[07/03 05:25:33     90s]     160                           Metal8
[07/03 05:25:33     90s]     158                           Metal8
[07/03 05:25:33     90s]     157                           Metal8
[07/03 05:25:33     90s]     156                           Metal8
[07/03 05:25:33     90s]     155                           Metal8
[07/03 05:25:33     90s]     154                             Via7
[07/03 05:25:33     90s]     153                             Via7
[07/03 05:25:33     90s]     149                             Via7
[07/03 05:25:33     90s]     139                           Metal7
[07/03 05:25:33     90s]     137                           Metal7
[07/03 05:25:33     90s]     136                           Metal7
[07/03 05:25:33     90s]     135                           Metal7
[07/03 05:25:33     90s]     134                           Metal7
[07/03 05:25:33     90s]     133                             Via6
[07/03 05:25:33     90s]     132                             Via6
[07/03 05:25:33     90s]     131                             Via6
[07/03 05:25:33     90s]     130                             Via6
[07/03 05:25:33     90s]     129                             Via6
[07/03 05:25:33     90s]     128                             Via6
[07/03 05:25:33     90s]     127                             Via6
[07/03 05:25:33     90s]     122                           Metal6
[07/03 05:25:33     90s]     121                           Metal6
[07/03 05:25:33     90s]     120                           Metal6
[07/03 05:25:33     90s]     119                           Metal6
[07/03 05:25:33     90s]     118                           Metal6
[07/03 05:25:33     90s]     53                            Metal3
[07/03 05:25:33     90s]     52                            Metal3
[07/03 05:25:33     90s]     185                           Metal9
[07/03 05:25:33     90s]     48                              Via2
[07/03 05:25:33     90s]     29                            Metal2
[07/03 05:25:33     90s]     180                           Metal9
[07/03 05:25:33     90s]     47                              Via2
[07/03 05:25:33     90s]     182                           Metal9
[07/03 05:25:33     90s]     44                              Via2
[07/03 05:25:33     90s]     43                              Via2
[07/03 05:25:33     90s]     172                             Via8
[07/03 05:25:33     90s]     38                            Metal2
[07/03 05:25:33     90s]     95                            Metal5
[07/03 05:25:33     90s]     36                            Metal2
[07/03 05:25:33     90s]     93                            Metal5
[07/03 05:25:33     90s]     112                             Via5
[07/03 05:25:33     90s]     55                            Metal3
[07/03 05:25:33     90s]     113                           Metal6
[07/03 05:25:33     90s]     32                            Metal2
[07/03 05:25:33     90s]     54                            Metal3
[07/03 05:25:33     90s]     31                            Metal2
[07/03 05:25:33     90s]     107                             Via5
[07/03 05:25:33     90s]     30                            Metal2
[07/03 05:25:33     90s]     49                              Via2
[07/03 05:25:33     90s]     106                             Via5
[07/03 05:25:33     90s]     33                            Metal2
[07/03 05:25:33     90s]     109                             Via5
[07/03 05:25:33     90s]     10                            Metal1
[07/03 05:25:33     90s]     86                              Via4
[07/03 05:25:33     90s]     50                            Metal3
[07/03 05:25:33     90s]     69                              Via3
[07/03 05:25:33     90s]     143                           Metal7
[07/03 05:25:33     90s]     6                               Cont
[07/03 05:25:33     90s]     169                             Via8
[07/03 05:25:33     90s]     35                            Metal2
[07/03 05:25:33     90s]     8                             Metal1
[07/03 05:25:33     90s]     164                           Metal8
[07/03 05:25:33     90s]     27                              Via1
[07/03 05:25:33     90s]     141                           Metal7
[07/03 05:25:33     90s]     3                               Cont
[07/03 05:25:33     90s]     51                            Metal3
[07/03 05:25:33     90s]     70                              Via3
[07/03 05:25:33     90s]     7                               Cont
[07/03 05:25:33     90s]     64                              Via3
[07/03 05:25:33     90s]     173                             Via8
[07/03 05:25:33     90s]     34                            Metal2
[07/03 05:25:33     90s]     92                            Metal5
[07/03 05:25:33     90s]     111                             Via5
[07/03 05:25:33     90s]     11                            Metal1
[07/03 05:25:33     90s]     142                           Metal7
[07/03 05:25:33     90s]     4                               Cont
[07/03 05:25:33     90s]     9                             Metal1
[07/03 05:25:33     90s]     28                              Via1
[07/03 05:25:33     90s]     85                              Via4
[07/03 05:25:33     90s]     138                           Metal7
[07/03 05:25:33     90s]     5                               Cont
[07/03 05:25:33     90s]     12                            Metal1
[07/03 05:25:33     90s]     88                              Via4
[07/03 05:25:33     90s]     183                           Metal9
[07/03 05:25:33     90s]     45                              Via2
[07/03 05:25:33     90s]     22                              Via1
[07/03 05:25:33     90s]     152                             Via7
[07/03 05:25:33     90s]     13                            Metal1
[07/03 05:25:33     90s]     71                            Metal4
[07/03 05:25:33     90s]     90                              Via4
[07/03 05:25:33     90s]     184                           Metal9
[07/03 05:25:33     90s]     46                              Via2
[07/03 05:25:33     90s]     161                           Metal8
[07/03 05:25:33     90s]     23                              Via1
[07/03 05:25:33     90s]     171                             Via8
[07/03 05:25:33     90s]     37                            Metal2
[07/03 05:25:33     90s]     94                            Metal5
[07/03 05:25:33     90s]     148                             Via7
[07/03 05:25:33     90s]     14                            Metal1
[07/03 05:25:33     90s]     15                            Metal1
[07/03 05:25:33     90s]     72                            Metal4
[07/03 05:25:33     90s]     91                              Via4
[07/03 05:25:33     90s]     150                             Via7
[07/03 05:25:33     90s]     16                            Metal1
[07/03 05:25:33     90s]     73                            Metal4
[07/03 05:25:33     90s]     159                           Metal8
[07/03 05:25:33     90s]     26                              Via1
[07/03 05:25:33     90s]     151                             Via7
[07/03 05:25:33     90s]     17                            Metal1
[07/03 05:25:33     90s]     74                            Metal4
[07/03 05:25:33     90s]     1                               Cont
[07/03 05:25:33     90s]     162                           Metal8
[07/03 05:25:33     90s]     24                              Via1
[07/03 05:25:33     90s]     140                           Metal7
[07/03 05:25:33     90s]     2                               Cont
[07/03 05:25:33     90s]     163                           Metal8
[07/03 05:25:33     90s]     25                              Via1
[07/03 05:25:33     90s]     56                            Metal3
[07/03 05:25:33     90s]     57                            Metal3
[07/03 05:25:33     90s]     114                           Metal6
[07/03 05:25:33     90s]     58                            Metal3
[07/03 05:25:33     90s]     115                           Metal6
[07/03 05:25:33     90s]     59                            Metal3
[07/03 05:25:33     90s]     116                           Metal6
[07/03 05:25:33     90s]     65                              Via3
[07/03 05:25:33     90s]     66                              Via3
[07/03 05:25:33     90s]     67                              Via3
[07/03 05:25:33     90s]     68                              Via3
[07/03 05:25:33     90s]     75                            Metal4
[07/03 05:25:33     90s]     76                            Metal4
[07/03 05:25:33     90s]     77                            Metal4
[07/03 05:25:33     90s]     78                            Metal4
[07/03 05:25:33     90s]     79                            Metal4
[07/03 05:25:33     90s]     80                            Metal4
[07/03 05:25:33     90s]     87                              Via4
[07/03 05:25:33     90s]     89                              Via4
[07/03 05:25:33     90s]     96                            Metal5
[07/03 05:25:33     90s]     97                            Metal5
[07/03 05:25:33     90s]     98                            Metal5
[07/03 05:25:33     90s]     99                            Metal5
[07/03 05:25:33     90s]     100                           Metal5
[07/03 05:25:33     90s]     101                           Metal5
[07/03 05:25:33     90s]     108                             Via5
[07/03 05:25:33     90s]     110                             Via5
[07/03 05:25:33     90s]     117                           Metal6
[07/03 05:25:33     90s]     189                           Metal9
[07/03 05:25:33     90s]     188                           Metal9
[07/03 05:25:33     90s]     187                           Metal9
[07/03 05:25:33     90s]     186                           Metal9
[07/03 05:25:33     90s]     168                           Metal8
[07/03 05:25:33     90s]     167                           Metal8
[07/03 05:25:33     90s]     166                           Metal8
[07/03 05:25:33     90s]     165                           Metal8
[07/03 05:25:33     90s]     147                           Metal7
[07/03 05:25:33     90s]     146                           Metal7
[07/03 05:25:33     90s]     145                           Metal7
[07/03 05:25:33     90s]     144                           Metal7
[07/03 05:25:33     90s]     63                            Metal3
[07/03 05:25:33     90s]     62                            Metal3
[07/03 05:25:33     90s]     39                            Metal2
[07/03 05:25:33     90s]     105                           Metal5
[07/03 05:25:33     90s]     103                           Metal5
[07/03 05:25:33     90s]     123                           Metal6
[07/03 05:25:33     90s]     42                            Metal2
[07/03 05:25:33     90s]     41                            Metal2
[07/03 05:25:33     90s]     40                            Metal2
[07/03 05:25:33     90s]     20                            Metal1
[07/03 05:25:33     90s]     60                            Metal3
[07/03 05:25:33     90s]     18                            Metal1
[07/03 05:25:33     90s]     61                            Metal3
[07/03 05:25:33     90s]     102                           Metal5
[07/03 05:25:33     90s]     21                            Metal1
[07/03 05:25:33     90s]     19                            Metal1
[07/03 05:25:33     90s]     81                            Metal4
[07/03 05:25:33     90s]     104                           Metal5
[07/03 05:25:33     90s]     82                            Metal4
[07/03 05:25:33     90s]     83                            Metal4
[07/03 05:25:33     90s]     84                            Metal4
[07/03 05:25:33     90s]     124                           Metal6
[07/03 05:25:33     90s]     125                           Metal6
[07/03 05:25:33     90s]     126                           Metal6
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Stream Out Information Processed for GDS version 3:
[07/03 05:25:33     90s] Units: 2000 DBU
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Object                             Count
[07/03 05:25:33     90s] ----------------------------------------
[07/03 05:25:33     90s] Instances                             23
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Ports/Pins                             6
[07/03 05:25:33     90s]     metal layer Metal2                 4
[07/03 05:25:33     90s]     metal layer Metal3                 2
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Nets                                 132
[07/03 05:25:33     90s]     metal layer Metal1                18
[07/03 05:25:33     90s]     metal layer Metal2                97
[07/03 05:25:33     90s]     metal layer Metal3                17
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s]     Via Instances                     74
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Special Nets                          34
[07/03 05:25:33     90s]     metal layer Metal1                18
[07/03 05:25:33     90s]     metal layer Metal8                 8
[07/03 05:25:33     90s]     metal layer Metal9                 8
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s]     Via Instances                    116
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Metal Fills                            0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s]     Via Instances                      0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Metal FillOPCs                         0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s]     Via Instances                      0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Metal FillDRCs                         0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s]     Via Instances                      0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Text                                  25
[07/03 05:25:33     90s]     metal layer Metal1                 2
[07/03 05:25:33     90s]     metal layer Metal2                17
[07/03 05:25:33     90s]     metal layer Metal3                 4
[07/03 05:25:33     90s]     metal layer Metal8                 2
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Blockages                              0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Custom Text                            0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Custom Box                             0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] Trim Metal                             0
[07/03 05:25:33     90s] 
[07/03 05:25:33     90s] ######Streamout is finished!
[07/03 05:26:17     93s] <CMD> saveDesign counter.inn
[07/03 05:26:17     93s] #% Begin save design ... (date=07/03 05:26:17, mem=1719.9M)
[07/03 05:26:17     93s] % Begin Save ccopt configuration ... (date=07/03 05:26:17, mem=1719.9M)
[07/03 05:26:17     93s] % End Save ccopt configuration ... (date=07/03 05:26:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.8M, current mem=1720.8M)
[07/03 05:26:17     93s] % Begin Save netlist data ... (date=07/03 05:26:17, mem=1720.8M)
[07/03 05:26:17     93s] Writing Binary DB to counter.inn.dat/counter.v.bin in single-threaded mode...
[07/03 05:26:17     93s] % End Save netlist data ... (date=07/03 05:26:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1721.4M, current mem=1721.4M)
[07/03 05:26:17     93s] Saving symbol-table file ...
[07/03 05:26:17     93s] Saving congestion map file counter.inn.dat/counter.route.congmap.gz ...
[07/03 05:26:17     93s] % Begin Save AAE data ... (date=07/03 05:26:17, mem=1722.0M)
[07/03 05:26:17     93s] Saving AAE Data ...
[07/03 05:26:17     93s] AAE DB initialization (MEM=1872.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/03 05:26:17     93s] % End Save AAE data ... (date=07/03 05:26:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1722.8M, current mem=1722.8M)
[07/03 05:26:17     93s] Saving preference file counter.inn.dat/gui.pref.tcl ...
[07/03 05:26:17     93s] Saving mode setting ...
[07/03 05:26:17     93s] Saving global file ...
[07/03 05:26:17     93s] % Begin Save floorplan data ... (date=07/03 05:26:17, mem=1726.3M)
[07/03 05:26:17     93s] Saving floorplan file ...
[07/03 05:26:17     93s] % End Save floorplan data ... (date=07/03 05:26:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1726.5M, current mem=1726.5M)
[07/03 05:26:17     93s] Saving PG file counter.inn.dat/counter.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Jul  3 05:26:17 2023)
[07/03 05:26:17     93s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1873.2M) ***
[07/03 05:26:17     93s] Saving Drc markers ...
[07/03 05:26:17     93s] ... No Drc file written since there is no markers found.
[07/03 05:26:17     93s] % Begin Save placement data ... (date=07/03 05:26:17, mem=1726.5M)
[07/03 05:26:17     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/03 05:26:17     93s] Save Adaptive View Pruning View Names to Binary file
[07/03 05:26:17     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1876.2M) ***
[07/03 05:26:17     93s] % End Save placement data ... (date=07/03 05:26:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1726.7M, current mem=1726.7M)
[07/03 05:26:17     93s] % Begin Save routing data ... (date=07/03 05:26:17, mem=1726.7M)
[07/03 05:26:17     93s] Saving route file ...
[07/03 05:26:17     93s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1873.2M) ***
[07/03 05:26:17     93s] % End Save routing data ... (date=07/03 05:26:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1726.9M, current mem=1726.9M)
[07/03 05:26:17     93s] Saving property file counter.inn.dat/counter.prop
[07/03 05:26:17     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1876.2M) ***
[07/03 05:26:17     93s] #Saving pin access data to file counter.inn.dat/counter.apa ...
[07/03 05:26:17     93s] #
[07/03 05:26:18     93s] % Begin Save power constraints data ... (date=07/03 05:26:17, mem=1727.9M)
[07/03 05:26:18     93s] % End Save power constraints data ... (date=07/03 05:26:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.9M, current mem=1727.9M)
[07/03 05:26:18     94s] Generated self-contained design counter.inn.dat
[07/03 05:26:18     94s] #% End save design ... (date=07/03 05:26:18, total cpu=0:00:00.2, real=0:00:01.0, peak res=1730.3M, current mem=1730.3M)
[07/03 05:26:18     94s] *** Message Summary: 0 warning(s), 0 error(s)
[07/03 05:26:18     94s] 
