0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-2/3-2.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-2/Lab3_Memory.v,1697702281,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-2/Memory_t.v,,Memory,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-2/Memory_t.v,1697702508,verilog,,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab3/Basic/3-2/Lab3_Memory.v,Memory_t,,,,,,,,
