{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622286109327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622286109332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 14:01:49 2021 " "Processing started: Sat May 29 14:01:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622286109332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286109332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286109332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622286109881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622286109881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux4to1_package.vhd " "Can't analyze file -- file mux4to1_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622286115227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structural " "Found design unit 1: ALU-Structural" {  } { { "ALU.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116501 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286116501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_components.vhd 7 3 " "Found 7 design units, including 3 entities, in source file basic_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_components " "Found design unit 1: basic_components" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_2_GATE-and_behavior " "Found design unit 2: AND_2_GATE-and_behavior" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_2_GATE-or_behavior " "Found design unit 3: OR_2_GATE-or_behavior" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_2_GATE-xor_behavior " "Found design unit 4: XOR_2_GATE-xor_behavior" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2_GATE " "Found entity 1: AND_2_GATE" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_2_GATE " "Found entity 2: OR_2_GATE" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_2_GATE " "Found entity 3: XOR_2_GATE" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286116511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_mux2to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file inverter_mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1 " "Found design unit 1: mux2to1" {  } { { "inverter_mux2to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/inverter_mux2to1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inverter_mux2to1-inverter_mux2to1_behavior " "Found design unit 2: inverter_mux2to1-inverter_mux2to1_behavior" {  } { { "inverter_mux2to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/inverter_mux2to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116524 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_mux2to1 " "Found entity 1: inverter_mux2to1" {  } { { "inverter_mux2to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/inverter_mux2to1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286116524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdd " "Found design unit 1: fullAdd" {  } { { "fullAdd.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/fullAdd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116529 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullAdd_component-fullAdd_behavior " "Found design unit 2: fullAdd_component-fullAdd_behavior" {  } { { "fullAdd.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/fullAdd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116529 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdd_component " "Found entity 1: fullAdd_component" {  } { { "fullAdd.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/fullAdd.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286116529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1 " "Found design unit 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116540 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1_component-mux4to1_behavior " "Found design unit 2: mux4to1_component-mux4to1_behavior" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116540 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_component " "Found entity 1: mux4to1_component" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622286116540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286116540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622286116636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_mux2to1 inverter_mux2to1:AInverter " "Elaborating entity \"inverter_mux2to1\" for hierarchy \"inverter_mux2to1:AInverter\"" {  } { { "ALU.vhd" "AInverter" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622286116744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2_GATE AND_2_GATE:AND_2 " "Elaborating entity \"AND_2_GATE\" for hierarchy \"AND_2_GATE:AND_2\"" {  } { { "ALU.vhd" "AND_2" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622286116757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2_GATE OR_2_GATE:OR_2 " "Elaborating entity \"OR_2_GATE\" for hierarchy \"OR_2_GATE:OR_2\"" {  } { { "ALU.vhd" "OR_2" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622286116767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdd_component fullAdd_component:fullAdd " "Elaborating entity \"fullAdd_component\" for hierarchy \"fullAdd_component:fullAdd\"" {  } { { "ALU.vhd" "fullAdd" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622286116780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2_GATE XOR_2_GATE:XOR_2 " "Elaborating entity \"XOR_2_GATE\" for hierarchy \"XOR_2_GATE:XOR_2\"" {  } { { "ALU.vhd" "XOR_2" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622286116787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_component mux4to1_component:Final " "Elaborating entity \"mux4to1_component\" for hierarchy \"mux4to1_component:Final\"" {  } { { "ALU.vhd" "Final" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622286116808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622286117450 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622286117450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622286117450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622286117450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622286118245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 14:01:58 2021 " "Processing ended: Sat May 29 14:01:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622286118245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622286118245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622286118245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622286118245 ""}
