Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/Gates_EXP1/gates_tb_isim_beh.exe -prj C:/Xilinx/Gates_EXP1/gates_tb_beh.prj work.gates_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/Gates_EXP1/gates.vhd" into library work
Parsing VHDL file "C:/Xilinx/Gates_EXP1/gates_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity gates [gates_default]
Compiling architecture behavior of entity gates_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Xilinx/Gates_EXP1/gates_tb_isim_beh.exe
Fuse Memory Usage: 30068 KB
Fuse CPU Usage: 780 ms
