-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.62 Production Release                         
-- Build Date:                  Wed Nov 23 15:08:20 PST 2011                        
                                                                                    
-- Generated by:                xph3seiaba@cimeld20                                 
-- Generated date:              Fri Oct 24 14:18:52 CEST 2014                       

Solution Settings: lab1.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/lab1.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /lab1/core                         29      15         17            0  0          
    Design Total:                      29      15         17            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /lab1/core               
    
  I/O Data Ranges
    Port    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------- ---- -------- --------- --------- ------- -------- --------
    a:rsc.z IN   Unsigned       256                                     
    b:rsc.z IN   Unsigned       256                                     
    clk     IN   Unsigned         1                                     
    rst     IN   Unsigned         1                                     
    c:rsc.z OUT  Unsigned       256                                     
    
  Memory Resources
    Resource Name: /lab1/a:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 256
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /lab1/a    0:255 00000000-00000000 (0-0) 
      
    Resource Name: /lab1/b:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 256
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /lab1/b    0:255 00000000-00000000 (0-0) 
      
    Resource Name: /lab1/c:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 256
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /lab1/c    0:255 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process    Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ---------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /lab1/core main               Infinite       1           17  170.00 ns                       
    /lab1/core   ACC                     8       2           16  160.00 ns                       
    
  Loop Execution Profile
    Process    Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------- ---------------- ------------ -------------------------- ----------------- --------
    /lab1/core main                       1                        5.88               17           
    /lab1/core   ACC                     16                       94.12               16           
    
  End of Report
