#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000952eb0 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -12;
v00000000009faa20_0 .net "LED1", 6 0, v00000000009f8ab0_0;  1 drivers
v00000000009fa840_0 .net "LED2", 6 0, v00000000009f7c50_0;  1 drivers
v00000000009f9e40_0 .var "clk", 0 0;
v00000000009f9440_0 .net "outPut", 7 0, v0000000000995f30_0;  1 drivers
S_0000000000962b80 .scope module, "cpu" "CPU" 2 17, 3 13 0, S_0000000000952eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkin";
    .port_info 1 /OUTPUT 8 "OutPut";
    .port_info 2 /OUTPUT 7 "LED1";
    .port_info 3 /OUTPUT 7 "LED2";
L_0000000000988000 .functor NOT 1, L_00000000009fe2c0, C4<0>, C4<0>, C4<0>;
L_00000000009880e0 .functor AND 1, v00000000009f9e40_0, L_0000000000988000, C4<1>, C4<1>;
L_0000000000988e70 .functor NOT 1, L_00000000009880e0, C4<0>, C4<0>, C4<0>;
v00000000009fa480_0 .net "AI", 0 0, L_00000000009fec20;  1 drivers
v00000000009fad40_0 .net "AO", 0 0, L_00000000009fe040;  1 drivers
v00000000009f9c60_0 .net "Addr_in", 3 0, v0000000000994ef0_0;  1 drivers
v00000000009f9580_0 .net "Aout", 7 0, v00000000009943b0_0;  1 drivers
v00000000009fa2a0_0 .net "BI", 0 0, L_00000000009fd780;  1 drivers
v00000000009faf20_0 .net "Bout", 7 0, v0000000000995ad0_0;  1 drivers
v00000000009fa3e0_0 .net "CE", 0 0, L_00000000009fdfa0;  1 drivers
v00000000009f9b20_0 .net "CO", 0 0, L_00000000009fdc80;  1 drivers
v00000000009fa700_0 .net "HLT", 0 0, L_00000000009fe2c0;  1 drivers
v00000000009f9620_0 .net "II", 0 0, L_00000000009fe900;  1 drivers
v00000000009f9bc0_0 .net "IO", 0 0, L_00000000009feea0;  1 drivers
v00000000009f9300_0 .net "Instout", 7 0, v0000000000995210_0;  1 drivers
v00000000009f93a0_0 .net "J", 0 0, L_00000000009fd140;  1 drivers
v00000000009fa340_0 .net "LED1", 6 0, v00000000009f8ab0_0;  alias, 1 drivers
v00000000009fa0c0_0 .net "LED2", 6 0, v00000000009f7c50_0;  alias, 1 drivers
v00000000009f9800_0 .net "MI", 0 0, L_00000000009fea40;  1 drivers
v00000000009f9f80_0 .net "OI", 0 0, L_00000000009fe720;  1 drivers
v00000000009f9d00_0 .net "OutPut", 7 0, v0000000000995f30_0;  alias, 1 drivers
v00000000009fa520_0 .net "Pcount", 3 0, v00000000009f7390_0;  1 drivers
v00000000009fa5c0_0 .net "RI", 0 0, L_00000000009fd960;  1 drivers
v00000000009f9da0_0 .net "RO", 0 0, L_00000000009fe4a0;  1 drivers
v00000000009f94e0_0 .net "SO", 0 0, L_00000000009fd500;  1 drivers
v00000000009f96c0_0 .net "SU", 0 0, L_00000000009fd0a0;  1 drivers
v00000000009f9ee0_0 .net *"_s0", 0 0, L_0000000000988000;  1 drivers
v00000000009fa7a0_0 .net "aluOut", 7 0, L_00000000009fdb40;  1 drivers
RS_000000000099e8e8 .resolv tri, L_00000000009fac00, L_00000000009f98a0, L_00000000009fef40, L_00000000009fdbe0, L_00000000009fd460;
v00000000009fa8e0_0 .net8 "bus", 7 0, RS_000000000099e8e8;  5 drivers
v00000000009fa020_0 .net "clk", 0 0, L_00000000009880e0;  1 drivers
v00000000009fade0_0 .net "clkin", 0 0, v00000000009f9e40_0;  1 drivers
v00000000009fa980_0 .net "flag", 0 0, L_00000000009f9940;  1 drivers
L_00000000009faca0 .part v0000000000995210_0, 0, 4;
L_00000000009f98a0 .part/pv L_00000000009fab60, 0, 4, 8;
L_00000000009f9940 .part L_00000000009fa160, 8, 1;
L_00000000009fdb40 .part L_00000000009fa160, 0, 8;
L_00000000009fe220 .part RS_000000000099e8e8, 0, 4;
L_00000000009fdbe0 .part/pv L_00000000009fd6e0, 0, 4, 8;
L_00000000009fda00 .part RS_000000000099e8e8, 0, 4;
L_00000000009fe7c0 .part v0000000000995210_0, 4, 4;
L_00000000009fe2c0 .part v00000000009f8330_0, 14, 1;
L_00000000009fea40 .part v00000000009f8330_0, 13, 1;
L_00000000009fd960 .part v00000000009f8330_0, 12, 1;
L_00000000009fe4a0 .part v00000000009f8330_0, 11, 1;
L_00000000009feea0 .part v00000000009f8330_0, 10, 1;
L_00000000009fe900 .part v00000000009f8330_0, 9, 1;
L_00000000009fec20 .part v00000000009f8330_0, 8, 1;
L_00000000009fe040 .part v00000000009f8330_0, 7, 1;
L_00000000009fd500 .part v00000000009f8330_0, 6, 1;
L_00000000009fd0a0 .part v00000000009f8330_0, 5, 1;
L_00000000009fd780 .part v00000000009f8330_0, 4, 1;
L_00000000009fe720 .part v00000000009f8330_0, 3, 1;
L_00000000009fdfa0 .part v00000000009f8330_0, 2, 1;
L_00000000009fdc80 .part v00000000009f8330_0, 1, 1;
L_00000000009fd140 .part v00000000009f8330_0, 0, 1;
L_00000000009fdaa0 .part v0000000000995f30_0, 0, 4;
L_00000000009fe180 .part v0000000000995f30_0, 4, 4;
S_0000000000962d10 .scope module, "A" "register8" 3 30, 4 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_0000000000988150 .functor AND 1, L_00000000009880e0, L_00000000009fec20, C4<1>, C4<1>;
v00000000009944f0_0 .net "CLK", 0 0, L_0000000000988150;  1 drivers
v0000000000995710_0 .net8 "D", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v0000000000994bd0_0 .net "EI", 0 0, L_00000000009fec20;  alias, 1 drivers
v00000000009943b0_0 .var "Q", 7 0;
v0000000000995850_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
E_000000000099add0 .event posedge, v00000000009944f0_0;
S_0000000000960c30 .scope module, "B" "register8" 3 33, 4 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000009881c0 .functor AND 1, L_00000000009880e0, L_00000000009fd780, C4<1>, C4<1>;
v00000000009958f0_0 .net "CLK", 0 0, L_00000000009881c0;  1 drivers
v0000000000995a30_0 .net8 "D", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v0000000000994770_0 .net "EI", 0 0, L_00000000009fd780;  alias, 1 drivers
v0000000000995ad0_0 .var "Q", 7 0;
v0000000000994db0_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
E_000000000099ae50 .event posedge, v00000000009958f0_0;
S_0000000000960dc0 .scope module, "InstReg" "register8" 3 35, 4 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_0000000000988e00 .functor AND 1, L_00000000009880e0, L_00000000009fe900, C4<1>, C4<1>;
v0000000000994f90_0 .net "CLK", 0 0, L_0000000000988e00;  1 drivers
v0000000000994e50_0 .net8 "D", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v0000000000995b70_0 .net "EI", 0 0, L_00000000009fe900;  alias, 1 drivers
v0000000000995210_0 .var "Q", 7 0;
v00000000009949f0_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
E_000000000099a290 .event posedge, v0000000000994f90_0;
S_00000000009613d0 .scope module, "MemAdd" "register4" 3 46, 5 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 4 "Q";
L_0000000000988a10 .functor AND 1, L_00000000009880e0, L_00000000009fea40, C4<1>, C4<1>;
v0000000000995df0_0 .net "CLK", 0 0, L_0000000000988a10;  1 drivers
v00000000009953f0_0 .net "D", 3 0, L_00000000009fda00;  1 drivers
v0000000000995490_0 .net "EI", 0 0, L_00000000009fea40;  alias, 1 drivers
v0000000000994ef0_0 .var "Q", 3 0;
v00000000009952b0_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
E_0000000000999b10 .event posedge, v0000000000995df0_0;
S_0000000000961560 .scope module, "O" "register8" 3 54, 4 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000009887e0 .functor AND 1, L_00000000009880e0, L_00000000009fe720, C4<1>, C4<1>;
v0000000000995c10_0 .net "CLK", 0 0, L_00000000009887e0;  1 drivers
v0000000000995d50_0 .net8 "D", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v0000000000995e90_0 .net "EI", 0 0, L_00000000009fe720;  alias, 1 drivers
v0000000000995f30_0 .var "Q", 7 0;
v00000000009941d0_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
E_0000000000999510 .event posedge, v0000000000995c10_0;
S_000000000096fdd0 .scope module, "alu" "ALU" 3 38, 6 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 9 "res";
v0000000000994270_0 .net "A", 7 0, v00000000009943b0_0;  alias, 1 drivers
v0000000000986260_0 .net "B", 7 0, v0000000000995ad0_0;  alias, 1 drivers
v00000000009868a0_0 .net *"_s0", 8 0, L_00000000009fae80;  1 drivers
v0000000000986da0_0 .net *"_s10", 8 0, L_00000000009f91c0;  1 drivers
L_0000000001110118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009f8510_0 .net *"_s13", 0 0, L_0000000001110118;  1 drivers
v00000000009f85b0_0 .net *"_s14", 8 0, L_00000000009f9260;  1 drivers
L_0000000001110160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009f7bb0_0 .net *"_s17", 0 0, L_0000000001110160;  1 drivers
v00000000009f80b0_0 .net *"_s18", 8 0, L_00000000009fa200;  1 drivers
L_0000000001110088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009f7a70_0 .net *"_s3", 0 0, L_0000000001110088;  1 drivers
v00000000009f8650_0 .net *"_s4", 8 0, L_00000000009f9760;  1 drivers
L_00000000011100d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009f8470_0 .net *"_s7", 0 0, L_00000000011100d0;  1 drivers
v00000000009f8c90_0 .net *"_s8", 8 0, L_00000000009f9080;  1 drivers
v00000000009f81f0_0 .net "op", 0 0, L_00000000009fd0a0;  alias, 1 drivers
v00000000009f8e70_0 .net "res", 8 0, L_00000000009fa160;  1 drivers
L_00000000009fae80 .concat [ 8 1 0 0], v00000000009943b0_0, L_0000000001110088;
L_00000000009f9760 .concat [ 8 1 0 0], v0000000000995ad0_0, L_00000000011100d0;
L_00000000009f9080 .arith/sub 9, L_00000000009fae80, L_00000000009f9760;
L_00000000009f91c0 .concat [ 8 1 0 0], v00000000009943b0_0, L_0000000001110118;
L_00000000009f9260 .concat [ 8 1 0 0], v0000000000995ad0_0, L_0000000001110160;
L_00000000009fa200 .arith/sum 9, L_00000000009f91c0, L_00000000009f9260;
L_00000000009fa160 .functor MUXZ 9, L_00000000009fa200, L_00000000009f9080, L_00000000009fd0a0, C4<>;
S_000000000096ff60 .scope module, "ic" "IC" 3 51, 7 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "Instruction";
    .port_info 3 /OUTPUT 15 "ctrl_wrd";
L_0000000000988460 .functor NOT 1, L_00000000009880e0, C4<0>, C4<0>, C4<0>;
L_00000000011101f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000009884d0 .functor AND 1, L_0000000000988460, L_00000000011101f0, C4<1>, C4<1>;
v00000000009f8dd0_0 .net "CLK", 0 0, L_00000000009884d0;  1 drivers
v00000000009f86f0_0 .var "Inst_count", 2 0;
v00000000009f7ed0_0 .net "Instruction", 3 0, L_00000000009fe7c0;  1 drivers
v00000000009f8790_0 .net *"_s0", 0 0, L_0000000000988460;  1 drivers
v00000000009f71b0_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
v00000000009f8330_0 .var "ctrl_wrd", 14 0;
v00000000009f7750_0 .net "enable", 0 0, L_00000000011101f0;  1 drivers
v00000000009f8f10_0 .var "reset_in", 0 0;
E_0000000000999d50 .event posedge, v00000000009f8dd0_0;
S_0000000000966540 .scope module, "pc" "PC" 3 42, 8 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "jmploc";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /OUTPUT 4 "count";
L_0000000000988230 .functor AND 1, L_00000000009880e0, L_00000000009fdfa0, C4<1>, C4<1>;
v00000000009f7f70_0 .net "CLK", 0 0, L_0000000000988230;  1 drivers
v00000000009f76b0_0 .net "clk", 0 0, L_00000000009880e0;  alias, 1 drivers
v00000000009f7390_0 .var "count", 3 0;
v00000000009f7430_0 .net "enable", 0 0, L_00000000009fdfa0;  alias, 1 drivers
v00000000009f8290_0 .net "jmp", 0 0, L_00000000009fd140;  alias, 1 drivers
v00000000009f7070_0 .net "jmploc", 3 0, L_00000000009fe220;  1 drivers
L_00000000011101a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009f8a10_0 .net "rst", 0 0, L_00000000011101a8;  1 drivers
E_00000000009991d0 .event posedge, v0000000000995850_0;
E_0000000000999c10 .event posedge, v00000000009f7f70_0;
S_00000000009666d0 .scope module, "ram" "RAM" 3 48, 9 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INOUT 8 "data";
L_00000000009883f0 .functor NOT 1, L_00000000009fd960, C4<0>, C4<0>, C4<0>;
L_0000000000988380 .functor AND 1, L_00000000009fe4a0, L_00000000009883f0, C4<1>, C4<1>;
v00000000009f8b50 .array "Memory", 0 15, 7 0;
v00000000009f77f0_0 .net *"_s0", 0 0, L_00000000009883f0;  1 drivers
v00000000009f8010_0 .net *"_s2", 0 0, L_0000000000988380;  1 drivers
o000000000099f788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009f74d0_0 name=_s4
v00000000009f7570_0 .net "address", 3 0, v0000000000994ef0_0;  alias, 1 drivers
v00000000009f7250_0 .var "buffer", 7 0;
v00000000009f7610_0 .net "clk", 0 0, L_0000000000988e70;  1 drivers
v00000000009f8830_0 .net8 "data", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v00000000009f88d0_0 .net "read_enable", 0 0, L_00000000009fe4a0;  alias, 1 drivers
v00000000009f7110_0 .net "write_enable", 0 0, L_00000000009fd960;  alias, 1 drivers
E_000000000099a090 .event posedge, v00000000009f7610_0;
L_00000000009fd460 .functor MUXZ 8, o000000000099f788, v00000000009f7250_0, L_0000000000988380, C4<>;
S_0000000000907720 .scope module, "seg0" "bcd2sevenseg" 3 57, 10 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v00000000009f8970_0 .net "bcd", 3 0, L_00000000009fdaa0;  1 drivers
v00000000009f8ab0_0 .var "seg", 6 0;
E_0000000000999fd0 .event edge, v00000000009f8970_0;
S_00000000009078b0 .scope module, "seg1" "bcd2sevenseg" 3 58, 10 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v00000000009f8bf0_0 .net "bcd", 3 0, L_00000000009fe180;  1 drivers
v00000000009f7c50_0 .var "seg", 6 0;
E_0000000000999c50 .event edge, v00000000009f8bf0_0;
S_0000000000957900 .scope module, "triA" "tristateBuff" 3 31, 11 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o000000000099fae8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009f8d30_0 name=_s0
v00000000009f72f0_0 .net "data", 7 0, v00000000009943b0_0;  alias, 1 drivers
v00000000009f7890_0 .net8 "dataOut", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v00000000009f83d0_0 .net "enable", 0 0, L_00000000009fe040;  alias, 1 drivers
L_00000000009fac00 .functor MUXZ 8, o000000000099fae8, v00000000009943b0_0, L_00000000009fe040, C4<>;
S_0000000000957a90 .scope module, "triInstReg" "triBuff4" 3 36, 12 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o000000000099fbd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000009f7b10_0 name=_s0
v00000000009f7930_0 .net "data", 3 0, L_00000000009faca0;  1 drivers
v00000000009f79d0_0 .net "dataOut", 3 0, L_00000000009fab60;  1 drivers
v00000000009f7cf0_0 .net "enable", 0 0, L_00000000009feea0;  alias, 1 drivers
L_00000000009fab60 .functor MUXZ 4, o000000000099fbd8, L_00000000009faca0, L_00000000009feea0, C4<>;
S_000000000097f4f0 .scope module, "tri_alu" "tristateBuff" 3 39, 11 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o000000000099fd28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009f7d90_0 name=_s0
v00000000009f7e30_0 .net "data", 7 0, L_00000000009fdb40;  alias, 1 drivers
v00000000009f8150_0 .net8 "dataOut", 7 0, RS_000000000099e8e8;  alias, 5 drivers
v00000000009f9a80_0 .net "enable", 0 0, L_00000000009fd500;  alias, 1 drivers
L_00000000009fef40 .functor MUXZ 8, o000000000099fd28, L_00000000009fdb40, L_00000000009fd500, C4<>;
S_000000000097f680 .scope module, "tripc" "triBuff4" 3 43, 12 2 0, S_0000000000962b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o000000000099fe48 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000009f9120_0 name=_s0
v00000000009f99e0_0 .net "data", 3 0, v00000000009f7390_0;  alias, 1 drivers
v00000000009faac0_0 .net "dataOut", 3 0, L_00000000009fd6e0;  1 drivers
v00000000009fa660_0 .net "enable", 0 0, L_00000000009fdc80;  alias, 1 drivers
L_00000000009fd6e0 .functor MUXZ 4, o000000000099fe48, v00000000009f7390_0, L_00000000009fdc80, C4<>;
    .scope S_0000000000962d10;
T_0 ;
    %wait E_000000000099add0;
    %load/vec4 v0000000000995710_0;
    %assign/vec4 v00000000009943b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000960c30;
T_1 ;
    %wait E_000000000099ae50;
    %load/vec4 v0000000000995a30_0;
    %assign/vec4 v0000000000995ad0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000960dc0;
T_2 ;
    %wait E_000000000099a290;
    %load/vec4 v0000000000994e50_0;
    %assign/vec4 v0000000000995210_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000966540;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000009f7390_0, 0;
    %end;
    .thread T_3;
    .scope S_0000000000966540;
T_4 ;
    %wait E_0000000000999c10;
    %load/vec4 v00000000009f8a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000009f7390_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000009f7390_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000009f7390_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000966540;
T_5 ;
    %wait E_00000000009991d0;
    %load/vec4 v00000000009f8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000009f7070_0;
    %assign/vec4 v00000000009f7390_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000009613d0;
T_6 ;
    %wait E_0000000000999b10;
    %load/vec4 v00000000009953f0_0;
    %assign/vec4 v0000000000994ef0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000009666d0;
T_7 ;
    %pushi/vec4 26, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 70, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 45, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 47, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 240, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %end;
    .thread T_7;
    .scope S_00000000009666d0;
T_8 ;
    %wait E_000000000099a090;
    %load/vec4 v00000000009f7110_0;
    %load/vec4 v00000000009f88d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000009f8830_0;
    %load/vec4 v00000000009f7570_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009f8b50, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000009f7570_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009f8b50, 4;
    %assign/vec4 v00000000009f7250_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000096ff60;
T_9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000009f86f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009f8f10_0, 0;
    %end;
    .thread T_9;
    .scope S_000000000096ff60;
T_10 ;
    %wait E_0000000000999d50;
    %load/vec4 v00000000009f8f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v00000000009f86f0_0;
    %addi 1, 0, 3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v00000000009f86f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009f8f10_0, 0, 1;
    %load/vec4 v00000000009f86f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 8194, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2564, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v00000000009f7ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 136, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 1025, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 16384, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v00000000009f7ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.17 ;
    %pushi/vec4 2304, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.20 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v00000000009f7ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.25 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.26 ;
    %pushi/vec4 320, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.27 ;
    %pushi/vec4 352, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.28 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.29 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.30 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009f8330_0, 0, 15;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009f8f10_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000961560;
T_11 ;
    %wait E_0000000000999510;
    %load/vec4 v0000000000995d50_0;
    %assign/vec4 v0000000000995f30_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000907720;
T_12 ;
    %wait E_0000000000999fd0;
    %load/vec4 v00000000009f8970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v00000000009f8ab0_0, 0, 7;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000009078b0;
T_13 ;
    %wait E_0000000000999c50;
    %load/vec4 v00000000009f8bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v00000000009f7c50_0, 0, 7;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000952eb0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009f9e40_0, 0;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v00000000009f9e40_0;
    %inv;
    %assign/vec4 v00000000009f9e40_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000000000952eb0;
T_15 ;
    %vpi_call 2 20 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000952eb0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./register8.v";
    "./register4.v";
    "./ALU.v";
    "./IC.v";
    "./PC.v";
    "./RAM.v";
    "./bcd2disp.v";
    "./tristateBuff.v";
    "./triBuff4.v";
