{
  "DMA2D": [
    {
      "name": "CR",
      "description": "control register",
      "offset": "0x00",
      "fields": [
        {
          "name": "MODE",
          "description": "DMA2D mode This bit is set and cleared by software. It cannot be modified while a transfer is ongoing.",
          "values": [
            ["000", "Memory-to-memory (FG fetch only)"],
            ["001", "Memory-to-memory with PFC (FG fetch only with FG PFC active)"],
            ["010", "Memory-to-memory wi th blending (FG and BG fetch with PFC and blending)"],
            ["011", "Register-to-memory (no FG nor BG, only output stage active)"],
            ["100", "Memory-to-memory with blending and fi xed color FG (BG fetch only with FG and BG PFC active)"],
            ["101", "Memory-to-memory with blending and fixed color BG (FG fetch only with FG and BG PFC active)"],
            ["Others", "Reserved"]
          ],
          "mask": "0b1110000000000000000"
        },
        {
          "name": "CEIE",
          "description": "Configuration error (CE) interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "CE interrupt disabled"],
            ["1", "CE interrupt enabled"]
          ],
          "mask": "0b10000000000000"
        },
        {
          "name": "CTCIE",
          "description": "CLUT transfer complete (CTC) interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "CTC interrupt disabled"],
            ["1", "CTC interrupt enabled"]
          ],
          "mask": "0b1000000000000"
        },
        {
          "name": "CAEIE",
          "description": "CLUT access error (CAE) interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "CAE interrupt disabled"],
            ["1", "CAE interrupt enabled"]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "TWIE",
          "description": "Transfer watermark (TW) interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "TW interrupt disabled"],
            ["1", "TW interrupt enabled"]
          ],
          "mask": "0b10000000000"
        },
        {
          "name": "TCIE",
          "description": "Transfer complete (TC) interrupt enable This bit is set and cleared by software.",
          "values": [
            ["0", "TC interrupt disabled"],
            ["1", "TC interrupt enabled TEIE : Transfer error (TE) interrupt enable This bit is set and cleared by software."],
            ["0", "TE interrupt disabled"],
            ["1", "TE interrupt enabled"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "LOM",
          "description": "Line offset mode This bit configures how the line offset is ex pressed (pixels or bytes) for the foreground, background and output. This bit is set and cleared by software. It can not be modified while a transfer is ongoing.",
          "values": [
            ["0", "Line offsets expressed in pixels"],
            ["1", "Line offsets expressed in bytes"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "ABORT",
          "description": "Abort This bit can be used to abort the current tr ansfer. This bit is set by software, and is automatically reset by hardware when START = 0.",
          "values": [
            ["0", "No transfer abort requested"],
            ["1", "Transfer abort requested"]
          ],
          "mask": "0b100"
        },
        {
          "name": "SUSP",
          "description": "Suspend This bit can be used to suspend the current transfer. This bit is set and reset by software. It is automatically reset by hardware when START = 0.",
          "values": [
            ["0", "Transfer not suspended"],
            ["1", "Transfer suspended"]
          ],
          "mask": "0b10"
        },
        {
          "name": "START",
          "description": "Start This bit can be used to launch the DMA2D according to parameters loaded in the various configuration registers. This bit is au tomatically reset by the following events: \u2013 at the end of the transfer \u2013 when the data transfer is aborted by the user by setting ABORT in this register\u2013 when a data transfer error occurs \u2013 when the data transfer has not started due to a configuration error, or another transfer operation already o ngoing (automatic CLUT loading)",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111110001100000010111000"
        }
      ]
    },
    {
      "name": "ISR",
      "description": "interrupt status register",
      "offset": "0x04",
      "fields": [
        {
          "name": "CEIF",
          "description": "Configuration error interrupt flag This bit is set when START is set in DM A2D_CR, DMA2DFGPFCCR or DMA2D_BGPFCCR, and a wrong configuration has been programmed.",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "CTCIF",
          "description": "CLUT transfer comp lete interrupt flag This bit is set when the CLUT copy from a system memory area to the internal DMA2D memory is complete.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CAEIF",
          "description": "CLUT access error interrupt flag This bit is set when the CPU accesses the CL UT while the CLUT is being automatically copied from a system memory to the internal DMA2D.",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "TWIF",
          "description": "Transfer watermark interrupt flag This bit is set when the last pixel of the watermarked line has been transferred.",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "TCIF",
          "description": "Transfer complete interrupt flag This bit is set when a DMA2D transfer operation is complete (data transfer only).",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "TEIF",
          "description": "Transfer error interrupt flag This bit is set when an error occurs during a DMA transfer (data transfer or automatic CLUT loading).",
          "values": [],
          "mask": "0b1"
        }
      ]
    },
    {
      "name": "IFCR",
      "description": "interrupt flag clear register",
      "offset": "0x08",
      "fields": [
        {
          "name": "CCEIF",
          "description": "Clear configuration error interrupt flag Programming this bit to 1 clears the CEIF flag in DMA2D_ISR.",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "CCTCIF",
          "description": "Clear CLUT transfer complete interrupt flag Programming this bit to 1 clears the CTCIF flag in DMA2D_ISR.",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CAECIF",
          "description": "Clear CLUT access error interrupt flag Programming this bit to 1 clears the CAEIF flag in DMA2D_ISR.",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "CTWIF",
          "description": "Clear transfer watermark interrupt flag Programming this bit to 1 clears the TWIF flag in DMA2D_ISR.",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "CTCIF",
          "description": "Clear transfer complete interrupt flag Programming this bit to 1 clears the TCIF flag in DMA2D_ISR.",
          "values": [],
          "mask": "0b10"
        },
        {
          "name": "CTEIF",
          "description": "Clear transfer error interrupt flag Programming this bit to 1 clears the TEIF flag in DMA2D_ISR.",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b111111111111111111111111110000000"
        }
      ]
    },
    {
      "name": "FGMAR",
      "description": "foreground memory address register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "MA",
          "description": "Memory address, address of the data used for the foreground image The address alignment must match the image form at selected: a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned, and a 4-bit per pixel format must be 8-bit aligned.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "FGOR",
      "description": "foreground offset register",
      "offset": "0x10",
      "fields": [
        {
          "name": "LO",
          "description": "Line offset This field gives the line offset used for the foreground image, expressed: \u2013 in pixels when LOM = 0 in DMA2D_CR. Only LO[13:0] bits are considered, LO[15:14] bits are ignored. \u2013 in bytes when LOM = 1 This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. If the image format is 4-bit per pixel, the line offset must be even.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "BGMAR",
      "description": "background memory address register",
      "offset": "0x14",
      "fields": [
        {
          "name": "MA",
          "description": "Memory address, address of the data used for the background image The address alignment must match the image form at selected: a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "BGOR",
      "description": "background offset register",
      "offset": "0x18",
      "fields": [
        {
          "name": "LO",
          "description": "Line offset This field gives the line offset used for the background image, expressed: \u2013 in pixels when LOM = 0 in DMA2D_CR. Only LO[13:0] bits are considered, LO[15:14] bits are ignored. \u2013 in bytes when LOM = 1 This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. If the image format is 4-bit per pixel, the line offset must be even.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "FGPFCCR",
      "description": "foreground PFC control register",
      "offset": "0x1C",
      "fields": [
        {
          "name": "ALPHA",
          "description": "Alpha value These bits define a fixed alpha channel value wh ich can replace the original alpha value, or be multiplied by the original alpha value, according to the alpha mode selected through AM[1:0] in this register.",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        },
        {
          "name": "RBS",
          "description": "Red/Blue swap This bit allows to swap Red and Blue to support BGR or ABGR color formats.",
          "values": [
            ["0", "Regular mode (RGB or ARGB)"],
            ["1", "Swap mode (BGR or ABGR)"]
          ],
          "mask": "0b1000000000000000000000"
        },
        {
          "name": "AI",
          "description": "Alpha inverted This bit inverts the alpha value.",
          "values": [
            ["0", "Regular alpha"],
            ["1", "Inverted alpha"]
          ],
          "mask": "0b100000000000000000000"
        },
        {
          "name": "CSS",
          "description": "Chroma subsampling These bits define the chroma subsampling mode for YCbCr color mode.",
          "values": [
            ["00", "4:4:4 (no chroma subsampling)"],
            ["01", "4:2:2"],
            ["10", "4:2:0"],
            ["Others", "Reserved"]
          ],
          "mask": "0b11000000000000000000"
        },
        {
          "name": "AM",
          "description": "Alpha mode These bits select the alpha channel value to be used for the foreground image.",
          "values": [
            ["00", "No modification of the foreground image alpha channel value"],
            ["01", "Replace original foreground image alpha channel value by ALPHA[7: 0]"],
            ["10", "Replace original foreground image alpha channel value by ALPHA[7:0] multiplied with original alpha channel value"],
            ["Others", "Reserved"]
          ],
          "mask": "0b110000000000000000"
        },
        {
          "name": "CS",
          "description": "CLUT size These bits define the size of the CLUT used for the foreground image. The number of CLUT entries is equal to CS[7:0] + 1.",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "CCM",
          "description": "CLUT color mode This bit defines the color format of the CLUT.",
          "values": [
            ["0", "ARGB8888"],
            ["1", "RGB888"]
          ],
          "mask": "0b10000"
        },
        {
          "name": "CM",
          "description": "Color mode These bits defines the color format of the foreground image.",
          "values": [
            ["0000", "ARGB8888"],
            ["0001", "RGB888"],
            ["0010", "RGB565"],
            ["0011", "ARGB1555"],
            ["0100", "ARGB4444"],
            ["0101", "L8"],
            ["0110", "AL44"],
            ["0111", "AL88"],
            ["1000", "L4"],
            ["1001", "A8"],
            ["1010", "A4"],
            ["1011", "YCbCr"],
            ["Others", "Reserved"]
          ],
          "mask": "0b1111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b110000000000000011000000"
        }
      ]
    },
    {
      "name": "FGCOLR",
      "description": "foreground color register",
      "offset": "0x20",
      "fields": [
        {
          "name": "RED",
          "description": "Red value for the A4 or A8 mode of the foreground image Used also for fixed color FG in memory-to-memory mode with blending and fixed color FG (BG fetch only with FG and BG PFC active).",
          "values": [],
          "mask": "0b111111110000000000000000"
        },
        {
          "name": "GREEN",
          "description": "Green value for the A4 or A8 mode of the foreground image Used also for fixed color FG in memory-to-memory mode with blending and fixed color FG (BG fetch only with FG and BG PFC active). BLUE[7:0] : Blue value for the A4 or A8 mode of the foreground image Used also for fixed color FG in memory-to-memory mode with blending and fixed color FG (BG fetch only with FG and BG PFC active).",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        }
      ]
    },
    {
      "name": "BGPFCCR",
      "description": "background PFC control register",
      "offset": "0x24",
      "fields": [
        {
          "name": "7",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 ALPHA[7",
          "values": [
            ["", "0] Res. Res. RBS AI Res. Res. AM[1"],
            ["", "0] rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 CS[7"],
            ["", "0] Res. Res. START CCM CM[3"],
            ["", "0] rw rw rw rw rw rw rw rw rc_w1 rw rw rw rw rw"]
          ],
          "mask": "0b0"
        },
        {
          "name": "ALPHA",
          "description": "Alpha value These bits define a fixed alpha channel value wh ich can replace the original alpha value, or be multiplied with the original alpha value according to the alpha mode selected with AM[1:0].",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        },
        {
          "name": "RBS",
          "description": "Red/Blue swap This bit allows to swap Red and Blue to support BGR or ABGR color formats.",
          "values": [
            ["0", "Regular mode (RGB or ARGB)"],
            ["1", "Swap mode (BGR or ABGR)"]
          ],
          "mask": "0b1000000000000000000000"
        },
        {
          "name": "AI",
          "description": "Alpha Inverted This bit inverts the alpha value.",
          "values": [
            ["0", "Regular alpha"],
            ["1", "Inverted alpha"]
          ],
          "mask": "0b100000000000000000000"
        },
        {
          "name": "AM",
          "description": "Alpha mode These bits define which alpha channel va lue to be used for the background image.",
          "values": [
            ["00", "No modification of the foreground image alpha channel value"],
            ["01", "Replace original background image alpha channel value by ALPHA[7: 0]"],
            ["10", "Replace original background image alpha ch annel value by ALPHA[7:0] multiplied with original alpha channel value"],
            ["Others", "Reserved"]
          ],
          "mask": "0b110000000000000000"
        },
        {
          "name": "CS",
          "description": "CLUT size These bits define the size of the CLUT used for the BG. The number of CLUT entries is equal to CS[7:0] + 1.",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "CCM",
          "description": "CLUT color mode These bits define the color format of the CLUT.",
          "values": [
            ["0", "ARGB8888"],
            ["1", "RGB888"]
          ],
          "mask": "0b10000"
        },
        {
          "name": "CM",
          "description": "Color mode These bits define the color fo rmat of the foreground image.",
          "values": [
            ["0000", "ARGB8888"],
            ["0001", "RGB888"],
            ["0010", "RGB565"],
            ["0011", "ARGB1555"],
            ["0100", "ARGB4444"],
            ["0101", "L8"],
            ["0110", "AL44"],
            ["0111", "AL88"],
            ["1000", "L4"],
            ["1001", "A8"],
            ["1010", "A4"],
            ["Others", "Reserved"]
          ],
          "mask": "0b1111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b110011000000000011000000"
        }
      ]
    },
    {
      "name": "BGCOLR",
      "description": "background color register",
      "offset": "0x28",
      "fields": [
        {
          "name": "RED",
          "description": "Red value for the A4 or A8 mode of the background Used also for fixed color BG in memory-t o-memory mode with blending and fixed color BG (FG fetch only with FG and BG PFC active).",
          "values": [],
          "mask": "0b111111110000000000000000"
        },
        {
          "name": "GREEN",
          "description": "Green value for the A4 or A8 mode of the background Used also for fixed color BG in memory-t o-memory mode with blending and fixed color BG (FG fetch only with FG and BG PFC active). BLUE[7:0] : Blue value for the A4 or A8 mode of the background Used also for fixed color BG in memory-t o-memory mode with blending and fixed color BG (FG fetch only with FG and BG PFC active).",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        }
      ]
    },
    {
      "name": "FGCMAR",
      "description": "foreground CLUT memory address register",
      "offset": "0x2C",
      "fields": [
        {
          "name": "MA",
          "description": "Memory address Address of the data used for the CLUT address dedicated to the foreground image. If the foreground CLUT format is 32-bi t, the address must be 32-bit aligned.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "BGCMAR",
      "description": "background CLUT memory address register",
      "offset": "0x30",
      "fields": [
        {
          "name": "7",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MA[31",
          "values": [
            ["", "16] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 MA[15"],
            ["", "0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw"]
          ],
          "mask": "0b0"
        },
        {
          "name": "MA",
          "description": "Memory address Address of the data used for the CLUT address dedicated to the background image. If the background CLUT format is 32-bit, the address must be 32-bit aligned.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "OPFCCR",
      "description": "output PFC control register",
      "offset": "0x34",
      "fields": [
        {
          "name": "RBS",
          "description": "Red/Blue swap This bit allows to swap Red and Blue to support BGR or ABGR color formats.",
          "values": [
            ["0", "Regular mode (RGB or ARGB)"],
            ["1", "Swap mode (BGR or ABGR)"]
          ],
          "mask": "0b1000000000000000000000"
        },
        {
          "name": "AI",
          "description": "Alpha Inverted This bit inverts the alpha value.",
          "values": [
            ["0", "Regular alpha"],
            ["1", "Inverted alpha"]
          ],
          "mask": "0b100000000000000000000"
        },
        {
          "name": "SB",
          "description": "Swap bytes When this bit is set, the bytes in the output FIFO are swapped two by two. The number of pixels per line (PL) must be even, and the output memory address (OMAR) must be even.",
          "values": [
            ["0", "Bytes in regular order in the output FIFO"],
            ["1", "Bytes swapped two by two in the output FIFO"]
          ],
          "mask": "0b100000000"
        },
        {
          "name": "CM",
          "description": "Color mode These bits define the color format of the output image.",
          "values": [
            ["000", "ARGB8888"],
            ["001", "RGB888"],
            ["010", "RGB565"],
            ["011", "ARGB1555"],
            ["100", "ARGB4444"],
            ["Others", "Reserved"]
          ],
          "mask": "0b111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111110011111111111011111000"
        }
      ]
    },
    {
      "name": "OCOLR",
      "description": "output color register",
      "offset": "0x38",
      "fields": [
        {
          "name": "ALPHA",
          "description": "Alpha channel value of the output color in ARGB8888 mode (otherwise reserved)",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        },
        {
          "name": "RED",
          "description": "Red value of the output image in ARGB8888 or RGB888 mode",
          "values": [],
          "mask": "0b111111110000000000000000"
        },
        {
          "name": "GREEN",
          "description": "Green value of the output image in ARGB8888 or RGB888",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "BLUE",
          "description": "Blue value of the output image in ARGB8888 or RGB888",
          "values": [],
          "mask": "0b11111111"
        }
      ]
    },
    {
      "name": "OCOLR",
      "description": "output color register [alternate]",
      "offset": "0x38",
      "fields": [
        {
          "name": "RED",
          "description": "Red value of the output image in RGB565 mode",
          "values": [],
          "mask": "0b1111100000000000"
        },
        {
          "name": "GREEN",
          "description": "Green value of the output image in RGB565 mode",
          "values": [],
          "mask": "0b11111100000"
        },
        {
          "name": "BLUE",
          "description": "Blue value of the output image in RGB565 mode",
          "values": [],
          "mask": "0b11111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "OCOLR",
      "description": "output color register [alternate]",
      "offset": "0x38",
      "fields": [
        {
          "name": "A",
          "description": "Alpha channel value of the output color in ARGB1555 mode",
          "values": [],
          "mask": "0b1000000000000000"
        },
        {
          "name": "RED",
          "description": "Red value of the output image in ARGB1555 mode",
          "values": [],
          "mask": "0b111110000000000"
        },
        {
          "name": "GREEN",
          "description": "Green value of the output image in ARGB1555 mode",
          "values": [],
          "mask": "0b1111100000"
        },
        {
          "name": "BLUE",
          "description": "Blue value of the output image in ARGB1555 mode",
          "values": [],
          "mask": "0b11111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "OCOLR",
      "description": "output color register [alternate]",
      "offset": "0x38",
      "fields": [
        {
          "name": "ALPHA",
          "description": "Alpha channel of the output color value in ARGB4444",
          "values": [],
          "mask": "0b1111000000000000"
        },
        {
          "name": "RED",
          "description": "Red value of the output image in ARGB4444 mode",
          "values": [],
          "mask": "0b111100000000"
        },
        {
          "name": "GREEN",
          "description": "Green value of the output image in ARGB4444 mode BLUE[3:0] : Blue value of the output image in ARGB4444 mode",
          "values": [],
          "mask": "0b11110000"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "OMAR",
      "description": "output memory address register",
      "offset": "0x3C",
      "fields": [
        {
          "name": "MA",
          "description": "Memory address Address of the data used for the output FIFO. The address alignment must match the image form at selected: a 32-bit per pixel format must be 32-bit aligned and a 16-bit per pixel format must be 16-bit aligned.",
          "values": [],
          "mask": "0b11111111111111111111111111111111"
        }
      ]
    },
    {
      "name": "OOR",
      "description": "output offset register",
      "offset": "0x40",
      "fields": [
        {
          "name": "3",
          "description": "031 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 LO[15",
          "values": [["", "0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw"]],
          "mask": "0b0"
        },
        {
          "name": "LO",
          "description": "Line offset This field gives the line offset used for the output, expressed: \u2013 in pixels when LOM = 0 in DMA2D_CR. Only LO[13:0] bits are considered, LO[15:14] bits are ignored. \u2013 in bytes when LOM = 1 This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "NLR",
      "description": "number of line register",
      "offset": "0x44",
      "fields": [
        {
          "name": "PL",
          "description": "Pixel per lines per lines of the area to be transferred If any of the input image format is 4-bit per pixel, pixel per lines must be even.",
          "values": [],
          "mask": "0b111111111111110000000000000000"
        },
        {
          "name": "NL",
          "description": "Number of lines of the area to be transferred.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11000000000000000000000000000000"
        }
      ]
    },
    {
      "name": "LWR",
      "description": "line watermark register",
      "offset": "0x48",
      "fields": [
        {
          "name": "LW",
          "description": "Line watermark for interrupt generation An interrupt is raised when the last pixel of the watermarked line has been transferred.",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "AMTCR",
      "description": "AXI master timer configuration register",
      "offset": "0x4C",
      "fields": [
        {
          "name": "DT",
          "description": "Dead time Dead time value in the AXI clock cycle inserted between tw o consecutive accesses on the AXI master port. These bits represent the minimum guaranteed number of cycles between two consecutive AXI accesses.",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "EN",
          "description": "Dead-time functionality enable",
          "values": [],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000011111110"
        }
      ]
    },
    {
      "name": "FGCLUT",
      "description": "foreground CLUT",
      "offset": "0x400",
      "fields": [
        {
          "name": "ALPHA",
          "description": "Alpha Alpha value for index {x} for the foreground",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        },
        {
          "name": "RED",
          "description": "Red Red value for index {x} for the foreground",
          "values": [],
          "mask": "0b111111110000000000000000"
        },
        {
          "name": "GREEN",
          "description": "Green Green value for index {x} for the foreground",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "BLUE",
          "description": "Blue Blue value for index {x} for the foreground",
          "values": [],
          "mask": "0b11111111"
        }
      ],
      "array": [256]
    },
    {
      "name": "BGCLUT",
      "description": "background CLUT",
      "offset": "0x800",
      "fields": [
        {
          "name": "ALPHA",
          "description": "Alpha Alpha value for index {x} for the background",
          "values": [],
          "mask": "0b11111111000000000000000000000000"
        },
        {
          "name": "RED",
          "description": "Red Red value for index {x} for the background",
          "values": [],
          "mask": "0b111111110000000000000000"
        },
        {
          "name": "GREEN",
          "description": "Green Green value for index {x} for the background",
          "values": [],
          "mask": "0b1111111100000000"
        },
        {
          "name": "BLUE",
          "description": "Blue Blue value for index {x} for the background",
          "values": [],
          "mask": "0b11111111"
        }
      ],
      "array": [256]
    }
  ]
}
