# UART-Receiver-and-Transmitter-simulation-in-verilog-