$date
	Mon Nov  4 02:49:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_counter $end
$var wire 4 ! cnt [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ en $end
$var integer 32 % i [31:0] $end
$scope module counter_0 $end
$var wire 1 " clk $end
$var wire 1 # clr $end
$var wire 4 & cnt [3:0] $end
$var wire 1 $ en $end
$var reg 4 ' cnt_next [3:0] $end
$var reg 4 ( cnt_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
bx &
bx %
0$
1#
0"
bx !
$end
#50
b0 !
b0 &
b0 (
1"
#100
b1 '
b0 %
1$
0#
0"
#150
b10 '
b1 !
b1 &
b1 (
1"
#200
b1 %
0"
#250
b11 '
b10 !
b10 &
b10 (
1"
#300
b10 %
0"
#350
b100 '
b11 !
b11 &
b11 (
1"
#400
b11 %
0"
#450
b101 '
b100 !
b100 &
b100 (
1"
#500
b100 %
0"
#550
b110 '
b101 !
b101 &
b101 (
1"
#600
b101 %
0"
#650
b111 '
b110 !
b110 &
b110 (
1"
#700
b110 %
0"
#750
b1000 '
b111 !
b111 &
b111 (
1"
#800
b111 %
0"
#850
b1001 '
b1000 !
b1000 &
b1000 (
1"
#900
b1000 %
0"
#950
b1010 '
b1001 !
b1001 &
b1001 (
1"
#1000
b1001 %
0"
#1050
b1011 '
b1010 !
b1010 &
b1010 (
1"
#1100
b1010 %
0"
#1150
b1100 '
b1011 !
b1011 &
b1011 (
1"
#1200
b1011 %
0"
#1250
b1101 '
b1100 !
b1100 &
b1100 (
1"
#1300
b1100 %
0"
#1350
b1110 '
b1101 !
b1101 &
b1101 (
1"
#1400
b1101 %
0"
#1450
b1111 '
b1110 !
b1110 &
b1110 (
1"
#1500
b1110 %
0"
#1550
b0 '
b1111 !
b1111 &
b1111 (
1"
#1600
b1111 %
0"
#1650
b1 '
b0 !
b0 &
b0 (
1"
#1700
b10000 %
0"
#1750
b10 '
b1 !
b1 &
b1 (
1"
#1800
b10001 %
0"
#1850
b11 '
b10 !
b10 &
b10 (
1"
#1900
b10010 %
0"
#1950
b100 '
b11 !
b11 &
b11 (
1"
#2000
b10011 %
0"
#2050
b101 '
b100 !
b100 &
b100 (
1"
#2100
b10100 %
0"
#2150
b110 '
b101 !
b101 &
b101 (
1"
#2200
b10101 %
0"
#2250
b111 '
b110 !
b110 &
b110 (
1"
#2300
b10110 %
0"
#2350
b1000 '
b111 !
b111 &
b111 (
1"
#2400
b10111 %
0"
#2450
b1001 '
b1000 !
b1000 &
b1000 (
1"
#2500
b11000 %
0"
#2550
b1010 '
b1001 !
b1001 &
b1001 (
1"
#2600
b11001 %
0"
#2650
b1011 '
b1010 !
b1010 &
b1010 (
1"
#2700
b11010 %
0"
#2750
b1100 '
b1011 !
b1011 &
b1011 (
1"
#2800
b11011 %
0"
#2850
b1101 '
b1100 !
b1100 &
b1100 (
1"
#2900
b11100 %
0"
#2950
b1110 '
b1101 !
b1101 &
b1101 (
1"
#3000
b11101 %
0"
#3050
b1111 '
b1110 !
b1110 &
b1110 (
1"
#3100
b11110 %
0"
#3150
b0 '
b1111 !
b1111 &
b1111 (
1"
#3200
b11111 %
0"
#3250
b1 '
b0 !
b0 &
b0 (
1"
#3300
b100000 %
0"
